
inverter-control-fsm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e250  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  0800e3e0  0800e3e0  0001e3e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e95c  0800e95c  00020240  2**0
                  CONTENTS
  4 .ARM          00000000  0800e95c  0800e95c  00020240  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800e95c  0800e95c  00020240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e95c  0800e95c  0001e95c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e960  0800e960  0001e960  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000240  20000000  0800e964  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020240  2**0
                  CONTENTS
 10 .bss          0000094c  20000240  20000240  00020240  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b8c  20000b8c  00020240  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020270  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001c5b9  00000000  00000000  000202b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000031dc  00000000  00000000  0003c86c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001ad8  00000000  00000000  0003fa48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000157e  00000000  00000000  00041520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000247a5  00000000  00000000  00042a9e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001f5bd  00000000  00000000  00067243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e4e3c  00000000  00000000  00086800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00008a18  00000000  00000000  0016b63c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 000000b6  00000000  00000000  00174054  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000240 	.word	0x20000240
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800e3c8 	.word	0x0800e3c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000244 	.word	0x20000244
 80001cc:	0800e3c8 	.word	0x0800e3c8

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2lz>:
 8000c08:	b538      	push	{r3, r4, r5, lr}
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	4604      	mov	r4, r0
 8000c10:	460d      	mov	r5, r1
 8000c12:	f7ff ff73 	bl	8000afc <__aeabi_dcmplt>
 8000c16:	b928      	cbnz	r0, 8000c24 <__aeabi_d2lz+0x1c>
 8000c18:	4620      	mov	r0, r4
 8000c1a:	4629      	mov	r1, r5
 8000c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c20:	f000 b80a 	b.w	8000c38 <__aeabi_d2ulz>
 8000c24:	4620      	mov	r0, r4
 8000c26:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c2a:	f000 f805 	bl	8000c38 <__aeabi_d2ulz>
 8000c2e:	4240      	negs	r0, r0
 8000c30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c34:	bd38      	pop	{r3, r4, r5, pc}
 8000c36:	bf00      	nop

08000c38 <__aeabi_d2ulz>:
 8000c38:	b5d0      	push	{r4, r6, r7, lr}
 8000c3a:	4b0c      	ldr	r3, [pc, #48]	; (8000c6c <__aeabi_d2ulz+0x34>)
 8000c3c:	2200      	movs	r2, #0
 8000c3e:	4606      	mov	r6, r0
 8000c40:	460f      	mov	r7, r1
 8000c42:	f7ff fce9 	bl	8000618 <__aeabi_dmul>
 8000c46:	f7ff ffbf 	bl	8000bc8 <__aeabi_d2uiz>
 8000c4a:	4604      	mov	r4, r0
 8000c4c:	f7ff fc6a 	bl	8000524 <__aeabi_ui2d>
 8000c50:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <__aeabi_d2ulz+0x38>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	f7ff fce0 	bl	8000618 <__aeabi_dmul>
 8000c58:	4602      	mov	r2, r0
 8000c5a:	460b      	mov	r3, r1
 8000c5c:	4630      	mov	r0, r6
 8000c5e:	4639      	mov	r1, r7
 8000c60:	f7ff fb22 	bl	80002a8 <__aeabi_dsub>
 8000c64:	f7ff ffb0 	bl	8000bc8 <__aeabi_d2uiz>
 8000c68:	4621      	mov	r1, r4
 8000c6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c6c:	3df00000 	.word	0x3df00000
 8000c70:	41f00000 	.word	0x41f00000

08000c74 <case_insensitive_strcmp>:
    return version;
}

/* Case insensitive string comparison, doesn't consider two NULL pointers equal though */
static int case_insensitive_strcmp(const unsigned char *string1, const unsigned char *string2)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b085      	sub	sp, #20
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
 8000c7c:	6039      	str	r1, [r7, #0]
    if ((string1 == NULL) || (string2 == NULL))
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d002      	beq.n	8000c8a <case_insensitive_strcmp+0x16>
 8000c84:	683b      	ldr	r3, [r7, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <case_insensitive_strcmp+0x1a>
    {
        return 1;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e056      	b.n	8000d3c <case_insensitive_strcmp+0xc8>
    }

    if (string1 == string2)
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	429a      	cmp	r2, r3
 8000c94:	d10d      	bne.n	8000cb2 <case_insensitive_strcmp+0x3e>
    {
        return 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	e050      	b.n	8000d3c <case_insensitive_strcmp+0xc8>
    }

    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
    {
        if (*string1 == '\0')
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d101      	bne.n	8000ca6 <case_insensitive_strcmp+0x32>
        {
            return 0;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e04a      	b.n	8000d3c <case_insensitive_strcmp+0xc8>
    for(; tolower(*string1) == tolower(*string2); (void)string1++, string2++)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	3301      	adds	r3, #1
 8000cb0:	603b      	str	r3, [r7, #0]
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	781b      	ldrb	r3, [r3, #0]
 8000cb6:	73fb      	strb	r3, [r7, #15]
 8000cb8:	7bfb      	ldrb	r3, [r7, #15]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	4a22      	ldr	r2, [pc, #136]	; (8000d48 <case_insensitive_strcmp+0xd4>)
 8000cbe:	4413      	add	r3, r2
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	f003 0303 	and.w	r3, r3, #3
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d103      	bne.n	8000cd2 <case_insensitive_strcmp+0x5e>
 8000cca:	7bfb      	ldrb	r3, [r7, #15]
 8000ccc:	f103 0220 	add.w	r2, r3, #32
 8000cd0:	e000      	b.n	8000cd4 <case_insensitive_strcmp+0x60>
 8000cd2:	7bfa      	ldrb	r2, [r7, #15]
 8000cd4:	683b      	ldr	r3, [r7, #0]
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	73bb      	strb	r3, [r7, #14]
 8000cda:	7bbb      	ldrb	r3, [r7, #14]
 8000cdc:	3301      	adds	r3, #1
 8000cde:	491a      	ldr	r1, [pc, #104]	; (8000d48 <case_insensitive_strcmp+0xd4>)
 8000ce0:	440b      	add	r3, r1
 8000ce2:	781b      	ldrb	r3, [r3, #0]
 8000ce4:	f003 0303 	and.w	r3, r3, #3
 8000ce8:	2b01      	cmp	r3, #1
 8000cea:	d102      	bne.n	8000cf2 <case_insensitive_strcmp+0x7e>
 8000cec:	7bbb      	ldrb	r3, [r7, #14]
 8000cee:	3320      	adds	r3, #32
 8000cf0:	e000      	b.n	8000cf4 <case_insensitive_strcmp+0x80>
 8000cf2:	7bbb      	ldrb	r3, [r7, #14]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d0d0      	beq.n	8000c9a <case_insensitive_strcmp+0x26>
        }
    }

    return tolower(*string1) - tolower(*string2);
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	737b      	strb	r3, [r7, #13]
 8000cfe:	7b7b      	ldrb	r3, [r7, #13]
 8000d00:	3301      	adds	r3, #1
 8000d02:	4a11      	ldr	r2, [pc, #68]	; (8000d48 <case_insensitive_strcmp+0xd4>)
 8000d04:	4413      	add	r3, r2
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	f003 0303 	and.w	r3, r3, #3
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d103      	bne.n	8000d18 <case_insensitive_strcmp+0xa4>
 8000d10:	7b7b      	ldrb	r3, [r7, #13]
 8000d12:	f103 0220 	add.w	r2, r3, #32
 8000d16:	e000      	b.n	8000d1a <case_insensitive_strcmp+0xa6>
 8000d18:	7b7a      	ldrb	r2, [r7, #13]
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	733b      	strb	r3, [r7, #12]
 8000d20:	7b3b      	ldrb	r3, [r7, #12]
 8000d22:	3301      	adds	r3, #1
 8000d24:	4908      	ldr	r1, [pc, #32]	; (8000d48 <case_insensitive_strcmp+0xd4>)
 8000d26:	440b      	add	r3, r1
 8000d28:	781b      	ldrb	r3, [r3, #0]
 8000d2a:	f003 0303 	and.w	r3, r3, #3
 8000d2e:	2b01      	cmp	r3, #1
 8000d30:	d102      	bne.n	8000d38 <case_insensitive_strcmp+0xc4>
 8000d32:	7b3b      	ldrb	r3, [r7, #12]
 8000d34:	3320      	adds	r3, #32
 8000d36:	e000      	b.n	8000d3a <case_insensitive_strcmp+0xc6>
 8000d38:	7b3b      	ldrb	r3, [r7, #12]
 8000d3a:	1ad3      	subs	r3, r2, r3
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	3714      	adds	r7, #20
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	0800e588 	.word	0x0800e588

08000d4c <cJSON_New_Item>:
    }
}

/* Internal constructor. */
static cJSON *cJSON_New_Item(const internal_hooks * const hooks)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
    cJSON* node = (cJSON*)hooks->allocate(sizeof(cJSON));
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	2028      	movs	r0, #40	; 0x28
 8000d5a:	4798      	blx	r3
 8000d5c:	60f8      	str	r0, [r7, #12]
    if (node)
 8000d5e:	68fb      	ldr	r3, [r7, #12]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d004      	beq.n	8000d6e <cJSON_New_Item+0x22>
    {
        memset(node, '\0', sizeof(cJSON));
 8000d64:	2228      	movs	r2, #40	; 0x28
 8000d66:	2100      	movs	r1, #0
 8000d68:	68f8      	ldr	r0, [r7, #12]
 8000d6a:	f00a fe76 	bl	800ba5a <memset>
    }

    return node;
 8000d6e:	68fb      	ldr	r3, [r7, #12]
}
 8000d70:	4618      	mov	r0, r3
 8000d72:	3710      	adds	r7, #16
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}

08000d78 <cJSON_Delete>:

/* Delete a cJSON structure. */
CJSON_PUBLIC(void) cJSON_Delete(cJSON *item)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b084      	sub	sp, #16
 8000d7c:	af00      	add	r7, sp, #0
 8000d7e:	6078      	str	r0, [r7, #4]
    cJSON *next = NULL;
 8000d80:	2300      	movs	r3, #0
 8000d82:	60fb      	str	r3, [r7, #12]
    while (item != NULL)
 8000d84:	e037      	b.n	8000df6 <cJSON_Delete+0x7e>
    {
        next = item->next;
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	60fb      	str	r3, [r7, #12]
        if (!(item->type & cJSON_IsReference) && (item->child != NULL))
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d108      	bne.n	8000daa <cJSON_Delete+0x32>
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d004      	beq.n	8000daa <cJSON_Delete+0x32>
        {
            cJSON_Delete(item->child);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	689b      	ldr	r3, [r3, #8]
 8000da4:	4618      	mov	r0, r3
 8000da6:	f7ff ffe7 	bl	8000d78 <cJSON_Delete>
        }
        if (!(item->type & cJSON_IsReference) && (item->valuestring != NULL))
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d109      	bne.n	8000dca <cJSON_Delete+0x52>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	691b      	ldr	r3, [r3, #16]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d005      	beq.n	8000dca <cJSON_Delete+0x52>
        {
            global_hooks.deallocate(item->valuestring);
 8000dbe:	4b12      	ldr	r3, [pc, #72]	; (8000e08 <cJSON_Delete+0x90>)
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	687a      	ldr	r2, [r7, #4]
 8000dc4:	6912      	ldr	r2, [r2, #16]
 8000dc6:	4610      	mov	r0, r2
 8000dc8:	4798      	blx	r3
        }
        if (!(item->type & cJSON_StringIsConst) && (item->string != NULL))
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	68db      	ldr	r3, [r3, #12]
 8000dce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d109      	bne.n	8000dea <cJSON_Delete+0x72>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6a1b      	ldr	r3, [r3, #32]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d005      	beq.n	8000dea <cJSON_Delete+0x72>
        {
            global_hooks.deallocate(item->string);
 8000dde:	4b0a      	ldr	r3, [pc, #40]	; (8000e08 <cJSON_Delete+0x90>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	687a      	ldr	r2, [r7, #4]
 8000de4:	6a12      	ldr	r2, [r2, #32]
 8000de6:	4610      	mov	r0, r2
 8000de8:	4798      	blx	r3
        }
        global_hooks.deallocate(item);
 8000dea:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <cJSON_Delete+0x90>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	4798      	blx	r3
        item = next;
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	607b      	str	r3, [r7, #4]
    while (item != NULL)
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d1c4      	bne.n	8000d86 <cJSON_Delete+0xe>
    }
}
 8000dfc:	bf00      	nop
 8000dfe:	bf00      	nop
 8000e00:	3710      	adds	r7, #16
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20000000 	.word	0x20000000

08000e0c <get_decimal_point>:

/* get the decimal point character of the current locale */
static unsigned char get_decimal_point(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
#ifdef ENABLE_LOCALES
    struct lconv *lconv = localeconv();
    return (unsigned char) lconv->decimal_point[0];
#else
    return '.';
 8000e10:	232e      	movs	r3, #46	; 0x2e
#endif
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	0000      	movs	r0, r0
	...

08000e20 <parse_number>:
/* get a pointer to the buffer at the position */
#define buffer_at_offset(buffer) ((buffer)->content + (buffer)->offset)

/* Parse the input text to generate a number, and populate the result into item. */
static cJSON_bool parse_number(cJSON * const item, parse_buffer * const input_buffer)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b098      	sub	sp, #96	; 0x60
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	6039      	str	r1, [r7, #0]
    double number = 0;
 8000e2a:	f04f 0200 	mov.w	r2, #0
 8000e2e:	f04f 0300 	mov.w	r3, #0
 8000e32:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    unsigned char *after_end = NULL;
 8000e36:	2300      	movs	r3, #0
 8000e38:	64bb      	str	r3, [r7, #72]	; 0x48
    unsigned char number_c_string[64];
    unsigned char decimal_point = get_decimal_point();
 8000e3a:	f7ff ffe7 	bl	8000e0c <get_decimal_point>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    size_t i = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	65fb      	str	r3, [r7, #92]	; 0x5c

    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d003      	beq.n	8000e56 <parse_number+0x36>
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d101      	bne.n	8000e5a <parse_number+0x3a>
    {
        return false;
 8000e56:	2300      	movs	r3, #0
 8000e58:	e0a0      	b.n	8000f9c <parse_number+0x17c>
    }

    /* copy the number into a temporary buffer and replace '.' with the decimal point
     * of the current locale (for strtod)
     * This also takes care of '\0' not necessarily being available for marking the end of the input */
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000e5e:	e03d      	b.n	8000edc <parse_number+0xbc>
    {
        switch (buffer_at_offset(input_buffer)[i])
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	683b      	ldr	r3, [r7, #0]
 8000e66:	6899      	ldr	r1, [r3, #8]
 8000e68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000e6a:	440b      	add	r3, r1
 8000e6c:	4413      	add	r3, r2
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	2b45      	cmp	r3, #69	; 0x45
 8000e72:	dc17      	bgt.n	8000ea4 <parse_number+0x84>
 8000e74:	2b2b      	cmp	r3, #43	; 0x2b
 8000e76:	db40      	blt.n	8000efa <parse_number+0xda>
 8000e78:	3b2b      	subs	r3, #43	; 0x2b
 8000e7a:	2201      	movs	r2, #1
 8000e7c:	409a      	lsls	r2, r3
 8000e7e:	4b4c      	ldr	r3, [pc, #304]	; (8000fb0 <parse_number+0x190>)
 8000e80:	4013      	ands	r3, r2
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	bf14      	ite	ne
 8000e86:	2301      	movne	r3, #1
 8000e88:	2300      	moveq	r3, #0
 8000e8a:	b2db      	uxtb	r3, r3
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	d10b      	bne.n	8000ea8 <parse_number+0x88>
 8000e90:	f002 0308 	and.w	r3, r2, #8
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	bf14      	ite	ne
 8000e98:	2301      	movne	r3, #1
 8000e9a:	2300      	moveq	r3, #0
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d111      	bne.n	8000ec6 <parse_number+0xa6>
            case '.':
                number_c_string[i] = decimal_point;
                break;

            default:
                goto loop_end;
 8000ea2:	e02a      	b.n	8000efa <parse_number+0xda>
        switch (buffer_at_offset(input_buffer)[i])
 8000ea4:	2b65      	cmp	r3, #101	; 0x65
 8000ea6:	d128      	bne.n	8000efa <parse_number+0xda>
                number_c_string[i] = buffer_at_offset(input_buffer)[i];
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	683b      	ldr	r3, [r7, #0]
 8000eae:	6899      	ldr	r1, [r3, #8]
 8000eb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000eb2:	440b      	add	r3, r1
 8000eb4:	4413      	add	r3, r2
 8000eb6:	7819      	ldrb	r1, [r3, #0]
 8000eb8:	f107 0208 	add.w	r2, r7, #8
 8000ebc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ebe:	4413      	add	r3, r2
 8000ec0:	460a      	mov	r2, r1
 8000ec2:	701a      	strb	r2, [r3, #0]
                break;
 8000ec4:	e007      	b.n	8000ed6 <parse_number+0xb6>
                number_c_string[i] = decimal_point;
 8000ec6:	f107 0208 	add.w	r2, r7, #8
 8000eca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ecc:	4413      	add	r3, r2
 8000ece:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8000ed2:	701a      	strb	r2, [r3, #0]
                break;
 8000ed4:	bf00      	nop
    for (i = 0; (i < (sizeof(number_c_string) - 1)) && can_access_at_index(input_buffer, i); i++)
 8000ed6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ed8:	3301      	adds	r3, #1
 8000eda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8000edc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000ede:	2b3e      	cmp	r3, #62	; 0x3e
 8000ee0:	d80d      	bhi.n	8000efe <parse_number+0xde>
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d00a      	beq.n	8000efe <parse_number+0xde>
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	689a      	ldr	r2, [r3, #8]
 8000eec:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000eee:	441a      	add	r2, r3
 8000ef0:	683b      	ldr	r3, [r7, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	d3b3      	bcc.n	8000e60 <parse_number+0x40>
        }
    }
loop_end:
 8000ef8:	e001      	b.n	8000efe <parse_number+0xde>
                goto loop_end;
 8000efa:	bf00      	nop
 8000efc:	e000      	b.n	8000f00 <parse_number+0xe0>
loop_end:
 8000efe:	bf00      	nop
    number_c_string[i] = '\0';
 8000f00:	f107 0208 	add.w	r2, r7, #8
 8000f04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8000f06:	4413      	add	r3, r2
 8000f08:	2200      	movs	r2, #0
 8000f0a:	701a      	strb	r2, [r3, #0]

    number = strtod((const char*)number_c_string, (char**)&after_end);
 8000f0c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8000f10:	f107 0308 	add.w	r3, r7, #8
 8000f14:	4611      	mov	r1, r2
 8000f16:	4618      	mov	r0, r3
 8000f18:	f00a f81a 	bl	800af50 <strtod>
 8000f1c:	ed87 0b14 	vstr	d0, [r7, #80]	; 0x50
    if (number_c_string == after_end)
 8000f20:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000f22:	f107 0308 	add.w	r3, r7, #8
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d101      	bne.n	8000f2e <parse_number+0x10e>
    {
        return false; /* parse_error */
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	e036      	b.n	8000f9c <parse_number+0x17c>
    }

    item->valuedouble = number;
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8000f34:	e9c1 2306 	strd	r2, r3, [r1, #24]

    /* use saturation in case of overflow */
    if (number >= INT_MAX)
 8000f38:	a31b      	add	r3, pc, #108	; (adr r3, 8000fa8 <parse_number+0x188>)
 8000f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f3e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8000f42:	f7ff fdef 	bl	8000b24 <__aeabi_dcmpge>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d004      	beq.n	8000f56 <parse_number+0x136>
    {
        item->valueint = INT_MAX;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 8000f52:	615a      	str	r2, [r3, #20]
 8000f54:	e015      	b.n	8000f82 <parse_number+0x162>
    }
    else if (number <= (double)INT_MIN)
 8000f56:	f04f 0200 	mov.w	r2, #0
 8000f5a:	4b16      	ldr	r3, [pc, #88]	; (8000fb4 <parse_number+0x194>)
 8000f5c:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8000f60:	f7ff fdd6 	bl	8000b10 <__aeabi_dcmple>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d004      	beq.n	8000f74 <parse_number+0x154>
    {
        item->valueint = INT_MIN;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8000f70:	615a      	str	r2, [r3, #20]
 8000f72:	e006      	b.n	8000f82 <parse_number+0x162>
    }
    else
    {
        item->valueint = (int)number;
 8000f74:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8000f78:	f7ff fdfe 	bl	8000b78 <__aeabi_d2iz>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	615a      	str	r2, [r3, #20]
    }

    item->type = cJSON_Number;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	2208      	movs	r2, #8
 8000f86:	60da      	str	r2, [r3, #12]

    input_buffer->offset += (size_t)(after_end - number_c_string);
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	689b      	ldr	r3, [r3, #8]
 8000f8c:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8000f8e:	f107 0208 	add.w	r2, r7, #8
 8000f92:	1a8a      	subs	r2, r1, r2
 8000f94:	441a      	add	r2, r3
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	609a      	str	r2, [r3, #8]
    return true;
 8000f9a:	2301      	movs	r3, #1
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3760      	adds	r7, #96	; 0x60
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	f3af 8000 	nop.w
 8000fa8:	ffc00000 	.word	0xffc00000
 8000fac:	41dfffff 	.word	0x41dfffff
 8000fb0:	04007fe5 	.word	0x04007fe5
 8000fb4:	c1e00000 	.word	0xc1e00000

08000fb8 <parse_hex4>:
    return true;
}

/* parse 4 digit hexadecimal number */
static unsigned parse_hex4(const unsigned char * const input)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
    unsigned int h = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60fb      	str	r3, [r7, #12]
    size_t i = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	60bb      	str	r3, [r7, #8]

    for (i = 0; i < 4; i++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	e04c      	b.n	8001068 <parse_hex4+0xb0>
    {
        /* parse digit */
        if ((input[i] >= '0') && (input[i] <= '9'))
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	4413      	add	r3, r2
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b2f      	cmp	r3, #47	; 0x2f
 8000fd8:	d90f      	bls.n	8000ffa <parse_hex4+0x42>
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	4413      	add	r3, r2
 8000fe0:	781b      	ldrb	r3, [r3, #0]
 8000fe2:	2b39      	cmp	r3, #57	; 0x39
 8000fe4:	d809      	bhi.n	8000ffa <parse_hex4+0x42>
        {
            h += (unsigned int) input[i] - '0';
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	68bb      	ldr	r3, [r7, #8]
 8000fea:	4413      	add	r3, r2
 8000fec:	781b      	ldrb	r3, [r3, #0]
 8000fee:	461a      	mov	r2, r3
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	4413      	add	r3, r2
 8000ff4:	3b30      	subs	r3, #48	; 0x30
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	e02d      	b.n	8001056 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'A') && (input[i] <= 'F'))
 8000ffa:	687a      	ldr	r2, [r7, #4]
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	4413      	add	r3, r2
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	2b40      	cmp	r3, #64	; 0x40
 8001004:	d90f      	bls.n	8001026 <parse_hex4+0x6e>
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	4413      	add	r3, r2
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b46      	cmp	r3, #70	; 0x46
 8001010:	d809      	bhi.n	8001026 <parse_hex4+0x6e>
        {
            h += (unsigned int) 10 + input[i] - 'A';
 8001012:	687a      	ldr	r2, [r7, #4]
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	4413      	add	r3, r2
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	461a      	mov	r2, r3
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	4413      	add	r3, r2
 8001020:	3b37      	subs	r3, #55	; 0x37
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	e017      	b.n	8001056 <parse_hex4+0x9e>
        }
        else if ((input[i] >= 'a') && (input[i] <= 'f'))
 8001026:	687a      	ldr	r2, [r7, #4]
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	4413      	add	r3, r2
 800102c:	781b      	ldrb	r3, [r3, #0]
 800102e:	2b60      	cmp	r3, #96	; 0x60
 8001030:	d90f      	bls.n	8001052 <parse_hex4+0x9a>
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	4413      	add	r3, r2
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b66      	cmp	r3, #102	; 0x66
 800103c:	d809      	bhi.n	8001052 <parse_hex4+0x9a>
        {
            h += (unsigned int) 10 + input[i] - 'a';
 800103e:	687a      	ldr	r2, [r7, #4]
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	4413      	add	r3, r2
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	461a      	mov	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	4413      	add	r3, r2
 800104c:	3b57      	subs	r3, #87	; 0x57
 800104e:	60fb      	str	r3, [r7, #12]
 8001050:	e001      	b.n	8001056 <parse_hex4+0x9e>
        }
        else /* invalid */
        {
            return 0;
 8001052:	2300      	movs	r3, #0
 8001054:	e00c      	b.n	8001070 <parse_hex4+0xb8>
        }

        if (i < 3)
 8001056:	68bb      	ldr	r3, [r7, #8]
 8001058:	2b02      	cmp	r3, #2
 800105a:	d802      	bhi.n	8001062 <parse_hex4+0xaa>
        {
            /* shift left to make place for the next nibble */
            h = h << 4;
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	011b      	lsls	r3, r3, #4
 8001060:	60fb      	str	r3, [r7, #12]
    for (i = 0; i < 4; i++)
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	3301      	adds	r3, #1
 8001066:	60bb      	str	r3, [r7, #8]
 8001068:	68bb      	ldr	r3, [r7, #8]
 800106a:	2b03      	cmp	r3, #3
 800106c:	d9af      	bls.n	8000fce <parse_hex4+0x16>
        }
    }

    return h;
 800106e:	68fb      	ldr	r3, [r7, #12]
}
 8001070:	4618      	mov	r0, r3
 8001072:	3714      	adds	r7, #20
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr

0800107c <utf16_literal_to_utf8>:

/* converts a UTF-16 literal to UTF-8
 * A literal can be one or two sequences of the form \uXXXX */
static unsigned char utf16_literal_to_utf8(const unsigned char * const input_pointer, const unsigned char * const input_end, unsigned char **output_pointer)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08a      	sub	sp, #40	; 0x28
 8001080:	af00      	add	r7, sp, #0
 8001082:	60f8      	str	r0, [r7, #12]
 8001084:	60b9      	str	r1, [r7, #8]
 8001086:	607a      	str	r2, [r7, #4]
    long unsigned int codepoint = 0;
 8001088:	2300      	movs	r3, #0
 800108a:	627b      	str	r3, [r7, #36]	; 0x24
    unsigned int first_code = 0;
 800108c:	2300      	movs	r3, #0
 800108e:	61fb      	str	r3, [r7, #28]
    const unsigned char *first_sequence = input_pointer;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	61bb      	str	r3, [r7, #24]
    unsigned char utf8_length = 0;
 8001094:	2300      	movs	r3, #0
 8001096:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    unsigned char utf8_position = 0;
 800109a:	2300      	movs	r3, #0
 800109c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    unsigned char sequence_length = 0;
 80010a0:	2300      	movs	r3, #0
 80010a2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    unsigned char first_byte_mark = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	f887 3020 	strb.w	r3, [r7, #32]

    if ((input_end - first_sequence) < 6)
 80010ac:	68ba      	ldr	r2, [r7, #8]
 80010ae:	69bb      	ldr	r3, [r7, #24]
 80010b0:	1ad3      	subs	r3, r2, r3
 80010b2:	2b05      	cmp	r3, #5
 80010b4:	f340 80b7 	ble.w	8001226 <utf16_literal_to_utf8+0x1aa>
        /* input ends unexpectedly */
        goto fail;
    }

    /* get the first utf16 sequence */
    first_code = parse_hex4(first_sequence + 2);
 80010b8:	69bb      	ldr	r3, [r7, #24]
 80010ba:	3302      	adds	r3, #2
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff7b 	bl	8000fb8 <parse_hex4>
 80010c2:	61f8      	str	r0, [r7, #28]

    /* check that the code is valid */
    if (((first_code >= 0xDC00) && (first_code <= 0xDFFF)))
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80010ca:	d304      	bcc.n	80010d6 <utf16_literal_to_utf8+0x5a>
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 80010d2:	f0c0 80aa 	bcc.w	800122a <utf16_literal_to_utf8+0x1ae>
    {
        goto fail;
    }

    /* UTF16 surrogate pair */
    if ((first_code >= 0xD800) && (first_code <= 0xDBFF))
 80010d6:	69fb      	ldr	r3, [r7, #28]
 80010d8:	f5b3 4f58 	cmp.w	r3, #55296	; 0xd800
 80010dc:	d337      	bcc.n	800114e <utf16_literal_to_utf8+0xd2>
 80010de:	69fb      	ldr	r3, [r7, #28]
 80010e0:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 80010e4:	d233      	bcs.n	800114e <utf16_literal_to_utf8+0xd2>
    {
        const unsigned char *second_sequence = first_sequence + 6;
 80010e6:	69bb      	ldr	r3, [r7, #24]
 80010e8:	3306      	adds	r3, #6
 80010ea:	617b      	str	r3, [r7, #20]
        unsigned int second_code = 0;
 80010ec:	2300      	movs	r3, #0
 80010ee:	613b      	str	r3, [r7, #16]
        sequence_length = 12; /* \uXXXX\uXXXX */
 80010f0:	230c      	movs	r3, #12
 80010f2:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

        if ((input_end - second_sequence) < 6)
 80010f6:	68ba      	ldr	r2, [r7, #8]
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	2b05      	cmp	r3, #5
 80010fe:	f340 8096 	ble.w	800122e <utf16_literal_to_utf8+0x1b2>
        {
            /* input ends unexpectedly */
            goto fail;
        }

        if ((second_sequence[0] != '\\') || (second_sequence[1] != 'u'))
 8001102:	697b      	ldr	r3, [r7, #20]
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b5c      	cmp	r3, #92	; 0x5c
 8001108:	f040 8093 	bne.w	8001232 <utf16_literal_to_utf8+0x1b6>
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	3301      	adds	r3, #1
 8001110:	781b      	ldrb	r3, [r3, #0]
 8001112:	2b75      	cmp	r3, #117	; 0x75
 8001114:	f040 808d 	bne.w	8001232 <utf16_literal_to_utf8+0x1b6>
            /* missing second half of the surrogate pair */
            goto fail;
        }

        /* get the second utf16 sequence */
        second_code = parse_hex4(second_sequence + 2);
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	3302      	adds	r3, #2
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ff4b 	bl	8000fb8 <parse_hex4>
 8001122:	6138      	str	r0, [r7, #16]
        /* check that the code is valid */
        if ((second_code < 0xDC00) || (second_code > 0xDFFF))
 8001124:	693b      	ldr	r3, [r7, #16]
 8001126:	f5b3 4f5c 	cmp.w	r3, #56320	; 0xdc00
 800112a:	f0c0 8084 	bcc.w	8001236 <utf16_literal_to_utf8+0x1ba>
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	f5b3 4f60 	cmp.w	r3, #57344	; 0xe000
 8001134:	d27f      	bcs.n	8001236 <utf16_literal_to_utf8+0x1ba>
            goto fail;
        }


        /* calculate the unicode codepoint from the surrogate pair */
        codepoint = 0x10000 + (((first_code & 0x3FF) << 10) | (second_code & 0x3FF));
 8001136:	69fb      	ldr	r3, [r7, #28]
 8001138:	029a      	lsls	r2, r3, #10
 800113a:	4b43      	ldr	r3, [pc, #268]	; (8001248 <utf16_literal_to_utf8+0x1cc>)
 800113c:	4013      	ands	r3, r2
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8001144:	4313      	orrs	r3, r2
 8001146:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800114a:	627b      	str	r3, [r7, #36]	; 0x24
    {
 800114c:	e004      	b.n	8001158 <utf16_literal_to_utf8+0xdc>
    }
    else
    {
        sequence_length = 6; /* \uXXXX */
 800114e:	2306      	movs	r3, #6
 8001150:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
        codepoint = first_code;
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	627b      	str	r3, [r7, #36]	; 0x24
    }

    /* encode as UTF-8
     * takes at maximum 4 bytes to encode:
     * 11110xxx 10xxxxxx 10xxxxxx 10xxxxxx */
    if (codepoint < 0x80)
 8001158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800115a:	2b7f      	cmp	r3, #127	; 0x7f
 800115c:	d803      	bhi.n	8001166 <utf16_literal_to_utf8+0xea>
    {
        /* normal ascii, encoding 0xxxxxxx */
        utf8_length = 1;
 800115e:	2301      	movs	r3, #1
 8001160:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001164:	e01f      	b.n	80011a6 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x800)
 8001166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001168:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800116c:	d206      	bcs.n	800117c <utf16_literal_to_utf8+0x100>
    {
        /* two bytes, encoding 110xxxxx 10xxxxxx */
        utf8_length = 2;
 800116e:	2302      	movs	r3, #2
 8001170:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xC0; /* 11000000 */
 8001174:	23c0      	movs	r3, #192	; 0xc0
 8001176:	f887 3020 	strb.w	r3, [r7, #32]
 800117a:	e014      	b.n	80011a6 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint < 0x10000)
 800117c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800117e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001182:	d206      	bcs.n	8001192 <utf16_literal_to_utf8+0x116>
    {
        /* three bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx */
        utf8_length = 3;
 8001184:	2303      	movs	r3, #3
 8001186:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xE0; /* 11100000 */
 800118a:	23e0      	movs	r3, #224	; 0xe0
 800118c:	f887 3020 	strb.w	r3, [r7, #32]
 8001190:	e009      	b.n	80011a6 <utf16_literal_to_utf8+0x12a>
    }
    else if (codepoint <= 0x10FFFF)
 8001192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001194:	f5b3 1f88 	cmp.w	r3, #1114112	; 0x110000
 8001198:	d24f      	bcs.n	800123a <utf16_literal_to_utf8+0x1be>
    {
        /* four bytes, encoding 1110xxxx 10xxxxxx 10xxxxxx 10xxxxxx */
        utf8_length = 4;
 800119a:	2304      	movs	r3, #4
 800119c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        first_byte_mark = 0xF0; /* 11110000 */
 80011a0:	23f0      	movs	r3, #240	; 0xf0
 80011a2:	f887 3020 	strb.w	r3, [r7, #32]
        /* invalid unicode codepoint */
        goto fail;
    }

    /* encode as utf8 */
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 80011a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80011aa:	3b01      	subs	r3, #1
 80011ac:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80011b0:	e015      	b.n	80011de <utf16_literal_to_utf8+0x162>
    {
        /* 10xxxxxx */
        (*output_pointer)[utf8_position] = (unsigned char)((codepoint | 0x80) & 0xBF);
 80011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	6819      	ldr	r1, [r3, #0]
 80011c0:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80011c4:	440b      	add	r3, r1
 80011c6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80011ca:	b2d2      	uxtb	r2, r2
 80011cc:	701a      	strb	r2, [r3, #0]
        codepoint >>= 6;
 80011ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011d0:	099b      	lsrs	r3, r3, #6
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
    for (utf8_position = (unsigned char)(utf8_length - 1); utf8_position > 0; utf8_position--)
 80011d4:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80011d8:	3b01      	subs	r3, #1
 80011da:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80011de:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1e5      	bne.n	80011b2 <utf16_literal_to_utf8+0x136>
    }
    /* encode first byte */
    if (utf8_length > 1)
 80011e6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d909      	bls.n	8001202 <utf16_literal_to_utf8+0x186>
    {
        (*output_pointer)[0] = (unsigned char)((codepoint | first_byte_mark) & 0xFF);
 80011ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f0:	b2d9      	uxtb	r1, r3
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80011fa:	430a      	orrs	r2, r1
 80011fc:	b2d2      	uxtb	r2, r2
 80011fe:	701a      	strb	r2, [r3, #0]
 8001200:	e007      	b.n	8001212 <utf16_literal_to_utf8+0x196>
    }
    else
    {
        (*output_pointer)[0] = (unsigned char)(codepoint & 0x7F);
 8001202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001204:	b2da      	uxtb	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	701a      	strb	r2, [r3, #0]
    }

    *output_pointer += utf8_length;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800121a:	441a      	add	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	601a      	str	r2, [r3, #0]

    return sequence_length;
 8001220:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001224:	e00b      	b.n	800123e <utf16_literal_to_utf8+0x1c2>
        goto fail;
 8001226:	bf00      	nop
 8001228:	e008      	b.n	800123c <utf16_literal_to_utf8+0x1c0>
        goto fail;
 800122a:	bf00      	nop
 800122c:	e006      	b.n	800123c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 800122e:	bf00      	nop
 8001230:	e004      	b.n	800123c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001232:	bf00      	nop
 8001234:	e002      	b.n	800123c <utf16_literal_to_utf8+0x1c0>
            goto fail;
 8001236:	bf00      	nop
 8001238:	e000      	b.n	800123c <utf16_literal_to_utf8+0x1c0>
        goto fail;
 800123a:	bf00      	nop

fail:
    return 0;
 800123c:	2300      	movs	r3, #0
}
 800123e:	4618      	mov	r0, r3
 8001240:	3728      	adds	r7, #40	; 0x28
 8001242:	46bd      	mov	sp, r7
 8001244:	bd80      	pop	{r7, pc}
 8001246:	bf00      	nop
 8001248:	000ffc00 	.word	0x000ffc00

0800124c <parse_string>:

/* Parse the input text into an unescaped cinput, and populate item. */
static cJSON_bool parse_string(cJSON * const item, parse_buffer * const input_buffer)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b08a      	sub	sp, #40	; 0x28
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
 8001254:	6039      	str	r1, [r7, #0]
    const unsigned char *input_pointer = buffer_at_offset(input_buffer) + 1;
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	689b      	ldr	r3, [r3, #8]
 800125e:	3301      	adds	r3, #1
 8001260:	4413      	add	r3, r2
 8001262:	627b      	str	r3, [r7, #36]	; 0x24
    const unsigned char *input_end = buffer_at_offset(input_buffer) + 1;
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	681a      	ldr	r2, [r3, #0]
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	3301      	adds	r3, #1
 800126e:	4413      	add	r3, r2
 8001270:	623b      	str	r3, [r7, #32]
    unsigned char *output_pointer = NULL;
 8001272:	2300      	movs	r3, #0
 8001274:	60fb      	str	r3, [r7, #12]
    unsigned char *output = NULL;
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]

    /* not a string */
    if (buffer_at_offset(input_buffer)[0] != '\"')
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	689b      	ldr	r3, [r3, #8]
 8001282:	4413      	add	r3, r2
 8001284:	781b      	ldrb	r3, [r3, #0]
 8001286:	2b22      	cmp	r3, #34	; 0x22
 8001288:	f040 8103 	bne.w	8001492 <parse_string+0x246>
        goto fail;
    }

    {
        /* calculate approximate size of the output (overestimate) */
        size_t allocation_length = 0;
 800128c:	2300      	movs	r3, #0
 800128e:	613b      	str	r3, [r7, #16]
        size_t skipped_bytes = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	61bb      	str	r3, [r7, #24]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 8001294:	e017      	b.n	80012c6 <parse_string+0x7a>
        {
            /* is escape sequence */
            if (input_end[0] == '\\')
 8001296:	6a3b      	ldr	r3, [r7, #32]
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	2b5c      	cmp	r3, #92	; 0x5c
 800129c:	d110      	bne.n	80012c0 <parse_string+0x74>
            {
                if ((size_t)(input_end + 1 - input_buffer->content) >= input_buffer->length)
 800129e:	6a3b      	ldr	r3, [r7, #32]
 80012a0:	1c5a      	adds	r2, r3, #1
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	1ad3      	subs	r3, r2, r3
 80012a8:	461a      	mov	r2, r3
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	685b      	ldr	r3, [r3, #4]
 80012ae:	429a      	cmp	r2, r3
 80012b0:	f080 80f1 	bcs.w	8001496 <parse_string+0x24a>
                {
                    /* prevent buffer overflow when last input character is a backslash */
                    goto fail;
                }
                skipped_bytes++;
 80012b4:	69bb      	ldr	r3, [r7, #24]
 80012b6:	3301      	adds	r3, #1
 80012b8:	61bb      	str	r3, [r7, #24]
                input_end++;
 80012ba:	6a3b      	ldr	r3, [r7, #32]
 80012bc:	3301      	adds	r3, #1
 80012be:	623b      	str	r3, [r7, #32]
            }
            input_end++;
 80012c0:	6a3b      	ldr	r3, [r7, #32]
 80012c2:	3301      	adds	r3, #1
 80012c4:	623b      	str	r3, [r7, #32]
        while (((size_t)(input_end - input_buffer->content) < input_buffer->length) && (*input_end != '\"'))
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	6a3a      	ldr	r2, [r7, #32]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	461a      	mov	r2, r3
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	429a      	cmp	r2, r3
 80012d6:	d203      	bcs.n	80012e0 <parse_string+0x94>
 80012d8:	6a3b      	ldr	r3, [r7, #32]
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	2b22      	cmp	r3, #34	; 0x22
 80012de:	d1da      	bne.n	8001296 <parse_string+0x4a>
        }
        if (((size_t)(input_end - input_buffer->content) >= input_buffer->length) || (*input_end != '\"'))
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	6a3a      	ldr	r2, [r7, #32]
 80012e6:	1ad3      	subs	r3, r2, r3
 80012e8:	461a      	mov	r2, r3
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	429a      	cmp	r2, r3
 80012f0:	f080 80d3 	bcs.w	800149a <parse_string+0x24e>
 80012f4:	6a3b      	ldr	r3, [r7, #32]
 80012f6:	781b      	ldrb	r3, [r3, #0]
 80012f8:	2b22      	cmp	r3, #34	; 0x22
 80012fa:	f040 80ce 	bne.w	800149a <parse_string+0x24e>
        {
            goto fail; /* string ended unexpectedly */
        }

        /* This is at most how much we need for the output */
        allocation_length = (size_t) (input_end - buffer_at_offset(input_buffer)) - skipped_bytes;
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	4413      	add	r3, r2
 8001308:	6a3a      	ldr	r2, [r7, #32]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	461a      	mov	r2, r3
 800130e:	69bb      	ldr	r3, [r7, #24]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	613b      	str	r3, [r7, #16]
        output = (unsigned char*)input_buffer->hooks.allocate(allocation_length + sizeof(""));
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	691b      	ldr	r3, [r3, #16]
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	3201      	adds	r2, #1
 800131c:	4610      	mov	r0, r2
 800131e:	4798      	blx	r3
 8001320:	61f8      	str	r0, [r7, #28]
        if (output == NULL)
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	2b00      	cmp	r3, #0
 8001326:	f000 80ba 	beq.w	800149e <parse_string+0x252>
        {
            goto fail; /* allocation failure */
        }
    }

    output_pointer = output;
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	60fb      	str	r3, [r7, #12]
    /* loop through the string literal */
    while (input_pointer < input_end)
 800132e:	e094      	b.n	800145a <parse_string+0x20e>
    {
        if (*input_pointer != '\\')
 8001330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b5c      	cmp	r3, #92	; 0x5c
 8001336:	d008      	beq.n	800134a <parse_string+0xfe>
        {
            *output_pointer++ = *input_pointer++;
 8001338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800133a:	1c53      	adds	r3, r2, #1
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	1c59      	adds	r1, r3, #1
 8001342:	60f9      	str	r1, [r7, #12]
 8001344:	7812      	ldrb	r2, [r2, #0]
 8001346:	701a      	strb	r2, [r3, #0]
 8001348:	e087      	b.n	800145a <parse_string+0x20e>
        }
        /* escape sequence */
        else
        {
            unsigned char sequence_length = 2;
 800134a:	2302      	movs	r3, #2
 800134c:	75fb      	strb	r3, [r7, #23]
            if ((input_end - input_pointer) < 1)
 800134e:	6a3a      	ldr	r2, [r7, #32]
 8001350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b00      	cmp	r3, #0
 8001356:	f340 80a4 	ble.w	80014a2 <parse_string+0x256>
            {
                goto fail;
            }

            switch (input_pointer[1])
 800135a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800135c:	3301      	adds	r3, #1
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	2b75      	cmp	r3, #117	; 0x75
 8001362:	f300 80a0 	bgt.w	80014a6 <parse_string+0x25a>
 8001366:	2b5c      	cmp	r3, #92	; 0x5c
 8001368:	da04      	bge.n	8001374 <parse_string+0x128>
 800136a:	2b22      	cmp	r3, #34	; 0x22
 800136c:	d05c      	beq.n	8001428 <parse_string+0x1dc>
 800136e:	2b2f      	cmp	r3, #47	; 0x2f
 8001370:	d05a      	beq.n	8001428 <parse_string+0x1dc>
                        goto fail;
                    }
                    break;

                default:
                    goto fail;
 8001372:	e098      	b.n	80014a6 <parse_string+0x25a>
            switch (input_pointer[1])
 8001374:	3b5c      	subs	r3, #92	; 0x5c
 8001376:	2b19      	cmp	r3, #25
 8001378:	f200 8095 	bhi.w	80014a6 <parse_string+0x25a>
 800137c:	a201      	add	r2, pc, #4	; (adr r2, 8001384 <parse_string+0x138>)
 800137e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001382:	bf00      	nop
 8001384:	08001429 	.word	0x08001429
 8001388:	080014a7 	.word	0x080014a7
 800138c:	080014a7 	.word	0x080014a7
 8001390:	080014a7 	.word	0x080014a7
 8001394:	080014a7 	.word	0x080014a7
 8001398:	080014a7 	.word	0x080014a7
 800139c:	080013ed 	.word	0x080013ed
 80013a0:	080014a7 	.word	0x080014a7
 80013a4:	080014a7 	.word	0x080014a7
 80013a8:	080014a7 	.word	0x080014a7
 80013ac:	080013f9 	.word	0x080013f9
 80013b0:	080014a7 	.word	0x080014a7
 80013b4:	080014a7 	.word	0x080014a7
 80013b8:	080014a7 	.word	0x080014a7
 80013bc:	080014a7 	.word	0x080014a7
 80013c0:	080014a7 	.word	0x080014a7
 80013c4:	080014a7 	.word	0x080014a7
 80013c8:	080014a7 	.word	0x080014a7
 80013cc:	08001405 	.word	0x08001405
 80013d0:	080014a7 	.word	0x080014a7
 80013d4:	080014a7 	.word	0x080014a7
 80013d8:	080014a7 	.word	0x080014a7
 80013dc:	08001411 	.word	0x08001411
 80013e0:	080014a7 	.word	0x080014a7
 80013e4:	0800141d 	.word	0x0800141d
 80013e8:	08001439 	.word	0x08001439
                    *output_pointer++ = '\b';
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	1c5a      	adds	r2, r3, #1
 80013f0:	60fa      	str	r2, [r7, #12]
 80013f2:	2208      	movs	r2, #8
 80013f4:	701a      	strb	r2, [r3, #0]
                    break;
 80013f6:	e02c      	b.n	8001452 <parse_string+0x206>
                    *output_pointer++ = '\f';
 80013f8:	68fb      	ldr	r3, [r7, #12]
 80013fa:	1c5a      	adds	r2, r3, #1
 80013fc:	60fa      	str	r2, [r7, #12]
 80013fe:	220c      	movs	r2, #12
 8001400:	701a      	strb	r2, [r3, #0]
                    break;
 8001402:	e026      	b.n	8001452 <parse_string+0x206>
                    *output_pointer++ = '\n';
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	1c5a      	adds	r2, r3, #1
 8001408:	60fa      	str	r2, [r7, #12]
 800140a:	220a      	movs	r2, #10
 800140c:	701a      	strb	r2, [r3, #0]
                    break;
 800140e:	e020      	b.n	8001452 <parse_string+0x206>
                    *output_pointer++ = '\r';
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	1c5a      	adds	r2, r3, #1
 8001414:	60fa      	str	r2, [r7, #12]
 8001416:	220d      	movs	r2, #13
 8001418:	701a      	strb	r2, [r3, #0]
                    break;
 800141a:	e01a      	b.n	8001452 <parse_string+0x206>
                    *output_pointer++ = '\t';
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	1c5a      	adds	r2, r3, #1
 8001420:	60fa      	str	r2, [r7, #12]
 8001422:	2209      	movs	r2, #9
 8001424:	701a      	strb	r2, [r3, #0]
                    break;
 8001426:	e014      	b.n	8001452 <parse_string+0x206>
                    *output_pointer++ = input_pointer[1];
 8001428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800142a:	1c5a      	adds	r2, r3, #1
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	1c59      	adds	r1, r3, #1
 8001430:	60f9      	str	r1, [r7, #12]
 8001432:	7812      	ldrb	r2, [r2, #0]
 8001434:	701a      	strb	r2, [r3, #0]
                    break;
 8001436:	e00c      	b.n	8001452 <parse_string+0x206>
                    sequence_length = utf16_literal_to_utf8(input_pointer, input_end, &output_pointer);
 8001438:	f107 030c 	add.w	r3, r7, #12
 800143c:	461a      	mov	r2, r3
 800143e:	6a39      	ldr	r1, [r7, #32]
 8001440:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001442:	f7ff fe1b 	bl	800107c <utf16_literal_to_utf8>
 8001446:	4603      	mov	r3, r0
 8001448:	75fb      	strb	r3, [r7, #23]
                    if (sequence_length == 0)
 800144a:	7dfb      	ldrb	r3, [r7, #23]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d02c      	beq.n	80014aa <parse_string+0x25e>
                    break;
 8001450:	bf00      	nop
            }
            input_pointer += sequence_length;
 8001452:	7dfb      	ldrb	r3, [r7, #23]
 8001454:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001456:	4413      	add	r3, r2
 8001458:	627b      	str	r3, [r7, #36]	; 0x24
    while (input_pointer < input_end)
 800145a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800145c:	6a3b      	ldr	r3, [r7, #32]
 800145e:	429a      	cmp	r2, r3
 8001460:	f4ff af66 	bcc.w	8001330 <parse_string+0xe4>
        }
    }

    /* zero terminate the output */
    *output_pointer = '\0';
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]

    item->type = cJSON_String;
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	2210      	movs	r2, #16
 800146e:	60da      	str	r2, [r3, #12]
    item->valuestring = (char*)output;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	69fa      	ldr	r2, [r7, #28]
 8001474:	611a      	str	r2, [r3, #16]

    input_buffer->offset = (size_t) (input_end - input_buffer->content);
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	6a3a      	ldr	r2, [r7, #32]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	461a      	mov	r2, r3
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	609a      	str	r2, [r3, #8]
    input_buffer->offset++;
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	1c5a      	adds	r2, r3, #1
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	609a      	str	r2, [r3, #8]

    return true;
 800148e:	2301      	movs	r3, #1
 8001490:	e01e      	b.n	80014d0 <parse_string+0x284>
        goto fail;
 8001492:	bf00      	nop
 8001494:	e00a      	b.n	80014ac <parse_string+0x260>
                    goto fail;
 8001496:	bf00      	nop
 8001498:	e008      	b.n	80014ac <parse_string+0x260>
            goto fail; /* string ended unexpectedly */
 800149a:	bf00      	nop
 800149c:	e006      	b.n	80014ac <parse_string+0x260>
            goto fail; /* allocation failure */
 800149e:	bf00      	nop
 80014a0:	e004      	b.n	80014ac <parse_string+0x260>
                goto fail;
 80014a2:	bf00      	nop
 80014a4:	e002      	b.n	80014ac <parse_string+0x260>
                    goto fail;
 80014a6:	bf00      	nop
 80014a8:	e000      	b.n	80014ac <parse_string+0x260>
                        goto fail;
 80014aa:	bf00      	nop

fail:
    if (output != NULL)
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d003      	beq.n	80014ba <parse_string+0x26e>
    {
        input_buffer->hooks.deallocate(output);
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	695b      	ldr	r3, [r3, #20]
 80014b6:	69f8      	ldr	r0, [r7, #28]
 80014b8:	4798      	blx	r3
    }

    if (input_pointer != NULL)
 80014ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d006      	beq.n	80014ce <parse_string+0x282>
    {
        input_buffer->offset = (size_t)(input_pointer - input_buffer->content);
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80014c6:	1ad3      	subs	r3, r2, r3
 80014c8:	461a      	mov	r2, r3
 80014ca:	683b      	ldr	r3, [r7, #0]
 80014cc:	609a      	str	r2, [r3, #8]
    }

    return false;
 80014ce:	2300      	movs	r3, #0
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	3728      	adds	r7, #40	; 0x28
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}

080014d8 <buffer_skip_whitespace>:
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer);
static cJSON_bool print_object(const cJSON * const item, printbuffer * const output_buffer);

/* Utility to jump whitespace and cr/lf */
static parse_buffer *buffer_skip_whitespace(parse_buffer * const buffer)
{
 80014d8:	b480      	push	{r7}
 80014da:	b083      	sub	sp, #12
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL))
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d003      	beq.n	80014ee <buffer_skip_whitespace+0x16>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <buffer_skip_whitespace+0x1a>
    {
        return NULL;
 80014ee:	2300      	movs	r3, #0
 80014f0:	e02c      	b.n	800154c <buffer_skip_whitespace+0x74>
    }

    if (cannot_access_at_index(buffer, 0))
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d005      	beq.n	8001504 <buffer_skip_whitespace+0x2c>
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	689a      	ldr	r2, [r3, #8]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	429a      	cmp	r2, r3
 8001502:	d306      	bcc.n	8001512 <buffer_skip_whitespace+0x3a>
    {
        return buffer;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	e021      	b.n	800154c <buffer_skip_whitespace+0x74>
    }

    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
    {
       buffer->offset++;
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	1c5a      	adds	r2, r3, #1
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	609a      	str	r2, [r3, #8]
    while (can_access_at_index(buffer, 0) && (buffer_at_offset(buffer)[0] <= 32))
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d00d      	beq.n	8001534 <buffer_skip_whitespace+0x5c>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	429a      	cmp	r2, r3
 8001522:	d207      	bcs.n	8001534 <buffer_skip_whitespace+0x5c>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681a      	ldr	r2, [r3, #0]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	4413      	add	r3, r2
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b20      	cmp	r3, #32
 8001532:	d9e9      	bls.n	8001508 <buffer_skip_whitespace+0x30>
    }

    if (buffer->offset == buffer->length)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	689a      	ldr	r2, [r3, #8]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	429a      	cmp	r2, r3
 800153e:	d104      	bne.n	800154a <buffer_skip_whitespace+0x72>
    {
        buffer->offset--;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	1e5a      	subs	r2, r3, #1
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 800154a:	687b      	ldr	r3, [r7, #4]
}
 800154c:	4618      	mov	r0, r3
 800154e:	370c      	adds	r7, #12
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr

08001558 <skip_utf8_bom>:

/* skip the UTF-8 BOM (byte order mark) if it is at the beginning of a buffer */
static parse_buffer *skip_utf8_bom(parse_buffer * const buffer)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
    if ((buffer == NULL) || (buffer->content == NULL) || (buffer->offset != 0))
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d007      	beq.n	8001576 <skip_utf8_bom+0x1e>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d003      	beq.n	8001576 <skip_utf8_bom+0x1e>
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	689b      	ldr	r3, [r3, #8]
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <skip_utf8_bom+0x22>
    {
        return NULL;
 8001576:	2300      	movs	r3, #0
 8001578:	e01c      	b.n	80015b4 <skip_utf8_bom+0x5c>
    }

    if (can_access_at_index(buffer, 4) && (strncmp((const char*)buffer_at_offset(buffer), "\xEF\xBB\xBF", 3) == 0))
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d018      	beq.n	80015b2 <skip_utf8_bom+0x5a>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	689b      	ldr	r3, [r3, #8]
 8001584:	1d1a      	adds	r2, r3, #4
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	429a      	cmp	r2, r3
 800158c:	d211      	bcs.n	80015b2 <skip_utf8_bom+0x5a>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681a      	ldr	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	689b      	ldr	r3, [r3, #8]
 8001596:	4413      	add	r3, r2
 8001598:	2203      	movs	r2, #3
 800159a:	4908      	ldr	r1, [pc, #32]	; (80015bc <skip_utf8_bom+0x64>)
 800159c:	4618      	mov	r0, r3
 800159e:	f00a fa64 	bl	800ba6a <strncmp>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d104      	bne.n	80015b2 <skip_utf8_bom+0x5a>
    {
        buffer->offset += 3;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	689b      	ldr	r3, [r3, #8]
 80015ac:	1cda      	adds	r2, r3, #3
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	609a      	str	r2, [r3, #8]
    }

    return buffer;
 80015b2:	687b      	ldr	r3, [r7, #4]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	0800e418 	.word	0x0800e418

080015c0 <cJSON_ParseWithOpts>:

CJSON_PUBLIC(cJSON *) cJSON_ParseWithOpts(const char *value, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b086      	sub	sp, #24
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	60f8      	str	r0, [r7, #12]
 80015c8:	60b9      	str	r1, [r7, #8]
 80015ca:	607a      	str	r2, [r7, #4]
    size_t buffer_length;

    if (NULL == value)
 80015cc:	68fb      	ldr	r3, [r7, #12]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d101      	bne.n	80015d6 <cJSON_ParseWithOpts+0x16>
    {
        return NULL;
 80015d2:	2300      	movs	r3, #0
 80015d4:	e00c      	b.n	80015f0 <cJSON_ParseWithOpts+0x30>
    }

    /* Adding null character size due to require_null_terminated. */
    buffer_length = strlen(value) + sizeof("");
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	f7fe fe5a 	bl	8000290 <strlen>
 80015dc:	4603      	mov	r3, r0
 80015de:	3301      	adds	r3, #1
 80015e0:	617b      	str	r3, [r7, #20]

    return cJSON_ParseWithLengthOpts(value, buffer_length, return_parse_end, require_null_terminated);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	68ba      	ldr	r2, [r7, #8]
 80015e6:	6979      	ldr	r1, [r7, #20]
 80015e8:	68f8      	ldr	r0, [r7, #12]
 80015ea:	f000 f805 	bl	80015f8 <cJSON_ParseWithLengthOpts>
 80015ee:	4603      	mov	r3, r0
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3718      	adds	r7, #24
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}

080015f8 <cJSON_ParseWithLengthOpts>:

/* Parse an object - create a new root, and populate. */
CJSON_PUBLIC(cJSON *) cJSON_ParseWithLengthOpts(const char *value, size_t buffer_length, const char **return_parse_end, cJSON_bool require_null_terminated)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08e      	sub	sp, #56	; 0x38
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
 8001604:	603b      	str	r3, [r7, #0]
    parse_buffer buffer = { 0, 0, 0, 0, { 0, 0, 0 } };
 8001606:	f107 0318 	add.w	r3, r7, #24
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]
 8001616:	615a      	str	r2, [r3, #20]
 8001618:	619a      	str	r2, [r3, #24]
    cJSON *item = NULL;
 800161a:	2300      	movs	r3, #0
 800161c:	637b      	str	r3, [r7, #52]	; 0x34

    /* reset error position */
    global_error.json = NULL;
 800161e:	4b41      	ldr	r3, [pc, #260]	; (8001724 <cJSON_ParseWithLengthOpts+0x12c>)
 8001620:	2200      	movs	r2, #0
 8001622:	601a      	str	r2, [r3, #0]
    global_error.position = 0;
 8001624:	4b3f      	ldr	r3, [pc, #252]	; (8001724 <cJSON_ParseWithLengthOpts+0x12c>)
 8001626:	2200      	movs	r2, #0
 8001628:	605a      	str	r2, [r3, #4]

    if (value == NULL || 0 == buffer_length)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d042      	beq.n	80016b6 <cJSON_ParseWithLengthOpts+0xbe>
 8001630:	68bb      	ldr	r3, [r7, #8]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d03f      	beq.n	80016b6 <cJSON_ParseWithLengthOpts+0xbe>
    {
        goto fail;
    }

    buffer.content = (const unsigned char*)value;
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	61bb      	str	r3, [r7, #24]
    buffer.length = buffer_length;
 800163a:	68bb      	ldr	r3, [r7, #8]
 800163c:	61fb      	str	r3, [r7, #28]
    buffer.offset = 0;
 800163e:	2300      	movs	r3, #0
 8001640:	623b      	str	r3, [r7, #32]
    buffer.hooks = global_hooks;
 8001642:	4a39      	ldr	r2, [pc, #228]	; (8001728 <cJSON_ParseWithLengthOpts+0x130>)
 8001644:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001648:	ca07      	ldmia	r2, {r0, r1, r2}
 800164a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

    item = cJSON_New_Item(&global_hooks);
 800164e:	4836      	ldr	r0, [pc, #216]	; (8001728 <cJSON_ParseWithLengthOpts+0x130>)
 8001650:	f7ff fb7c 	bl	8000d4c <cJSON_New_Item>
 8001654:	6378      	str	r0, [r7, #52]	; 0x34
    if (item == NULL) /* memory fail */
 8001656:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001658:	2b00      	cmp	r3, #0
 800165a:	d02e      	beq.n	80016ba <cJSON_ParseWithLengthOpts+0xc2>
    {
        goto fail;
    }

    if (!parse_value(item, buffer_skip_whitespace(skip_utf8_bom(&buffer))))
 800165c:	f107 0318 	add.w	r3, r7, #24
 8001660:	4618      	mov	r0, r3
 8001662:	f7ff ff79 	bl	8001558 <skip_utf8_bom>
 8001666:	4603      	mov	r3, r0
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff ff35 	bl	80014d8 <buffer_skip_whitespace>
 800166e:	4603      	mov	r3, r0
 8001670:	4619      	mov	r1, r3
 8001672:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001674:	f000 f868 	bl	8001748 <parse_value>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d01f      	beq.n	80016be <cJSON_ParseWithLengthOpts+0xc6>
        /* parse failure. ep is set. */
        goto fail;
    }

    /* if we require null-terminated JSON without appended garbage, skip and then check for a null terminator */
    if (require_null_terminated)
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	2b00      	cmp	r3, #0
 8001682:	d00e      	beq.n	80016a2 <cJSON_ParseWithLengthOpts+0xaa>
    {
        buffer_skip_whitespace(&buffer);
 8001684:	f107 0318 	add.w	r3, r7, #24
 8001688:	4618      	mov	r0, r3
 800168a:	f7ff ff25 	bl	80014d8 <buffer_skip_whitespace>
        if ((buffer.offset >= buffer.length) || buffer_at_offset(&buffer)[0] != '\0')
 800168e:	6a3a      	ldr	r2, [r7, #32]
 8001690:	69fb      	ldr	r3, [r7, #28]
 8001692:	429a      	cmp	r2, r3
 8001694:	d215      	bcs.n	80016c2 <cJSON_ParseWithLengthOpts+0xca>
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	6a3b      	ldr	r3, [r7, #32]
 800169a:	4413      	add	r3, r2
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d10f      	bne.n	80016c2 <cJSON_ParseWithLengthOpts+0xca>
        {
            goto fail;
        }
    }
    if (return_parse_end)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d004      	beq.n	80016b2 <cJSON_ParseWithLengthOpts+0xba>
    {
        *return_parse_end = (const char*)buffer_at_offset(&buffer);
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	6a3b      	ldr	r3, [r7, #32]
 80016ac:	441a      	add	r2, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	601a      	str	r2, [r3, #0]
    }

    return item;
 80016b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016b4:	e031      	b.n	800171a <cJSON_ParseWithLengthOpts+0x122>
        goto fail;
 80016b6:	bf00      	nop
 80016b8:	e004      	b.n	80016c4 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 80016ba:	bf00      	nop
 80016bc:	e002      	b.n	80016c4 <cJSON_ParseWithLengthOpts+0xcc>
        goto fail;
 80016be:	bf00      	nop
 80016c0:	e000      	b.n	80016c4 <cJSON_ParseWithLengthOpts+0xcc>
            goto fail;
 80016c2:	bf00      	nop

fail:
    if (item != NULL)
 80016c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d002      	beq.n	80016d0 <cJSON_ParseWithLengthOpts+0xd8>
    {
        cJSON_Delete(item);
 80016ca:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80016cc:	f7ff fb54 	bl	8000d78 <cJSON_Delete>
    }

    if (value != NULL)
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d020      	beq.n	8001718 <cJSON_ParseWithLengthOpts+0x120>
    {
        error local_error;
        local_error.json = (const unsigned char*)value;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	613b      	str	r3, [r7, #16]
        local_error.position = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	617b      	str	r3, [r7, #20]

        if (buffer.offset < buffer.length)
 80016de:	6a3a      	ldr	r2, [r7, #32]
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d202      	bcs.n	80016ec <cJSON_ParseWithLengthOpts+0xf4>
        {
            local_error.position = buffer.offset;
 80016e6:	6a3b      	ldr	r3, [r7, #32]
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	e005      	b.n	80016f8 <cJSON_ParseWithLengthOpts+0x100>
        }
        else if (buffer.length > 0)
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d002      	beq.n	80016f8 <cJSON_ParseWithLengthOpts+0x100>
        {
            local_error.position = buffer.length - 1;
 80016f2:	69fb      	ldr	r3, [r7, #28]
 80016f4:	3b01      	subs	r3, #1
 80016f6:	617b      	str	r3, [r7, #20]
        }

        if (return_parse_end != NULL)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d004      	beq.n	8001708 <cJSON_ParseWithLengthOpts+0x110>
        {
            *return_parse_end = (const char*)local_error.json + local_error.position;
 80016fe:	693a      	ldr	r2, [r7, #16]
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	441a      	add	r2, r3
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	601a      	str	r2, [r3, #0]
        }

        global_error = local_error;
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <cJSON_ParseWithLengthOpts+0x12c>)
 800170a:	461a      	mov	r2, r3
 800170c:	f107 0310 	add.w	r3, r7, #16
 8001710:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001714:	e882 0003 	stmia.w	r2, {r0, r1}
    }

    return NULL;
 8001718:	2300      	movs	r3, #0
}
 800171a:	4618      	mov	r0, r3
 800171c:	3738      	adds	r7, #56	; 0x38
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	2000025c 	.word	0x2000025c
 8001728:	20000000 	.word	0x20000000

0800172c <cJSON_Parse>:

/* Default options for cJSON_Parse */
CJSON_PUBLIC(cJSON *) cJSON_Parse(const char *value)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
    return cJSON_ParseWithOpts(value, 0, 0);
 8001734:	2200      	movs	r2, #0
 8001736:	2100      	movs	r1, #0
 8001738:	6878      	ldr	r0, [r7, #4]
 800173a:	f7ff ff41 	bl	80015c0 <cJSON_ParseWithOpts>
 800173e:	4603      	mov	r3, r0
}
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}

08001748 <parse_value>:
    return print_value(item, &p);
}

/* Parser core - when encountering text, process appropriately. */
static cJSON_bool parse_value(cJSON * const item, parse_buffer * const input_buffer)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b082      	sub	sp, #8
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
    if ((input_buffer == NULL) || (input_buffer->content == NULL))
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d003      	beq.n	8001760 <parse_value+0x18>
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <parse_value+0x1c>
    {
        return false; /* no input */
 8001760:	2300      	movs	r3, #0
 8001762:	e0d2      	b.n	800190a <parse_value+0x1c2>
    }

    /* parse the different types of values */
    /* null */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "null", 4) == 0))
 8001764:	683b      	ldr	r3, [r7, #0]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d01d      	beq.n	80017a6 <parse_value+0x5e>
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	1d1a      	adds	r2, r3, #4
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	429a      	cmp	r2, r3
 8001776:	d816      	bhi.n	80017a6 <parse_value+0x5e>
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	4413      	add	r3, r2
 8001782:	2204      	movs	r2, #4
 8001784:	4963      	ldr	r1, [pc, #396]	; (8001914 <parse_value+0x1cc>)
 8001786:	4618      	mov	r0, r3
 8001788:	f00a f96f 	bl	800ba6a <strncmp>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d109      	bne.n	80017a6 <parse_value+0x5e>
    {
        item->type = cJSON_NULL;
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2204      	movs	r2, #4
 8001796:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 4;
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	1d1a      	adds	r2, r3, #4
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	609a      	str	r2, [r3, #8]
        return true;
 80017a2:	2301      	movs	r3, #1
 80017a4:	e0b1      	b.n	800190a <parse_value+0x1c2>
    }
    /* false */
    if (can_read(input_buffer, 5) && (strncmp((const char*)buffer_at_offset(input_buffer), "false", 5) == 0))
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d01d      	beq.n	80017e8 <parse_value+0xa0>
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	1d5a      	adds	r2, r3, #5
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d816      	bhi.n	80017e8 <parse_value+0xa0>
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	4413      	add	r3, r2
 80017c4:	2205      	movs	r2, #5
 80017c6:	4954      	ldr	r1, [pc, #336]	; (8001918 <parse_value+0x1d0>)
 80017c8:	4618      	mov	r0, r3
 80017ca:	f00a f94e 	bl	800ba6a <strncmp>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d109      	bne.n	80017e8 <parse_value+0xa0>
    {
        item->type = cJSON_False;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2201      	movs	r2, #1
 80017d8:	60da      	str	r2, [r3, #12]
        input_buffer->offset += 5;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	1d5a      	adds	r2, r3, #5
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	609a      	str	r2, [r3, #8]
        return true;
 80017e4:	2301      	movs	r3, #1
 80017e6:	e090      	b.n	800190a <parse_value+0x1c2>
    }
    /* true */
    if (can_read(input_buffer, 4) && (strncmp((const char*)buffer_at_offset(input_buffer), "true", 4) == 0))
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d020      	beq.n	8001830 <parse_value+0xe8>
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	1d1a      	adds	r2, r3, #4
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	685b      	ldr	r3, [r3, #4]
 80017f8:	429a      	cmp	r2, r3
 80017fa:	d819      	bhi.n	8001830 <parse_value+0xe8>
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	4413      	add	r3, r2
 8001806:	2204      	movs	r2, #4
 8001808:	4944      	ldr	r1, [pc, #272]	; (800191c <parse_value+0x1d4>)
 800180a:	4618      	mov	r0, r3
 800180c:	f00a f92d 	bl	800ba6a <strncmp>
 8001810:	4603      	mov	r3, r0
 8001812:	2b00      	cmp	r3, #0
 8001814:	d10c      	bne.n	8001830 <parse_value+0xe8>
    {
        item->type = cJSON_True;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2202      	movs	r2, #2
 800181a:	60da      	str	r2, [r3, #12]
        item->valueint = 1;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2201      	movs	r2, #1
 8001820:	615a      	str	r2, [r3, #20]
        input_buffer->offset += 4;
 8001822:	683b      	ldr	r3, [r7, #0]
 8001824:	689b      	ldr	r3, [r3, #8]
 8001826:	1d1a      	adds	r2, r3, #4
 8001828:	683b      	ldr	r3, [r7, #0]
 800182a:	609a      	str	r2, [r3, #8]
        return true;
 800182c:	2301      	movs	r3, #1
 800182e:	e06c      	b.n	800190a <parse_value+0x1c2>
    }
    /* string */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '\"'))
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d013      	beq.n	800185e <parse_value+0x116>
 8001836:	683b      	ldr	r3, [r7, #0]
 8001838:	689a      	ldr	r2, [r3, #8]
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	429a      	cmp	r2, r3
 8001840:	d20d      	bcs.n	800185e <parse_value+0x116>
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	4413      	add	r3, r2
 800184c:	781b      	ldrb	r3, [r3, #0]
 800184e:	2b22      	cmp	r3, #34	; 0x22
 8001850:	d105      	bne.n	800185e <parse_value+0x116>
    {
        return parse_string(item, input_buffer);
 8001852:	6839      	ldr	r1, [r7, #0]
 8001854:	6878      	ldr	r0, [r7, #4]
 8001856:	f7ff fcf9 	bl	800124c <parse_string>
 800185a:	4603      	mov	r3, r0
 800185c:	e055      	b.n	800190a <parse_value+0x1c2>
    }
    /* number */
    if (can_access_at_index(input_buffer, 0) && ((buffer_at_offset(input_buffer)[0] == '-') || ((buffer_at_offset(input_buffer)[0] >= '0') && (buffer_at_offset(input_buffer)[0] <= '9'))))
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d023      	beq.n	80018ac <parse_value+0x164>
 8001864:	683b      	ldr	r3, [r7, #0]
 8001866:	689a      	ldr	r2, [r3, #8]
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	685b      	ldr	r3, [r3, #4]
 800186c:	429a      	cmp	r2, r3
 800186e:	d21d      	bcs.n	80018ac <parse_value+0x164>
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	4413      	add	r3, r2
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2b2d      	cmp	r3, #45	; 0x2d
 800187e:	d00f      	beq.n	80018a0 <parse_value+0x158>
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	4413      	add	r3, r2
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2b2f      	cmp	r3, #47	; 0x2f
 800188e:	d90d      	bls.n	80018ac <parse_value+0x164>
 8001890:	683b      	ldr	r3, [r7, #0]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	683b      	ldr	r3, [r7, #0]
 8001896:	689b      	ldr	r3, [r3, #8]
 8001898:	4413      	add	r3, r2
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b39      	cmp	r3, #57	; 0x39
 800189e:	d805      	bhi.n	80018ac <parse_value+0x164>
    {
        return parse_number(item, input_buffer);
 80018a0:	6839      	ldr	r1, [r7, #0]
 80018a2:	6878      	ldr	r0, [r7, #4]
 80018a4:	f7ff fabc 	bl	8000e20 <parse_number>
 80018a8:	4603      	mov	r3, r0
 80018aa:	e02e      	b.n	800190a <parse_value+0x1c2>
    }
    /* array */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '['))
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d013      	beq.n	80018da <parse_value+0x192>
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	689a      	ldr	r2, [r3, #8]
 80018b6:	683b      	ldr	r3, [r7, #0]
 80018b8:	685b      	ldr	r3, [r3, #4]
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d20d      	bcs.n	80018da <parse_value+0x192>
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	4413      	add	r3, r2
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b5b      	cmp	r3, #91	; 0x5b
 80018cc:	d105      	bne.n	80018da <parse_value+0x192>
    {
        return parse_array(item, input_buffer);
 80018ce:	6839      	ldr	r1, [r7, #0]
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f000 f825 	bl	8001920 <parse_array>
 80018d6:	4603      	mov	r3, r0
 80018d8:	e017      	b.n	800190a <parse_value+0x1c2>
    }
    /* object */
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '{'))
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d013      	beq.n	8001908 <parse_value+0x1c0>
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	689a      	ldr	r2, [r3, #8]
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	685b      	ldr	r3, [r3, #4]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d20d      	bcs.n	8001908 <parse_value+0x1c0>
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681a      	ldr	r2, [r3, #0]
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	4413      	add	r3, r2
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2b7b      	cmp	r3, #123	; 0x7b
 80018fa:	d105      	bne.n	8001908 <parse_value+0x1c0>
    {
        return parse_object(item, input_buffer);
 80018fc:	6839      	ldr	r1, [r7, #0]
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 f8d2 	bl	8001aa8 <parse_object>
 8001904:	4603      	mov	r3, r0
 8001906:	e000      	b.n	800190a <parse_value+0x1c2>
    }

    return false;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3708      	adds	r7, #8
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	0800e3ec 	.word	0x0800e3ec
 8001918:	0800e41c 	.word	0x0800e41c
 800191c:	0800e424 	.word	0x0800e424

08001920 <parse_array>:
    }
}

/* Build an array from input text. */
static cJSON_bool parse_array(cJSON * const item, parse_buffer * const input_buffer)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* head of the linked list */
 800192a:	2300      	movs	r3, #0
 800192c:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 800192e:	2300      	movs	r3, #0
 8001930:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	68db      	ldr	r3, [r3, #12]
 8001936:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800193a:	d301      	bcc.n	8001940 <parse_array+0x20>
    {
        return false; /* to deeply nested */
 800193c:	2300      	movs	r3, #0
 800193e:	e0af      	b.n	8001aa0 <parse_array+0x180>
    }
    input_buffer->depth++;
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	68db      	ldr	r3, [r3, #12]
 8001944:	1c5a      	adds	r2, r3, #1
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	60da      	str	r2, [r3, #12]

    if (buffer_at_offset(input_buffer)[0] != '[')
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	689b      	ldr	r3, [r3, #8]
 8001952:	4413      	add	r3, r2
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	2b5b      	cmp	r3, #91	; 0x5b
 8001958:	f040 8094 	bne.w	8001a84 <parse_array+0x164>
    {
        /* not an array */
        goto fail;
    }

    input_buffer->offset++;
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689b      	ldr	r3, [r3, #8]
 8001960:	1c5a      	adds	r2, r3, #1
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8001966:	6838      	ldr	r0, [r7, #0]
 8001968:	f7ff fdb6 	bl	80014d8 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ']'))
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	2b00      	cmp	r3, #0
 8001970:	d00d      	beq.n	800198e <parse_array+0x6e>
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	429a      	cmp	r2, r3
 800197c:	d207      	bcs.n	800198e <parse_array+0x6e>
 800197e:	683b      	ldr	r3, [r7, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	4413      	add	r3, r2
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	2b5d      	cmp	r3, #93	; 0x5d
 800198c:	d061      	beq.n	8001a52 <parse_array+0x132>
        /* empty array */
        goto success;
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d005      	beq.n	80019a0 <parse_array+0x80>
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	429a      	cmp	r2, r3
 800199e:	d305      	bcc.n	80019ac <parse_array+0x8c>
    {
        input_buffer->offset--;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	1e5a      	subs	r2, r3, #1
 80019a6:	683b      	ldr	r3, [r7, #0]
 80019a8:	609a      	str	r2, [r3, #8]
        goto fail;
 80019aa:	e072      	b.n	8001a92 <parse_array+0x172>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	1e5a      	subs	r2, r3, #1
 80019b2:	683b      	ldr	r3, [r7, #0]
 80019b4:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	3310      	adds	r3, #16
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff f9c6 	bl	8000d4c <cJSON_New_Item>
 80019c0:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d05f      	beq.n	8001a88 <parse_array+0x168>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d104      	bne.n	80019d8 <parse_array+0xb8>
        {
            /* start the linked list */
            current_item = head = new_item;
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	613b      	str	r3, [r7, #16]
 80019d6:	e007      	b.n	80019e8 <parse_array+0xc8>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	68fa      	ldr	r2, [r7, #12]
 80019dc:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	693a      	ldr	r2, [r7, #16]
 80019e2:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	613b      	str	r3, [r7, #16]
        }

        /* parse next value */
        input_buffer->offset++;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	689b      	ldr	r3, [r3, #8]
 80019ec:	1c5a      	adds	r2, r3, #1
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 80019f2:	6838      	ldr	r0, [r7, #0]
 80019f4:	f7ff fd70 	bl	80014d8 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 80019f8:	6839      	ldr	r1, [r7, #0]
 80019fa:	6938      	ldr	r0, [r7, #16]
 80019fc:	f7ff fea4 	bl	8001748 <parse_value>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d042      	beq.n	8001a8c <parse_array+0x16c>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8001a06:	6838      	ldr	r0, [r7, #0]
 8001a08:	f7ff fd66 	bl	80014d8 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00d      	beq.n	8001a2e <parse_array+0x10e>
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	689a      	ldr	r2, [r3, #8]
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	429a      	cmp	r2, r3
 8001a1c:	d207      	bcs.n	8001a2e <parse_array+0x10e>
 8001a1e:	683b      	ldr	r3, [r7, #0]
 8001a20:	681a      	ldr	r2, [r3, #0]
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	4413      	add	r3, r2
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b2c      	cmp	r3, #44	; 0x2c
 8001a2c:	d0c3      	beq.n	80019b6 <parse_array+0x96>

    if (cannot_access_at_index(input_buffer, 0) || buffer_at_offset(input_buffer)[0] != ']')
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d02d      	beq.n	8001a90 <parse_array+0x170>
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	689a      	ldr	r2, [r3, #8]
 8001a38:	683b      	ldr	r3, [r7, #0]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d227      	bcs.n	8001a90 <parse_array+0x170>
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	689b      	ldr	r3, [r3, #8]
 8001a48:	4413      	add	r3, r2
 8001a4a:	781b      	ldrb	r3, [r3, #0]
 8001a4c:	2b5d      	cmp	r3, #93	; 0x5d
 8001a4e:	d11f      	bne.n	8001a90 <parse_array+0x170>
    {
        goto fail; /* expected end of array */
    }

success:
 8001a50:	e000      	b.n	8001a54 <parse_array+0x134>
        goto success;
 8001a52:	bf00      	nop
    input_buffer->depth--;
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	68db      	ldr	r3, [r3, #12]
 8001a58:	1e5a      	subs	r2, r3, #1
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d002      	beq.n	8001a6a <parse_array+0x14a>
        head->prev = current_item;
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Array;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	2220      	movs	r2, #32
 8001a6e:	60da      	str	r2, [r3, #12]
    item->child = head;
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	1c5a      	adds	r2, r3, #1
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	609a      	str	r2, [r3, #8]

    return true;
 8001a80:	2301      	movs	r3, #1
 8001a82:	e00d      	b.n	8001aa0 <parse_array+0x180>
        goto fail;
 8001a84:	bf00      	nop
 8001a86:	e004      	b.n	8001a92 <parse_array+0x172>
            goto fail; /* allocation failure */
 8001a88:	bf00      	nop
 8001a8a:	e002      	b.n	8001a92 <parse_array+0x172>
            goto fail; /* failed to parse value */
 8001a8c:	bf00      	nop
 8001a8e:	e000      	b.n	8001a92 <parse_array+0x172>
        goto fail; /* expected end of array */
 8001a90:	bf00      	nop

fail:
    if (head != NULL)
 8001a92:	697b      	ldr	r3, [r7, #20]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d002      	beq.n	8001a9e <parse_array+0x17e>
    {
        cJSON_Delete(head);
 8001a98:	6978      	ldr	r0, [r7, #20]
 8001a9a:	f7ff f96d 	bl	8000d78 <cJSON_Delete>
    }

    return false;
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	3718      	adds	r7, #24
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <parse_object>:
    return true;
}

/* Build an object from the text. */
static cJSON_bool parse_object(cJSON * const item, parse_buffer * const input_buffer)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b086      	sub	sp, #24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
    cJSON *head = NULL; /* linked list head */
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
    cJSON *current_item = NULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]

    if (input_buffer->depth >= CJSON_NESTING_LIMIT)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001ac2:	d301      	bcc.n	8001ac8 <parse_object+0x20>
    {
        return false; /* to deeply nested */
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	e0ea      	b.n	8001c9e <parse_object+0x1f6>
    }
    input_buffer->depth++;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	1c5a      	adds	r2, r3, #1
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	60da      	str	r2, [r3, #12]

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '{'))
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	f000 80d0 	beq.w	8001c7a <parse_object+0x1d2>
 8001ada:	683b      	ldr	r3, [r7, #0]
 8001adc:	689a      	ldr	r2, [r3, #8]
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	f080 80c9 	bcs.w	8001c7a <parse_object+0x1d2>
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	689b      	ldr	r3, [r3, #8]
 8001af0:	4413      	add	r3, r2
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	2b7b      	cmp	r3, #123	; 0x7b
 8001af6:	f040 80c0 	bne.w	8001c7a <parse_object+0x1d2>
    {
        goto fail; /* not an object */
    }

    input_buffer->offset++;
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	689b      	ldr	r3, [r3, #8]
 8001afe:	1c5a      	adds	r2, r3, #1
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	609a      	str	r2, [r3, #8]
    buffer_skip_whitespace(input_buffer);
 8001b04:	6838      	ldr	r0, [r7, #0]
 8001b06:	f7ff fce7 	bl	80014d8 <buffer_skip_whitespace>
    if (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == '}'))
 8001b0a:	683b      	ldr	r3, [r7, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d00e      	beq.n	8001b2e <parse_object+0x86>
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	685b      	ldr	r3, [r3, #4]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d208      	bcs.n	8001b2e <parse_object+0x86>
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	681a      	ldr	r2, [r3, #0]
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	4413      	add	r3, r2
 8001b26:	781b      	ldrb	r3, [r3, #0]
 8001b28:	2b7d      	cmp	r3, #125	; 0x7d
 8001b2a:	f000 808d 	beq.w	8001c48 <parse_object+0x1a0>
    {
        goto success; /* empty object */
    }

    /* check if we skipped to the end of the buffer */
    if (cannot_access_at_index(input_buffer, 0))
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d005      	beq.n	8001b40 <parse_object+0x98>
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	689a      	ldr	r2, [r3, #8]
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	685b      	ldr	r3, [r3, #4]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d305      	bcc.n	8001b4c <parse_object+0xa4>
    {
        input_buffer->offset--;
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	1e5a      	subs	r2, r3, #1
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	609a      	str	r2, [r3, #8]
        goto fail;
 8001b4a:	e0a1      	b.n	8001c90 <parse_object+0x1e8>
    }

    /* step back to character in front of the first element */
    input_buffer->offset--;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	1e5a      	subs	r2, r3, #1
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	609a      	str	r2, [r3, #8]
    /* loop through the comma separated array elements */
    do
    {
        /* allocate next item */
        cJSON *new_item = cJSON_New_Item(&(input_buffer->hooks));
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	3310      	adds	r3, #16
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7ff f8f6 	bl	8000d4c <cJSON_New_Item>
 8001b60:	60f8      	str	r0, [r7, #12]
        if (new_item == NULL)
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	f000 808a 	beq.w	8001c7e <parse_object+0x1d6>
        {
            goto fail; /* allocation failure */
        }

        /* attach next item to list */
        if (head == NULL)
 8001b6a:	697b      	ldr	r3, [r7, #20]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d104      	bne.n	8001b7a <parse_object+0xd2>
        {
            /* start the linked list */
            current_item = head = new_item;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	697b      	ldr	r3, [r7, #20]
 8001b76:	613b      	str	r3, [r7, #16]
 8001b78:	e007      	b.n	8001b8a <parse_object+0xe2>
        }
        else
        {
            /* add to the end and advance */
            current_item->next = new_item;
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	68fa      	ldr	r2, [r7, #12]
 8001b7e:	601a      	str	r2, [r3, #0]
            new_item->prev = current_item;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	693a      	ldr	r2, [r7, #16]
 8001b84:	605a      	str	r2, [r3, #4]
            current_item = new_item;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	613b      	str	r3, [r7, #16]
        }

        /* parse the name of the child */
        input_buffer->offset++;
 8001b8a:	683b      	ldr	r3, [r7, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	1c5a      	adds	r2, r3, #1
 8001b90:	683b      	ldr	r3, [r7, #0]
 8001b92:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8001b94:	6838      	ldr	r0, [r7, #0]
 8001b96:	f7ff fc9f 	bl	80014d8 <buffer_skip_whitespace>
        if (!parse_string(current_item, input_buffer))
 8001b9a:	6839      	ldr	r1, [r7, #0]
 8001b9c:	6938      	ldr	r0, [r7, #16]
 8001b9e:	f7ff fb55 	bl	800124c <parse_string>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d06c      	beq.n	8001c82 <parse_object+0x1da>
        {
            goto fail; /* failed to parse name */
        }
        buffer_skip_whitespace(input_buffer);
 8001ba8:	6838      	ldr	r0, [r7, #0]
 8001baa:	f7ff fc95 	bl	80014d8 <buffer_skip_whitespace>

        /* swap valuestring and string, because we parsed the name */
        current_item->string = current_item->valuestring;
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	691a      	ldr	r2, [r3, #16]
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	621a      	str	r2, [r3, #32]
        current_item->valuestring = NULL;
 8001bb6:	693b      	ldr	r3, [r7, #16]
 8001bb8:	2200      	movs	r2, #0
 8001bba:	611a      	str	r2, [r3, #16]

        if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != ':'))
 8001bbc:	683b      	ldr	r3, [r7, #0]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d061      	beq.n	8001c86 <parse_object+0x1de>
 8001bc2:	683b      	ldr	r3, [r7, #0]
 8001bc4:	689a      	ldr	r2, [r3, #8]
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	429a      	cmp	r2, r3
 8001bcc:	d25b      	bcs.n	8001c86 <parse_object+0x1de>
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	681a      	ldr	r2, [r3, #0]
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	689b      	ldr	r3, [r3, #8]
 8001bd6:	4413      	add	r3, r2
 8001bd8:	781b      	ldrb	r3, [r3, #0]
 8001bda:	2b3a      	cmp	r3, #58	; 0x3a
 8001bdc:	d153      	bne.n	8001c86 <parse_object+0x1de>
        {
            goto fail; /* invalid object */
        }

        /* parse the value */
        input_buffer->offset++;
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	1c5a      	adds	r2, r3, #1
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	609a      	str	r2, [r3, #8]
        buffer_skip_whitespace(input_buffer);
 8001be8:	6838      	ldr	r0, [r7, #0]
 8001bea:	f7ff fc75 	bl	80014d8 <buffer_skip_whitespace>
        if (!parse_value(current_item, input_buffer))
 8001bee:	6839      	ldr	r1, [r7, #0]
 8001bf0:	6938      	ldr	r0, [r7, #16]
 8001bf2:	f7ff fda9 	bl	8001748 <parse_value>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d046      	beq.n	8001c8a <parse_object+0x1e2>
        {
            goto fail; /* failed to parse value */
        }
        buffer_skip_whitespace(input_buffer);
 8001bfc:	6838      	ldr	r0, [r7, #0]
 8001bfe:	f7ff fc6b 	bl	80014d8 <buffer_skip_whitespace>
    }
    while (can_access_at_index(input_buffer, 0) && (buffer_at_offset(input_buffer)[0] == ','));
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d00d      	beq.n	8001c24 <parse_object+0x17c>
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	689a      	ldr	r2, [r3, #8]
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d207      	bcs.n	8001c24 <parse_object+0x17c>
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	681a      	ldr	r2, [r3, #0]
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	689b      	ldr	r3, [r3, #8]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	781b      	ldrb	r3, [r3, #0]
 8001c20:	2b2c      	cmp	r3, #44	; 0x2c
 8001c22:	d098      	beq.n	8001b56 <parse_object+0xae>

    if (cannot_access_at_index(input_buffer, 0) || (buffer_at_offset(input_buffer)[0] != '}'))
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d031      	beq.n	8001c8e <parse_object+0x1e6>
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	429a      	cmp	r2, r3
 8001c34:	d22b      	bcs.n	8001c8e <parse_object+0x1e6>
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	689b      	ldr	r3, [r3, #8]
 8001c3e:	4413      	add	r3, r2
 8001c40:	781b      	ldrb	r3, [r3, #0]
 8001c42:	2b7d      	cmp	r3, #125	; 0x7d
 8001c44:	d123      	bne.n	8001c8e <parse_object+0x1e6>
    {
        goto fail; /* expected end of object */
    }

success:
 8001c46:	e000      	b.n	8001c4a <parse_object+0x1a2>
        goto success; /* empty object */
 8001c48:	bf00      	nop
    input_buffer->depth--;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	68db      	ldr	r3, [r3, #12]
 8001c4e:	1e5a      	subs	r2, r3, #1
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	60da      	str	r2, [r3, #12]

    if (head != NULL) {
 8001c54:	697b      	ldr	r3, [r7, #20]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d002      	beq.n	8001c60 <parse_object+0x1b8>
        head->prev = current_item;
 8001c5a:	697b      	ldr	r3, [r7, #20]
 8001c5c:	693a      	ldr	r2, [r7, #16]
 8001c5e:	605a      	str	r2, [r3, #4]
    }

    item->type = cJSON_Object;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2240      	movs	r2, #64	; 0x40
 8001c64:	60da      	str	r2, [r3, #12]
    item->child = head;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	697a      	ldr	r2, [r7, #20]
 8001c6a:	609a      	str	r2, [r3, #8]

    input_buffer->offset++;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	1c5a      	adds	r2, r3, #1
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	609a      	str	r2, [r3, #8]
    return true;
 8001c76:	2301      	movs	r3, #1
 8001c78:	e011      	b.n	8001c9e <parse_object+0x1f6>
        goto fail; /* not an object */
 8001c7a:	bf00      	nop
 8001c7c:	e008      	b.n	8001c90 <parse_object+0x1e8>
            goto fail; /* allocation failure */
 8001c7e:	bf00      	nop
 8001c80:	e006      	b.n	8001c90 <parse_object+0x1e8>
            goto fail; /* failed to parse name */
 8001c82:	bf00      	nop
 8001c84:	e004      	b.n	8001c90 <parse_object+0x1e8>
            goto fail; /* invalid object */
 8001c86:	bf00      	nop
 8001c88:	e002      	b.n	8001c90 <parse_object+0x1e8>
            goto fail; /* failed to parse value */
 8001c8a:	bf00      	nop
 8001c8c:	e000      	b.n	8001c90 <parse_object+0x1e8>
        goto fail; /* expected end of object */
 8001c8e:	bf00      	nop

fail:
    if (head != NULL)
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d002      	beq.n	8001c9c <parse_object+0x1f4>
    {
        cJSON_Delete(head);
 8001c96:	6978      	ldr	r0, [r7, #20]
 8001c98:	f7ff f86e 	bl	8000d78 <cJSON_Delete>
    }

    return false;
 8001c9c:	2300      	movs	r3, #0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <get_object_item>:

    return get_array_item(array, (size_t)index);
}

static cJSON *get_object_item(const cJSON * const object, const char * const name, const cJSON_bool case_sensitive)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b086      	sub	sp, #24
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	60f8      	str	r0, [r7, #12]
 8001cae:	60b9      	str	r1, [r7, #8]
 8001cb0:	607a      	str	r2, [r7, #4]
    cJSON *current_element = NULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	617b      	str	r3, [r7, #20]

    if ((object == NULL) || (name == NULL))
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d002      	beq.n	8001cc2 <get_object_item+0x1c>
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <get_object_item+0x20>
    {
        return NULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	e033      	b.n	8001d2e <get_object_item+0x88>
    }

    current_element = object->child;
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	689b      	ldr	r3, [r3, #8]
 8001cca:	617b      	str	r3, [r7, #20]
    if (case_sensitive)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d017      	beq.n	8001d02 <get_object_item+0x5c>
    {
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8001cd2:	e002      	b.n	8001cda <get_object_item+0x34>
        {
            current_element = current_element->next;
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (current_element->string != NULL) && (strcmp(name, current_element->string) != 0))
 8001cda:	697b      	ldr	r3, [r7, #20]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d01c      	beq.n	8001d1a <get_object_item+0x74>
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	6a1b      	ldr	r3, [r3, #32]
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d018      	beq.n	8001d1a <get_object_item+0x74>
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	6a1b      	ldr	r3, [r3, #32]
 8001cec:	4619      	mov	r1, r3
 8001cee:	68b8      	ldr	r0, [r7, #8]
 8001cf0:	f7fe fa6e 	bl	80001d0 <strcmp>
 8001cf4:	4603      	mov	r3, r0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1ec      	bne.n	8001cd4 <get_object_item+0x2e>
 8001cfa:	e00e      	b.n	8001d1a <get_object_item+0x74>
    }
    else
    {
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
        {
            current_element = current_element->next;
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	617b      	str	r3, [r7, #20]
        while ((current_element != NULL) && (case_insensitive_strcmp((const unsigned char*)name, (const unsigned char*)(current_element->string)) != 0))
 8001d02:	697b      	ldr	r3, [r7, #20]
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d008      	beq.n	8001d1a <get_object_item+0x74>
 8001d08:	697b      	ldr	r3, [r7, #20]
 8001d0a:	6a1b      	ldr	r3, [r3, #32]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	68b8      	ldr	r0, [r7, #8]
 8001d10:	f7fe ffb0 	bl	8000c74 <case_insensitive_strcmp>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d1f0      	bne.n	8001cfc <get_object_item+0x56>
        }
    }

    if ((current_element == NULL) || (current_element->string == NULL)) {
 8001d1a:	697b      	ldr	r3, [r7, #20]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d003      	beq.n	8001d28 <get_object_item+0x82>
 8001d20:	697b      	ldr	r3, [r7, #20]
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d101      	bne.n	8001d2c <get_object_item+0x86>
        return NULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	e000      	b.n	8001d2e <get_object_item+0x88>
    }

    return current_element;
 8001d2c:	697b      	ldr	r3, [r7, #20]
}
 8001d2e:	4618      	mov	r0, r3
 8001d30:	3718      	adds	r7, #24
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}

08001d36 <cJSON_GetObjectItemCaseSensitive>:
{
    return get_object_item(object, string, false);
}

CJSON_PUBLIC(cJSON *) cJSON_GetObjectItemCaseSensitive(const cJSON * const object, const char * const string)
{
 8001d36:	b580      	push	{r7, lr}
 8001d38:	b082      	sub	sp, #8
 8001d3a:	af00      	add	r7, sp, #0
 8001d3c:	6078      	str	r0, [r7, #4]
 8001d3e:	6039      	str	r1, [r7, #0]
    return get_object_item(object, string, true);
 8001d40:	2201      	movs	r2, #1
 8001d42:	6839      	ldr	r1, [r7, #0]
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f7ff ffae 	bl	8001ca6 <get_object_item>
 8001d4a:	4603      	mov	r3, r0
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3708      	adds	r7, #8
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <cJSON_IsNumber>:

    return (item->type & 0xFF) == cJSON_NULL;
}

CJSON_PUBLIC(cJSON_bool) cJSON_IsNumber(const cJSON * const item)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b083      	sub	sp, #12
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d101      	bne.n	8001d66 <cJSON_IsNumber+0x12>
    {
        return false;
 8001d62:	2300      	movs	r3, #0
 8001d64:	e007      	b.n	8001d76 <cJSON_IsNumber+0x22>
    }

    return (item->type & 0xFF) == cJSON_Number;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	b2db      	uxtb	r3, r3
 8001d6c:	2b08      	cmp	r3, #8
 8001d6e:	bf0c      	ite	eq
 8001d70:	2301      	moveq	r3, #1
 8001d72:	2300      	movne	r3, #0
 8001d74:	b2db      	uxtb	r3, r3
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <cJSON_IsString>:

CJSON_PUBLIC(cJSON_bool) cJSON_IsString(const cJSON * const item)
{
 8001d82:	b480      	push	{r7}
 8001d84:	b083      	sub	sp, #12
 8001d86:	af00      	add	r7, sp, #0
 8001d88:	6078      	str	r0, [r7, #4]
    if (item == NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <cJSON_IsString+0x12>
    {
        return false;
 8001d90:	2300      	movs	r3, #0
 8001d92:	e007      	b.n	8001da4 <cJSON_IsString+0x22>
    }

    return (item->type & 0xFF) == cJSON_String;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	68db      	ldr	r3, [r3, #12]
 8001d98:	b2db      	uxtb	r3, r3
 8001d9a:	2b10      	cmp	r3, #16
 8001d9c:	bf0c      	ite	eq
 8001d9e:	2301      	moveq	r3, #1
 8001da0:	2300      	movne	r3, #0
 8001da2:	b2db      	uxtb	r3, r3
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	370c      	adds	r7, #12
 8001da8:	46bd      	mov	sp, r7
 8001daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dae:	4770      	bx	lr

08001db0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001db0:	b590      	push	{r4, r7, lr}
 8001db2:	f2ad 5ddc 	subw	sp, sp, #1500	; 0x5dc
 8001db6:	af0c      	add	r7, sp, #48	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001db8:	f001 fce4 	bl	8003784 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dbc:	f000 fd0e 	bl	80027dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dc0:	f000 ffe6 	bl	8002d90 <MX_GPIO_Init>
  MX_DMA_Init();
 8001dc4:	f000 ffc6 	bl	8002d54 <MX_DMA_Init>
  MX_I2C1_Init();
 8001dc8:	f000 ff1c 	bl	8002c04 <MX_I2C1_Init>
  MX_ADC2_Init();
 8001dcc:	f000 fd68 	bl	80028a0 <MX_ADC2_Init>
  MX_HRTIM1_Init();
 8001dd0:	f000 fdc6 	bl	8002960 <MX_HRTIM1_Init>
  MX_USART2_UART_Init();
 8001dd4:	f000 ff8e 	bl	8002cf4 <MX_USART2_UART_Init>
  MX_TIM6_Init();
 8001dd8:	f000 ff54 	bl	8002c84 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8001ddc:	2100      	movs	r1, #0
 8001dde:	48ac      	ldr	r0, [pc, #688]	; (8002090 <main+0x2e0>)
 8001de0:	f001 ffe4 	bl	8003dac <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t*) adc_buf, ADC_BUF_LEN);
 8001de4:	2297      	movs	r2, #151	; 0x97
 8001de6:	49ab      	ldr	r1, [pc, #684]	; (8002094 <main+0x2e4>)
 8001de8:	48a9      	ldr	r0, [pc, #676]	; (8002090 <main+0x2e0>)
 8001dea:	f001 ff05 	bl	8003bf8 <HAL_ADC_Start_DMA>
	// Buffers for I2C
	uint8_t aTxRegPtr[1];
	uint8_t aTxData[2];

	// Set current sensor averaging
	aTxRegPtr[0] = 0x00;
 8001dee:	2300      	movs	r3, #0
 8001df0:	f887 353c 	strb.w	r3, [r7, #1340]	; 0x53c
	aTxData[0] = 0b01000111;
 8001df4:	2347      	movs	r3, #71	; 0x47
 8001df6:	f887 3538 	strb.w	r3, [r7, #1336]	; 0x538
	aTxData[1] = 0b00100111;
 8001dfa:	2327      	movs	r3, #39	; 0x27
 8001dfc:	f887 3539 	strb.w	r3, [r7, #1337]	; 0x539
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t) I2C_ADD_PWR << 1U,
			(uint16_t) aTxRegPtr[0], 1, (uint8_t*) aTxData, 2, HAL_MAX_DELAY);
 8001e00:	f897 353c 	ldrb.w	r3, [r7, #1340]	; 0x53c
	HAL_I2C_Mem_Write(&hi2c1, (uint16_t) I2C_ADD_PWR << 1U,
 8001e04:	b29a      	uxth	r2, r3
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	9302      	str	r3, [sp, #8]
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	f507 63a7 	add.w	r3, r7, #1336	; 0x538
 8001e14:	9300      	str	r3, [sp, #0]
 8001e16:	2301      	movs	r3, #1
 8001e18:	2180      	movs	r1, #128	; 0x80
 8001e1a:	489f      	ldr	r0, [pc, #636]	; (8002098 <main+0x2e8>)
 8001e1c:	f004 fb8e 	bl	800653c <HAL_I2C_Mem_Write>

	double initial_duty = 0.30;
 8001e20:	a391      	add	r3, pc, #580	; (adr r3, 8002068 <main+0x2b8>)
 8001e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e26:	f507 61ae 	add.w	r1, r7, #1392	; 0x570
 8001e2a:	e9c1 2300 	strd	r2, r3, [r1]
	double current_duty = initial_duty;
 8001e2e:	f507 63ae 	add.w	r3, r7, #1392	; 0x570
 8001e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e36:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 8001e3a:	e9c1 2300 	strd	r2, r3, [r1]
	double cal_duty = current_duty;
 8001e3e:	f507 63b4 	add.w	r3, r7, #1440	; 0x5a0
 8001e42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e46:	f507 61b3 	add.w	r1, r7, #1432	; 0x598
 8001e4a:	e9c1 2300 	strd	r2, r3, [r1]
	double max_duty = 0.40;
 8001e4e:	a388      	add	r3, pc, #544	; (adr r3, 8002070 <main+0x2c0>)
 8001e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e54:	f507 61b2 	add.w	r1, r7, #1424	; 0x590
 8001e58:	e9c1 2300 	strd	r2, r3, [r1]
	double min_duty = 0.20;
 8001e5c:	a386      	add	r3, pc, #536	; (adr r3, 8002078 <main+0x2c8>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f507 61b1 	add.w	r1, r7, #1416	; 0x588
 8001e66:	e9c1 2300 	strd	r2, r3, [r1]
	uint16_t signal_period = 604;
 8001e6a:	f44f 7317 	mov.w	r3, #604	; 0x25c
 8001e6e:	f8a7 356e 	strh.w	r3, [r7, #1390]	; 0x56e
	uint16_t compare1_val = initial_duty * signal_period;
 8001e72:	f8b7 356e 	ldrh.w	r3, [r7, #1390]	; 0x56e
 8001e76:	4618      	mov	r0, r3
 8001e78:	f7fe fb64 	bl	8000544 <__aeabi_i2d>
 8001e7c:	f507 63ae 	add.w	r3, r7, #1392	; 0x570
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	f7fe fbc8 	bl	8000618 <__aeabi_dmul>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	4610      	mov	r0, r2
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f7fe fe9a 	bl	8000bc8 <__aeabi_d2uiz>
 8001e94:	4603      	mov	r3, r0
 8001e96:	f8a7 356c 	strh.w	r3, [r7, #1388]	; 0x56c
	uint16_t compare3_val = compare1_val + signal_period / 2;
 8001e9a:	f8b7 356e 	ldrh.w	r3, [r7, #1390]	; 0x56e
 8001e9e:	085b      	lsrs	r3, r3, #1
 8001ea0:	b29a      	uxth	r2, r3
 8001ea2:	f8b7 356c 	ldrh.w	r3, [r7, #1388]	; 0x56c
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f8a7 356a 	strh.w	r3, [r7, #1386]	; 0x56a

	HAL_HRTIM_WaveformCountStart(&hhrtim1,
 8001eac:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
 8001eb0:	487a      	ldr	r0, [pc, #488]	; (800209c <main+0x2ec>)
 8001eb2:	f003 fd1a 	bl	80058ea <HAL_HRTIM_WaveformCountStart>
	HRTIM_TIMERID_TIMER_A | HRTIM_TIMERID_MASTER | HRTIM_TIMERID_TIMER_B);
	HAL_HRTIM_WaveformOutputStart(&hhrtim1,
 8001eb6:	2103      	movs	r1, #3
 8001eb8:	4878      	ldr	r0, [pc, #480]	; (800209c <main+0x2ec>)
 8001eba:	f003 fcbc 	bl	8005836 <HAL_HRTIM_WaveformOutputStart>
	HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2);
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 8001ebe:	4b77      	ldr	r3, [pc, #476]	; (800209c <main+0x2ec>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f8b7 256c 	ldrh.w	r2, [r7, #1388]	; 0x56c
 8001ec6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
			HRTIM_COMPAREUNIT_1, compare1_val);
	__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 8001eca:	4b74      	ldr	r3, [pc, #464]	; (800209c <main+0x2ec>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f8b7 256a 	ldrh.w	r2, [r7, #1386]	; 0x56a
 8001ed2:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			HRTIM_COMPAREUNIT_3, compare3_val);
	HAL_HRTIM_SoftwareUpdate(&hhrtim1,
 8001ed6:	2107      	movs	r1, #7
 8001ed8:	4870      	ldr	r0, [pc, #448]	; (800209c <main+0x2ec>)
 8001eda:	f003 fd31 	bl	8005940 <HAL_HRTIM_SoftwareUpdate>
	HRTIM_TIMERUPDATE_A | HRTIM_TIMERUPDATE_B | HRTIM_TIMERUPDATE_MASTER);

	int16_t tuning;
	uint16_t adc_max;
	uint8_t low_vds_count;
	bool limit_reached = false;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	f887 3584 	strb.w	r3, [r7, #1412]	; 0x584

	uint8_t zero_cross = 103;
 8001ee4:	2367      	movs	r3, #103	; 0x67
 8001ee6:	f887 3569 	strb.w	r3, [r7, #1385]	; 0x569
	uint8_t low_vds_count_threshold = current_duty * ADC_BUF_LEN - 1;
 8001eea:	a365      	add	r3, pc, #404	; (adr r3, 8002080 <main+0x2d0>)
 8001eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ef0:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 8001ef4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001ef8:	f7fe fb8e 	bl	8000618 <__aeabi_dmul>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4610      	mov	r0, r2
 8001f02:	4619      	mov	r1, r3
 8001f04:	f04f 0200 	mov.w	r2, #0
 8001f08:	4b65      	ldr	r3, [pc, #404]	; (80020a0 <main+0x2f0>)
 8001f0a:	f7fe f9cd 	bl	80002a8 <__aeabi_dsub>
 8001f0e:	4602      	mov	r2, r0
 8001f10:	460b      	mov	r3, r1
 8001f12:	4610      	mov	r0, r2
 8001f14:	4619      	mov	r1, r3
 8001f16:	f7fe fe57 	bl	8000bc8 <__aeabi_d2uiz>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	f887 3583 	strb.w	r3, [r7, #1411]	; 0x583
	uint16_t low_vds_threshold = 200;
 8001f20:	23c8      	movs	r3, #200	; 0xc8
 8001f22:	f8a7 3566 	strh.w	r3, [r7, #1382]	; 0x566
	uint16_t vds_checking_threshold = 1800;
 8001f26:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8001f2a:	f8a7 3564 	strh.w	r3, [r7, #1380]	; 0x564
	int16_t tuning_threshold = 400;
 8001f2e:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8001f32:	f8a7 3562 	strh.w	r3, [r7, #1378]	; 0x562


	char json[1024];

	HAL_UART_Receive_IT(&huart2, &rxBuffer[rxIndex], 1); // Enable UART receive interrupt
 8001f36:	4b5b      	ldr	r3, [pc, #364]	; (80020a4 <main+0x2f4>)
 8001f38:	881b      	ldrh	r3, [r3, #0]
 8001f3a:	b29b      	uxth	r3, r3
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	4b5a      	ldr	r3, [pc, #360]	; (80020a8 <main+0x2f8>)
 8001f40:	4413      	add	r3, r2
 8001f42:	2201      	movs	r2, #1
 8001f44:	4619      	mov	r1, r3
 8001f46:	4859      	ldr	r0, [pc, #356]	; (80020ac <main+0x2fc>)
 8001f48:	f006 ff00 	bl	8008d4c <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim6);
 8001f4c:	4858      	ldr	r0, [pc, #352]	; (80020b0 <main+0x300>)
 8001f4e:	f006 fba9 	bl	80086a4 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		adc_max = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	f8a7 3586 	strh.w	r3, [r7, #1414]	; 0x586
		low_vds_count = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	f887 3585 	strb.w	r3, [r7, #1413]	; 0x585
		uint16_t adc_buf2[ADC_BUF_LEN];

		/* Transfer buffer and find maximum value */
		for (int i = 0; i < ADC_BUF_LEN; i++) {
 8001f5e:	2300      	movs	r3, #0
 8001f60:	f8c7 357c 	str.w	r3, [r7, #1404]	; 0x57c
 8001f64:	e028      	b.n	8001fb8 <main+0x208>
			adc_buf2[i] = adc_buf[i]; // convert to real value
 8001f66:	4a4b      	ldr	r2, [pc, #300]	; (8002094 <main+0x2e4>)
 8001f68:	f8d7 357c 	ldr.w	r3, [r7, #1404]	; 0x57c
 8001f6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f70:	b299      	uxth	r1, r3
 8001f72:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 8001f76:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 8001f7a:	f8d7 257c 	ldr.w	r2, [r7, #1404]	; 0x57c
 8001f7e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			if (adc_buf2[i] > adc_max) {
 8001f82:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 8001f86:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 8001f8a:	f8d7 257c 	ldr.w	r2, [r7, #1404]	; 0x57c
 8001f8e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001f92:	f8b7 2586 	ldrh.w	r2, [r7, #1414]	; 0x586
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d209      	bcs.n	8001fae <main+0x1fe>
				adc_max = adc_buf2[i];	// find maximum value in buffer
 8001f9a:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 8001f9e:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 8001fa2:	f8d7 257c 	ldr.w	r2, [r7, #1404]	; 0x57c
 8001fa6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001faa:	f8a7 3586 	strh.w	r3, [r7, #1414]	; 0x586
		for (int i = 0; i < ADC_BUF_LEN; i++) {
 8001fae:	f8d7 357c 	ldr.w	r3, [r7, #1404]	; 0x57c
 8001fb2:	3301      	adds	r3, #1
 8001fb4:	f8c7 357c 	str.w	r3, [r7, #1404]	; 0x57c
 8001fb8:	f8d7 357c 	ldr.w	r3, [r7, #1404]	; 0x57c
 8001fbc:	2b96      	cmp	r3, #150	; 0x96
 8001fbe:	ddd2      	ble.n	8001f66 <main+0x1b6>
			}
		}

		/* Count how much values are 'zero' */
		for (int i = 0; i < ADC_BUF_LEN; i++) {
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578
 8001fc6:	e01b      	b.n	8002000 <main+0x250>
			if (adc_buf2[i] < low_vds_threshold
 8001fc8:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 8001fcc:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 8001fd0:	f8d7 2578 	ldr.w	r2, [r7, #1400]	; 0x578
 8001fd4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001fd8:	f8b7 2566 	ldrh.w	r2, [r7, #1382]	; 0x566
 8001fdc:	429a      	cmp	r2, r3
 8001fde:	d90a      	bls.n	8001ff6 <main+0x246>
					&& adc_max > vds_checking_threshold) {
 8001fe0:	f8b7 2586 	ldrh.w	r2, [r7, #1414]	; 0x586
 8001fe4:	f8b7 3564 	ldrh.w	r3, [r7, #1380]	; 0x564
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d904      	bls.n	8001ff6 <main+0x246>
				low_vds_count++;
 8001fec:	f897 3585 	ldrb.w	r3, [r7, #1413]	; 0x585
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	f887 3585 	strb.w	r3, [r7, #1413]	; 0x585
		for (int i = 0; i < ADC_BUF_LEN; i++) {
 8001ff6:	f8d7 3578 	ldr.w	r3, [r7, #1400]	; 0x578
 8001ffa:	3301      	adds	r3, #1
 8001ffc:	f8c7 3578 	str.w	r3, [r7, #1400]	; 0x578
 8002000:	f8d7 3578 	ldr.w	r3, [r7, #1400]	; 0x578
 8002004:	2b96      	cmp	r3, #150	; 0x96
 8002006:	dddf      	ble.n	8001fc8 <main+0x218>
			}
		}

		/* Find hard-switching value */
		tuning = adc_buf2[zero_cross];
 8002008:	f897 2569 	ldrb.w	r2, [r7, #1385]	; 0x569
 800200c:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 8002010:	f2a3 53a4 	subw	r3, r3, #1444	; 0x5a4
 8002014:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8002018:	f8a7 3560 	strh.w	r3, [r7, #1376]	; 0x560

		/* Set duty cycle limits based on current limits */
		if (currentState != STATE_CALIBRATING)
 800201c:	4b25      	ldr	r3, [pc, #148]	; (80020b4 <main+0x304>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	2b01      	cmp	r3, #1
 8002022:	d049      	beq.n	80020b8 <main+0x308>
		{
			min_duty = cal_duty - 0.015;
 8002024:	a318      	add	r3, pc, #96	; (adr r3, 8002088 <main+0x2d8>)
 8002026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800202a:	f507 61b3 	add.w	r1, r7, #1432	; 0x598
 800202e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002032:	f7fe f939 	bl	80002a8 <__aeabi_dsub>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	f507 61b1 	add.w	r1, r7, #1416	; 0x588
 800203e:	e9c1 2300 	strd	r2, r3, [r1]
			max_duty = cal_duty + 0.015;
 8002042:	a311      	add	r3, pc, #68	; (adr r3, 8002088 <main+0x2d8>)
 8002044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002048:	f507 61b3 	add.w	r1, r7, #1432	; 0x598
 800204c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002050:	f7fe f92c 	bl	80002ac <__adddf3>
 8002054:	4602      	mov	r2, r0
 8002056:	460b      	mov	r3, r1
 8002058:	f507 61b2 	add.w	r1, r7, #1424	; 0x590
 800205c:	e9c1 2300 	strd	r2, r3, [r1]
 8002060:	e038      	b.n	80020d4 <main+0x324>
 8002062:	bf00      	nop
 8002064:	f3af 8000 	nop.w
 8002068:	33333333 	.word	0x33333333
 800206c:	3fd33333 	.word	0x3fd33333
 8002070:	9999999a 	.word	0x9999999a
 8002074:	3fd99999 	.word	0x3fd99999
 8002078:	9999999a 	.word	0x9999999a
 800207c:	3fc99999 	.word	0x3fc99999
 8002080:	00000000 	.word	0x00000000
 8002084:	4062e000 	.word	0x4062e000
 8002088:	eb851eb8 	.word	0xeb851eb8
 800208c:	3f8eb851 	.word	0x3f8eb851
 8002090:	20000264 	.word	0x20000264
 8002094:	20000500 	.word	0x20000500
 8002098:	200003d4 	.word	0x200003d4
 800209c:	200002f8 	.word	0x200002f8
 80020a0:	3ff00000 	.word	0x3ff00000
 80020a4:	20000a30 	.word	0x20000a30
 80020a8:	20000630 	.word	0x20000630
 80020ac:	20000474 	.word	0x20000474
 80020b0:	20000428 	.word	0x20000428
 80020b4:	200004fc 	.word	0x200004fc
		} else {
			min_duty = 0.2;
 80020b8:	a3cb      	add	r3, pc, #812	; (adr r3, 80023e8 <main+0x638>)
 80020ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020be:	f507 61b1 	add.w	r1, r7, #1416	; 0x588
 80020c2:	e9c1 2300 	strd	r2, r3, [r1]
			max_duty = 0.4;
 80020c6:	a3ca      	add	r3, pc, #808	; (adr r3, 80023f0 <main+0x640>)
 80020c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020cc:	f507 61b2 	add.w	r1, r7, #1424	; 0x590
 80020d0:	e9c1 2300 	strd	r2, r3, [r1]
		}

		uint8_t aRxBuffer[2];
		aTxRegPtr[0] = 0x02;
 80020d4:	2302      	movs	r3, #2
 80020d6:	f887 353c 	strb.w	r3, [r7, #1340]	; 0x53c
		aRxBuffer[0] = 0x00;
 80020da:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 80020de:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 80020e2:	2200      	movs	r2, #0
 80020e4:	701a      	strb	r2, [r3, #0]
		aRxBuffer[1] = 0x00;
 80020e6:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 80020ea:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 80020ee:	2200      	movs	r2, #0
 80020f0:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) I2C_ADD_PWR << 1U,
 80020f2:	f207 523c 	addw	r2, r7, #1340	; 0x53c
 80020f6:	f04f 33ff 	mov.w	r3, #4294967295
 80020fa:	9300      	str	r3, [sp, #0]
 80020fc:	2301      	movs	r3, #1
 80020fe:	2180      	movs	r1, #128	; 0x80
 8002100:	48b3      	ldr	r0, [pc, #716]	; (80023d0 <main+0x620>)
 8002102:	f004 f831 	bl	8006168 <HAL_I2C_Master_Transmit>
				(uint8_t*) aTxRegPtr, 1, HAL_MAX_DELAY);
		HAL_I2C_Master_Receive(&hi2c1, (uint16_t) I2C_ADD_PWR << 1U,
 8002106:	f507 729a 	add.w	r2, r7, #308	; 0x134
 800210a:	f04f 33ff 	mov.w	r3, #4294967295
 800210e:	9300      	str	r3, [sp, #0]
 8002110:	2302      	movs	r3, #2
 8002112:	2180      	movs	r1, #128	; 0x80
 8002114:	48ae      	ldr	r0, [pc, #696]	; (80023d0 <main+0x620>)
 8002116:	f004 f91b 	bl	8006350 <HAL_I2C_Master_Receive>
				(uint8_t*) aRxBuffer, 2, HAL_MAX_DELAY);
		double voltage = (aRxBuffer[0] << 8 | aRxBuffer[1]) * 0.00125 * 20.1 / 5.1;
 800211a:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 800211e:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8002122:	781b      	ldrb	r3, [r3, #0]
 8002124:	021b      	lsls	r3, r3, #8
 8002126:	f507 62b5 	add.w	r2, r7, #1448	; 0x5a8
 800212a:	f2a2 4274 	subw	r2, r2, #1140	; 0x474
 800212e:	7852      	ldrb	r2, [r2, #1]
 8002130:	4313      	orrs	r3, r2
 8002132:	4618      	mov	r0, r3
 8002134:	f7fe fa06 	bl	8000544 <__aeabi_i2d>
 8002138:	a399      	add	r3, pc, #612	; (adr r3, 80023a0 <main+0x5f0>)
 800213a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800213e:	f7fe fa6b 	bl	8000618 <__aeabi_dmul>
 8002142:	4602      	mov	r2, r0
 8002144:	460b      	mov	r3, r1
 8002146:	4610      	mov	r0, r2
 8002148:	4619      	mov	r1, r3
 800214a:	a397      	add	r3, pc, #604	; (adr r3, 80023a8 <main+0x5f8>)
 800214c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002150:	f7fe fa62 	bl	8000618 <__aeabi_dmul>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	4610      	mov	r0, r2
 800215a:	4619      	mov	r1, r3
 800215c:	a394      	add	r3, pc, #592	; (adr r3, 80023b0 <main+0x600>)
 800215e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002162:	f7fe fb83 	bl	800086c <__aeabi_ddiv>
 8002166:	4602      	mov	r2, r0
 8002168:	460b      	mov	r3, r1
 800216a:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 800216e:	e9c1 2300 	strd	r2, r3, [r1]

		if (tuning > tuning_threshold && adc_max > vds_checking_threshold) {
 8002172:	f9b7 2560 	ldrsh.w	r2, [r7, #1376]	; 0x560
 8002176:	f9b7 3562 	ldrsh.w	r3, [r7, #1378]	; 0x562
 800217a:	429a      	cmp	r2, r3
 800217c:	dd71      	ble.n	8002262 <main+0x4b2>
 800217e:	f8b7 2586 	ldrh.w	r2, [r7, #1414]	; 0x586
 8002182:	f8b7 3564 	ldrh.w	r3, [r7, #1380]	; 0x564
 8002186:	429a      	cmp	r2, r3
 8002188:	d96b      	bls.n	8002262 <main+0x4b2>
			current_duty = current_duty - 0.002;
 800218a:	a38b      	add	r3, pc, #556	; (adr r3, 80023b8 <main+0x608>)
 800218c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002190:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 8002194:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002198:	f7fe f886 	bl	80002a8 <__aeabi_dsub>
 800219c:	4602      	mov	r2, r0
 800219e:	460b      	mov	r3, r1
 80021a0:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 80021a4:	e9c1 2300 	strd	r2, r3, [r1]
			low_vds_count_threshold = current_duty * ADC_BUF_LEN - 1;
 80021a8:	a385      	add	r3, pc, #532	; (adr r3, 80023c0 <main+0x610>)
 80021aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ae:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 80021b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80021b6:	f7fe fa2f 	bl	8000618 <__aeabi_dmul>
 80021ba:	4602      	mov	r2, r0
 80021bc:	460b      	mov	r3, r1
 80021be:	4610      	mov	r0, r2
 80021c0:	4619      	mov	r1, r3
 80021c2:	f04f 0200 	mov.w	r2, #0
 80021c6:	4b83      	ldr	r3, [pc, #524]	; (80023d4 <main+0x624>)
 80021c8:	f7fe f86e 	bl	80002a8 <__aeabi_dsub>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4610      	mov	r0, r2
 80021d2:	4619      	mov	r1, r3
 80021d4:	f7fe fcf8 	bl	8000bc8 <__aeabi_d2uiz>
 80021d8:	4603      	mov	r3, r0
 80021da:	f887 3583 	strb.w	r3, [r7, #1411]	; 0x583
			if (current_duty > min_duty) {
 80021de:	f507 63b1 	add.w	r3, r7, #1416	; 0x588
 80021e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021e6:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 80021ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80021ee:	f7fe fca3 	bl	8000b38 <__aeabi_dcmpgt>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d02d      	beq.n	8002254 <main+0x4a4>
				compare1_val = current_duty * signal_period;
 80021f8:	f8b7 356e 	ldrh.w	r3, [r7, #1390]	; 0x56e
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fe f9a1 	bl	8000544 <__aeabi_i2d>
 8002202:	f507 63b4 	add.w	r3, r7, #1440	; 0x5a0
 8002206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800220a:	f7fe fa05 	bl	8000618 <__aeabi_dmul>
 800220e:	4602      	mov	r2, r0
 8002210:	460b      	mov	r3, r1
 8002212:	4610      	mov	r0, r2
 8002214:	4619      	mov	r1, r3
 8002216:	f7fe fcd7 	bl	8000bc8 <__aeabi_d2uiz>
 800221a:	4603      	mov	r3, r0
 800221c:	f8a7 356c 	strh.w	r3, [r7, #1388]	; 0x56c
				compare3_val = compare1_val + signal_period / 2;
 8002220:	f8b7 356e 	ldrh.w	r3, [r7, #1390]	; 0x56e
 8002224:	085b      	lsrs	r3, r3, #1
 8002226:	b29a      	uxth	r2, r3
 8002228:	f8b7 356c 	ldrh.w	r3, [r7, #1388]	; 0x56c
 800222c:	4413      	add	r3, r2
 800222e:	f8a7 356a 	strh.w	r3, [r7, #1386]	; 0x56a
				__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 8002232:	4b69      	ldr	r3, [pc, #420]	; (80023d8 <main+0x628>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f8b7 256c 	ldrh.w	r2, [r7, #1388]	; 0x56c
 800223a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
						HRTIM_COMPAREUNIT_1, compare1_val);
				__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 800223e:	4b66      	ldr	r3, [pc, #408]	; (80023d8 <main+0x628>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f8b7 256a 	ldrh.w	r2, [r7, #1386]	; 0x56a
 8002246:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
						HRTIM_COMPAREUNIT_3, compare3_val);
				HAL_HRTIM_SoftwareUpdate(&hhrtim1, HRTIM_TIMERUPDATE_A);
 800224a:	2102      	movs	r1, #2
 800224c:	4862      	ldr	r0, [pc, #392]	; (80023d8 <main+0x628>)
 800224e:	f003 fb77 	bl	8005940 <HAL_HRTIM_SoftwareUpdate>
			if (current_duty > min_duty) {
 8002252:	e0d8      	b.n	8002406 <main+0x656>
			} else {
				limit_reached = true;
 8002254:	2301      	movs	r3, #1
 8002256:	f887 3584 	strb.w	r3, [r7, #1412]	; 0x584
				gAlertType = HS;
 800225a:	4b60      	ldr	r3, [pc, #384]	; (80023dc <main+0x62c>)
 800225c:	2204      	movs	r2, #4
 800225e:	701a      	strb	r2, [r3, #0]
			if (current_duty > min_duty) {
 8002260:	e0d1      	b.n	8002406 <main+0x656>
			}
		} else if (low_vds_count > low_vds_count_threshold
 8002262:	f897 2585 	ldrb.w	r2, [r7, #1413]	; 0x585
 8002266:	f897 3583 	ldrb.w	r3, [r7, #1411]	; 0x583
 800226a:	429a      	cmp	r2, r3
 800226c:	d971      	bls.n	8002352 <main+0x5a2>
				&& adc_max > vds_checking_threshold) {
 800226e:	f8b7 2586 	ldrh.w	r2, [r7, #1414]	; 0x586
 8002272:	f8b7 3564 	ldrh.w	r3, [r7, #1380]	; 0x564
 8002276:	429a      	cmp	r2, r3
 8002278:	d96b      	bls.n	8002352 <main+0x5a2>
			current_duty = current_duty + 0.002;
 800227a:	a34f      	add	r3, pc, #316	; (adr r3, 80023b8 <main+0x608>)
 800227c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002280:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 8002284:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002288:	f7fe f810 	bl	80002ac <__adddf3>
 800228c:	4602      	mov	r2, r0
 800228e:	460b      	mov	r3, r1
 8002290:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 8002294:	e9c1 2300 	strd	r2, r3, [r1]
			low_vds_count_threshold = current_duty * ADC_BUF_LEN - 1;
 8002298:	a349      	add	r3, pc, #292	; (adr r3, 80023c0 <main+0x610>)
 800229a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800229e:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 80022a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022a6:	f7fe f9b7 	bl	8000618 <__aeabi_dmul>
 80022aa:	4602      	mov	r2, r0
 80022ac:	460b      	mov	r3, r1
 80022ae:	4610      	mov	r0, r2
 80022b0:	4619      	mov	r1, r3
 80022b2:	f04f 0200 	mov.w	r2, #0
 80022b6:	4b47      	ldr	r3, [pc, #284]	; (80023d4 <main+0x624>)
 80022b8:	f7fd fff6 	bl	80002a8 <__aeabi_dsub>
 80022bc:	4602      	mov	r2, r0
 80022be:	460b      	mov	r3, r1
 80022c0:	4610      	mov	r0, r2
 80022c2:	4619      	mov	r1, r3
 80022c4:	f7fe fc80 	bl	8000bc8 <__aeabi_d2uiz>
 80022c8:	4603      	mov	r3, r0
 80022ca:	f887 3583 	strb.w	r3, [r7, #1411]	; 0x583
			if (current_duty < max_duty) {
 80022ce:	f507 63b2 	add.w	r3, r7, #1424	; 0x590
 80022d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d6:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 80022da:	e9d1 0100 	ldrd	r0, r1, [r1]
 80022de:	f7fe fc0d 	bl	8000afc <__aeabi_dcmplt>
 80022e2:	4603      	mov	r3, r0
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d02d      	beq.n	8002344 <main+0x594>
				compare1_val = current_duty * signal_period;
 80022e8:	f8b7 356e 	ldrh.w	r3, [r7, #1390]	; 0x56e
 80022ec:	4618      	mov	r0, r3
 80022ee:	f7fe f929 	bl	8000544 <__aeabi_i2d>
 80022f2:	f507 63b4 	add.w	r3, r7, #1440	; 0x5a0
 80022f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fa:	f7fe f98d 	bl	8000618 <__aeabi_dmul>
 80022fe:	4602      	mov	r2, r0
 8002300:	460b      	mov	r3, r1
 8002302:	4610      	mov	r0, r2
 8002304:	4619      	mov	r1, r3
 8002306:	f7fe fc5f 	bl	8000bc8 <__aeabi_d2uiz>
 800230a:	4603      	mov	r3, r0
 800230c:	f8a7 356c 	strh.w	r3, [r7, #1388]	; 0x56c
				compare3_val = compare1_val + signal_period / 2;
 8002310:	f8b7 356e 	ldrh.w	r3, [r7, #1390]	; 0x56e
 8002314:	085b      	lsrs	r3, r3, #1
 8002316:	b29a      	uxth	r2, r3
 8002318:	f8b7 356c 	ldrh.w	r3, [r7, #1388]	; 0x56c
 800231c:	4413      	add	r3, r2
 800231e:	f8a7 356a 	strh.w	r3, [r7, #1386]	; 0x56a
				__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 8002322:	4b2d      	ldr	r3, [pc, #180]	; (80023d8 <main+0x628>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f8b7 256c 	ldrh.w	r2, [r7, #1388]	; 0x56c
 800232a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
						HRTIM_COMPAREUNIT_1, compare1_val);
				__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 800232e:	4b2a      	ldr	r3, [pc, #168]	; (80023d8 <main+0x628>)
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f8b7 256a 	ldrh.w	r2, [r7, #1386]	; 0x56a
 8002336:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
						HRTIM_COMPAREUNIT_3, compare3_val);
				HAL_HRTIM_SoftwareUpdate(&hhrtim1, HRTIM_TIMERUPDATE_A);
 800233a:	2102      	movs	r1, #2
 800233c:	4826      	ldr	r0, [pc, #152]	; (80023d8 <main+0x628>)
 800233e:	f003 faff 	bl	8005940 <HAL_HRTIM_SoftwareUpdate>
			if (current_duty < max_duty) {
 8002342:	e060      	b.n	8002406 <main+0x656>
			} else {
				limit_reached = true;
 8002344:	2301      	movs	r3, #1
 8002346:	f887 3584 	strb.w	r3, [r7, #1412]	; 0x584
				gAlertType = DI;
 800234a:	4b24      	ldr	r3, [pc, #144]	; (80023dc <main+0x62c>)
 800234c:	2205      	movs	r2, #5
 800234e:	701a      	strb	r2, [r3, #0]
			if (current_duty < max_duty) {
 8002350:	e059      	b.n	8002406 <main+0x656>
			}
		} else if (currentState == STATE_CALIBRATING
 8002352:	4b23      	ldr	r3, [pc, #140]	; (80023e0 <main+0x630>)
 8002354:	781b      	ldrb	r3, [r3, #0]
 8002356:	2b01      	cmp	r3, #1
 8002358:	d155      	bne.n	8002406 <main+0x656>
				&& adc_max > vds_checking_threshold) {
 800235a:	f8b7 2586 	ldrh.w	r2, [r7, #1414]	; 0x586
 800235e:	f8b7 3564 	ldrh.w	r3, [r7, #1380]	; 0x564
 8002362:	429a      	cmp	r2, r3
 8002364:	d94f      	bls.n	8002406 <main+0x656>
			cal_duty = current_duty;
 8002366:	f507 63b4 	add.w	r3, r7, #1440	; 0x5a0
 800236a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800236e:	f507 61b3 	add.w	r1, r7, #1432	; 0x598
 8002372:	e9c1 2300 	strd	r2, r3, [r1]
			if (voltage > 66.5) {
 8002376:	a314      	add	r3, pc, #80	; (adr r3, 80023c8 <main+0x618>)
 8002378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800237c:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 8002380:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002384:	f7fe fbd8 	bl	8000b38 <__aeabi_dcmpgt>
 8002388:	4603      	mov	r3, r0
 800238a:	2b00      	cmp	r3, #0
 800238c:	d03b      	beq.n	8002406 <main+0x656>
				if (keepCalState == 0) {
 800238e:	4b15      	ldr	r3, [pc, #84]	; (80023e4 <main+0x634>)
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	b2db      	uxtb	r3, r3
 8002394:	2b00      	cmp	r3, #0
 8002396:	d12f      	bne.n	80023f8 <main+0x648>
					handleEvent(EVENT_CALIBRATE_DONE);
 8002398:	2001      	movs	r0, #1
 800239a:	f000 fd51 	bl	8002e40 <handleEvent>
 800239e:	e032      	b.n	8002406 <main+0x656>
 80023a0:	47ae147b 	.word	0x47ae147b
 80023a4:	3f547ae1 	.word	0x3f547ae1
 80023a8:	9999999a 	.word	0x9999999a
 80023ac:	40341999 	.word	0x40341999
 80023b0:	66666666 	.word	0x66666666
 80023b4:	40146666 	.word	0x40146666
 80023b8:	d2f1a9fc 	.word	0xd2f1a9fc
 80023bc:	3f60624d 	.word	0x3f60624d
 80023c0:	00000000 	.word	0x00000000
 80023c4:	4062e000 	.word	0x4062e000
 80023c8:	00000000 	.word	0x00000000
 80023cc:	4050a000 	.word	0x4050a000
 80023d0:	200003d4 	.word	0x200003d4
 80023d4:	3ff00000 	.word	0x3ff00000
 80023d8:	200002f8 	.word	0x200002f8
 80023dc:	20000a34 	.word	0x20000a34
 80023e0:	200004fc 	.word	0x200004fc
 80023e4:	200004fd 	.word	0x200004fd
 80023e8:	9999999a 	.word	0x9999999a
 80023ec:	3fc99999 	.word	0x3fc99999
 80023f0:	9999999a 	.word	0x9999999a
 80023f4:	3fd99999 	.word	0x3fd99999
				} else {
					keepCalState--;
 80023f8:	4bb5      	ldr	r3, [pc, #724]	; (80026d0 <main+0x920>)
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	b2db      	uxtb	r3, r3
 80023fe:	3b01      	subs	r3, #1
 8002400:	b2da      	uxtb	r2, r3
 8002402:	4bb3      	ldr	r3, [pc, #716]	; (80026d0 <main+0x920>)
 8002404:	701a      	strb	r2, [r3, #0]
				}
			}

		}

		aTxRegPtr[0] = 0x00;
 8002406:	2300      	movs	r3, #0
 8002408:	f887 353c 	strb.w	r3, [r7, #1340]	; 0x53c
		aRxBuffer[0] = 0x00;
 800240c:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 8002410:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8002414:	2200      	movs	r2, #0
 8002416:	701a      	strb	r2, [r3, #0]
		aRxBuffer[1] = 0x00;
 8002418:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 800241c:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8002420:	2200      	movs	r2, #0
 8002422:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) I2C_ADD_TEMP1 << 1,
 8002424:	f207 523c 	addw	r2, r7, #1340	; 0x53c
 8002428:	f04f 33ff 	mov.w	r3, #4294967295
 800242c:	9300      	str	r3, [sp, #0]
 800242e:	2301      	movs	r3, #1
 8002430:	2190      	movs	r1, #144	; 0x90
 8002432:	48a8      	ldr	r0, [pc, #672]	; (80026d4 <main+0x924>)
 8002434:	f003 fe98 	bl	8006168 <HAL_I2C_Master_Transmit>
				(uint8_t*) aTxRegPtr, 1, HAL_MAX_DELAY);
		HAL_I2C_Master_Receive(&hi2c1, (uint16_t) I2C_ADD_TEMP1 << 1,
 8002438:	f507 729a 	add.w	r2, r7, #308	; 0x134
 800243c:	f04f 33ff 	mov.w	r3, #4294967295
 8002440:	9300      	str	r3, [sp, #0]
 8002442:	2302      	movs	r3, #2
 8002444:	2190      	movs	r1, #144	; 0x90
 8002446:	48a3      	ldr	r0, [pc, #652]	; (80026d4 <main+0x924>)
 8002448:	f003 ff82 	bl	8006350 <HAL_I2C_Master_Receive>
				(uint8_t*) aRxBuffer, 2, HAL_MAX_DELAY);
		double temp1 = (aRxBuffer[0] << 4 | aRxBuffer[1] >> 4) * 0.0625;
 800244c:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 8002450:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	f507 62b5 	add.w	r2, r7, #1448	; 0x5a8
 800245c:	f2a2 4274 	subw	r2, r2, #1140	; 0x474
 8002460:	7852      	ldrb	r2, [r2, #1]
 8002462:	0912      	lsrs	r2, r2, #4
 8002464:	b2d2      	uxtb	r2, r2
 8002466:	4313      	orrs	r3, r2
 8002468:	4618      	mov	r0, r3
 800246a:	f7fe f86b 	bl	8000544 <__aeabi_i2d>
 800246e:	f04f 0200 	mov.w	r2, #0
 8002472:	4b99      	ldr	r3, [pc, #612]	; (80026d8 <main+0x928>)
 8002474:	f7fe f8d0 	bl	8000618 <__aeabi_dmul>
 8002478:	4602      	mov	r2, r0
 800247a:	460b      	mov	r3, r1
 800247c:	f507 61aa 	add.w	r1, r7, #1360	; 0x550
 8002480:	e9c1 2300 	strd	r2, r3, [r1]

		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) I2C_ADD_TEMP2 << 1U,
 8002484:	f207 523c 	addw	r2, r7, #1340	; 0x53c
 8002488:	f04f 33ff 	mov.w	r3, #4294967295
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	2301      	movs	r3, #1
 8002490:	2192      	movs	r1, #146	; 0x92
 8002492:	4890      	ldr	r0, [pc, #576]	; (80026d4 <main+0x924>)
 8002494:	f003 fe68 	bl	8006168 <HAL_I2C_Master_Transmit>
				(uint8_t*) aTxRegPtr, 1, HAL_MAX_DELAY);
		HAL_I2C_Master_Receive(&hi2c1, (uint16_t) I2C_ADD_TEMP2 << 1U,
 8002498:	f507 729a 	add.w	r2, r7, #308	; 0x134
 800249c:	f04f 33ff 	mov.w	r3, #4294967295
 80024a0:	9300      	str	r3, [sp, #0]
 80024a2:	2302      	movs	r3, #2
 80024a4:	2192      	movs	r1, #146	; 0x92
 80024a6:	488b      	ldr	r0, [pc, #556]	; (80026d4 <main+0x924>)
 80024a8:	f003 ff52 	bl	8006350 <HAL_I2C_Master_Receive>
				(uint8_t*) aRxBuffer, 2, HAL_MAX_DELAY);
		double temp2 = (aRxBuffer[0] << 4 | aRxBuffer[1] >> 4) * 0.0625;
 80024ac:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 80024b0:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	011b      	lsls	r3, r3, #4
 80024b8:	f507 62b5 	add.w	r2, r7, #1448	; 0x5a8
 80024bc:	f2a2 4274 	subw	r2, r2, #1140	; 0x474
 80024c0:	7852      	ldrb	r2, [r2, #1]
 80024c2:	0912      	lsrs	r2, r2, #4
 80024c4:	b2d2      	uxtb	r2, r2
 80024c6:	4313      	orrs	r3, r2
 80024c8:	4618      	mov	r0, r3
 80024ca:	f7fe f83b 	bl	8000544 <__aeabi_i2d>
 80024ce:	f04f 0200 	mov.w	r2, #0
 80024d2:	4b81      	ldr	r3, [pc, #516]	; (80026d8 <main+0x928>)
 80024d4:	f7fe f8a0 	bl	8000618 <__aeabi_dmul>
 80024d8:	4602      	mov	r2, r0
 80024da:	460b      	mov	r3, r1
 80024dc:	f507 61a9 	add.w	r1, r7, #1352	; 0x548
 80024e0:	e9c1 2300 	strd	r2, r3, [r1]

		aTxRegPtr[0] = 0x01;
 80024e4:	2301      	movs	r3, #1
 80024e6:	f887 353c 	strb.w	r3, [r7, #1340]	; 0x53c
		aRxBuffer[0] = 0x00;
 80024ea:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 80024ee:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 80024f2:	2200      	movs	r2, #0
 80024f4:	701a      	strb	r2, [r3, #0]
		aRxBuffer[1] = 0x00;
 80024f6:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 80024fa:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 80024fe:	2200      	movs	r2, #0
 8002500:	705a      	strb	r2, [r3, #1]
		HAL_I2C_Master_Transmit(&hi2c1, (uint16_t) I2C_ADD_PWR << 1U,
 8002502:	f207 523c 	addw	r2, r7, #1340	; 0x53c
 8002506:	f04f 33ff 	mov.w	r3, #4294967295
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	2301      	movs	r3, #1
 800250e:	2180      	movs	r1, #128	; 0x80
 8002510:	4870      	ldr	r0, [pc, #448]	; (80026d4 <main+0x924>)
 8002512:	f003 fe29 	bl	8006168 <HAL_I2C_Master_Transmit>
				(uint8_t*) aTxRegPtr, 1, HAL_MAX_DELAY);
		HAL_I2C_Master_Receive(&hi2c1, (uint16_t) I2C_ADD_PWR << 1U,
 8002516:	f507 729a 	add.w	r2, r7, #308	; 0x134
 800251a:	f04f 33ff 	mov.w	r3, #4294967295
 800251e:	9300      	str	r3, [sp, #0]
 8002520:	2302      	movs	r3, #2
 8002522:	2180      	movs	r1, #128	; 0x80
 8002524:	486b      	ldr	r0, [pc, #428]	; (80026d4 <main+0x924>)
 8002526:	f003 ff13 	bl	8006350 <HAL_I2C_Master_Receive>
				(uint8_t*) aRxBuffer, 2, HAL_MAX_DELAY);
		double current = (int16_t) (aRxBuffer[0] << 8 | aRxBuffer[1])
 800252a:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 800252e:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	021b      	lsls	r3, r3, #8
 8002536:	b21a      	sxth	r2, r3
 8002538:	f507 63b5 	add.w	r3, r7, #1448	; 0x5a8
 800253c:	f2a3 4374 	subw	r3, r3, #1140	; 0x474
 8002540:	785b      	ldrb	r3, [r3, #1]
 8002542:	b21b      	sxth	r3, r3
 8002544:	4313      	orrs	r3, r2
 8002546:	b21b      	sxth	r3, r3
				* 0.0000025 / 0.012;
 8002548:	4618      	mov	r0, r3
 800254a:	f7fd fffb 	bl	8000544 <__aeabi_i2d>
 800254e:	a35a      	add	r3, pc, #360	; (adr r3, 80026b8 <main+0x908>)
 8002550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002554:	f7fe f860 	bl	8000618 <__aeabi_dmul>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
		double current = (int16_t) (aRxBuffer[0] << 8 | aRxBuffer[1])
 8002560:	a357      	add	r3, pc, #348	; (adr r3, 80026c0 <main+0x910>)
 8002562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002566:	f7fe f981 	bl	800086c <__aeabi_ddiv>
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	f507 61a8 	add.w	r1, r7, #1344	; 0x540
 8002572:	e9c1 2300 	strd	r2, r3, [r1]


		// handle ALERTS
		if ((temp1 > TEMP_LIMIT) || (temp2 > TEMP_LIMIT)) {
 8002576:	4b59      	ldr	r3, [pc, #356]	; (80026dc <main+0x92c>)
 8002578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800257c:	f507 61aa 	add.w	r1, r7, #1360	; 0x550
 8002580:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002584:	f7fe fad8 	bl	8000b38 <__aeabi_dcmpgt>
 8002588:	4603      	mov	r3, r0
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10b      	bne.n	80025a6 <main+0x7f6>
 800258e:	4b53      	ldr	r3, [pc, #332]	; (80026dc <main+0x92c>)
 8002590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002594:	f507 61a9 	add.w	r1, r7, #1352	; 0x548
 8002598:	e9d1 0100 	ldrd	r0, r1, [r1]
 800259c:	f7fe facc 	bl	8000b38 <__aeabi_dcmpgt>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d006      	beq.n	80025b4 <main+0x804>
			limit_reached = true;
 80025a6:	2301      	movs	r3, #1
 80025a8:	f887 3584 	strb.w	r3, [r7, #1412]	; 0x584
			gAlertType = OT;
 80025ac:	4b4c      	ldr	r3, [pc, #304]	; (80026e0 <main+0x930>)
 80025ae:	2203      	movs	r2, #3
 80025b0:	701a      	strb	r2, [r3, #0]
 80025b2:	e024      	b.n	80025fe <main+0x84e>
		} else if (voltage > VOLT_LIMIT){
 80025b4:	4b4b      	ldr	r3, [pc, #300]	; (80026e4 <main+0x934>)
 80025b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025ba:	f507 61ab 	add.w	r1, r7, #1368	; 0x558
 80025be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80025c2:	f7fe fab9 	bl	8000b38 <__aeabi_dcmpgt>
 80025c6:	4603      	mov	r3, r0
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d006      	beq.n	80025da <main+0x82a>
			limit_reached = true;
 80025cc:	2301      	movs	r3, #1
 80025ce:	f887 3584 	strb.w	r3, [r7, #1412]	; 0x584
			gAlertType = OV;
 80025d2:	4b43      	ldr	r3, [pc, #268]	; (80026e0 <main+0x930>)
 80025d4:	2201      	movs	r2, #1
 80025d6:	701a      	strb	r2, [r3, #0]
 80025d8:	e011      	b.n	80025fe <main+0x84e>
		} else if (current > CURRENT_LIMIT) {
 80025da:	4b43      	ldr	r3, [pc, #268]	; (80026e8 <main+0x938>)
 80025dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025e0:	f507 61a8 	add.w	r1, r7, #1344	; 0x540
 80025e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80025e8:	f7fe faa6 	bl	8000b38 <__aeabi_dcmpgt>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d005      	beq.n	80025fe <main+0x84e>
			limit_reached = true;
 80025f2:	2301      	movs	r3, #1
 80025f4:	f887 3584 	strb.w	r3, [r7, #1412]	; 0x584
			gAlertType = OC;
 80025f8:	4b39      	ldr	r3, [pc, #228]	; (80026e0 <main+0x930>)
 80025fa:	2202      	movs	r2, #2
 80025fc:	701a      	strb	r2, [r3, #0]
		}

		if (limit_reached) {
 80025fe:	f897 3584 	ldrb.w	r3, [r7, #1412]	; 0x584
 8002602:	2b00      	cmp	r3, #0
 8002604:	d076      	beq.n	80026f4 <main+0x944>
			handleEvent(EVENT_ALERT);
 8002606:	2003      	movs	r0, #3
 8002608:	f000 fc1a 	bl	8002e40 <handleEvent>
			limit_reached = false;
 800260c:	2300      	movs	r3, #0
 800260e:	f887 3584 	strb.w	r3, [r7, #1412]	; 0x584
			// reset waveform
			current_duty = initial_duty;
 8002612:	f507 63ae 	add.w	r3, r7, #1392	; 0x570
 8002616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800261a:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 800261e:	e9c1 2300 	strd	r2, r3, [r1]
			compare1_val = current_duty * signal_period;
 8002622:	f8b7 356e 	ldrh.w	r3, [r7, #1390]	; 0x56e
 8002626:	4618      	mov	r0, r3
 8002628:	f7fd ff8c 	bl	8000544 <__aeabi_i2d>
 800262c:	f507 63b4 	add.w	r3, r7, #1440	; 0x5a0
 8002630:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002634:	f7fd fff0 	bl	8000618 <__aeabi_dmul>
 8002638:	4602      	mov	r2, r0
 800263a:	460b      	mov	r3, r1
 800263c:	4610      	mov	r0, r2
 800263e:	4619      	mov	r1, r3
 8002640:	f7fe fac2 	bl	8000bc8 <__aeabi_d2uiz>
 8002644:	4603      	mov	r3, r0
 8002646:	f8a7 356c 	strh.w	r3, [r7, #1388]	; 0x56c
			compare3_val = compare1_val + signal_period / 2;
 800264a:	f8b7 356e 	ldrh.w	r3, [r7, #1390]	; 0x56e
 800264e:	085b      	lsrs	r3, r3, #1
 8002650:	b29a      	uxth	r2, r3
 8002652:	f8b7 356c 	ldrh.w	r3, [r7, #1388]	; 0x56c
 8002656:	4413      	add	r3, r2
 8002658:	f8a7 356a 	strh.w	r3, [r7, #1386]	; 0x56a
			low_vds_count_threshold = current_duty * ADC_BUF_LEN - 1;
 800265c:	a31a      	add	r3, pc, #104	; (adr r3, 80026c8 <main+0x918>)
 800265e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002662:	f507 61b4 	add.w	r1, r7, #1440	; 0x5a0
 8002666:	e9d1 0100 	ldrd	r0, r1, [r1]
 800266a:	f7fd ffd5 	bl	8000618 <__aeabi_dmul>
 800266e:	4602      	mov	r2, r0
 8002670:	460b      	mov	r3, r1
 8002672:	4610      	mov	r0, r2
 8002674:	4619      	mov	r1, r3
 8002676:	f04f 0200 	mov.w	r2, #0
 800267a:	4b1c      	ldr	r3, [pc, #112]	; (80026ec <main+0x93c>)
 800267c:	f7fd fe14 	bl	80002a8 <__aeabi_dsub>
 8002680:	4602      	mov	r2, r0
 8002682:	460b      	mov	r3, r1
 8002684:	4610      	mov	r0, r2
 8002686:	4619      	mov	r1, r3
 8002688:	f7fe fa9e 	bl	8000bc8 <__aeabi_d2uiz>
 800268c:	4603      	mov	r3, r0
 800268e:	f887 3583 	strb.w	r3, [r7, #1411]	; 0x583
			__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 8002692:	4b17      	ldr	r3, [pc, #92]	; (80026f0 <main+0x940>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f8b7 256c 	ldrh.w	r2, [r7, #1388]	; 0x56c
 800269a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
					HRTIM_COMPAREUNIT_1, compare1_val);
			__HAL_HRTIM_SETCOMPARE(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A,
 800269e:	4b14      	ldr	r3, [pc, #80]	; (80026f0 <main+0x940>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f8b7 256a 	ldrh.w	r2, [r7, #1386]	; 0x56a
 80026a6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
					HRTIM_COMPAREUNIT_3, compare3_val);
			HAL_HRTIM_SoftwareUpdate(&hhrtim1, HRTIM_TIMERUPDATE_A);
 80026aa:	2102      	movs	r1, #2
 80026ac:	4810      	ldr	r0, [pc, #64]	; (80026f0 <main+0x940>)
 80026ae:	f003 f947 	bl	8005940 <HAL_HRTIM_SoftwareUpdate>
 80026b2:	e022      	b.n	80026fa <main+0x94a>
 80026b4:	f3af 8000 	nop.w
 80026b8:	88e368f1 	.word	0x88e368f1
 80026bc:	3ec4f8b5 	.word	0x3ec4f8b5
 80026c0:	bc6a7efa 	.word	0xbc6a7efa
 80026c4:	3f889374 	.word	0x3f889374
 80026c8:	00000000 	.word	0x00000000
 80026cc:	4062e000 	.word	0x4062e000
 80026d0:	200004fd 	.word	0x200004fd
 80026d4:	200003d4 	.word	0x200003d4
 80026d8:	3fb00000 	.word	0x3fb00000
 80026dc:	20000010 	.word	0x20000010
 80026e0:	20000a34 	.word	0x20000a34
 80026e4:	20000020 	.word	0x20000020
 80026e8:	20000018 	.word	0x20000018
 80026ec:	3ff00000 	.word	0x3ff00000
 80026f0:	200002f8 	.word	0x200002f8
		} else {
			gAlertType = NONE;
 80026f4:	4b32      	ldr	r3, [pc, #200]	; (80027c0 <main+0xa10>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	701a      	strb	r2, [r3, #0]
		}

		if (SEND_TIMER_FLAG && UART_READY && (currentState != STATE_CALIBRATING))
 80026fa:	4b32      	ldr	r3, [pc, #200]	; (80027c4 <main+0xa14>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	b2db      	uxtb	r3, r3
 8002700:	2b00      	cmp	r3, #0
 8002702:	d058      	beq.n	80027b6 <main+0xa06>
 8002704:	4b30      	ldr	r3, [pc, #192]	; (80027c8 <main+0xa18>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	b2db      	uxtb	r3, r3
 800270a:	2b00      	cmp	r3, #0
 800270c:	d053      	beq.n	80027b6 <main+0xa06>
 800270e:	4b2f      	ldr	r3, [pc, #188]	; (80027cc <main+0xa1c>)
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	2b01      	cmp	r3, #1
 8002714:	d04f      	beq.n	80027b6 <main+0xa06>
		{
			sprintf(json,
 8002716:	f9b7 3560 	ldrsh.w	r3, [r7, #1376]	; 0x560
 800271a:	f897 2585 	ldrb.w	r2, [r7, #1413]	; 0x585
 800271e:	f897 1583 	ldrb.w	r1, [r7, #1411]	; 0x583
 8002722:	4827      	ldr	r0, [pc, #156]	; (80027c0 <main+0xa10>)
 8002724:	7800      	ldrb	r0, [r0, #0]
 8002726:	4604      	mov	r4, r0
 8002728:	f507 709c 	add.w	r0, r7, #312	; 0x138
 800272c:	940b      	str	r4, [sp, #44]	; 0x2c
 800272e:	910a      	str	r1, [sp, #40]	; 0x28
 8002730:	9209      	str	r2, [sp, #36]	; 0x24
 8002732:	9308      	str	r3, [sp, #32]
 8002734:	f507 63a8 	add.w	r3, r7, #1344	; 0x540
 8002738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800273c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002740:	f507 63ab 	add.w	r3, r7, #1368	; 0x558
 8002744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002748:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800274c:	f507 63b4 	add.w	r3, r7, #1440	; 0x5a0
 8002750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002754:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002758:	f507 63a9 	add.w	r3, r7, #1352	; 0x548
 800275c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002760:	e9cd 2300 	strd	r2, r3, [sp]
 8002764:	f507 63aa 	add.w	r3, r7, #1360	; 0x550
 8002768:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276c:	4918      	ldr	r1, [pc, #96]	; (80027d0 <main+0xa20>)
 800276e:	f009 f911 	bl	800b994 <siprintf>
					"{\"temperature1\":%.2f,\"temperature2\":%.2f,\"duty\":%.3f,\"voltage\":%.2f,\"current\":%.2f,\"tuning\":%i,\"low_vds\":%i,\"low_vds_threshold\":%i,\"alert\":%i",
					temp1, temp2, current_duty, voltage, current, tuning,
					low_vds_count, low_vds_count_threshold, gAlertType);
			strcat(json, "}");
 8002772:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002776:	4618      	mov	r0, r3
 8002778:	f7fd fd8a 	bl	8000290 <strlen>
 800277c:	4603      	mov	r3, r0
 800277e:	461a      	mov	r2, r3
 8002780:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002784:	4413      	add	r3, r2
 8002786:	4913      	ldr	r1, [pc, #76]	; (80027d4 <main+0xa24>)
 8002788:	461a      	mov	r2, r3
 800278a:	460b      	mov	r3, r1
 800278c:	881b      	ldrh	r3, [r3, #0]
 800278e:	8013      	strh	r3, [r2, #0]

			HAL_UART_Transmit_IT(&huart2, (uint8_t*) json, strlen(json));
 8002790:	f507 739c 	add.w	r3, r7, #312	; 0x138
 8002794:	4618      	mov	r0, r3
 8002796:	f7fd fd7b 	bl	8000290 <strlen>
 800279a:	4603      	mov	r3, r0
 800279c:	b29a      	uxth	r2, r3
 800279e:	f507 739c 	add.w	r3, r7, #312	; 0x138
 80027a2:	4619      	mov	r1, r3
 80027a4:	480c      	ldr	r0, [pc, #48]	; (80027d8 <main+0xa28>)
 80027a6:	f006 fa73 	bl	8008c90 <HAL_UART_Transmit_IT>
			UART_READY = false;
 80027aa:	4b07      	ldr	r3, [pc, #28]	; (80027c8 <main+0xa18>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	701a      	strb	r2, [r3, #0]
			SEND_TIMER_FLAG = false;
 80027b0:	4b04      	ldr	r3, [pc, #16]	; (80027c4 <main+0xa14>)
 80027b2:	2200      	movs	r2, #0
 80027b4:	701a      	strb	r2, [r3, #0]
		}

		HAL_Delay(10);
 80027b6:	200a      	movs	r0, #10
 80027b8:	f001 f84a 	bl	8003850 <HAL_Delay>
	while (1) {
 80027bc:	f7ff bbc9 	b.w	8001f52 <main+0x1a2>
 80027c0:	20000a34 	.word	0x20000a34
 80027c4:	20000a33 	.word	0x20000a33
 80027c8:	20000028 	.word	0x20000028
 80027cc:	200004fc 	.word	0x200004fc
 80027d0:	0800e42c 	.word	0x0800e42c
 80027d4:	0800e4bc 	.word	0x0800e4bc
 80027d8:	20000474 	.word	0x20000474

080027dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b096      	sub	sp, #88	; 0x58
 80027e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80027e6:	2228      	movs	r2, #40	; 0x28
 80027e8:	2100      	movs	r1, #0
 80027ea:	4618      	mov	r0, r3
 80027ec:	f009 f935 	bl	800ba5a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027f0:	f107 031c 	add.w	r3, r7, #28
 80027f4:	2200      	movs	r2, #0
 80027f6:	601a      	str	r2, [r3, #0]
 80027f8:	605a      	str	r2, [r3, #4]
 80027fa:	609a      	str	r2, [r3, #8]
 80027fc:	60da      	str	r2, [r3, #12]
 80027fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002800:	463b      	mov	r3, r7
 8002802:	2200      	movs	r2, #0
 8002804:	601a      	str	r2, [r3, #0]
 8002806:	605a      	str	r2, [r3, #4]
 8002808:	609a      	str	r2, [r3, #8]
 800280a:	60da      	str	r2, [r3, #12]
 800280c:	611a      	str	r2, [r3, #16]
 800280e:	615a      	str	r2, [r3, #20]
 8002810:	619a      	str	r2, [r3, #24]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002812:	2301      	movs	r3, #1
 8002814:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002816:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800281a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800281c:	2300      	movs	r3, #0
 800281e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002820:	2301      	movs	r3, #1
 8002822:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002824:	2302      	movs	r3, #2
 8002826:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002828:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800282c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800282e:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8002832:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002834:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002838:	4618      	mov	r0, r3
 800283a:	f004 fb31 	bl	8006ea0 <HAL_RCC_OscConfig>
 800283e:	4603      	mov	r3, r0
 8002840:	2b00      	cmp	r3, #0
 8002842:	d001      	beq.n	8002848 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8002844:	f000 fcaa 	bl	800319c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002848:	230f      	movs	r3, #15
 800284a:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800284c:	2302      	movs	r3, #2
 800284e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002850:	2300      	movs	r3, #0
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002854:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002858:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800285a:	2300      	movs	r3, #0
 800285c:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800285e:	f107 031c 	add.w	r3, r7, #28
 8002862:	2102      	movs	r1, #2
 8002864:	4618      	mov	r0, r3
 8002866:	f005 fb59 	bl	8007f1c <HAL_RCC_ClockConfig>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d001      	beq.n	8002874 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002870:	f000 fc94 	bl	800319c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_HRTIM1|RCC_PERIPHCLK_I2C1;
 8002874:	f244 0320 	movw	r3, #16416	; 0x4020
 8002878:	603b      	str	r3, [r7, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800287a:	2310      	movs	r3, #16
 800287c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Hrtim1ClockSelection = RCC_HRTIM1CLK_PLLCLK;
 800287e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002882:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002884:	463b      	mov	r3, r7
 8002886:	4618      	mov	r0, r3
 8002888:	f005 fd7e 	bl	8008388 <HAL_RCCEx_PeriphCLKConfig>
 800288c:	4603      	mov	r3, r0
 800288e:	2b00      	cmp	r3, #0
 8002890:	d001      	beq.n	8002896 <SystemClock_Config+0xba>
  {
    Error_Handler();
 8002892:	f000 fc83 	bl	800319c <Error_Handler>
  }
}
 8002896:	bf00      	nop
 8002898:	3758      	adds	r7, #88	; 0x58
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80028a6:	463b      	mov	r3, r7
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]
 80028b4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80028b6:	4b28      	ldr	r3, [pc, #160]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028b8:	4a28      	ldr	r2, [pc, #160]	; (800295c <MX_ADC2_Init+0xbc>)
 80028ba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80028bc:	4b26      	ldr	r3, [pc, #152]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80028c2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80028c4:	4b24      	ldr	r3, [pc, #144]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80028ca:	4b23      	ldr	r3, [pc, #140]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80028d0:	4b21      	ldr	r3, [pc, #132]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80028d6:	4b20      	ldr	r3, [pc, #128]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028d8:	2200      	movs	r2, #0
 80028da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80028de:	4b1e      	ldr	r3, [pc, #120]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028e0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028e4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONVHRTIM_TRG1;
 80028e6:	4b1c      	ldr	r3, [pc, #112]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028e8:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 80028ec:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028ee:	4b1a      	ldr	r3, [pc, #104]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028f0:	2200      	movs	r2, #0
 80028f2:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80028f4:	4b18      	ldr	r3, [pc, #96]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028f6:	2201      	movs	r2, #1
 80028f8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80028fa:	4b17      	ldr	r3, [pc, #92]	; (8002958 <MX_ADC2_Init+0xb8>)
 80028fc:	2201      	movs	r2, #1
 80028fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002902:	4b15      	ldr	r3, [pc, #84]	; (8002958 <MX_ADC2_Init+0xb8>)
 8002904:	2204      	movs	r2, #4
 8002906:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8002908:	4b13      	ldr	r3, [pc, #76]	; (8002958 <MX_ADC2_Init+0xb8>)
 800290a:	2200      	movs	r2, #0
 800290c:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800290e:	4b12      	ldr	r3, [pc, #72]	; (8002958 <MX_ADC2_Init+0xb8>)
 8002910:	2200      	movs	r2, #0
 8002912:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8002914:	4810      	ldr	r0, [pc, #64]	; (8002958 <MX_ADC2_Init+0xb8>)
 8002916:	f000 ffdd 	bl	80038d4 <HAL_ADC_Init>
 800291a:	4603      	mov	r3, r0
 800291c:	2b00      	cmp	r3, #0
 800291e:	d001      	beq.n	8002924 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 8002920:	f000 fc3c 	bl	800319c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002924:	2305      	movs	r3, #5
 8002926:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002928:	2301      	movs	r3, #1
 800292a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800292c:	2300      	movs	r3, #0
 800292e:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002930:	2300      	movs	r3, #0
 8002932:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8002934:	2300      	movs	r3, #0
 8002936:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8002938:	2300      	movs	r3, #0
 800293a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800293c:	463b      	mov	r3, r7
 800293e:	4619      	mov	r1, r3
 8002940:	4805      	ldr	r0, [pc, #20]	; (8002958 <MX_ADC2_Init+0xb8>)
 8002942:	f001 faa5 	bl	8003e90 <HAL_ADC_ConfigChannel>
 8002946:	4603      	mov	r3, r0
 8002948:	2b00      	cmp	r3, #0
 800294a:	d001      	beq.n	8002950 <MX_ADC2_Init+0xb0>
  {
    Error_Handler();
 800294c:	f000 fc26 	bl	800319c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8002950:	bf00      	nop
 8002952:	3718      	adds	r7, #24
 8002954:	46bd      	mov	sp, r7
 8002956:	bd80      	pop	{r7, pc}
 8002958:	20000264 	.word	0x20000264
 800295c:	50000100 	.word	0x50000100

08002960 <MX_HRTIM1_Init>:
  * @brief HRTIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_HRTIM1_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b0a6      	sub	sp, #152	; 0x98
 8002964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN HRTIM1_Init 0 */

  /* USER CODE END HRTIM1_Init 0 */

  HRTIM_ADCTriggerCfgTypeDef pADCTriggerCfg = {0};
 8002966:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	605a      	str	r2, [r3, #4]
  HRTIM_TimeBaseCfgTypeDef pTimeBaseCfg = {0};
 8002970:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002974:	2200      	movs	r2, #0
 8002976:	601a      	str	r2, [r3, #0]
 8002978:	605a      	str	r2, [r3, #4]
 800297a:	609a      	str	r2, [r3, #8]
 800297c:	60da      	str	r2, [r3, #12]
  HRTIM_TimerCfgTypeDef pTimerCfg = {0};
 800297e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002982:	2254      	movs	r2, #84	; 0x54
 8002984:	2100      	movs	r1, #0
 8002986:	4618      	mov	r0, r3
 8002988:	f009 f867 	bl	800ba5a <memset>
  HRTIM_CompareCfgTypeDef pCompareCfg = {0};
 800298c:	f107 0320 	add.w	r3, r7, #32
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
  HRTIM_OutputCfgTypeDef pOutputCfg = {0};
 8002998:	463b      	mov	r3, r7
 800299a:	2220      	movs	r2, #32
 800299c:	2100      	movs	r1, #0
 800299e:	4618      	mov	r0, r3
 80029a0:	f009 f85b 	bl	800ba5a <memset>

  /* USER CODE BEGIN HRTIM1_Init 1 */

  /* USER CODE END HRTIM1_Init 1 */
  hhrtim1.Instance = HRTIM1;
 80029a4:	4b95      	ldr	r3, [pc, #596]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 80029a6:	4a96      	ldr	r2, [pc, #600]	; (8002c00 <MX_HRTIM1_Init+0x2a0>)
 80029a8:	601a      	str	r2, [r3, #0]
  hhrtim1.Init.HRTIMInterruptResquests = HRTIM_IT_NONE;
 80029aa:	4b94      	ldr	r3, [pc, #592]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	605a      	str	r2, [r3, #4]
  hhrtim1.Init.SyncOptions = HRTIM_SYNCOPTION_NONE;
 80029b0:	4b92      	ldr	r3, [pc, #584]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 80029b2:	2200      	movs	r2, #0
 80029b4:	609a      	str	r2, [r3, #8]
  if (HAL_HRTIM_Init(&hhrtim1) != HAL_OK)
 80029b6:	4891      	ldr	r0, [pc, #580]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 80029b8:	f002 fb02 	bl	8004fc0 <HAL_HRTIM_Init>
 80029bc:	4603      	mov	r3, r0
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d001      	beq.n	80029c6 <MX_HRTIM1_Init+0x66>
  {
    Error_Handler();
 80029c2:	f000 fbeb 	bl	800319c <Error_Handler>
  }
  if (HAL_HRTIM_DLLCalibrationStart(&hhrtim1, HRTIM_CALIBRATIONRATE_14) != HAL_OK)
 80029c6:	210c      	movs	r1, #12
 80029c8:	488c      	ldr	r0, [pc, #560]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 80029ca:	f002 fbc5 	bl	8005158 <HAL_HRTIM_DLLCalibrationStart>
 80029ce:	4603      	mov	r3, r0
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d001      	beq.n	80029d8 <MX_HRTIM1_Init+0x78>
  {
    Error_Handler();
 80029d4:	f000 fbe2 	bl	800319c <Error_Handler>
  }
  if (HAL_HRTIM_PollForDLLCalibration(&hhrtim1, 10) != HAL_OK)
 80029d8:	210a      	movs	r1, #10
 80029da:	4888      	ldr	r0, [pc, #544]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 80029dc:	f002 fc14 	bl	8005208 <HAL_HRTIM_PollForDLLCalibration>
 80029e0:	4603      	mov	r3, r0
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d001      	beq.n	80029ea <MX_HRTIM1_Init+0x8a>
  {
    Error_Handler();
 80029e6:	f000 fbd9 	bl	800319c <Error_Handler>
  }
  pADCTriggerCfg.UpdateSource = HRTIM_ADCTRIGGERUPDATE_TIMER_B;
 80029ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029ee:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  pADCTriggerCfg.Trigger = HRTIM_ADCTRIGGEREVENT13_TIMERB_PERIOD;
 80029f2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80029f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_HRTIM_ADCTriggerConfig(&hhrtim1, HRTIM_ADCTRIGGER_1, &pADCTriggerCfg) != HAL_OK)
 80029fa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80029fe:	461a      	mov	r2, r3
 8002a00:	2101      	movs	r1, #1
 8002a02:	487e      	ldr	r0, [pc, #504]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002a04:	f002 fc5c 	bl	80052c0 <HAL_HRTIM_ADCTriggerConfig>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d001      	beq.n	8002a12 <MX_HRTIM1_Init+0xb2>
  {
    Error_Handler();
 8002a0e:	f000 fbc5 	bl	800319c <Error_Handler>
  }
  pTimeBaseCfg.Period = 604;
 8002a12:	f44f 7317 	mov.w	r3, #604	; 0x25c
 8002a16:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimeBaseCfg.RepetitionCounter = 0x00;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  pTimeBaseCfg.PrescalerRatio = HRTIM_PRESCALERRATIO_MUL32;
 8002a20:	2300      	movs	r3, #0
 8002a22:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8002a26:	2308      	movs	r3, #8
 8002a28:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimeBaseCfg) != HAL_OK)
 8002a2c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002a30:	461a      	mov	r2, r3
 8002a32:	2105      	movs	r1, #5
 8002a34:	4871      	ldr	r0, [pc, #452]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002a36:	f002 fc1b 	bl	8005270 <HAL_HRTIM_TimeBaseConfig>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <MX_HRTIM1_Init+0xe4>
  {
    Error_Handler();
 8002a40:	f000 fbac 	bl	800319c <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_MASTER_IT_NONE;
 8002a44:	2300      	movs	r3, #0
 8002a46:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DMARequests = HRTIM_MASTER_DMA_NONE;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.DMASrcAddress = 0x0000;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	637b      	str	r3, [r7, #52]	; 0x34
  pTimerCfg.DMADstAddress = 0x0000;
 8002a50:	2300      	movs	r3, #0
 8002a52:	63bb      	str	r3, [r7, #56]	; 0x38
  pTimerCfg.DMASize = 0x1;
 8002a54:	2301      	movs	r3, #1
 8002a56:	63fb      	str	r3, [r7, #60]	; 0x3c
  pTimerCfg.HalfModeEnable = HRTIM_HALFMODE_DISABLED;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	643b      	str	r3, [r7, #64]	; 0x40
  pTimerCfg.StartOnSync = HRTIM_SYNCSTART_DISABLED;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	647b      	str	r3, [r7, #68]	; 0x44
  pTimerCfg.ResetOnSync = HRTIM_SYNCRESET_DISABLED;
 8002a60:	2300      	movs	r3, #0
 8002a62:	64bb      	str	r3, [r7, #72]	; 0x48
  pTimerCfg.DACSynchro = HRTIM_DACSYNC_NONE;
 8002a64:	2300      	movs	r3, #0
 8002a66:	64fb      	str	r3, [r7, #76]	; 0x4c
  pTimerCfg.PreloadEnable = HRTIM_PRELOAD_ENABLED;
 8002a68:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002a6c:	653b      	str	r3, [r7, #80]	; 0x50
  pTimerCfg.UpdateGating = HRTIM_UPDATEGATING_INDEPENDENT;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	657b      	str	r3, [r7, #84]	; 0x54
  pTimerCfg.BurstMode = HRTIM_TIMERBURSTMODE_MAINTAINCLOCK;
 8002a72:	2300      	movs	r3, #0
 8002a74:	65bb      	str	r3, [r7, #88]	; 0x58
  pTimerCfg.RepetitionUpdate = HRTIM_UPDATEONREPETITION_DISABLED;
 8002a76:	2300      	movs	r3, #0
 8002a78:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_MASTER, &pTimerCfg) != HAL_OK)
 8002a7a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002a7e:	461a      	mov	r2, r3
 8002a80:	2105      	movs	r1, #5
 8002a82:	485e      	ldr	r0, [pc, #376]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002a84:	f002 fcc6 	bl	8005414 <HAL_HRTIM_WaveformTimerConfig>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <MX_HRTIM1_Init+0x132>
  {
    Error_Handler();
 8002a8e:	f000 fb85 	bl	800319c <Error_Handler>
  }
  pTimeBaseCfg.Period = 0xA0FF;
 8002a92:	f24a 03ff 	movw	r3, #41215	; 0xa0ff
 8002a96:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimeBaseCfg.Mode = HRTIM_MODE_SINGLESHOT_RETRIGGERABLE;
 8002a9a:	2310      	movs	r3, #16
 8002a9c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimeBaseCfg) != HAL_OK)
 8002aa0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	2100      	movs	r1, #0
 8002aa8:	4854      	ldr	r0, [pc, #336]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002aaa:	f002 fbe1 	bl	8005270 <HAL_HRTIM_TimeBaseConfig>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d001      	beq.n	8002ab8 <MX_HRTIM1_Init+0x158>
  {
    Error_Handler();
 8002ab4:	f000 fb72 	bl	800319c <Error_Handler>
  }
  pTimerCfg.InterruptRequests = HRTIM_TIM_IT_NONE;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	62fb      	str	r3, [r7, #44]	; 0x2c
  pTimerCfg.DMARequests = HRTIM_TIM_DMA_NONE;
 8002abc:	2300      	movs	r3, #0
 8002abe:	633b      	str	r3, [r7, #48]	; 0x30
  pTimerCfg.PushPull = HRTIM_TIMPUSHPULLMODE_DISABLED;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	663b      	str	r3, [r7, #96]	; 0x60
  pTimerCfg.FaultEnable = HRTIM_TIMFAULTENABLE_NONE;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	667b      	str	r3, [r7, #100]	; 0x64
  pTimerCfg.FaultLock = HRTIM_TIMFAULTLOCK_READWRITE;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	66bb      	str	r3, [r7, #104]	; 0x68
  pTimerCfg.DeadTimeInsertion = HRTIM_TIMDEADTIMEINSERTION_DISABLED;
 8002acc:	2300      	movs	r3, #0
 8002ace:	66fb      	str	r3, [r7, #108]	; 0x6c
  pTimerCfg.DelayedProtectionMode = HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	673b      	str	r3, [r7, #112]	; 0x70
  pTimerCfg.UpdateTrigger = HRTIM_TIMUPDATETRIGGER_NONE;
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	677b      	str	r3, [r7, #116]	; 0x74
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_MASTER_PER;
 8002ad8:	2310      	movs	r3, #16
 8002ada:	67bb      	str	r3, [r7, #120]	; 0x78
  pTimerCfg.ResetUpdate = HRTIM_TIMUPDATEONRESET_DISABLED;
 8002adc:	2300      	movs	r3, #0
 8002ade:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, &pTimerCfg) != HAL_OK)
 8002ae0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	2100      	movs	r1, #0
 8002ae8:	4844      	ldr	r0, [pc, #272]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002aea:	f002 fc93 	bl	8005414 <HAL_HRTIM_WaveformTimerConfig>
 8002aee:	4603      	mov	r3, r0
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d001      	beq.n	8002af8 <MX_HRTIM1_Init+0x198>
  {
    Error_Handler();
 8002af4:	f000 fb52 	bl	800319c <Error_Handler>
  }
  pTimerCfg.ResetTrigger = HRTIM_TIMRESETTRIGGER_NONE;
 8002af8:	2300      	movs	r3, #0
 8002afa:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_HRTIM_WaveformTimerConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimerCfg) != HAL_OK)
 8002afc:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8002b00:	461a      	mov	r2, r3
 8002b02:	2101      	movs	r1, #1
 8002b04:	483d      	ldr	r0, [pc, #244]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002b06:	f002 fc85 	bl	8005414 <HAL_HRTIM_WaveformTimerConfig>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d001      	beq.n	8002b14 <MX_HRTIM1_Init+0x1b4>
  {
    Error_Handler();
 8002b10:	f000 fb44 	bl	800319c <Error_Handler>
  }
  pCompareCfg.CompareValue = 207;
 8002b14:	23cf      	movs	r3, #207	; 0xcf
 8002b16:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_1, &pCompareCfg) != HAL_OK)
 8002b18:	f107 0320 	add.w	r3, r7, #32
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	2100      	movs	r1, #0
 8002b20:	4836      	ldr	r0, [pc, #216]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002b22:	f002 fce9 	bl	80054f8 <HAL_HRTIM_WaveformCompareConfig>
 8002b26:	4603      	mov	r3, r0
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d001      	beq.n	8002b30 <MX_HRTIM1_Init+0x1d0>
  {
    Error_Handler();
 8002b2c:	f000 fb36 	bl	800319c <Error_Handler>
  }
  pCompareCfg.CompareValue = 302;
 8002b30:	f44f 7397 	mov.w	r3, #302	; 0x12e
 8002b34:	623b      	str	r3, [r7, #32]
  pCompareCfg.AutoDelayedMode = HRTIM_AUTODELAYEDMODE_REGULAR;
 8002b36:	2300      	movs	r3, #0
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
  pCompareCfg.AutoDelayedTimeout = 0x0000;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_2, &pCompareCfg) != HAL_OK)
 8002b3e:	f107 0320 	add.w	r3, r7, #32
 8002b42:	2202      	movs	r2, #2
 8002b44:	2100      	movs	r1, #0
 8002b46:	482d      	ldr	r0, [pc, #180]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002b48:	f002 fcd6 	bl	80054f8 <HAL_HRTIM_WaveformCompareConfig>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <MX_HRTIM1_Init+0x1f6>
  {
    Error_Handler();
 8002b52:	f000 fb23 	bl	800319c <Error_Handler>
  }
  pCompareCfg.CompareValue = 509;
 8002b56:	f240 13fd 	movw	r3, #509	; 0x1fd
 8002b5a:	623b      	str	r3, [r7, #32]
  if (HAL_HRTIM_WaveformCompareConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_COMPAREUNIT_3, &pCompareCfg) != HAL_OK)
 8002b5c:	f107 0320 	add.w	r3, r7, #32
 8002b60:	2204      	movs	r2, #4
 8002b62:	2100      	movs	r1, #0
 8002b64:	4825      	ldr	r0, [pc, #148]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002b66:	f002 fcc7 	bl	80054f8 <HAL_HRTIM_WaveformCompareConfig>
 8002b6a:	4603      	mov	r3, r0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d001      	beq.n	8002b74 <MX_HRTIM1_Init+0x214>
  {
    Error_Handler();
 8002b70:	f000 fb14 	bl	800319c <Error_Handler>
  }
  pOutputCfg.Polarity = HRTIM_OUTPUTPOLARITY_HIGH;
 8002b74:	2300      	movs	r3, #0
 8002b76:	603b      	str	r3, [r7, #0]
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_MASTERPER;
 8002b78:	2380      	movs	r3, #128	; 0x80
 8002b7a:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP1;
 8002b7c:	2308      	movs	r3, #8
 8002b7e:	60bb      	str	r3, [r7, #8]
  pOutputCfg.IdleMode = HRTIM_OUTPUTIDLEMODE_NONE;
 8002b80:	2300      	movs	r3, #0
 8002b82:	60fb      	str	r3, [r7, #12]
  pOutputCfg.IdleLevel = HRTIM_OUTPUTIDLELEVEL_ACTIVE;
 8002b84:	2308      	movs	r3, #8
 8002b86:	613b      	str	r3, [r7, #16]
  pOutputCfg.FaultLevel = HRTIM_OUTPUTFAULTLEVEL_NONE;
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]
  pOutputCfg.ChopperModeEnable = HRTIM_OUTPUTCHOPPERMODE_DISABLED;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	61bb      	str	r3, [r7, #24]
  pOutputCfg.BurstModeEntryDelayed = HRTIM_OUTPUTBURSTMODEENTRY_REGULAR;
 8002b90:	2300      	movs	r3, #0
 8002b92:	61fb      	str	r3, [r7, #28]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA1, &pOutputCfg) != HAL_OK)
 8002b94:	463b      	mov	r3, r7
 8002b96:	2201      	movs	r2, #1
 8002b98:	2100      	movs	r1, #0
 8002b9a:	4818      	ldr	r0, [pc, #96]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002b9c:	f002 fe1a 	bl	80057d4 <HAL_HRTIM_WaveformOutputConfig>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d001      	beq.n	8002baa <MX_HRTIM1_Init+0x24a>
  {
    Error_Handler();
 8002ba6:	f000 faf9 	bl	800319c <Error_Handler>
  }
  pOutputCfg.SetSource = HRTIM_OUTPUTSET_TIMCMP2;
 8002baa:	2310      	movs	r3, #16
 8002bac:	607b      	str	r3, [r7, #4]
  pOutputCfg.ResetSource = HRTIM_OUTPUTRESET_TIMCMP3;
 8002bae:	2320      	movs	r3, #32
 8002bb0:	60bb      	str	r3, [r7, #8]
  if (HAL_HRTIM_WaveformOutputConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_A, HRTIM_OUTPUT_TA2, &pOutputCfg) != HAL_OK)
 8002bb2:	463b      	mov	r3, r7
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	4810      	ldr	r0, [pc, #64]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002bba:	f002 fe0b 	bl	80057d4 <HAL_HRTIM_WaveformOutputConfig>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d001      	beq.n	8002bc8 <MX_HRTIM1_Init+0x268>
  {
    Error_Handler();
 8002bc4:	f000 faea 	bl	800319c <Error_Handler>
  }
  pTimeBaseCfg.Period = 1216;
 8002bc8:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8002bcc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  pTimeBaseCfg.Mode = HRTIM_MODE_CONTINUOUS;
 8002bd0:	2308      	movs	r3, #8
 8002bd2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_HRTIM_TimeBaseConfig(&hhrtim1, HRTIM_TIMERINDEX_TIMER_B, &pTimeBaseCfg) != HAL_OK)
 8002bd6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8002bda:	461a      	mov	r2, r3
 8002bdc:	2101      	movs	r1, #1
 8002bde:	4807      	ldr	r0, [pc, #28]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002be0:	f002 fb46 	bl	8005270 <HAL_HRTIM_TimeBaseConfig>
 8002be4:	4603      	mov	r3, r0
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d001      	beq.n	8002bee <MX_HRTIM1_Init+0x28e>
  {
    Error_Handler();
 8002bea:	f000 fad7 	bl	800319c <Error_Handler>
  }
  /* USER CODE BEGIN HRTIM1_Init 2 */

  /* USER CODE END HRTIM1_Init 2 */
  HAL_HRTIM_MspPostInit(&hhrtim1);
 8002bee:	4803      	ldr	r0, [pc, #12]	; (8002bfc <MX_HRTIM1_Init+0x29c>)
 8002bf0:	f000 fb8a 	bl	8003308 <HAL_HRTIM_MspPostInit>

}
 8002bf4:	bf00      	nop
 8002bf6:	3798      	adds	r7, #152	; 0x98
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	200002f8 	.word	0x200002f8
 8002c00:	40017400 	.word	0x40017400

08002c04 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c08:	4b1b      	ldr	r3, [pc, #108]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c0a:	4a1c      	ldr	r2, [pc, #112]	; (8002c7c <MX_I2C1_Init+0x78>)
 8002c0c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10707DBC;
 8002c0e:	4b1a      	ldr	r3, [pc, #104]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c10:	4a1b      	ldr	r2, [pc, #108]	; (8002c80 <MX_I2C1_Init+0x7c>)
 8002c12:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c14:	4b18      	ldr	r3, [pc, #96]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c16:	2200      	movs	r2, #0
 8002c18:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c1a:	4b17      	ldr	r3, [pc, #92]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c20:	4b15      	ldr	r3, [pc, #84]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c26:	4b14      	ldr	r3, [pc, #80]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c28:	2200      	movs	r2, #0
 8002c2a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c2c:	4b12      	ldr	r3, [pc, #72]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c32:	4b11      	ldr	r3, [pc, #68]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c38:	4b0f      	ldr	r3, [pc, #60]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c3e:	480e      	ldr	r0, [pc, #56]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c40:	f003 fa02 	bl	8006048 <HAL_I2C_Init>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002c4a:	f000 faa7 	bl	800319c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c4e:	2100      	movs	r1, #0
 8002c50:	4809      	ldr	r0, [pc, #36]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c52:	f004 f86d 	bl	8006d30 <HAL_I2CEx_ConfigAnalogFilter>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002c5c:	f000 fa9e 	bl	800319c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c60:	2100      	movs	r1, #0
 8002c62:	4805      	ldr	r0, [pc, #20]	; (8002c78 <MX_I2C1_Init+0x74>)
 8002c64:	f004 f8af 	bl	8006dc6 <HAL_I2CEx_ConfigDigitalFilter>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d001      	beq.n	8002c72 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002c6e:	f000 fa95 	bl	800319c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c72:	bf00      	nop
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	200003d4 	.word	0x200003d4
 8002c7c:	40005400 	.word	0x40005400
 8002c80:	10707dbc 	.word	0x10707dbc

08002c84 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c8a:	1d3b      	adds	r3, r7, #4
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	605a      	str	r2, [r3, #4]
 8002c92:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002c94:	4b15      	ldr	r3, [pc, #84]	; (8002cec <MX_TIM6_Init+0x68>)
 8002c96:	4a16      	ldr	r2, [pc, #88]	; (8002cf0 <MX_TIM6_Init+0x6c>)
 8002c98:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 1024;
 8002c9a:	4b14      	ldr	r3, [pc, #80]	; (8002cec <MX_TIM6_Init+0x68>)
 8002c9c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002ca0:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ca2:	4b12      	ldr	r3, [pc, #72]	; (8002cec <MX_TIM6_Init+0x68>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 18750;
 8002ca8:	4b10      	ldr	r3, [pc, #64]	; (8002cec <MX_TIM6_Init+0x68>)
 8002caa:	f644 123e 	movw	r2, #18750	; 0x493e
 8002cae:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002cb0:	4b0e      	ldr	r3, [pc, #56]	; (8002cec <MX_TIM6_Init+0x68>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002cb6:	480d      	ldr	r0, [pc, #52]	; (8002cec <MX_TIM6_Init+0x68>)
 8002cb8:	f005 fc9c 	bl	80085f4 <HAL_TIM_Base_Init>
 8002cbc:	4603      	mov	r3, r0
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d001      	beq.n	8002cc6 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002cc2:	f000 fa6b 	bl	800319c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cc6:	2300      	movs	r3, #0
 8002cc8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002cce:	1d3b      	adds	r3, r7, #4
 8002cd0:	4619      	mov	r1, r3
 8002cd2:	4806      	ldr	r0, [pc, #24]	; (8002cec <MX_TIM6_Init+0x68>)
 8002cd4:	f005 ff02 	bl	8008adc <HAL_TIMEx_MasterConfigSynchronization>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d001      	beq.n	8002ce2 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002cde:	f000 fa5d 	bl	800319c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002ce2:	bf00      	nop
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	20000428 	.word	0x20000428
 8002cf0:	40001000 	.word	0x40001000

08002cf4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002cf8:	4b14      	ldr	r3, [pc, #80]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002cfa:	4a15      	ldr	r2, [pc, #84]	; (8002d50 <MX_USART2_UART_Init+0x5c>)
 8002cfc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002cfe:	4b13      	ldr	r3, [pc, #76]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d00:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002d04:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002d06:	4b11      	ldr	r3, [pc, #68]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002d0c:	4b0f      	ldr	r3, [pc, #60]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002d12:	4b0e      	ldr	r3, [pc, #56]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002d18:	4b0c      	ldr	r3, [pc, #48]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d1a:	220c      	movs	r2, #12
 8002d1c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d1e:	4b0b      	ldr	r3, [pc, #44]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d24:	4b09      	ldr	r3, [pc, #36]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d2a:	4b08      	ldr	r3, [pc, #32]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d30:	4b06      	ldr	r3, [pc, #24]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d32:	2200      	movs	r2, #0
 8002d34:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002d36:	4805      	ldr	r0, [pc, #20]	; (8002d4c <MX_USART2_UART_Init+0x58>)
 8002d38:	f005 ff5c 	bl	8008bf4 <HAL_UART_Init>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002d42:	f000 fa2b 	bl	800319c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002d46:	bf00      	nop
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	20000474 	.word	0x20000474
 8002d50:	40004400 	.word	0x40004400

08002d54 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d5a:	4b0c      	ldr	r3, [pc, #48]	; (8002d8c <MX_DMA_Init+0x38>)
 8002d5c:	695b      	ldr	r3, [r3, #20]
 8002d5e:	4a0b      	ldr	r2, [pc, #44]	; (8002d8c <MX_DMA_Init+0x38>)
 8002d60:	f043 0301 	orr.w	r3, r3, #1
 8002d64:	6153      	str	r3, [r2, #20]
 8002d66:	4b09      	ldr	r3, [pc, #36]	; (8002d8c <MX_DMA_Init+0x38>)
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	f003 0301 	and.w	r3, r3, #1
 8002d6e:	607b      	str	r3, [r7, #4]
 8002d70:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002d72:	2200      	movs	r2, #0
 8002d74:	2100      	movs	r1, #0
 8002d76:	200c      	movs	r0, #12
 8002d78:	f001 fd53 	bl	8004822 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002d7c:	200c      	movs	r0, #12
 8002d7e:	f001 fd6c 	bl	800485a <HAL_NVIC_EnableIRQ>

}
 8002d82:	bf00      	nop
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	40021000 	.word	0x40021000

08002d90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b08a      	sub	sp, #40	; 0x28
 8002d94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d96:	f107 0314 	add.w	r3, r7, #20
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	601a      	str	r2, [r3, #0]
 8002d9e:	605a      	str	r2, [r3, #4]
 8002da0:	609a      	str	r2, [r3, #8]
 8002da2:	60da      	str	r2, [r3, #12]
 8002da4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002da6:	4b24      	ldr	r3, [pc, #144]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002da8:	695b      	ldr	r3, [r3, #20]
 8002daa:	4a23      	ldr	r2, [pc, #140]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002dac:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002db0:	6153      	str	r3, [r2, #20]
 8002db2:	4b21      	ldr	r3, [pc, #132]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002db4:	695b      	ldr	r3, [r3, #20]
 8002db6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002dba:	613b      	str	r3, [r7, #16]
 8002dbc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002dbe:	4b1e      	ldr	r3, [pc, #120]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002dc0:	695b      	ldr	r3, [r3, #20]
 8002dc2:	4a1d      	ldr	r2, [pc, #116]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dc8:	6153      	str	r3, [r2, #20]
 8002dca:	4b1b      	ldr	r3, [pc, #108]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002dcc:	695b      	ldr	r3, [r3, #20]
 8002dce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dd2:	60fb      	str	r3, [r7, #12]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dd6:	4b18      	ldr	r3, [pc, #96]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002dd8:	695b      	ldr	r3, [r3, #20]
 8002dda:	4a17      	ldr	r2, [pc, #92]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002ddc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002de0:	6153      	str	r3, [r2, #20]
 8002de2:	4b15      	ldr	r3, [pc, #84]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002de4:	695b      	ldr	r3, [r3, #20]
 8002de6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002dea:	60bb      	str	r3, [r7, #8]
 8002dec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dee:	4b12      	ldr	r3, [pc, #72]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002df0:	695b      	ldr	r3, [r3, #20]
 8002df2:	4a11      	ldr	r2, [pc, #68]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002df4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002df8:	6153      	str	r3, [r2, #20]
 8002dfa:	4b0f      	ldr	r3, [pc, #60]	; (8002e38 <MX_GPIO_Init+0xa8>)
 8002dfc:	695b      	ldr	r3, [r3, #20]
 8002dfe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e02:	607b      	str	r3, [r7, #4]
 8002e04:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_DATA_Pin|EN_FULL_Pin, GPIO_PIN_RESET);
 8002e06:	2200      	movs	r2, #0
 8002e08:	f44f 7108 	mov.w	r1, #544	; 0x220
 8002e0c:	480b      	ldr	r0, [pc, #44]	; (8002e3c <MX_GPIO_Init+0xac>)
 8002e0e:	f002 f8bf 	bl	8004f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_DATA_Pin EN_FULL_Pin */
  GPIO_InitStruct.Pin = LED_DATA_Pin|EN_FULL_Pin;
 8002e12:	f44f 7308 	mov.w	r3, #544	; 0x220
 8002e16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e18:	2301      	movs	r3, #1
 8002e1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e20:	2300      	movs	r3, #0
 8002e22:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e24:	f107 0314 	add.w	r3, r7, #20
 8002e28:	4619      	mov	r1, r3
 8002e2a:	4804      	ldr	r0, [pc, #16]	; (8002e3c <MX_GPIO_Init+0xac>)
 8002e2c:	f001 ff3e 	bl	8004cac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002e30:	bf00      	nop
 8002e32:	3728      	adds	r7, #40	; 0x28
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}
 8002e38:	40021000 	.word	0x40021000
 8002e3c:	48000400 	.word	0x48000400

08002e40 <handleEvent>:

/* USER CODE BEGIN 4 */

void handleEvent(event_t event) {
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b084      	sub	sp, #16
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	71fb      	strb	r3, [r7, #7]
	bool transitionFound = false;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < sizeof(transitionTable) / sizeof(transition_t); i++) {
 8002e4e:	2300      	movs	r3, #0
 8002e50:	60bb      	str	r3, [r7, #8]
 8002e52:	e029      	b.n	8002ea8 <handleEvent+0x68>
		if (transitionTable[i].currentState == currentState
 8002e54:	4a18      	ldr	r2, [pc, #96]	; (8002eb8 <handleEvent+0x78>)
 8002e56:	68bb      	ldr	r3, [r7, #8]
 8002e58:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8002e5c:	4b17      	ldr	r3, [pc, #92]	; (8002ebc <handleEvent+0x7c>)
 8002e5e:	781b      	ldrb	r3, [r3, #0]
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d11e      	bne.n	8002ea2 <handleEvent+0x62>
				&& transitionTable[i].event == event) {
 8002e64:	4a14      	ldr	r2, [pc, #80]	; (8002eb8 <handleEvent+0x78>)
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4413      	add	r3, r2
 8002e6c:	785b      	ldrb	r3, [r3, #1]
 8002e6e:	79fa      	ldrb	r2, [r7, #7]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d116      	bne.n	8002ea2 <handleEvent+0x62>
			currentState = transitionTable[i].nextState;
 8002e74:	4a10      	ldr	r2, [pc, #64]	; (8002eb8 <handleEvent+0x78>)
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	00db      	lsls	r3, r3, #3
 8002e7a:	4413      	add	r3, r2
 8002e7c:	789a      	ldrb	r2, [r3, #2]
 8002e7e:	4b0f      	ldr	r3, [pc, #60]	; (8002ebc <handleEvent+0x7c>)
 8002e80:	701a      	strb	r2, [r3, #0]
			if (transitionTable[i].action != NULL) {
 8002e82:	4a0d      	ldr	r2, [pc, #52]	; (8002eb8 <handleEvent+0x78>)
 8002e84:	68bb      	ldr	r3, [r7, #8]
 8002e86:	00db      	lsls	r3, r3, #3
 8002e88:	4413      	add	r3, r2
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d005      	beq.n	8002e9c <handleEvent+0x5c>
				transitionTable[i].action(); // Call the action function if it is not NULL
 8002e90:	4a09      	ldr	r2, [pc, #36]	; (8002eb8 <handleEvent+0x78>)
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	00db      	lsls	r3, r3, #3
 8002e96:	4413      	add	r3, r2
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4798      	blx	r3
			}

			transitionFound = true;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	73fb      	strb	r3, [r7, #15]
			break;
 8002ea0:	e005      	b.n	8002eae <handleEvent+0x6e>
	for (int i = 0; i < sizeof(transitionTable) / sizeof(transition_t); i++) {
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	60bb      	str	r3, [r7, #8]
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	2b07      	cmp	r3, #7
 8002eac:	d9d2      	bls.n	8002e54 <handleEvent+0x14>
	}

	if (!transitionFound) {
//        printf("Invalid event in the current state\n");
	}
}
 8002eae:	bf00      	nop
 8002eb0:	3710      	adds	r7, #16
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	2000002c 	.word	0x2000002c
 8002ebc:	200004fc 	.word	0x200004fc

08002ec0 <actionTurnOn>:

void actionTurnOn() {
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_FULL_GPIO_Port, EN_FULL_Pin, GPIO_PIN_SET);
 8002ec4:	2201      	movs	r2, #1
 8002ec6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002eca:	4802      	ldr	r0, [pc, #8]	; (8002ed4 <actionTurnOn+0x14>)
 8002ecc:	f002 f860 	bl	8004f90 <HAL_GPIO_WritePin>
}
 8002ed0:	bf00      	nop
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	48000400 	.word	0x48000400

08002ed8 <actionTurnOff>:

void actionTurnOff() {
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(EN_FULL_GPIO_Port, EN_FULL_Pin, GPIO_PIN_RESET);
 8002edc:	2200      	movs	r2, #0
 8002ede:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002ee2:	4806      	ldr	r0, [pc, #24]	; (8002efc <actionTurnOff+0x24>)
 8002ee4:	f002 f854 	bl	8004f90 <HAL_GPIO_WritePin>

	HAL_HRTIM_WaveformOutputStop(&hhrtim1,
 8002ee8:	2103      	movs	r1, #3
 8002eea:	4805      	ldr	r0, [pc, #20]	; (8002f00 <actionTurnOff+0x28>)
 8002eec:	f002 fcd0 	bl	8005890 <HAL_HRTIM_WaveformOutputStop>
	HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2);
	HAL_HRTIM_SoftwareUpdate(&hhrtim1,
 8002ef0:	2102      	movs	r1, #2
 8002ef2:	4803      	ldr	r0, [pc, #12]	; (8002f00 <actionTurnOff+0x28>)
 8002ef4:	f002 fd24 	bl	8005940 <HAL_HRTIM_SoftwareUpdate>
	HRTIM_TIMERUPDATE_A);
}
 8002ef8:	bf00      	nop
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	48000400 	.word	0x48000400
 8002f00:	200002f8 	.word	0x200002f8

08002f04 <actionCalibrate>:

void actionCalibrate() {
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0
	HAL_HRTIM_WaveformOutputStart(&hhrtim1,
 8002f08:	2103      	movs	r1, #3
 8002f0a:	4809      	ldr	r0, [pc, #36]	; (8002f30 <actionCalibrate+0x2c>)
 8002f0c:	f002 fc93 	bl	8005836 <HAL_HRTIM_WaveformOutputStart>
	HRTIM_OUTPUT_TA1 | HRTIM_OUTPUT_TA2);
	HAL_HRTIM_SoftwareUpdate(&hhrtim1,
 8002f10:	2102      	movs	r1, #2
 8002f12:	4807      	ldr	r0, [pc, #28]	; (8002f30 <actionCalibrate+0x2c>)
 8002f14:	f002 fd14 	bl	8005940 <HAL_HRTIM_SoftwareUpdate>
	HRTIM_TIMERUPDATE_A);

	keepCalState = 8;
 8002f18:	4b06      	ldr	r3, [pc, #24]	; (8002f34 <actionCalibrate+0x30>)
 8002f1a:	2208      	movs	r2, #8
 8002f1c:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(EN_FULL_GPIO_Port, EN_FULL_Pin, GPIO_PIN_SET);
 8002f1e:	2201      	movs	r2, #1
 8002f20:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002f24:	4804      	ldr	r0, [pc, #16]	; (8002f38 <actionCalibrate+0x34>)
 8002f26:	f002 f833 	bl	8004f90 <HAL_GPIO_WritePin>
}
 8002f2a:	bf00      	nop
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	200002f8 	.word	0x200002f8
 8002f34:	200004fd 	.word	0x200004fd
 8002f38:	48000400 	.word	0x48000400

08002f3c <parse_json>:

void parse_json(const char *json) {
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b088      	sub	sp, #32
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
	cJSON *root = cJSON_Parse(json);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7fe fbf1 	bl	800172c <cJSON_Parse>
 8002f4a:	61f8      	str	r0, [r7, #28]
	if (root == NULL) {
 8002f4c:	69fb      	ldr	r3, [r7, #28]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	f000 8083 	beq.w	800305a <parse_json+0x11e>
		return;
	}

	cJSON *overtemp = cJSON_GetObjectItemCaseSensitive(root, "overtemperature");
 8002f54:	4943      	ldr	r1, [pc, #268]	; (8003064 <parse_json+0x128>)
 8002f56:	69f8      	ldr	r0, [r7, #28]
 8002f58:	f7fe feed 	bl	8001d36 <cJSON_GetObjectItemCaseSensitive>
 8002f5c:	61b8      	str	r0, [r7, #24]
	if (cJSON_IsNumber(overtemp) && (overtemp->valuedouble != 0))
 8002f5e:	69b8      	ldr	r0, [r7, #24]
 8002f60:	f7fe fef8 	bl	8001d54 <cJSON_IsNumber>
 8002f64:	4603      	mov	r3, r0
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d011      	beq.n	8002f8e <parse_json+0x52>
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002f70:	f04f 0200 	mov.w	r2, #0
 8002f74:	f04f 0300 	mov.w	r3, #0
 8002f78:	f7fd fdb6 	bl	8000ae8 <__aeabi_dcmpeq>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d105      	bne.n	8002f8e <parse_json+0x52>
		TEMP_LIMIT = overtemp->valuedouble;
 8002f82:	69bb      	ldr	r3, [r7, #24]
 8002f84:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002f88:	4937      	ldr	r1, [pc, #220]	; (8003068 <parse_json+0x12c>)
 8002f8a:	e9c1 2300 	strd	r2, r3, [r1]

	cJSON *overcurr = cJSON_GetObjectItemCaseSensitive(root, "overcurrent");
 8002f8e:	4937      	ldr	r1, [pc, #220]	; (800306c <parse_json+0x130>)
 8002f90:	69f8      	ldr	r0, [r7, #28]
 8002f92:	f7fe fed0 	bl	8001d36 <cJSON_GetObjectItemCaseSensitive>
 8002f96:	6178      	str	r0, [r7, #20]
	if (cJSON_IsNumber(overcurr) && (overcurr->valuedouble != 0))
 8002f98:	6978      	ldr	r0, [r7, #20]
 8002f9a:	f7fe fedb 	bl	8001d54 <cJSON_IsNumber>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d011      	beq.n	8002fc8 <parse_json+0x8c>
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002faa:	f04f 0200 	mov.w	r2, #0
 8002fae:	f04f 0300 	mov.w	r3, #0
 8002fb2:	f7fd fd99 	bl	8000ae8 <__aeabi_dcmpeq>
 8002fb6:	4603      	mov	r3, r0
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d105      	bne.n	8002fc8 <parse_json+0x8c>
		CURRENT_LIMIT = overcurr->valuedouble;
 8002fbc:	697b      	ldr	r3, [r7, #20]
 8002fbe:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002fc2:	492b      	ldr	r1, [pc, #172]	; (8003070 <parse_json+0x134>)
 8002fc4:	e9c1 2300 	strd	r2, r3, [r1]

	cJSON *overvolt = cJSON_GetObjectItemCaseSensitive(root, "overvoltage");
 8002fc8:	492a      	ldr	r1, [pc, #168]	; (8003074 <parse_json+0x138>)
 8002fca:	69f8      	ldr	r0, [r7, #28]
 8002fcc:	f7fe feb3 	bl	8001d36 <cJSON_GetObjectItemCaseSensitive>
 8002fd0:	6138      	str	r0, [r7, #16]
	if (cJSON_IsNumber(overvolt) && (overvolt->valuedouble != 0))
 8002fd2:	6938      	ldr	r0, [r7, #16]
 8002fd4:	f7fe febe 	bl	8001d54 <cJSON_IsNumber>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d011      	beq.n	8003002 <parse_json+0xc6>
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8002fe4:	f04f 0200 	mov.w	r2, #0
 8002fe8:	f04f 0300 	mov.w	r3, #0
 8002fec:	f7fd fd7c 	bl	8000ae8 <__aeabi_dcmpeq>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d105      	bne.n	8003002 <parse_json+0xc6>
		VOLT_LIMIT = overvolt->valuedouble;
 8002ff6:	693b      	ldr	r3, [r7, #16]
 8002ff8:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002ffc:	491e      	ldr	r1, [pc, #120]	; (8003078 <parse_json+0x13c>)
 8002ffe:	e9c1 2300 	strd	r2, r3, [r1]

	cJSON *mode = cJSON_GetObjectItemCaseSensitive(root, "mode");
 8003002:	491e      	ldr	r1, [pc, #120]	; (800307c <parse_json+0x140>)
 8003004:	69f8      	ldr	r0, [r7, #28]
 8003006:	f7fe fe96 	bl	8001d36 <cJSON_GetObjectItemCaseSensitive>
 800300a:	60f8      	str	r0, [r7, #12]
	if (cJSON_IsString(mode) && (mode->valuestring != NULL)) {
 800300c:	68f8      	ldr	r0, [r7, #12]
 800300e:	f7fe feb8 	bl	8001d82 <cJSON_IsString>
 8003012:	4603      	mov	r3, r0
 8003014:	2b00      	cmp	r3, #0
 8003016:	d021      	beq.n	800305c <parse_json+0x120>
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	691b      	ldr	r3, [r3, #16]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d01d      	beq.n	800305c <parse_json+0x120>
		if (strcmp(mode->valuestring, "off") == 0) {
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	4916      	ldr	r1, [pc, #88]	; (8003080 <parse_json+0x144>)
 8003026:	4618      	mov	r0, r3
 8003028:	f7fd f8d2 	bl	80001d0 <strcmp>
 800302c:	4603      	mov	r3, r0
 800302e:	2b00      	cmp	r3, #0
 8003030:	d103      	bne.n	800303a <parse_json+0xfe>
			handleEvent(EVENT_OFF_BUTTON);
 8003032:	2000      	movs	r0, #0
 8003034:	f7ff ff04 	bl	8002e40 <handleEvent>
 8003038:	e00b      	b.n	8003052 <parse_json+0x116>
		}else if (strcmp(mode->valuestring, "deploy") == 0) {
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	4911      	ldr	r1, [pc, #68]	; (8003084 <parse_json+0x148>)
 8003040:	4618      	mov	r0, r3
 8003042:	f7fd f8c5 	bl	80001d0 <strcmp>
 8003046:	4603      	mov	r3, r0
 8003048:	2b00      	cmp	r3, #0
 800304a:	d102      	bne.n	8003052 <parse_json+0x116>
			handleEvent(EVENT_DEPLOY_BUTTON);
 800304c:	2002      	movs	r0, #2
 800304e:	f7ff fef7 	bl	8002e40 <handleEvent>
		}

	cJSON_Delete(root);
 8003052:	69f8      	ldr	r0, [r7, #28]
 8003054:	f7fd fe90 	bl	8000d78 <cJSON_Delete>
 8003058:	e000      	b.n	800305c <parse_json+0x120>
		return;
 800305a:	bf00      	nop
	}
}
 800305c:	3720      	adds	r7, #32
 800305e:	46bd      	mov	sp, r7
 8003060:	bd80      	pop	{r7, pc}
 8003062:	bf00      	nop
 8003064:	0800e4c0 	.word	0x0800e4c0
 8003068:	20000010 	.word	0x20000010
 800306c:	0800e4d0 	.word	0x0800e4d0
 8003070:	20000018 	.word	0x20000018
 8003074:	0800e4dc 	.word	0x0800e4dc
 8003078:	20000020 	.word	0x20000020
 800307c:	0800e4e8 	.word	0x0800e4e8
 8003080:	0800e4f0 	.word	0x0800e4f0
 8003084:	0800e4f4 	.word	0x0800e4f4

08003088 <HAL_UART_TxCpltCallback>:


void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
	UART_READY = true;
 8003090:	4b04      	ldr	r3, [pc, #16]	; (80030a4 <HAL_UART_TxCpltCallback+0x1c>)
 8003092:	2201      	movs	r2, #1
 8003094:	701a      	strb	r2, [r3, #0]
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a0:	4770      	bx	lr
 80030a2:	bf00      	nop
 80030a4:	20000028 	.word	0x20000028

080030a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b083      	sub	sp, #12
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
	SEND_TIMER_FLAG = true;
 80030b0:	4b04      	ldr	r3, [pc, #16]	; (80030c4 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80030b2:	2201      	movs	r2, #1
 80030b4:	701a      	strb	r2, [r3, #0]
}
 80030b6:	bf00      	nop
 80030b8:	370c      	adds	r7, #12
 80030ba:	46bd      	mov	sp, r7
 80030bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c0:	4770      	bx	lr
 80030c2:	bf00      	nop
 80030c4:	20000a33 	.word	0x20000a33

080030c8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b082      	sub	sp, #8
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
	if (huart == &huart2) {
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a2e      	ldr	r2, [pc, #184]	; (800318c <HAL_UART_RxCpltCallback+0xc4>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d155      	bne.n	8003184 <HAL_UART_RxCpltCallback+0xbc>
		if (rxIndex < BUFFER_SIZE) {
 80030d8:	4b2d      	ldr	r3, [pc, #180]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 80030da:	881b      	ldrh	r3, [r3, #0]
 80030dc:	b29b      	uxth	r3, r3
 80030de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80030e2:	d244      	bcs.n	800316e <HAL_UART_RxCpltCallback+0xa6>
			if (rxBuffer[rxIndex] == '{') {
 80030e4:	4b2a      	ldr	r3, [pc, #168]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 80030e6:	881b      	ldrh	r3, [r3, #0]
 80030e8:	b29b      	uxth	r3, r3
 80030ea:	461a      	mov	r2, r3
 80030ec:	4b29      	ldr	r3, [pc, #164]	; (8003194 <HAL_UART_RxCpltCallback+0xcc>)
 80030ee:	5c9b      	ldrb	r3, [r3, r2]
 80030f0:	2b7b      	cmp	r3, #123	; 0x7b
 80030f2:	d105      	bne.n	8003100 <HAL_UART_RxCpltCallback+0x38>
				// Start of JSON data
				rxIndex = 0;
 80030f4:	4b26      	ldr	r3, [pc, #152]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	801a      	strh	r2, [r3, #0]
				jsonFlag = 1;
 80030fa:	4b27      	ldr	r3, [pc, #156]	; (8003198 <HAL_UART_RxCpltCallback+0xd0>)
 80030fc:	2201      	movs	r2, #1
 80030fe:	701a      	strb	r2, [r3, #0]
			}

			if (jsonFlag) {
 8003100:	4b25      	ldr	r3, [pc, #148]	; (8003198 <HAL_UART_RxCpltCallback+0xd0>)
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	b2db      	uxtb	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d031      	beq.n	800316e <HAL_UART_RxCpltCallback+0xa6>
				// Store received data in the buffer
				rxBuffer[rxIndex] =
						rxBuffer[rxIndex] == '\r' ? '\n' : rxBuffer[rxIndex]; // Replace '\r' with '\n'
 800310a:	4b21      	ldr	r3, [pc, #132]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 800310c:	881b      	ldrh	r3, [r3, #0]
 800310e:	b29b      	uxth	r3, r3
 8003110:	461a      	mov	r2, r3
 8003112:	4b20      	ldr	r3, [pc, #128]	; (8003194 <HAL_UART_RxCpltCallback+0xcc>)
 8003114:	5c9b      	ldrb	r3, [r3, r2]
				rxBuffer[rxIndex] =
 8003116:	2b0d      	cmp	r3, #13
 8003118:	d006      	beq.n	8003128 <HAL_UART_RxCpltCallback+0x60>
						rxBuffer[rxIndex] == '\r' ? '\n' : rxBuffer[rxIndex]; // Replace '\r' with '\n'
 800311a:	4b1d      	ldr	r3, [pc, #116]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 800311c:	881b      	ldrh	r3, [r3, #0]
 800311e:	b29b      	uxth	r3, r3
 8003120:	461a      	mov	r2, r3
				rxBuffer[rxIndex] =
 8003122:	4b1c      	ldr	r3, [pc, #112]	; (8003194 <HAL_UART_RxCpltCallback+0xcc>)
 8003124:	5c9b      	ldrb	r3, [r3, r2]
 8003126:	e000      	b.n	800312a <HAL_UART_RxCpltCallback+0x62>
 8003128:	230a      	movs	r3, #10
 800312a:	4a19      	ldr	r2, [pc, #100]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 800312c:	8812      	ldrh	r2, [r2, #0]
 800312e:	b292      	uxth	r2, r2
 8003130:	4611      	mov	r1, r2
 8003132:	4a18      	ldr	r2, [pc, #96]	; (8003194 <HAL_UART_RxCpltCallback+0xcc>)
 8003134:	5453      	strb	r3, [r2, r1]
				rxIndex++;
 8003136:	4b16      	ldr	r3, [pc, #88]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 8003138:	881b      	ldrh	r3, [r3, #0]
 800313a:	b29b      	uxth	r3, r3
 800313c:	3301      	adds	r3, #1
 800313e:	b29a      	uxth	r2, r3
 8003140:	4b13      	ldr	r3, [pc, #76]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 8003142:	801a      	strh	r2, [r3, #0]

				if (rxBuffer[rxIndex - 1] == '}') {
 8003144:	4b12      	ldr	r3, [pc, #72]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 8003146:	881b      	ldrh	r3, [r3, #0]
 8003148:	b29b      	uxth	r3, r3
 800314a:	3b01      	subs	r3, #1
 800314c:	4a11      	ldr	r2, [pc, #68]	; (8003194 <HAL_UART_RxCpltCallback+0xcc>)
 800314e:	5cd3      	ldrb	r3, [r2, r3]
 8003150:	2b7d      	cmp	r3, #125	; 0x7d
 8003152:	d10c      	bne.n	800316e <HAL_UART_RxCpltCallback+0xa6>
					// End of JSON data
					rxBuffer[rxIndex] = '\0'; // Null-terminate the JSON string
 8003154:	4b0e      	ldr	r3, [pc, #56]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	b29b      	uxth	r3, r3
 800315a:	461a      	mov	r2, r3
 800315c:	4b0d      	ldr	r3, [pc, #52]	; (8003194 <HAL_UART_RxCpltCallback+0xcc>)
 800315e:	2100      	movs	r1, #0
 8003160:	5499      	strb	r1, [r3, r2]
					jsonFlag = 0;
 8003162:	4b0d      	ldr	r3, [pc, #52]	; (8003198 <HAL_UART_RxCpltCallback+0xd0>)
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]
					parse_json((const char*) rxBuffer);
 8003168:	480a      	ldr	r0, [pc, #40]	; (8003194 <HAL_UART_RxCpltCallback+0xcc>)
 800316a:	f7ff fee7 	bl	8002f3c <parse_json>
				}
			}
		}

		HAL_UART_Receive_IT(&huart2, &rxBuffer[rxIndex], 1); // Enable UART receive interrupt again
 800316e:	4b08      	ldr	r3, [pc, #32]	; (8003190 <HAL_UART_RxCpltCallback+0xc8>)
 8003170:	881b      	ldrh	r3, [r3, #0]
 8003172:	b29b      	uxth	r3, r3
 8003174:	461a      	mov	r2, r3
 8003176:	4b07      	ldr	r3, [pc, #28]	; (8003194 <HAL_UART_RxCpltCallback+0xcc>)
 8003178:	4413      	add	r3, r2
 800317a:	2201      	movs	r2, #1
 800317c:	4619      	mov	r1, r3
 800317e:	4803      	ldr	r0, [pc, #12]	; (800318c <HAL_UART_RxCpltCallback+0xc4>)
 8003180:	f005 fde4 	bl	8008d4c <HAL_UART_Receive_IT>
	}
}
 8003184:	bf00      	nop
 8003186:	3708      	adds	r7, #8
 8003188:	46bd      	mov	sp, r7
 800318a:	bd80      	pop	{r7, pc}
 800318c:	20000474 	.word	0x20000474
 8003190:	20000a30 	.word	0x20000a30
 8003194:	20000630 	.word	0x20000630
 8003198:	20000a32 	.word	0x20000a32

0800319c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80031a0:	b672      	cpsid	i
}
 80031a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80031a4:	e7fe      	b.n	80031a4 <Error_Handler+0x8>
	...

080031a8 <HAL_MspInit>:
void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef *hhrtim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031ae:	4b0f      	ldr	r3, [pc, #60]	; (80031ec <HAL_MspInit+0x44>)
 80031b0:	699b      	ldr	r3, [r3, #24]
 80031b2:	4a0e      	ldr	r2, [pc, #56]	; (80031ec <HAL_MspInit+0x44>)
 80031b4:	f043 0301 	orr.w	r3, r3, #1
 80031b8:	6193      	str	r3, [r2, #24]
 80031ba:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <HAL_MspInit+0x44>)
 80031bc:	699b      	ldr	r3, [r3, #24]
 80031be:	f003 0301 	and.w	r3, r3, #1
 80031c2:	607b      	str	r3, [r7, #4]
 80031c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031c6:	4b09      	ldr	r3, [pc, #36]	; (80031ec <HAL_MspInit+0x44>)
 80031c8:	69db      	ldr	r3, [r3, #28]
 80031ca:	4a08      	ldr	r2, [pc, #32]	; (80031ec <HAL_MspInit+0x44>)
 80031cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031d0:	61d3      	str	r3, [r2, #28]
 80031d2:	4b06      	ldr	r3, [pc, #24]	; (80031ec <HAL_MspInit+0x44>)
 80031d4:	69db      	ldr	r3, [r3, #28]
 80031d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031da:	603b      	str	r3, [r7, #0]
 80031dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031de:	bf00      	nop
 80031e0:	370c      	adds	r7, #12
 80031e2:	46bd      	mov	sp, r7
 80031e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	40021000 	.word	0x40021000

080031f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08a      	sub	sp, #40	; 0x28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f8:	f107 0314 	add.w	r3, r7, #20
 80031fc:	2200      	movs	r2, #0
 80031fe:	601a      	str	r2, [r3, #0]
 8003200:	605a      	str	r2, [r3, #4]
 8003202:	609a      	str	r2, [r3, #8]
 8003204:	60da      	str	r2, [r3, #12]
 8003206:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC2)
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	4a29      	ldr	r2, [pc, #164]	; (80032b4 <HAL_ADC_MspInit+0xc4>)
 800320e:	4293      	cmp	r3, r2
 8003210:	d14b      	bne.n	80032aa <HAL_ADC_MspInit+0xba>
  {
  /* USER CODE BEGIN ADC2_MspInit 0 */

  /* USER CODE END ADC2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003212:	4b29      	ldr	r3, [pc, #164]	; (80032b8 <HAL_ADC_MspInit+0xc8>)
 8003214:	695b      	ldr	r3, [r3, #20]
 8003216:	4a28      	ldr	r2, [pc, #160]	; (80032b8 <HAL_ADC_MspInit+0xc8>)
 8003218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800321c:	6153      	str	r3, [r2, #20]
 800321e:	4b26      	ldr	r3, [pc, #152]	; (80032b8 <HAL_ADC_MspInit+0xc8>)
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003226:	613b      	str	r3, [r7, #16]
 8003228:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800322a:	4b23      	ldr	r3, [pc, #140]	; (80032b8 <HAL_ADC_MspInit+0xc8>)
 800322c:	695b      	ldr	r3, [r3, #20]
 800322e:	4a22      	ldr	r2, [pc, #136]	; (80032b8 <HAL_ADC_MspInit+0xc8>)
 8003230:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003234:	6153      	str	r3, [r2, #20]
 8003236:	4b20      	ldr	r3, [pc, #128]	; (80032b8 <HAL_ADC_MspInit+0xc8>)
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800323e:	60fb      	str	r3, [r7, #12]
 8003240:	68fb      	ldr	r3, [r7, #12]
    /**ADC2 GPIO Configuration
    PC4     ------> ADC2_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003242:	2310      	movs	r3, #16
 8003244:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003246:	2303      	movs	r3, #3
 8003248:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800324a:	2300      	movs	r3, #0
 800324c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800324e:	f107 0314 	add.w	r3, r7, #20
 8003252:	4619      	mov	r1, r3
 8003254:	4819      	ldr	r0, [pc, #100]	; (80032bc <HAL_ADC_MspInit+0xcc>)
 8003256:	f001 fd29 	bl	8004cac <HAL_GPIO_Init>

    /* ADC2 DMA Init */
    /* ADC2 Init */
    hdma_adc2.Instance = DMA1_Channel2;
 800325a:	4b19      	ldr	r3, [pc, #100]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 800325c:	4a19      	ldr	r2, [pc, #100]	; (80032c4 <HAL_ADC_MspInit+0xd4>)
 800325e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003260:	4b17      	ldr	r3, [pc, #92]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 8003262:	2200      	movs	r2, #0
 8003264:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003266:	4b16      	ldr	r3, [pc, #88]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 8003268:	2200      	movs	r2, #0
 800326a:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800326c:	4b14      	ldr	r3, [pc, #80]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 800326e:	2280      	movs	r2, #128	; 0x80
 8003270:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003272:	4b13      	ldr	r3, [pc, #76]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 8003274:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003278:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800327a:	4b11      	ldr	r3, [pc, #68]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 800327c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003280:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8003282:	4b0f      	ldr	r3, [pc, #60]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 8003284:	2220      	movs	r2, #32
 8003286:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8003288:	4b0d      	ldr	r3, [pc, #52]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 800328a:	2200      	movs	r2, #0
 800328c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800328e:	480c      	ldr	r0, [pc, #48]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 8003290:	f001 fafd 	bl	800488e <HAL_DMA_Init>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <HAL_ADC_MspInit+0xae>
    {
      Error_Handler();
 800329a:	f7ff ff7f 	bl	800319c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a07      	ldr	r2, [pc, #28]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 80032a2:	639a      	str	r2, [r3, #56]	; 0x38
 80032a4:	4a06      	ldr	r2, [pc, #24]	; (80032c0 <HAL_ADC_MspInit+0xd0>)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 80032aa:	bf00      	nop
 80032ac:	3728      	adds	r7, #40	; 0x28
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}
 80032b2:	bf00      	nop
 80032b4:	50000100 	.word	0x50000100
 80032b8:	40021000 	.word	0x40021000
 80032bc:	48000800 	.word	0x48000800
 80032c0:	200002b4 	.word	0x200002b4
 80032c4:	4002001c 	.word	0x4002001c

080032c8 <HAL_HRTIM_MspInit>:
* This function configures the hardware resources used in this example
* @param hhrtim: HRTIM handle pointer
* @retval None
*/
void HAL_HRTIM_MspInit(HRTIM_HandleTypeDef* hhrtim)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  if(hhrtim->Instance==HRTIM1)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4a0a      	ldr	r2, [pc, #40]	; (8003300 <HAL_HRTIM_MspInit+0x38>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d10b      	bne.n	80032f2 <HAL_HRTIM_MspInit+0x2a>
  {
  /* USER CODE BEGIN HRTIM1_MspInit 0 */

  /* USER CODE END HRTIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_HRTIM1_CLK_ENABLE();
 80032da:	4b0a      	ldr	r3, [pc, #40]	; (8003304 <HAL_HRTIM_MspInit+0x3c>)
 80032dc:	699b      	ldr	r3, [r3, #24]
 80032de:	4a09      	ldr	r2, [pc, #36]	; (8003304 <HAL_HRTIM_MspInit+0x3c>)
 80032e0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80032e4:	6193      	str	r3, [r2, #24]
 80032e6:	4b07      	ldr	r3, [pc, #28]	; (8003304 <HAL_HRTIM_MspInit+0x3c>)
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80032ee:	60fb      	str	r3, [r7, #12]
 80032f0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN HRTIM1_MspInit 1 */

  /* USER CODE END HRTIM1_MspInit 1 */
  }

}
 80032f2:	bf00      	nop
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	40017400 	.word	0x40017400
 8003304:	40021000 	.word	0x40021000

08003308 <HAL_HRTIM_MspPostInit>:

void HAL_HRTIM_MspPostInit(HRTIM_HandleTypeDef* hhrtim)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b088      	sub	sp, #32
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003310:	f107 030c 	add.w	r3, r7, #12
 8003314:	2200      	movs	r2, #0
 8003316:	601a      	str	r2, [r3, #0]
 8003318:	605a      	str	r2, [r3, #4]
 800331a:	609a      	str	r2, [r3, #8]
 800331c:	60da      	str	r2, [r3, #12]
 800331e:	611a      	str	r2, [r3, #16]
  if(hhrtim->Instance==HRTIM1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a12      	ldr	r2, [pc, #72]	; (8003370 <HAL_HRTIM_MspPostInit+0x68>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d11d      	bne.n	8003366 <HAL_HRTIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN HRTIM1_MspPostInit 0 */

  /* USER CODE END HRTIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800332a:	4b12      	ldr	r3, [pc, #72]	; (8003374 <HAL_HRTIM_MspPostInit+0x6c>)
 800332c:	695b      	ldr	r3, [r3, #20]
 800332e:	4a11      	ldr	r2, [pc, #68]	; (8003374 <HAL_HRTIM_MspPostInit+0x6c>)
 8003330:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003334:	6153      	str	r3, [r2, #20]
 8003336:	4b0f      	ldr	r3, [pc, #60]	; (8003374 <HAL_HRTIM_MspPostInit+0x6c>)
 8003338:	695b      	ldr	r3, [r3, #20]
 800333a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800333e:	60bb      	str	r3, [r7, #8]
 8003340:	68bb      	ldr	r3, [r7, #8]
    /**HRTIM1 GPIO Configuration
    PA8     ------> HRTIM1_CHA1
    PA9     ------> HRTIM1_CHA2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8003342:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003346:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003348:	2302      	movs	r3, #2
 800334a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800334c:	2300      	movs	r3, #0
 800334e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003350:	2303      	movs	r3, #3
 8003352:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF13_HRTIM1;
 8003354:	230d      	movs	r3, #13
 8003356:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003358:	f107 030c 	add.w	r3, r7, #12
 800335c:	4619      	mov	r1, r3
 800335e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003362:	f001 fca3 	bl	8004cac <HAL_GPIO_Init>
  /* USER CODE BEGIN HRTIM1_MspPostInit 1 */

  /* USER CODE END HRTIM1_MspPostInit 1 */
  }

}
 8003366:	bf00      	nop
 8003368:	3720      	adds	r7, #32
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	40017400 	.word	0x40017400
 8003374:	40021000 	.word	0x40021000

08003378 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b08a      	sub	sp, #40	; 0x28
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003380:	f107 0314 	add.w	r3, r7, #20
 8003384:	2200      	movs	r2, #0
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	605a      	str	r2, [r3, #4]
 800338a:	609a      	str	r2, [r3, #8]
 800338c:	60da      	str	r2, [r3, #12]
 800338e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a1b      	ldr	r2, [pc, #108]	; (8003404 <HAL_I2C_MspInit+0x8c>)
 8003396:	4293      	cmp	r3, r2
 8003398:	d12f      	bne.n	80033fa <HAL_I2C_MspInit+0x82>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800339a:	4b1b      	ldr	r3, [pc, #108]	; (8003408 <HAL_I2C_MspInit+0x90>)
 800339c:	695b      	ldr	r3, [r3, #20]
 800339e:	4a1a      	ldr	r2, [pc, #104]	; (8003408 <HAL_I2C_MspInit+0x90>)
 80033a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033a4:	6153      	str	r3, [r2, #20]
 80033a6:	4b18      	ldr	r3, [pc, #96]	; (8003408 <HAL_I2C_MspInit+0x90>)
 80033a8:	695b      	ldr	r3, [r3, #20]
 80033aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033ae:	613b      	str	r3, [r7, #16]
 80033b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80033b2:	23c0      	movs	r3, #192	; 0xc0
 80033b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033b6:	2312      	movs	r3, #18
 80033b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033ba:	2300      	movs	r3, #0
 80033bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033be:	2303      	movs	r3, #3
 80033c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80033c2:	2304      	movs	r3, #4
 80033c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033c6:	f107 0314 	add.w	r3, r7, #20
 80033ca:	4619      	mov	r1, r3
 80033cc:	480f      	ldr	r0, [pc, #60]	; (800340c <HAL_I2C_MspInit+0x94>)
 80033ce:	f001 fc6d 	bl	8004cac <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB6_FMP);
 80033d2:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 80033d6:	f003 fd43 	bl	8006e60 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(SYSCFG_CFGR1_I2C_PB7_FMP);
 80033da:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80033de:	f003 fd3f 	bl	8006e60 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033e2:	4b09      	ldr	r3, [pc, #36]	; (8003408 <HAL_I2C_MspInit+0x90>)
 80033e4:	69db      	ldr	r3, [r3, #28]
 80033e6:	4a08      	ldr	r2, [pc, #32]	; (8003408 <HAL_I2C_MspInit+0x90>)
 80033e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80033ec:	61d3      	str	r3, [r2, #28]
 80033ee:	4b06      	ldr	r3, [pc, #24]	; (8003408 <HAL_I2C_MspInit+0x90>)
 80033f0:	69db      	ldr	r3, [r3, #28]
 80033f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80033f6:	60fb      	str	r3, [r7, #12]
 80033f8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80033fa:	bf00      	nop
 80033fc:	3728      	adds	r7, #40	; 0x28
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
 8003402:	bf00      	nop
 8003404:	40005400 	.word	0x40005400
 8003408:	40021000 	.word	0x40021000
 800340c:	48000400 	.word	0x48000400

08003410 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	4a0d      	ldr	r2, [pc, #52]	; (8003454 <HAL_TIM_Base_MspInit+0x44>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d113      	bne.n	800344a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8003422:	4b0d      	ldr	r3, [pc, #52]	; (8003458 <HAL_TIM_Base_MspInit+0x48>)
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	4a0c      	ldr	r2, [pc, #48]	; (8003458 <HAL_TIM_Base_MspInit+0x48>)
 8003428:	f043 0310 	orr.w	r3, r3, #16
 800342c:	61d3      	str	r3, [r2, #28]
 800342e:	4b0a      	ldr	r3, [pc, #40]	; (8003458 <HAL_TIM_Base_MspInit+0x48>)
 8003430:	69db      	ldr	r3, [r3, #28]
 8003432:	f003 0310 	and.w	r3, r3, #16
 8003436:	60fb      	str	r3, [r7, #12]
 8003438:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC1_IRQn, 0, 0);
 800343a:	2200      	movs	r2, #0
 800343c:	2100      	movs	r1, #0
 800343e:	2036      	movs	r0, #54	; 0x36
 8003440:	f001 f9ef 	bl	8004822 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC1_IRQn);
 8003444:	2036      	movs	r0, #54	; 0x36
 8003446:	f001 fa08 	bl	800485a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 800344a:	bf00      	nop
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40001000 	.word	0x40001000
 8003458:	40021000 	.word	0x40021000

0800345c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b08a      	sub	sp, #40	; 0x28
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003464:	f107 0314 	add.w	r3, r7, #20
 8003468:	2200      	movs	r2, #0
 800346a:	601a      	str	r2, [r3, #0]
 800346c:	605a      	str	r2, [r3, #4]
 800346e:	609a      	str	r2, [r3, #8]
 8003470:	60da      	str	r2, [r3, #12]
 8003472:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a1b      	ldr	r2, [pc, #108]	; (80034e8 <HAL_UART_MspInit+0x8c>)
 800347a:	4293      	cmp	r3, r2
 800347c:	d130      	bne.n	80034e0 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800347e:	4b1b      	ldr	r3, [pc, #108]	; (80034ec <HAL_UART_MspInit+0x90>)
 8003480:	69db      	ldr	r3, [r3, #28]
 8003482:	4a1a      	ldr	r2, [pc, #104]	; (80034ec <HAL_UART_MspInit+0x90>)
 8003484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003488:	61d3      	str	r3, [r2, #28]
 800348a:	4b18      	ldr	r3, [pc, #96]	; (80034ec <HAL_UART_MspInit+0x90>)
 800348c:	69db      	ldr	r3, [r3, #28]
 800348e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003492:	613b      	str	r3, [r7, #16]
 8003494:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003496:	4b15      	ldr	r3, [pc, #84]	; (80034ec <HAL_UART_MspInit+0x90>)
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	4a14      	ldr	r2, [pc, #80]	; (80034ec <HAL_UART_MspInit+0x90>)
 800349c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80034a0:	6153      	str	r3, [r2, #20]
 80034a2:	4b12      	ldr	r3, [pc, #72]	; (80034ec <HAL_UART_MspInit+0x90>)
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034aa:	60fb      	str	r3, [r7, #12]
 80034ac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80034ae:	230c      	movs	r3, #12
 80034b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034b2:	2302      	movs	r3, #2
 80034b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b6:	2300      	movs	r3, #0
 80034b8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034ba:	2303      	movs	r3, #3
 80034bc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80034be:	2307      	movs	r3, #7
 80034c0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c2:	f107 0314 	add.w	r3, r7, #20
 80034c6:	4619      	mov	r1, r3
 80034c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80034cc:	f001 fbee 	bl	8004cac <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80034d0:	2200      	movs	r2, #0
 80034d2:	2100      	movs	r1, #0
 80034d4:	2026      	movs	r0, #38	; 0x26
 80034d6:	f001 f9a4 	bl	8004822 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80034da:	2026      	movs	r0, #38	; 0x26
 80034dc:	f001 f9bd 	bl	800485a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80034e0:	bf00      	nop
 80034e2:	3728      	adds	r7, #40	; 0x28
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bd80      	pop	{r7, pc}
 80034e8:	40004400 	.word	0x40004400
 80034ec:	40021000 	.word	0x40021000

080034f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034f4:	e7fe      	b.n	80034f4 <NMI_Handler+0x4>

080034f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034f6:	b480      	push	{r7}
 80034f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034fa:	e7fe      	b.n	80034fa <HardFault_Handler+0x4>

080034fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034fc:	b480      	push	{r7}
 80034fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003500:	e7fe      	b.n	8003500 <MemManage_Handler+0x4>

08003502 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003502:	b480      	push	{r7}
 8003504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003506:	e7fe      	b.n	8003506 <BusFault_Handler+0x4>

08003508 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800350c:	e7fe      	b.n	800350c <UsageFault_Handler+0x4>

0800350e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800350e:	b480      	push	{r7}
 8003510:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003512:	bf00      	nop
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr

0800351c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800351c:	b480      	push	{r7}
 800351e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003520:	bf00      	nop
 8003522:	46bd      	mov	sp, r7
 8003524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003528:	4770      	bx	lr

0800352a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800352a:	b480      	push	{r7}
 800352c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800352e:	bf00      	nop
 8003530:	46bd      	mov	sp, r7
 8003532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003536:	4770      	bx	lr

08003538 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800353c:	f000 f968 	bl	8003810 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003540:	bf00      	nop
 8003542:	bd80      	pop	{r7, pc}

08003544 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003544:	b580      	push	{r7, lr}
 8003546:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8003548:	4802      	ldr	r0, [pc, #8]	; (8003554 <DMA1_Channel2_IRQHandler+0x10>)
 800354a:	f001 fabd 	bl	8004ac8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800354e:	bf00      	nop
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	200002b4 	.word	0x200002b4

08003558 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800355c:	4802      	ldr	r0, [pc, #8]	; (8003568 <USART2_IRQHandler+0x10>)
 800355e:	f005 fc39 	bl	8008dd4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	20000474 	.word	0x20000474

0800356c <TIM6_DAC1_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC1 underrun error interrupts.
  */
void TIM6_DAC1_IRQHandler(void)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC1_IRQn 0 */

  /* USER CODE END TIM6_DAC1_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003570:	4802      	ldr	r0, [pc, #8]	; (800357c <TIM6_DAC1_IRQHandler+0x10>)
 8003572:	f005 f8f3 	bl	800875c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC1_IRQn 1 */

  /* USER CODE END TIM6_DAC1_IRQn 1 */
}
 8003576:	bf00      	nop
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	20000428 	.word	0x20000428

08003580 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
  return 1;
 8003584:	2301      	movs	r3, #1
}
 8003586:	4618      	mov	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358e:	4770      	bx	lr

08003590 <_kill>:

int _kill(int pid, int sig)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b082      	sub	sp, #8
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
 8003598:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800359a:	f008 fad3 	bl	800bb44 <__errno>
 800359e:	4603      	mov	r3, r0
 80035a0:	2216      	movs	r2, #22
 80035a2:	601a      	str	r2, [r3, #0]
  return -1;
 80035a4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035a8:	4618      	mov	r0, r3
 80035aa:	3708      	adds	r7, #8
 80035ac:	46bd      	mov	sp, r7
 80035ae:	bd80      	pop	{r7, pc}

080035b0 <_exit>:

void _exit (int status)
{
 80035b0:	b580      	push	{r7, lr}
 80035b2:	b082      	sub	sp, #8
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035b8:	f04f 31ff 	mov.w	r1, #4294967295
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	f7ff ffe7 	bl	8003590 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035c2:	e7fe      	b.n	80035c2 <_exit+0x12>

080035c4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035c4:	b580      	push	{r7, lr}
 80035c6:	b086      	sub	sp, #24
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035d0:	2300      	movs	r3, #0
 80035d2:	617b      	str	r3, [r7, #20]
 80035d4:	e00a      	b.n	80035ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035d6:	f3af 8000 	nop.w
 80035da:	4601      	mov	r1, r0
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	1c5a      	adds	r2, r3, #1
 80035e0:	60ba      	str	r2, [r7, #8]
 80035e2:	b2ca      	uxtb	r2, r1
 80035e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	3301      	adds	r3, #1
 80035ea:	617b      	str	r3, [r7, #20]
 80035ec:	697a      	ldr	r2, [r7, #20]
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	429a      	cmp	r2, r3
 80035f2:	dbf0      	blt.n	80035d6 <_read+0x12>
  }

  return len;
 80035f4:	687b      	ldr	r3, [r7, #4]
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b086      	sub	sp, #24
 8003602:	af00      	add	r7, sp, #0
 8003604:	60f8      	str	r0, [r7, #12]
 8003606:	60b9      	str	r1, [r7, #8]
 8003608:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
 800360e:	e009      	b.n	8003624 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	1c5a      	adds	r2, r3, #1
 8003614:	60ba      	str	r2, [r7, #8]
 8003616:	781b      	ldrb	r3, [r3, #0]
 8003618:	4618      	mov	r0, r3
 800361a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	3301      	adds	r3, #1
 8003622:	617b      	str	r3, [r7, #20]
 8003624:	697a      	ldr	r2, [r7, #20]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	429a      	cmp	r2, r3
 800362a:	dbf1      	blt.n	8003610 <_write+0x12>
  }
  return len;
 800362c:	687b      	ldr	r3, [r7, #4]
}
 800362e:	4618      	mov	r0, r3
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <_close>:

int _close(int file)
{
 8003636:	b480      	push	{r7}
 8003638:	b083      	sub	sp, #12
 800363a:	af00      	add	r7, sp, #0
 800363c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800363e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003642:	4618      	mov	r0, r3
 8003644:	370c      	adds	r7, #12
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr

0800364e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800364e:	b480      	push	{r7}
 8003650:	b083      	sub	sp, #12
 8003652:	af00      	add	r7, sp, #0
 8003654:	6078      	str	r0, [r7, #4]
 8003656:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800365e:	605a      	str	r2, [r3, #4]
  return 0;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr

0800366e <_isatty>:

int _isatty(int file)
{
 800366e:	b480      	push	{r7}
 8003670:	b083      	sub	sp, #12
 8003672:	af00      	add	r7, sp, #0
 8003674:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003676:	2301      	movs	r3, #1
}
 8003678:	4618      	mov	r0, r3
 800367a:	370c      	adds	r7, #12
 800367c:	46bd      	mov	sp, r7
 800367e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003682:	4770      	bx	lr

08003684 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003684:	b480      	push	{r7}
 8003686:	b085      	sub	sp, #20
 8003688:	af00      	add	r7, sp, #0
 800368a:	60f8      	str	r0, [r7, #12]
 800368c:	60b9      	str	r1, [r7, #8]
 800368e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3714      	adds	r7, #20
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
	...

080036a0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80036a8:	4a14      	ldr	r2, [pc, #80]	; (80036fc <_sbrk+0x5c>)
 80036aa:	4b15      	ldr	r3, [pc, #84]	; (8003700 <_sbrk+0x60>)
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80036b0:	697b      	ldr	r3, [r7, #20]
 80036b2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80036b4:	4b13      	ldr	r3, [pc, #76]	; (8003704 <_sbrk+0x64>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d102      	bne.n	80036c2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80036bc:	4b11      	ldr	r3, [pc, #68]	; (8003704 <_sbrk+0x64>)
 80036be:	4a12      	ldr	r2, [pc, #72]	; (8003708 <_sbrk+0x68>)
 80036c0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036c2:	4b10      	ldr	r3, [pc, #64]	; (8003704 <_sbrk+0x64>)
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	4413      	add	r3, r2
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	d207      	bcs.n	80036e0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036d0:	f008 fa38 	bl	800bb44 <__errno>
 80036d4:	4603      	mov	r3, r0
 80036d6:	220c      	movs	r2, #12
 80036d8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036da:	f04f 33ff 	mov.w	r3, #4294967295
 80036de:	e009      	b.n	80036f4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036e0:	4b08      	ldr	r3, [pc, #32]	; (8003704 <_sbrk+0x64>)
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036e6:	4b07      	ldr	r3, [pc, #28]	; (8003704 <_sbrk+0x64>)
 80036e8:	681a      	ldr	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4413      	add	r3, r2
 80036ee:	4a05      	ldr	r2, [pc, #20]	; (8003704 <_sbrk+0x64>)
 80036f0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036f2:	68fb      	ldr	r3, [r7, #12]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3718      	adds	r7, #24
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20003000 	.word	0x20003000
 8003700:	00000400 	.word	0x00000400
 8003704:	20000a38 	.word	0x20000a38
 8003708:	20000b90 	.word	0x20000b90

0800370c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800370c:	b480      	push	{r7}
 800370e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003710:	4b06      	ldr	r3, [pc, #24]	; (800372c <SystemInit+0x20>)
 8003712:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003716:	4a05      	ldr	r2, [pc, #20]	; (800372c <SystemInit+0x20>)
 8003718:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800371c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003720:	bf00      	nop
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	e000ed00 	.word	0xe000ed00

08003730 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003730:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003768 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8003734:	f7ff ffea 	bl	800370c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003738:	480c      	ldr	r0, [pc, #48]	; (800376c <LoopForever+0x6>)
  ldr r1, =_edata
 800373a:	490d      	ldr	r1, [pc, #52]	; (8003770 <LoopForever+0xa>)
  ldr r2, =_sidata
 800373c:	4a0d      	ldr	r2, [pc, #52]	; (8003774 <LoopForever+0xe>)
  movs r3, #0
 800373e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003740:	e002      	b.n	8003748 <LoopCopyDataInit>

08003742 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003742:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003744:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003746:	3304      	adds	r3, #4

08003748 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003748:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800374a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800374c:	d3f9      	bcc.n	8003742 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800374e:	4a0a      	ldr	r2, [pc, #40]	; (8003778 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003750:	4c0a      	ldr	r4, [pc, #40]	; (800377c <LoopForever+0x16>)
  movs r3, #0
 8003752:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003754:	e001      	b.n	800375a <LoopFillZerobss>

08003756 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003756:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003758:	3204      	adds	r2, #4

0800375a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800375a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800375c:	d3fb      	bcc.n	8003756 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800375e:	f008 f9f7 	bl	800bb50 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003762:	f7fe fb25 	bl	8001db0 <main>

08003766 <LoopForever>:

LoopForever:
    b LoopForever
 8003766:	e7fe      	b.n	8003766 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003768:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 800376c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003770:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8003774:	0800e964 	.word	0x0800e964
  ldr r2, =_sbss
 8003778:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 800377c:	20000b8c 	.word	0x20000b8c

08003780 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003780:	e7fe      	b.n	8003780 <ADC1_2_IRQHandler>
	...

08003784 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003788:	4b08      	ldr	r3, [pc, #32]	; (80037ac <HAL_Init+0x28>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a07      	ldr	r2, [pc, #28]	; (80037ac <HAL_Init+0x28>)
 800378e:	f043 0310 	orr.w	r3, r3, #16
 8003792:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003794:	2003      	movs	r0, #3
 8003796:	f001 f839 	bl	800480c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800379a:	200f      	movs	r0, #15
 800379c:	f000 f808 	bl	80037b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80037a0:	f7ff fd02 	bl	80031a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80037a4:	2300      	movs	r3, #0
}
 80037a6:	4618      	mov	r0, r3
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	40022000 	.word	0x40022000

080037b0 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80037b8:	4b12      	ldr	r3, [pc, #72]	; (8003804 <HAL_InitTick+0x54>)
 80037ba:	681a      	ldr	r2, [r3, #0]
 80037bc:	4b12      	ldr	r3, [pc, #72]	; (8003808 <HAL_InitTick+0x58>)
 80037be:	781b      	ldrb	r3, [r3, #0]
 80037c0:	4619      	mov	r1, r3
 80037c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80037c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80037ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ce:	4618      	mov	r0, r3
 80037d0:	f001 f851 	bl	8004876 <HAL_SYSTICK_Config>
 80037d4:	4603      	mov	r3, r0
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d001      	beq.n	80037de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e00e      	b.n	80037fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2b0f      	cmp	r3, #15
 80037e2:	d80a      	bhi.n	80037fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80037e4:	2200      	movs	r2, #0
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	f04f 30ff 	mov.w	r0, #4294967295
 80037ec:	f001 f819 	bl	8004822 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80037f0:	4a06      	ldr	r2, [pc, #24]	; (800380c <HAL_InitTick+0x5c>)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80037f6:	2300      	movs	r3, #0
 80037f8:	e000      	b.n	80037fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	2000006c 	.word	0x2000006c
 8003808:	20000074 	.word	0x20000074
 800380c:	20000070 	.word	0x20000070

08003810 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003810:	b480      	push	{r7}
 8003812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003814:	4b06      	ldr	r3, [pc, #24]	; (8003830 <HAL_IncTick+0x20>)
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	461a      	mov	r2, r3
 800381a:	4b06      	ldr	r3, [pc, #24]	; (8003834 <HAL_IncTick+0x24>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4413      	add	r3, r2
 8003820:	4a04      	ldr	r2, [pc, #16]	; (8003834 <HAL_IncTick+0x24>)
 8003822:	6013      	str	r3, [r2, #0]
}
 8003824:	bf00      	nop
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	20000074 	.word	0x20000074
 8003834:	20000a3c 	.word	0x20000a3c

08003838 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003838:	b480      	push	{r7}
 800383a:	af00      	add	r7, sp, #0
  return uwTick;  
 800383c:	4b03      	ldr	r3, [pc, #12]	; (800384c <HAL_GetTick+0x14>)
 800383e:	681b      	ldr	r3, [r3, #0]
}
 8003840:	4618      	mov	r0, r3
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	20000a3c 	.word	0x20000a3c

08003850 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003858:	f7ff ffee 	bl	8003838 <HAL_GetTick>
 800385c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003868:	d005      	beq.n	8003876 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800386a:	4b0a      	ldr	r3, [pc, #40]	; (8003894 <HAL_Delay+0x44>)
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	461a      	mov	r2, r3
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	4413      	add	r3, r2
 8003874:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8003876:	bf00      	nop
 8003878:	f7ff ffde 	bl	8003838 <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	68fa      	ldr	r2, [r7, #12]
 8003884:	429a      	cmp	r2, r3
 8003886:	d8f7      	bhi.n	8003878 <HAL_Delay+0x28>
  {
  }
}
 8003888:	bf00      	nop
 800388a:	bf00      	nop
 800388c:	3710      	adds	r7, #16
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	20000074 	.word	0x20000074

08003898 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003898:	b480      	push	{r7}
 800389a:	b083      	sub	sp, #12
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80038a0:	bf00      	nop
 80038a2:	370c      	adds	r7, #12
 80038a4:	46bd      	mov	sp, r7
 80038a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038aa:	4770      	bx	lr

080038ac <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80038b4:	bf00      	nop
 80038b6:	370c      	adds	r7, #12
 80038b8:	46bd      	mov	sp, r7
 80038ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038be:	4770      	bx	lr

080038c0 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80038c0:	b480      	push	{r7}
 80038c2:	b083      	sub	sp, #12
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b09a      	sub	sp, #104	; 0x68
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80038e2:	2300      	movs	r3, #0
 80038e4:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80038e6:	2300      	movs	r3, #0
 80038e8:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d101      	bne.n	80038f4 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e172      	b.n	8003bda <HAL_ADC_Init+0x306>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fe:	f003 0310 	and.w	r3, r3, #16
 8003902:	2b00      	cmp	r3, #0
 8003904:	d176      	bne.n	80039f4 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390a:	2b00      	cmp	r3, #0
 800390c:	d152      	bne.n	80039b4 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2200      	movs	r2, #0
 8003912:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2200      	movs	r2, #0
 800391e:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2200      	movs	r2, #0
 8003924:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003928:	6878      	ldr	r0, [r7, #4]
 800392a:	f7ff fc61 	bl	80031f0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d13b      	bne.n	80039b4 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 800393c:	6878      	ldr	r0, [r7, #4]
 800393e:	f000 fe2f 	bl	80045a0 <ADC_Disable>
 8003942:	4603      	mov	r3, r0
 8003944:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800394c:	f003 0310 	and.w	r3, r3, #16
 8003950:	2b00      	cmp	r3, #0
 8003952:	d12f      	bne.n	80039b4 <HAL_ADC_Init+0xe0>
 8003954:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003958:	2b00      	cmp	r3, #0
 800395a:	d12b      	bne.n	80039b4 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003960:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003964:	f023 0302 	bic.w	r3, r3, #2
 8003968:	f043 0202 	orr.w	r2, r3, #2
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689a      	ldr	r2, [r3, #8]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800397e:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	689a      	ldr	r2, [r3, #8]
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800398e:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003990:	4b94      	ldr	r3, [pc, #592]	; (8003be4 <HAL_ADC_Init+0x310>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a94      	ldr	r2, [pc, #592]	; (8003be8 <HAL_ADC_Init+0x314>)
 8003996:	fba2 2303 	umull	r2, r3, r2, r3
 800399a:	0c9a      	lsrs	r2, r3, #18
 800399c:	4613      	mov	r3, r2
 800399e:	009b      	lsls	r3, r3, #2
 80039a0:	4413      	add	r3, r2
 80039a2:	005b      	lsls	r3, r3, #1
 80039a4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80039a6:	e002      	b.n	80039ae <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80039a8:	68bb      	ldr	r3, [r7, #8]
 80039aa:	3b01      	subs	r3, #1
 80039ac:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80039ae:	68bb      	ldr	r3, [r7, #8]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d1f9      	bne.n	80039a8 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d007      	beq.n	80039d2 <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80039cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039d0:	d110      	bne.n	80039f4 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d6:	f023 0312 	bic.w	r3, r3, #18
 80039da:	f043 0210 	orr.w	r2, r3, #16
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039e6:	f043 0201 	orr.w	r2, r3, #1
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80039ee:	2301      	movs	r3, #1
 80039f0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	f003 0310 	and.w	r3, r3, #16
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f040 80df 	bne.w	8003bc0 <HAL_ADC_Init+0x2ec>
 8003a02:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f040 80da 	bne.w	8003bc0 <HAL_ADC_Init+0x2ec>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f040 80d2 	bne.w	8003bc0 <HAL_ADC_Init+0x2ec>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003a24:	f043 0202 	orr.w	r2, r3, #2
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003a2c:	4b6f      	ldr	r3, [pc, #444]	; (8003bec <HAL_ADC_Init+0x318>)
 8003a2e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003a38:	d102      	bne.n	8003a40 <HAL_ADC_Init+0x16c>
 8003a3a:	4b6d      	ldr	r3, [pc, #436]	; (8003bf0 <HAL_ADC_Init+0x31c>)
 8003a3c:	60fb      	str	r3, [r7, #12]
 8003a3e:	e002      	b.n	8003a46 <HAL_ADC_Init+0x172>
 8003a40:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003a44:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	689b      	ldr	r3, [r3, #8]
 8003a4c:	f003 0303 	and.w	r3, r3, #3
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d108      	bne.n	8003a66 <HAL_ADC_Init+0x192>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f003 0301 	and.w	r3, r3, #1
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	d101      	bne.n	8003a66 <HAL_ADC_Init+0x192>
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <HAL_ADC_Init+0x194>
 8003a66:	2300      	movs	r3, #0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d11c      	bne.n	8003aa6 <HAL_ADC_Init+0x1d2>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003a6c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d010      	beq.n	8003a94 <HAL_ADC_Init+0x1c0>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	689b      	ldr	r3, [r3, #8]
 8003a76:	f003 0303 	and.w	r3, r3, #3
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d107      	bne.n	8003a8e <HAL_ADC_Init+0x1ba>
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f003 0301 	and.w	r3, r3, #1
 8003a86:	2b01      	cmp	r3, #1
 8003a88:	d101      	bne.n	8003a8e <HAL_ADC_Init+0x1ba>
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e000      	b.n	8003a90 <HAL_ADC_Init+0x1bc>
 8003a8e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d108      	bne.n	8003aa6 <HAL_ADC_Init+0x1d2>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8003a94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	431a      	orrs	r2, r3
 8003aa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003aa4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	7e5b      	ldrb	r3, [r3, #25]
 8003aaa:	035b      	lsls	r3, r3, #13
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003ab0:	2a01      	cmp	r2, #1
 8003ab2:	d002      	beq.n	8003aba <HAL_ADC_Init+0x1e6>
 8003ab4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ab8:	e000      	b.n	8003abc <HAL_ADC_Init+0x1e8>
 8003aba:	2200      	movs	r2, #0
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	431a      	orrs	r2, r3
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003acc:	4313      	orrs	r3, r2
 8003ace:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003ad6:	2b01      	cmp	r3, #1
 8003ad8:	d11b      	bne.n	8003b12 <HAL_ADC_Init+0x23e>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	7e5b      	ldrb	r3, [r3, #25]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d109      	bne.n	8003af6 <HAL_ADC_Init+0x222>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ae6:	3b01      	subs	r3, #1
 8003ae8:	045a      	lsls	r2, r3, #17
 8003aea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003aec:	4313      	orrs	r3, r2
 8003aee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003af2:	663b      	str	r3, [r7, #96]	; 0x60
 8003af4:	e00d      	b.n	8003b12 <HAL_ADC_Init+0x23e>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003afe:	f043 0220 	orr.w	r2, r3, #32
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0a:	f043 0201 	orr.w	r2, r3, #1
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d007      	beq.n	8003b2a <HAL_ADC_Init+0x256>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b22:	4313      	orrs	r3, r2
 8003b24:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b26:	4313      	orrs	r3, r2
 8003b28:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 030c 	and.w	r3, r3, #12
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d114      	bne.n	8003b62 <HAL_ADC_Init+0x28e>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	68db      	ldr	r3, [r3, #12]
 8003b3e:	687a      	ldr	r2, [r7, #4]
 8003b40:	6812      	ldr	r2, [r2, #0]
 8003b42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003b46:	f023 0302 	bic.w	r3, r3, #2
 8003b4a:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	7e1b      	ldrb	r3, [r3, #24]
 8003b50:	039a      	lsls	r2, r3, #14
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003b58:	005b      	lsls	r3, r3, #1
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68da      	ldr	r2, [r3, #12]
 8003b68:	4b22      	ldr	r3, [pc, #136]	; (8003bf4 <HAL_ADC_Init+0x320>)
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6812      	ldr	r2, [r2, #0]
 8003b70:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8003b72:	430b      	orrs	r3, r1
 8003b74:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	691b      	ldr	r3, [r3, #16]
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d10c      	bne.n	8003b98 <HAL_ADC_Init+0x2c4>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b84:	f023 010f 	bic.w	r1, r3, #15
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	69db      	ldr	r3, [r3, #28]
 8003b8c:	1e5a      	subs	r2, r3, #1
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	430a      	orrs	r2, r1
 8003b94:	631a      	str	r2, [r3, #48]	; 0x30
 8003b96:	e007      	b.n	8003ba8 <HAL_ADC_Init+0x2d4>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f022 020f 	bic.w	r2, r2, #15
 8003ba6:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb2:	f023 0303 	bic.w	r3, r3, #3
 8003bb6:	f043 0201 	orr.w	r2, r3, #1
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	641a      	str	r2, [r3, #64]	; 0x40
 8003bbe:	e00a      	b.n	8003bd6 <HAL_ADC_Init+0x302>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc4:	f023 0312 	bic.w	r3, r3, #18
 8003bc8:	f043 0210 	orr.w	r2, r3, #16
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8003bd6:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3768      	adds	r7, #104	; 0x68
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}
 8003be2:	bf00      	nop
 8003be4:	2000006c 	.word	0x2000006c
 8003be8:	431bde83 	.word	0x431bde83
 8003bec:	50000300 	.word	0x50000300
 8003bf0:	50000100 	.word	0x50000100
 8003bf4:	fff0c007 	.word	0xfff0c007

08003bf8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c04:	2300      	movs	r3, #0
 8003c06:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	f003 0304 	and.w	r3, r3, #4
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	f040 80b9 	bne.w	8003d8a <HAL_ADC_Start_DMA+0x192>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d101      	bne.n	8003c26 <HAL_ADC_Start_DMA+0x2e>
 8003c22:	2302      	movs	r3, #2
 8003c24:	e0b4      	b.n	8003d90 <HAL_ADC_Start_DMA+0x198>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8003c2e:	4b5a      	ldr	r3, [pc, #360]	; (8003d98 <HAL_ADC_Start_DMA+0x1a0>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	f003 031f 	and.w	r3, r3, #31
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	f040 80a0 	bne.w	8003d7c <HAL_ADC_Start_DMA+0x184>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003c3c:	68f8      	ldr	r0, [r7, #12]
 8003c3e:	f000 fc4b 	bl	80044d8 <ADC_Enable>
 8003c42:	4603      	mov	r3, r0
 8003c44:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003c46:	7dfb      	ldrb	r3, [r7, #23]
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	f040 8092 	bne.w	8003d72 <HAL_ADC_Start_DMA+0x17a>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c52:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003c56:	f023 0301 	bic.w	r3, r3, #1
 8003c5a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003c62:	4b4d      	ldr	r3, [pc, #308]	; (8003d98 <HAL_ADC_Start_DMA+0x1a0>)
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	f003 031f 	and.w	r3, r3, #31
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d004      	beq.n	8003c78 <HAL_ADC_Start_DMA+0x80>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003c76:	d115      	bne.n	8003ca4 <HAL_ADC_Start_DMA+0xac>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68db      	ldr	r3, [r3, #12]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d027      	beq.n	8003ce2 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c96:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003c9a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8003ca2:	e01e      	b.n	8003ce2 <HAL_ADC_Start_DMA+0xea>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003cb8:	d004      	beq.n	8003cc4 <HAL_ADC_Start_DMA+0xcc>
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a37      	ldr	r2, [pc, #220]	; (8003d9c <HAL_ADC_Start_DMA+0x1a4>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d10e      	bne.n	8003ce2 <HAL_ADC_Start_DMA+0xea>
 8003cc4:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d007      	beq.n	8003ce2 <HAL_ADC_Start_DMA+0xea>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cd6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003cda:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cee:	d106      	bne.n	8003cfe <HAL_ADC_Start_DMA+0x106>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf4:	f023 0206 	bic.w	r2, r3, #6
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	645a      	str	r2, [r3, #68]	; 0x44
 8003cfc:	e002      	b.n	8003d04 <HAL_ADC_Start_DMA+0x10c>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	2200      	movs	r2, #0
 8003d02:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d10:	4a23      	ldr	r2, [pc, #140]	; (8003da0 <HAL_ADC_Start_DMA+0x1a8>)
 8003d12:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d18:	4a22      	ldr	r2, [pc, #136]	; (8003da4 <HAL_ADC_Start_DMA+0x1ac>)
 8003d1a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003d20:	4a21      	ldr	r2, [pc, #132]	; (8003da8 <HAL_ADC_Start_DMA+0x1b0>)
 8003d22:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	221c      	movs	r2, #28
 8003d2a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0210 	orr.w	r2, r2, #16
 8003d3a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	68da      	ldr	r2, [r3, #12]
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f042 0201 	orr.w	r2, r2, #1
 8003d4a:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	3340      	adds	r3, #64	; 0x40
 8003d56:	4619      	mov	r1, r3
 8003d58:	68ba      	ldr	r2, [r7, #8]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	f000 fdde 	bl	800491c <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	689a      	ldr	r2, [r3, #8]
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f042 0204 	orr.w	r2, r2, #4
 8003d6e:	609a      	str	r2, [r3, #8]
 8003d70:	e00d      	b.n	8003d8e <HAL_ADC_Start_DMA+0x196>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2200      	movs	r2, #0
 8003d76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003d7a:	e008      	b.n	8003d8e <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8003d88:	e001      	b.n	8003d8e <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003d8a:	2302      	movs	r3, #2
 8003d8c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003d8e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3718      	adds	r7, #24
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	50000300 	.word	0x50000300
 8003d9c:	50000100 	.word	0x50000100
 8003da0:	0800440d 	.word	0x0800440d
 8003da4:	08004487 	.word	0x08004487
 8003da8:	080044a3 	.word	0x080044a3

08003dac <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	b084      	sub	sp, #16
 8003db0:	af00      	add	r7, sp, #0
 8003db2:	6078      	str	r0, [r7, #4]
 8003db4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003db6:	2300      	movs	r3, #0
 8003db8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <HAL_ADCEx_Calibration_Start+0x1c>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	e05f      	b.n	8003e88 <HAL_ADCEx_Calibration_Start+0xdc>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f000 fbe5 	bl	80045a0 <ADC_Disable>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003dda:	7bfb      	ldrb	r3, [r7, #15]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d14e      	bne.n	8003e7e <HAL_ADCEx_Calibration_Start+0xd2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8003df4:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	2b01      	cmp	r3, #1
 8003dfa:	d107      	bne.n	8003e0c <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689a      	ldr	r2, [r3, #8]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8003e0a:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689a      	ldr	r2, [r3, #8]
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003e1a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8003e1c:	f7ff fd0c 	bl	8003838 <HAL_GetTick>
 8003e20:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003e22:	e01c      	b.n	8003e5e <HAL_ADCEx_Calibration_Start+0xb2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003e24:	f7ff fd08 	bl	8003838 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	68bb      	ldr	r3, [r7, #8]
 8003e2c:	1ad3      	subs	r3, r2, r3
 8003e2e:	2b0a      	cmp	r3, #10
 8003e30:	d915      	bls.n	8003e5e <HAL_ADCEx_Calibration_Start+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	689b      	ldr	r3, [r3, #8]
 8003e38:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e3c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e40:	d10d      	bne.n	8003e5e <HAL_ADCEx_Calibration_Start+0xb2>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e46:	f023 0312 	bic.w	r3, r3, #18
 8003e4a:	f043 0210 	orr.w	r2, r3, #16
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2200      	movs	r2, #0
 8003e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	e014      	b.n	8003e88 <HAL_ADCEx_Calibration_Start+0xdc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003e68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003e6c:	d0da      	beq.n	8003e24 <HAL_ADCEx_Calibration_Start+0x78>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e72:	f023 0303 	bic.w	r3, r3, #3
 8003e76:	f043 0201 	orr.w	r2, r3, #1
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003e86:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e88:	4618      	mov	r0, r3
 8003e8a:	3710      	adds	r7, #16
 8003e8c:	46bd      	mov	sp, r7
 8003e8e:	bd80      	pop	{r7, pc}

08003e90 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003e90:	b480      	push	{r7}
 8003e92:	b09b      	sub	sp, #108	; 0x6c
 8003e94:	af00      	add	r7, sp, #0
 8003e96:	6078      	str	r0, [r7, #4]
 8003e98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003eaa:	2b01      	cmp	r3, #1
 8003eac:	d101      	bne.n	8003eb2 <HAL_ADC_ConfigChannel+0x22>
 8003eae:	2302      	movs	r3, #2
 8003eb0:	e2a1      	b.n	80043f6 <HAL_ADC_ConfigChannel+0x566>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	f003 0304 	and.w	r3, r3, #4
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	f040 8285 	bne.w	80043d4 <HAL_ADC_ConfigChannel+0x544>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8003eca:	683b      	ldr	r3, [r7, #0]
 8003ecc:	685b      	ldr	r3, [r3, #4]
 8003ece:	2b04      	cmp	r3, #4
 8003ed0:	d81c      	bhi.n	8003f0c <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	4613      	mov	r3, r2
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	4413      	add	r3, r2
 8003ee2:	005b      	lsls	r3, r3, #1
 8003ee4:	461a      	mov	r2, r3
 8003ee6:	231f      	movs	r3, #31
 8003ee8:	4093      	lsls	r3, r2
 8003eea:	43db      	mvns	r3, r3
 8003eec:	4019      	ands	r1, r3
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	6818      	ldr	r0, [r3, #0]
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	4613      	mov	r3, r2
 8003ef8:	005b      	lsls	r3, r3, #1
 8003efa:	4413      	add	r3, r2
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	fa00 f203 	lsl.w	r2, r0, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	430a      	orrs	r2, r1
 8003f08:	631a      	str	r2, [r3, #48]	; 0x30
 8003f0a:	e063      	b.n	8003fd4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b09      	cmp	r3, #9
 8003f12:	d81e      	bhi.n	8003f52 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	005b      	lsls	r3, r3, #1
 8003f22:	4413      	add	r3, r2
 8003f24:	005b      	lsls	r3, r3, #1
 8003f26:	3b1e      	subs	r3, #30
 8003f28:	221f      	movs	r2, #31
 8003f2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2e:	43db      	mvns	r3, r3
 8003f30:	4019      	ands	r1, r3
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	6818      	ldr	r0, [r3, #0]
 8003f36:	683b      	ldr	r3, [r7, #0]
 8003f38:	685a      	ldr	r2, [r3, #4]
 8003f3a:	4613      	mov	r3, r2
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	4413      	add	r3, r2
 8003f40:	005b      	lsls	r3, r3, #1
 8003f42:	3b1e      	subs	r3, #30
 8003f44:	fa00 f203 	lsl.w	r2, r0, r3
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	430a      	orrs	r2, r1
 8003f4e:	635a      	str	r2, [r3, #52]	; 0x34
 8003f50:	e040      	b.n	8003fd4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	2b0e      	cmp	r3, #14
 8003f58:	d81e      	bhi.n	8003f98 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003f60:	683b      	ldr	r3, [r7, #0]
 8003f62:	685a      	ldr	r2, [r3, #4]
 8003f64:	4613      	mov	r3, r2
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	4413      	add	r3, r2
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	3b3c      	subs	r3, #60	; 0x3c
 8003f6e:	221f      	movs	r2, #31
 8003f70:	fa02 f303 	lsl.w	r3, r2, r3
 8003f74:	43db      	mvns	r3, r3
 8003f76:	4019      	ands	r1, r3
 8003f78:	683b      	ldr	r3, [r7, #0]
 8003f7a:	6818      	ldr	r0, [r3, #0]
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	685a      	ldr	r2, [r3, #4]
 8003f80:	4613      	mov	r3, r2
 8003f82:	005b      	lsls	r3, r3, #1
 8003f84:	4413      	add	r3, r2
 8003f86:	005b      	lsls	r3, r3, #1
 8003f88:	3b3c      	subs	r3, #60	; 0x3c
 8003f8a:	fa00 f203 	lsl.w	r2, r0, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	430a      	orrs	r2, r1
 8003f94:	639a      	str	r2, [r3, #56]	; 0x38
 8003f96:	e01d      	b.n	8003fd4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	685a      	ldr	r2, [r3, #4]
 8003fa2:	4613      	mov	r3, r2
 8003fa4:	005b      	lsls	r3, r3, #1
 8003fa6:	4413      	add	r3, r2
 8003fa8:	005b      	lsls	r3, r3, #1
 8003faa:	3b5a      	subs	r3, #90	; 0x5a
 8003fac:	221f      	movs	r2, #31
 8003fae:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb2:	43db      	mvns	r3, r3
 8003fb4:	4019      	ands	r1, r3
 8003fb6:	683b      	ldr	r3, [r7, #0]
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	685a      	ldr	r2, [r3, #4]
 8003fbe:	4613      	mov	r3, r2
 8003fc0:	005b      	lsls	r3, r3, #1
 8003fc2:	4413      	add	r3, r2
 8003fc4:	005b      	lsls	r3, r3, #1
 8003fc6:	3b5a      	subs	r3, #90	; 0x5a
 8003fc8:	fa00 f203 	lsl.w	r2, r0, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	430a      	orrs	r2, r1
 8003fd2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	689b      	ldr	r3, [r3, #8]
 8003fda:	f003 030c 	and.w	r3, r3, #12
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f040 80e5 	bne.w	80041ae <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2b09      	cmp	r3, #9
 8003fea:	d91c      	bls.n	8004026 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	6999      	ldr	r1, [r3, #24]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	681a      	ldr	r2, [r3, #0]
 8003ff6:	4613      	mov	r3, r2
 8003ff8:	005b      	lsls	r3, r3, #1
 8003ffa:	4413      	add	r3, r2
 8003ffc:	3b1e      	subs	r3, #30
 8003ffe:	2207      	movs	r2, #7
 8004000:	fa02 f303 	lsl.w	r3, r2, r3
 8004004:	43db      	mvns	r3, r3
 8004006:	4019      	ands	r1, r3
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	6898      	ldr	r0, [r3, #8]
 800400c:	683b      	ldr	r3, [r7, #0]
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	4613      	mov	r3, r2
 8004012:	005b      	lsls	r3, r3, #1
 8004014:	4413      	add	r3, r2
 8004016:	3b1e      	subs	r3, #30
 8004018:	fa00 f203 	lsl.w	r2, r0, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	430a      	orrs	r2, r1
 8004022:	619a      	str	r2, [r3, #24]
 8004024:	e019      	b.n	800405a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	6959      	ldr	r1, [r3, #20]
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	681a      	ldr	r2, [r3, #0]
 8004030:	4613      	mov	r3, r2
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	4413      	add	r3, r2
 8004036:	2207      	movs	r2, #7
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	43db      	mvns	r3, r3
 800403e:	4019      	ands	r1, r3
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	6898      	ldr	r0, [r3, #8]
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	4613      	mov	r3, r2
 800404a:	005b      	lsls	r3, r3, #1
 800404c:	4413      	add	r3, r2
 800404e:	fa00 f203 	lsl.w	r2, r0, r3
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	430a      	orrs	r2, r1
 8004058:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	695a      	ldr	r2, [r3, #20]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	08db      	lsrs	r3, r3, #3
 8004066:	f003 0303 	and.w	r3, r3, #3
 800406a:	005b      	lsls	r3, r3, #1
 800406c:	fa02 f303 	lsl.w	r3, r2, r3
 8004070:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8004072:	683b      	ldr	r3, [r7, #0]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	3b01      	subs	r3, #1
 8004078:	2b03      	cmp	r3, #3
 800407a:	d84f      	bhi.n	800411c <HAL_ADC_ConfigChannel+0x28c>
 800407c:	a201      	add	r2, pc, #4	; (adr r2, 8004084 <HAL_ADC_ConfigChannel+0x1f4>)
 800407e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004082:	bf00      	nop
 8004084:	08004095 	.word	0x08004095
 8004088:	080040b7 	.word	0x080040b7
 800408c:	080040d9 	.word	0x080040d9
 8004090:	080040fb 	.word	0x080040fb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800409a:	4b9c      	ldr	r3, [pc, #624]	; (800430c <HAL_ADC_ConfigChannel+0x47c>)
 800409c:	4013      	ands	r3, r2
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	6812      	ldr	r2, [r2, #0]
 80040a2:	0691      	lsls	r1, r2, #26
 80040a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040a6:	430a      	orrs	r2, r1
 80040a8:	431a      	orrs	r2, r3
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80040b2:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80040b4:	e07b      	b.n	80041ae <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80040bc:	4b93      	ldr	r3, [pc, #588]	; (800430c <HAL_ADC_ConfigChannel+0x47c>)
 80040be:	4013      	ands	r3, r2
 80040c0:	683a      	ldr	r2, [r7, #0]
 80040c2:	6812      	ldr	r2, [r2, #0]
 80040c4:	0691      	lsls	r1, r2, #26
 80040c6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040c8:	430a      	orrs	r2, r1
 80040ca:	431a      	orrs	r2, r3
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80040d4:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80040d6:	e06a      	b.n	80041ae <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80040de:	4b8b      	ldr	r3, [pc, #556]	; (800430c <HAL_ADC_ConfigChannel+0x47c>)
 80040e0:	4013      	ands	r3, r2
 80040e2:	683a      	ldr	r2, [r7, #0]
 80040e4:	6812      	ldr	r2, [r2, #0]
 80040e6:	0691      	lsls	r1, r2, #26
 80040e8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80040ea:	430a      	orrs	r2, r1
 80040ec:	431a      	orrs	r2, r3
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80040f6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80040f8:	e059      	b.n	80041ae <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8004100:	4b82      	ldr	r3, [pc, #520]	; (800430c <HAL_ADC_ConfigChannel+0x47c>)
 8004102:	4013      	ands	r3, r2
 8004104:	683a      	ldr	r2, [r7, #0]
 8004106:	6812      	ldr	r2, [r2, #0]
 8004108:	0691      	lsls	r1, r2, #26
 800410a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800410c:	430a      	orrs	r2, r1
 800410e:	431a      	orrs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004118:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800411a:	e048      	b.n	80041ae <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004122:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	069b      	lsls	r3, r3, #26
 800412c:	429a      	cmp	r2, r3
 800412e:	d107      	bne.n	8004140 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800413e:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004146:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	069b      	lsls	r3, r3, #26
 8004150:	429a      	cmp	r2, r3
 8004152:	d107      	bne.n	8004164 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004162:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800416a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	069b      	lsls	r3, r3, #26
 8004174:	429a      	cmp	r2, r3
 8004176:	d107      	bne.n	8004188 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8004186:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800418e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	069b      	lsls	r3, r3, #26
 8004198:	429a      	cmp	r2, r3
 800419a:	d107      	bne.n	80041ac <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80041aa:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80041ac:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	689b      	ldr	r3, [r3, #8]
 80041b4:	f003 0303 	and.w	r3, r3, #3
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d108      	bne.n	80041ce <HAL_ADC_ConfigChannel+0x33e>
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f003 0301 	and.w	r3, r3, #1
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_ADC_ConfigChannel+0x33e>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <HAL_ADC_ConfigChannel+0x340>
 80041ce:	2300      	movs	r3, #0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	f040 810a 	bne.w	80043ea <HAL_ADC_ConfigChannel+0x55a>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	68db      	ldr	r3, [r3, #12]
 80041da:	2b01      	cmp	r3, #1
 80041dc:	d00f      	beq.n	80041fe <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	2201      	movs	r2, #1
 80041ec:	fa02 f303 	lsl.w	r3, r2, r3
 80041f0:	43da      	mvns	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	400a      	ands	r2, r1
 80041f8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80041fc:	e049      	b.n	8004292 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	2201      	movs	r2, #1
 800420c:	409a      	lsls	r2, r3
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	2b09      	cmp	r3, #9
 800421e:	d91c      	bls.n	800425a <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6999      	ldr	r1, [r3, #24]
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	4613      	mov	r3, r2
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	4413      	add	r3, r2
 8004230:	3b1b      	subs	r3, #27
 8004232:	2207      	movs	r2, #7
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	43db      	mvns	r3, r3
 800423a:	4019      	ands	r1, r3
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	6898      	ldr	r0, [r3, #8]
 8004240:	683b      	ldr	r3, [r7, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	4613      	mov	r3, r2
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	4413      	add	r3, r2
 800424a:	3b1b      	subs	r3, #27
 800424c:	fa00 f203 	lsl.w	r2, r0, r3
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	430a      	orrs	r2, r1
 8004256:	619a      	str	r2, [r3, #24]
 8004258:	e01b      	b.n	8004292 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	6959      	ldr	r1, [r3, #20]
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	1c5a      	adds	r2, r3, #1
 8004266:	4613      	mov	r3, r2
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	4413      	add	r3, r2
 800426c:	2207      	movs	r2, #7
 800426e:	fa02 f303 	lsl.w	r3, r2, r3
 8004272:	43db      	mvns	r3, r3
 8004274:	4019      	ands	r1, r3
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	6898      	ldr	r0, [r3, #8]
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	1c5a      	adds	r2, r3, #1
 8004280:	4613      	mov	r3, r2
 8004282:	005b      	lsls	r3, r3, #1
 8004284:	4413      	add	r3, r2
 8004286:	fa00 f203 	lsl.w	r2, r0, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	430a      	orrs	r2, r1
 8004290:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004292:	4b1f      	ldr	r3, [pc, #124]	; (8004310 <HAL_ADC_ConfigChannel+0x480>)
 8004294:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2b10      	cmp	r3, #16
 800429c:	d105      	bne.n	80042aa <HAL_ADC_ConfigChannel+0x41a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800429e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d015      	beq.n	80042d6 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80042aa:	683b      	ldr	r3, [r7, #0]
 80042ac:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80042ae:	2b11      	cmp	r3, #17
 80042b0:	d105      	bne.n	80042be <HAL_ADC_ConfigChannel+0x42e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80042b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d00b      	beq.n	80042d6 <HAL_ADC_ConfigChannel+0x446>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80042c2:	2b12      	cmp	r3, #18
 80042c4:	f040 8091 	bne.w	80043ea <HAL_ADC_ConfigChannel+0x55a>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80042c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042ca:	689b      	ldr	r3, [r3, #8]
 80042cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	f040 808a 	bne.w	80043ea <HAL_ADC_ConfigChannel+0x55a>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80042de:	d102      	bne.n	80042e6 <HAL_ADC_ConfigChannel+0x456>
 80042e0:	4b0c      	ldr	r3, [pc, #48]	; (8004314 <HAL_ADC_ConfigChannel+0x484>)
 80042e2:	60fb      	str	r3, [r7, #12]
 80042e4:	e002      	b.n	80042ec <HAL_ADC_ConfigChannel+0x45c>
 80042e6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80042ea:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	f003 0303 	and.w	r3, r3, #3
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d10e      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x488>
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0301 	and.w	r3, r3, #1
 8004304:	2b01      	cmp	r3, #1
 8004306:	d107      	bne.n	8004318 <HAL_ADC_ConfigChannel+0x488>
 8004308:	2301      	movs	r3, #1
 800430a:	e006      	b.n	800431a <HAL_ADC_ConfigChannel+0x48a>
 800430c:	83fff000 	.word	0x83fff000
 8004310:	50000300 	.word	0x50000300
 8004314:	50000100 	.word	0x50000100
 8004318:	2300      	movs	r3, #0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d150      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x530>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800431e:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8004320:	2b00      	cmp	r3, #0
 8004322:	d010      	beq.n	8004346 <HAL_ADC_ConfigChannel+0x4b6>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	f003 0303 	and.w	r3, r3, #3
 800432c:	2b01      	cmp	r3, #1
 800432e:	d107      	bne.n	8004340 <HAL_ADC_ConfigChannel+0x4b0>
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 0301 	and.w	r3, r3, #1
 8004338:	2b01      	cmp	r3, #1
 800433a:	d101      	bne.n	8004340 <HAL_ADC_ConfigChannel+0x4b0>
 800433c:	2301      	movs	r3, #1
 800433e:	e000      	b.n	8004342 <HAL_ADC_ConfigChannel+0x4b2>
 8004340:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8004342:	2b00      	cmp	r3, #0
 8004344:	d13c      	bne.n	80043c0 <HAL_ADC_ConfigChannel+0x530>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	2b10      	cmp	r3, #16
 800434c:	d11d      	bne.n	800438a <HAL_ADC_ConfigChannel+0x4fa>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004356:	d118      	bne.n	800438a <HAL_ADC_ConfigChannel+0x4fa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8004358:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004360:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004362:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004364:	4b27      	ldr	r3, [pc, #156]	; (8004404 <HAL_ADC_ConfigChannel+0x574>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a27      	ldr	r2, [pc, #156]	; (8004408 <HAL_ADC_ConfigChannel+0x578>)
 800436a:	fba2 2303 	umull	r2, r3, r2, r3
 800436e:	0c9a      	lsrs	r2, r3, #18
 8004370:	4613      	mov	r3, r2
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	005b      	lsls	r3, r3, #1
 8004378:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800437a:	e002      	b.n	8004382 <HAL_ADC_ConfigChannel+0x4f2>
          {
            wait_loop_index--;
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	3b01      	subs	r3, #1
 8004380:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004382:	68bb      	ldr	r3, [r7, #8]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1f9      	bne.n	800437c <HAL_ADC_ConfigChannel+0x4ec>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8004388:	e02e      	b.n	80043e8 <HAL_ADC_ConfigChannel+0x558>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	2b11      	cmp	r3, #17
 8004390:	d10b      	bne.n	80043aa <HAL_ADC_ConfigChannel+0x51a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800439a:	d106      	bne.n	80043aa <HAL_ADC_ConfigChannel+0x51a>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800439c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80043a4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043a6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80043a8:	e01e      	b.n	80043e8 <HAL_ADC_ConfigChannel+0x558>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2b12      	cmp	r3, #18
 80043b0:	d11a      	bne.n	80043e8 <HAL_ADC_ConfigChannel+0x558>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80043b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80043ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043bc:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80043be:	e013      	b.n	80043e8 <HAL_ADC_ConfigChannel+0x558>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043c4:	f043 0220 	orr.w	r2, r3, #32
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80043d2:	e00a      	b.n	80043ea <HAL_ADC_ConfigChannel+0x55a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d8:	f043 0220 	orr.w	r2, r3, #32
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80043e6:	e000      	b.n	80043ea <HAL_ADC_ConfigChannel+0x55a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80043e8:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80043f2:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	376c      	adds	r7, #108	; 0x6c
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr
 8004402:	bf00      	nop
 8004404:	2000006c 	.word	0x2000006c
 8004408:	431bde83 	.word	0x431bde83

0800440c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004418:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800441e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004422:	2b00      	cmp	r3, #0
 8004424:	d126      	bne.n	8004474 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800443c:	2b00      	cmp	r3, #0
 800443e:	d115      	bne.n	800446c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8004444:	2b00      	cmp	r3, #0
 8004446:	d111      	bne.n	800446c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004458:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d105      	bne.n	800446c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004464:	f043 0201 	orr.w	r2, r3, #1
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f7ff fa13 	bl	8003898 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004472:	e004      	b.n	800447e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447a:	6878      	ldr	r0, [r7, #4]
 800447c:	4798      	blx	r3
}
 800447e:	bf00      	nop
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}

08004486 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8004486:	b580      	push	{r7, lr}
 8004488:	b084      	sub	sp, #16
 800448a:	af00      	add	r7, sp, #0
 800448c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004492:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f7ff fa09 	bl	80038ac <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800449a:	bf00      	nop
 800449c:	3710      	adds	r7, #16
 800449e:	46bd      	mov	sp, r7
 80044a0:	bd80      	pop	{r7, pc}

080044a2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80044a2:	b580      	push	{r7, lr}
 80044a4:	b084      	sub	sp, #16
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ae:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044c0:	f043 0204 	orr.w	r2, r3, #4
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f7ff f9f9 	bl	80038c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80044ce:	bf00      	nop
 80044d0:	3710      	adds	r7, #16
 80044d2:	46bd      	mov	sp, r7
 80044d4:	bd80      	pop	{r7, pc}
	...

080044d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b084      	sub	sp, #16
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80044e0:	2300      	movs	r3, #0
 80044e2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	689b      	ldr	r3, [r3, #8]
 80044ea:	f003 0303 	and.w	r3, r3, #3
 80044ee:	2b01      	cmp	r3, #1
 80044f0:	d108      	bne.n	8004504 <ADC_Enable+0x2c>
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f003 0301 	and.w	r3, r3, #1
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d101      	bne.n	8004504 <ADC_Enable+0x2c>
 8004500:	2301      	movs	r3, #1
 8004502:	e000      	b.n	8004506 <ADC_Enable+0x2e>
 8004504:	2300      	movs	r3, #0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d143      	bne.n	8004592 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	4b22      	ldr	r3, [pc, #136]	; (800459c <ADC_Enable+0xc4>)
 8004512:	4013      	ands	r3, r2
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00d      	beq.n	8004534 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800451c:	f043 0210 	orr.w	r2, r3, #16
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004528:	f043 0201 	orr.w	r2, r3, #1
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e02f      	b.n	8004594 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	689a      	ldr	r2, [r3, #8]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f042 0201 	orr.w	r2, r2, #1
 8004542:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8004544:	f7ff f978 	bl	8003838 <HAL_GetTick>
 8004548:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800454a:	e01b      	b.n	8004584 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800454c:	f7ff f974 	bl	8003838 <HAL_GetTick>
 8004550:	4602      	mov	r2, r0
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	1ad3      	subs	r3, r2, r3
 8004556:	2b02      	cmp	r3, #2
 8004558:	d914      	bls.n	8004584 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b01      	cmp	r3, #1
 8004566:	d00d      	beq.n	8004584 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	f043 0210 	orr.w	r2, r3, #16
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004578:	f043 0201 	orr.w	r2, r3, #1
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e007      	b.n	8004594 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	2b01      	cmp	r3, #1
 8004590:	d1dc      	bne.n	800454c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004592:	2300      	movs	r3, #0
}
 8004594:	4618      	mov	r0, r3
 8004596:	3710      	adds	r7, #16
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}
 800459c:	8000003f 	.word	0x8000003f

080045a0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80045a0:	b580      	push	{r7, lr}
 80045a2:	b084      	sub	sp, #16
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f003 0303 	and.w	r3, r3, #3
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d108      	bne.n	80045cc <ADC_Disable+0x2c>
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0301 	and.w	r3, r3, #1
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d101      	bne.n	80045cc <ADC_Disable+0x2c>
 80045c8:	2301      	movs	r3, #1
 80045ca:	e000      	b.n	80045ce <ADC_Disable+0x2e>
 80045cc:	2300      	movs	r3, #0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d047      	beq.n	8004662 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	689b      	ldr	r3, [r3, #8]
 80045d8:	f003 030d 	and.w	r3, r3, #13
 80045dc:	2b01      	cmp	r3, #1
 80045de:	d10f      	bne.n	8004600 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	689a      	ldr	r2, [r3, #8]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f042 0202 	orr.w	r2, r2, #2
 80045ee:	609a      	str	r2, [r3, #8]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2203      	movs	r2, #3
 80045f6:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80045f8:	f7ff f91e 	bl	8003838 <HAL_GetTick>
 80045fc:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80045fe:	e029      	b.n	8004654 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004604:	f043 0210 	orr.w	r2, r3, #16
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004610:	f043 0201 	orr.w	r2, r3, #1
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e023      	b.n	8004664 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800461c:	f7ff f90c 	bl	8003838 <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d914      	bls.n	8004654 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	f003 0301 	and.w	r3, r3, #1
 8004634:	2b01      	cmp	r3, #1
 8004636:	d10d      	bne.n	8004654 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463c:	f043 0210 	orr.w	r2, r3, #16
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004648:	f043 0201 	orr.w	r2, r3, #1
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	e007      	b.n	8004664 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 0301 	and.w	r3, r3, #1
 800465e:	2b01      	cmp	r3, #1
 8004660:	d0dc      	beq.n	800461c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004662:	2300      	movs	r3, #0
}
 8004664:	4618      	mov	r0, r3
 8004666:	3710      	adds	r7, #16
 8004668:	46bd      	mov	sp, r7
 800466a:	bd80      	pop	{r7, pc}

0800466c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800466c:	b480      	push	{r7}
 800466e:	b085      	sub	sp, #20
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	f003 0307 	and.w	r3, r3, #7
 800467a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800467c:	4b0c      	ldr	r3, [pc, #48]	; (80046b0 <__NVIC_SetPriorityGrouping+0x44>)
 800467e:	68db      	ldr	r3, [r3, #12]
 8004680:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004682:	68ba      	ldr	r2, [r7, #8]
 8004684:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004688:	4013      	ands	r3, r2
 800468a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004694:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004698:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800469c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800469e:	4a04      	ldr	r2, [pc, #16]	; (80046b0 <__NVIC_SetPriorityGrouping+0x44>)
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	60d3      	str	r3, [r2, #12]
}
 80046a4:	bf00      	nop
 80046a6:	3714      	adds	r7, #20
 80046a8:	46bd      	mov	sp, r7
 80046aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ae:	4770      	bx	lr
 80046b0:	e000ed00 	.word	0xe000ed00

080046b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80046b4:	b480      	push	{r7}
 80046b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80046b8:	4b04      	ldr	r3, [pc, #16]	; (80046cc <__NVIC_GetPriorityGrouping+0x18>)
 80046ba:	68db      	ldr	r3, [r3, #12]
 80046bc:	0a1b      	lsrs	r3, r3, #8
 80046be:	f003 0307 	and.w	r3, r3, #7
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr
 80046cc:	e000ed00 	.word	0xe000ed00

080046d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	4603      	mov	r3, r0
 80046d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80046da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	db0b      	blt.n	80046fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80046e2:	79fb      	ldrb	r3, [r7, #7]
 80046e4:	f003 021f 	and.w	r2, r3, #31
 80046e8:	4907      	ldr	r1, [pc, #28]	; (8004708 <__NVIC_EnableIRQ+0x38>)
 80046ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046ee:	095b      	lsrs	r3, r3, #5
 80046f0:	2001      	movs	r0, #1
 80046f2:	fa00 f202 	lsl.w	r2, r0, r2
 80046f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80046fa:	bf00      	nop
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	e000e100 	.word	0xe000e100

0800470c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800470c:	b480      	push	{r7}
 800470e:	b083      	sub	sp, #12
 8004710:	af00      	add	r7, sp, #0
 8004712:	4603      	mov	r3, r0
 8004714:	6039      	str	r1, [r7, #0]
 8004716:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800471c:	2b00      	cmp	r3, #0
 800471e:	db0a      	blt.n	8004736 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	b2da      	uxtb	r2, r3
 8004724:	490c      	ldr	r1, [pc, #48]	; (8004758 <__NVIC_SetPriority+0x4c>)
 8004726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800472a:	0112      	lsls	r2, r2, #4
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	440b      	add	r3, r1
 8004730:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004734:	e00a      	b.n	800474c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	b2da      	uxtb	r2, r3
 800473a:	4908      	ldr	r1, [pc, #32]	; (800475c <__NVIC_SetPriority+0x50>)
 800473c:	79fb      	ldrb	r3, [r7, #7]
 800473e:	f003 030f 	and.w	r3, r3, #15
 8004742:	3b04      	subs	r3, #4
 8004744:	0112      	lsls	r2, r2, #4
 8004746:	b2d2      	uxtb	r2, r2
 8004748:	440b      	add	r3, r1
 800474a:	761a      	strb	r2, [r3, #24]
}
 800474c:	bf00      	nop
 800474e:	370c      	adds	r7, #12
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr
 8004758:	e000e100 	.word	0xe000e100
 800475c:	e000ed00 	.word	0xe000ed00

08004760 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004760:	b480      	push	{r7}
 8004762:	b089      	sub	sp, #36	; 0x24
 8004764:	af00      	add	r7, sp, #0
 8004766:	60f8      	str	r0, [r7, #12]
 8004768:	60b9      	str	r1, [r7, #8]
 800476a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f003 0307 	and.w	r3, r3, #7
 8004772:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	f1c3 0307 	rsb	r3, r3, #7
 800477a:	2b04      	cmp	r3, #4
 800477c:	bf28      	it	cs
 800477e:	2304      	movcs	r3, #4
 8004780:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004782:	69fb      	ldr	r3, [r7, #28]
 8004784:	3304      	adds	r3, #4
 8004786:	2b06      	cmp	r3, #6
 8004788:	d902      	bls.n	8004790 <NVIC_EncodePriority+0x30>
 800478a:	69fb      	ldr	r3, [r7, #28]
 800478c:	3b03      	subs	r3, #3
 800478e:	e000      	b.n	8004792 <NVIC_EncodePriority+0x32>
 8004790:	2300      	movs	r3, #0
 8004792:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004794:	f04f 32ff 	mov.w	r2, #4294967295
 8004798:	69bb      	ldr	r3, [r7, #24]
 800479a:	fa02 f303 	lsl.w	r3, r2, r3
 800479e:	43da      	mvns	r2, r3
 80047a0:	68bb      	ldr	r3, [r7, #8]
 80047a2:	401a      	ands	r2, r3
 80047a4:	697b      	ldr	r3, [r7, #20]
 80047a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80047a8:	f04f 31ff 	mov.w	r1, #4294967295
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	fa01 f303 	lsl.w	r3, r1, r3
 80047b2:	43d9      	mvns	r1, r3
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80047b8:	4313      	orrs	r3, r2
         );
}
 80047ba:	4618      	mov	r0, r3
 80047bc:	3724      	adds	r7, #36	; 0x24
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
	...

080047c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b082      	sub	sp, #8
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	3b01      	subs	r3, #1
 80047d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047d8:	d301      	bcc.n	80047de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80047da:	2301      	movs	r3, #1
 80047dc:	e00f      	b.n	80047fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80047de:	4a0a      	ldr	r2, [pc, #40]	; (8004808 <SysTick_Config+0x40>)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	3b01      	subs	r3, #1
 80047e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80047e6:	210f      	movs	r1, #15
 80047e8:	f04f 30ff 	mov.w	r0, #4294967295
 80047ec:	f7ff ff8e 	bl	800470c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80047f0:	4b05      	ldr	r3, [pc, #20]	; (8004808 <SysTick_Config+0x40>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047f6:	4b04      	ldr	r3, [pc, #16]	; (8004808 <SysTick_Config+0x40>)
 80047f8:	2207      	movs	r2, #7
 80047fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80047fc:	2300      	movs	r3, #0
}
 80047fe:	4618      	mov	r0, r3
 8004800:	3708      	adds	r7, #8
 8004802:	46bd      	mov	sp, r7
 8004804:	bd80      	pop	{r7, pc}
 8004806:	bf00      	nop
 8004808:	e000e010 	.word	0xe000e010

0800480c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	f7ff ff29 	bl	800466c <__NVIC_SetPriorityGrouping>
}
 800481a:	bf00      	nop
 800481c:	3708      	adds	r7, #8
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}

08004822 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004822:	b580      	push	{r7, lr}
 8004824:	b086      	sub	sp, #24
 8004826:	af00      	add	r7, sp, #0
 8004828:	4603      	mov	r3, r0
 800482a:	60b9      	str	r1, [r7, #8]
 800482c:	607a      	str	r2, [r7, #4]
 800482e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004830:	2300      	movs	r3, #0
 8004832:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004834:	f7ff ff3e 	bl	80046b4 <__NVIC_GetPriorityGrouping>
 8004838:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800483a:	687a      	ldr	r2, [r7, #4]
 800483c:	68b9      	ldr	r1, [r7, #8]
 800483e:	6978      	ldr	r0, [r7, #20]
 8004840:	f7ff ff8e 	bl	8004760 <NVIC_EncodePriority>
 8004844:	4602      	mov	r2, r0
 8004846:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800484a:	4611      	mov	r1, r2
 800484c:	4618      	mov	r0, r3
 800484e:	f7ff ff5d 	bl	800470c <__NVIC_SetPriority>
}
 8004852:	bf00      	nop
 8004854:	3718      	adds	r7, #24
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}

0800485a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800485a:	b580      	push	{r7, lr}
 800485c:	b082      	sub	sp, #8
 800485e:	af00      	add	r7, sp, #0
 8004860:	4603      	mov	r3, r0
 8004862:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004864:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004868:	4618      	mov	r0, r3
 800486a:	f7ff ff31 	bl	80046d0 <__NVIC_EnableIRQ>
}
 800486e:	bf00      	nop
 8004870:	3708      	adds	r7, #8
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}

08004876 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b082      	sub	sp, #8
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800487e:	6878      	ldr	r0, [r7, #4]
 8004880:	f7ff ffa2 	bl	80047c8 <SysTick_Config>
 8004884:	4603      	mov	r3, r0
}
 8004886:	4618      	mov	r0, r3
 8004888:	3708      	adds	r7, #8
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}

0800488e <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 800488e:	b580      	push	{r7, lr}
 8004890:	b084      	sub	sp, #16
 8004892:	af00      	add	r7, sp, #0
 8004894:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004896:	2300      	movs	r3, #0
 8004898:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d101      	bne.n	80048a4 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80048a0:	2301      	movs	r3, #1
 80048a2:	e037      	b.n	8004914 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2202      	movs	r2, #2
 80048a8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80048ba:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80048be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80048c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80048d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	695b      	ldr	r3, [r3, #20]
 80048da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80048e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80048e8:	68fa      	ldr	r2, [r7, #12]
 80048ea:	4313      	orrs	r3, r2
 80048ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	68fa      	ldr	r2, [r7, #12]
 80048f4:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f000 f9b8 	bl	8004c6c <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2200      	movs	r2, #0
 8004900:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004912:	2300      	movs	r3, #0
}  
 8004914:	4618      	mov	r0, r3
 8004916:	3710      	adds	r7, #16
 8004918:	46bd      	mov	sp, r7
 800491a:	bd80      	pop	{r7, pc}

0800491c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800491c:	b580      	push	{r7, lr}
 800491e:	b086      	sub	sp, #24
 8004920:	af00      	add	r7, sp, #0
 8004922:	60f8      	str	r0, [r7, #12]
 8004924:	60b9      	str	r1, [r7, #8]
 8004926:	607a      	str	r2, [r7, #4]
 8004928:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800492a:	2300      	movs	r3, #0
 800492c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d101      	bne.n	800493c <HAL_DMA_Start_IT+0x20>
 8004938:	2302      	movs	r3, #2
 800493a:	e04a      	b.n	80049d2 <HAL_DMA_Start_IT+0xb6>
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	2201      	movs	r2, #1
 8004940:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800494a:	2b01      	cmp	r3, #1
 800494c:	d13a      	bne.n	80049c4 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	2202      	movs	r2, #2
 8004952:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2200      	movs	r2, #0
 800495a:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f022 0201 	bic.w	r2, r2, #1
 800496a:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	687a      	ldr	r2, [r7, #4]
 8004970:	68b9      	ldr	r1, [r7, #8]
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f000 f94b 	bl	8004c0e <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800497c:	2b00      	cmp	r3, #0
 800497e:	d008      	beq.n	8004992 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681a      	ldr	r2, [r3, #0]
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f042 020e 	orr.w	r2, r2, #14
 800498e:	601a      	str	r2, [r3, #0]
 8004990:	e00f      	b.n	80049b2 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	681a      	ldr	r2, [r3, #0]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 020a 	orr.w	r2, r2, #10
 80049a0:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	681a      	ldr	r2, [r3, #0]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0204 	bic.w	r2, r2, #4
 80049b0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0201 	orr.w	r2, r2, #1
 80049c0:	601a      	str	r2, [r3, #0]
 80049c2:	e005      	b.n	80049d0 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	2200      	movs	r2, #0
 80049c8:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 80049cc:	2302      	movs	r3, #2
 80049ce:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 80049d0:	7dfb      	ldrb	r3, [r7, #23]
} 
 80049d2:	4618      	mov	r0, r3
 80049d4:	3718      	adds	r7, #24
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80049da:	b480      	push	{r7}
 80049dc:	b083      	sub	sp, #12
 80049de:	af00      	add	r7, sp, #0
 80049e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d008      	beq.n	80049fe <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2204      	movs	r2, #4
 80049f0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2200      	movs	r2, #0
 80049f6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e020      	b.n	8004a40 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 020e 	bic.w	r2, r2, #14
 8004a0c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f022 0201 	bic.w	r2, r2, #1
 8004a1c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a26:	2101      	movs	r1, #1
 8004a28:	fa01 f202 	lsl.w	r2, r1, r2
 8004a2c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	370c      	adds	r7, #12
 8004a44:	46bd      	mov	sp, r7
 8004a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4a:	4770      	bx	lr

08004a4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b084      	sub	sp, #16
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004a54:	2300      	movs	r3, #0
 8004a56:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004a5e:	2b02      	cmp	r3, #2
 8004a60:	d005      	beq.n	8004a6e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2204      	movs	r2, #4
 8004a66:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004a68:	2301      	movs	r3, #1
 8004a6a:	73fb      	strb	r3, [r7, #15]
 8004a6c:	e027      	b.n	8004abe <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 020e 	bic.w	r2, r2, #14
 8004a7c:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	681a      	ldr	r2, [r3, #0]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 0201 	bic.w	r2, r2, #1
 8004a8c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a96:	2101      	movs	r1, #1
 8004a98:	fa01 f202 	lsl.w	r2, r1, r2
 8004a9c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	4798      	blx	r3
    } 
  }
  return status;
 8004abe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3710      	adds	r7, #16
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}

08004ac8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ae4:	2204      	movs	r2, #4
 8004ae6:	409a      	lsls	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	4013      	ands	r3, r2
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d024      	beq.n	8004b3a <HAL_DMA_IRQHandler+0x72>
 8004af0:	68bb      	ldr	r3, [r7, #8]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d01f      	beq.n	8004b3a <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0320 	and.w	r3, r3, #32
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d107      	bne.n	8004b18 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 0204 	bic.w	r2, r2, #4
 8004b16:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b20:	2104      	movs	r1, #4
 8004b22:	fa01 f202 	lsl.w	r2, r1, r2
 8004b26:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d06a      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b34:	6878      	ldr	r0, [r7, #4]
 8004b36:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8004b38:	e065      	b.n	8004c06 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b3e:	2202      	movs	r2, #2
 8004b40:	409a      	lsls	r2, r3
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	4013      	ands	r3, r2
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d02c      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0xdc>
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	f003 0302 	and.w	r3, r3, #2
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d027      	beq.n	8004ba4 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d10b      	bne.n	8004b7a <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 020a 	bic.w	r2, r2, #10
 8004b70:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2201      	movs	r2, #1
 8004b76:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b82:	2102      	movs	r1, #2
 8004b84:	fa01 f202 	lsl.w	r2, r1, r2
 8004b88:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d035      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8004ba2:	e030      	b.n	8004c06 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba8:	2208      	movs	r2, #8
 8004baa:	409a      	lsls	r2, r3
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	4013      	ands	r3, r2
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d028      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x13e>
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	f003 0308 	and.w	r3, r3, #8
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d023      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f022 020e 	bic.w	r2, r2, #14
 8004bcc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bd6:	2101      	movs	r1, #1
 8004bd8:	fa01 f202 	lsl.w	r2, r1, r2
 8004bdc:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d004      	beq.n	8004c06 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c00:	6878      	ldr	r0, [r7, #4]
 8004c02:	4798      	blx	r3
    }
  }
}  
 8004c04:	e7ff      	b.n	8004c06 <HAL_DMA_IRQHandler+0x13e>
 8004c06:	bf00      	nop
 8004c08:	3710      	adds	r7, #16
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	bd80      	pop	{r7, pc}

08004c0e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b085      	sub	sp, #20
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	60f8      	str	r0, [r7, #12]
 8004c16:	60b9      	str	r1, [r7, #8]
 8004c18:	607a      	str	r2, [r7, #4]
 8004c1a:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c24:	2101      	movs	r1, #1
 8004c26:	fa01 f202 	lsl.w	r2, r1, r2
 8004c2a:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	683a      	ldr	r2, [r7, #0]
 8004c32:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	685b      	ldr	r3, [r3, #4]
 8004c38:	2b10      	cmp	r3, #16
 8004c3a:	d108      	bne.n	8004c4e <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	68ba      	ldr	r2, [r7, #8]
 8004c4a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004c4c:	e007      	b.n	8004c5e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	68ba      	ldr	r2, [r7, #8]
 8004c54:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	687a      	ldr	r2, [r7, #4]
 8004c5c:	60da      	str	r2, [r3, #12]
}
 8004c5e:	bf00      	nop
 8004c60:	3714      	adds	r7, #20
 8004c62:	46bd      	mov	sp, r7
 8004c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c68:	4770      	bx	lr
	...

08004c6c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	461a      	mov	r2, r3
 8004c7a:	4b09      	ldr	r3, [pc, #36]	; (8004ca0 <DMA_CalcBaseAndBitshift+0x34>)
 8004c7c:	4413      	add	r3, r2
 8004c7e:	4a09      	ldr	r2, [pc, #36]	; (8004ca4 <DMA_CalcBaseAndBitshift+0x38>)
 8004c80:	fba2 2303 	umull	r2, r3, r2, r3
 8004c84:	091b      	lsrs	r3, r3, #4
 8004c86:	009a      	lsls	r2, r3, #2
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	4a06      	ldr	r2, [pc, #24]	; (8004ca8 <DMA_CalcBaseAndBitshift+0x3c>)
 8004c90:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004c92:	bf00      	nop
 8004c94:	370c      	adds	r7, #12
 8004c96:	46bd      	mov	sp, r7
 8004c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c9c:	4770      	bx	lr
 8004c9e:	bf00      	nop
 8004ca0:	bffdfff8 	.word	0xbffdfff8
 8004ca4:	cccccccd 	.word	0xcccccccd
 8004ca8:	40020000 	.word	0x40020000

08004cac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b087      	sub	sp, #28
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004cba:	e14e      	b.n	8004f5a <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004cbc:	683b      	ldr	r3, [r7, #0]
 8004cbe:	681a      	ldr	r2, [r3, #0]
 8004cc0:	2101      	movs	r1, #1
 8004cc2:	697b      	ldr	r3, [r7, #20]
 8004cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8004cc8:	4013      	ands	r3, r2
 8004cca:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	f000 8140 	beq.w	8004f54 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004cd4:	683b      	ldr	r3, [r7, #0]
 8004cd6:	685b      	ldr	r3, [r3, #4]
 8004cd8:	f003 0303 	and.w	r3, r3, #3
 8004cdc:	2b01      	cmp	r3, #1
 8004cde:	d005      	beq.n	8004cec <HAL_GPIO_Init+0x40>
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	f003 0303 	and.w	r3, r3, #3
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d130      	bne.n	8004d4e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	689b      	ldr	r3, [r3, #8]
 8004cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	2203      	movs	r2, #3
 8004cf8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cfc:	43db      	mvns	r3, r3
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	4013      	ands	r3, r2
 8004d02:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	693a      	ldr	r2, [r7, #16]
 8004d1a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d22:	2201      	movs	r2, #1
 8004d24:	697b      	ldr	r3, [r7, #20]
 8004d26:	fa02 f303 	lsl.w	r3, r2, r3
 8004d2a:	43db      	mvns	r3, r3
 8004d2c:	693a      	ldr	r2, [r7, #16]
 8004d2e:	4013      	ands	r3, r2
 8004d30:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d32:	683b      	ldr	r3, [r7, #0]
 8004d34:	685b      	ldr	r3, [r3, #4]
 8004d36:	091b      	lsrs	r3, r3, #4
 8004d38:	f003 0201 	and.w	r2, r3, #1
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d42:	693a      	ldr	r2, [r7, #16]
 8004d44:	4313      	orrs	r3, r2
 8004d46:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	693a      	ldr	r2, [r7, #16]
 8004d4c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	685b      	ldr	r3, [r3, #4]
 8004d52:	f003 0303 	and.w	r3, r3, #3
 8004d56:	2b03      	cmp	r3, #3
 8004d58:	d017      	beq.n	8004d8a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	68db      	ldr	r3, [r3, #12]
 8004d5e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004d60:	697b      	ldr	r3, [r7, #20]
 8004d62:	005b      	lsls	r3, r3, #1
 8004d64:	2203      	movs	r2, #3
 8004d66:	fa02 f303 	lsl.w	r3, r2, r3
 8004d6a:	43db      	mvns	r3, r3
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4013      	ands	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	689a      	ldr	r2, [r3, #8]
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	693a      	ldr	r2, [r7, #16]
 8004d88:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	f003 0303 	and.w	r3, r3, #3
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d123      	bne.n	8004dde <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	08da      	lsrs	r2, r3, #3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	3208      	adds	r2, #8
 8004d9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004da2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	f003 0307 	and.w	r3, r3, #7
 8004daa:	009b      	lsls	r3, r3, #2
 8004dac:	220f      	movs	r2, #15
 8004dae:	fa02 f303 	lsl.w	r3, r2, r3
 8004db2:	43db      	mvns	r3, r3
 8004db4:	693a      	ldr	r2, [r7, #16]
 8004db6:	4013      	ands	r3, r2
 8004db8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	691a      	ldr	r2, [r3, #16]
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f003 0307 	and.w	r3, r3, #7
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dca:	693a      	ldr	r2, [r7, #16]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	08da      	lsrs	r2, r3, #3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	3208      	adds	r2, #8
 8004dd8:	6939      	ldr	r1, [r7, #16]
 8004dda:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	005b      	lsls	r3, r3, #1
 8004de8:	2203      	movs	r2, #3
 8004dea:	fa02 f303 	lsl.w	r3, r2, r3
 8004dee:	43db      	mvns	r3, r3
 8004df0:	693a      	ldr	r2, [r7, #16]
 8004df2:	4013      	ands	r3, r2
 8004df4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f003 0203 	and.w	r2, r3, #3
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	005b      	lsls	r3, r3, #1
 8004e02:	fa02 f303 	lsl.w	r3, r2, r3
 8004e06:	693a      	ldr	r2, [r7, #16]
 8004e08:	4313      	orrs	r3, r2
 8004e0a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	693a      	ldr	r2, [r7, #16]
 8004e10:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	685b      	ldr	r3, [r3, #4]
 8004e16:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 809a 	beq.w	8004f54 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e20:	4b55      	ldr	r3, [pc, #340]	; (8004f78 <HAL_GPIO_Init+0x2cc>)
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	4a54      	ldr	r2, [pc, #336]	; (8004f78 <HAL_GPIO_Init+0x2cc>)
 8004e26:	f043 0301 	orr.w	r3, r3, #1
 8004e2a:	6193      	str	r3, [r2, #24]
 8004e2c:	4b52      	ldr	r3, [pc, #328]	; (8004f78 <HAL_GPIO_Init+0x2cc>)
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	f003 0301 	and.w	r3, r3, #1
 8004e34:	60bb      	str	r3, [r7, #8]
 8004e36:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004e38:	4a50      	ldr	r2, [pc, #320]	; (8004f7c <HAL_GPIO_Init+0x2d0>)
 8004e3a:	697b      	ldr	r3, [r7, #20]
 8004e3c:	089b      	lsrs	r3, r3, #2
 8004e3e:	3302      	adds	r3, #2
 8004e40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004e46:	697b      	ldr	r3, [r7, #20]
 8004e48:	f003 0303 	and.w	r3, r3, #3
 8004e4c:	009b      	lsls	r3, r3, #2
 8004e4e:	220f      	movs	r2, #15
 8004e50:	fa02 f303 	lsl.w	r3, r2, r3
 8004e54:	43db      	mvns	r3, r3
 8004e56:	693a      	ldr	r2, [r7, #16]
 8004e58:	4013      	ands	r3, r2
 8004e5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004e62:	d013      	beq.n	8004e8c <HAL_GPIO_Init+0x1e0>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4a46      	ldr	r2, [pc, #280]	; (8004f80 <HAL_GPIO_Init+0x2d4>)
 8004e68:	4293      	cmp	r3, r2
 8004e6a:	d00d      	beq.n	8004e88 <HAL_GPIO_Init+0x1dc>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a45      	ldr	r2, [pc, #276]	; (8004f84 <HAL_GPIO_Init+0x2d8>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d007      	beq.n	8004e84 <HAL_GPIO_Init+0x1d8>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a44      	ldr	r2, [pc, #272]	; (8004f88 <HAL_GPIO_Init+0x2dc>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d101      	bne.n	8004e80 <HAL_GPIO_Init+0x1d4>
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	e006      	b.n	8004e8e <HAL_GPIO_Init+0x1e2>
 8004e80:	2305      	movs	r3, #5
 8004e82:	e004      	b.n	8004e8e <HAL_GPIO_Init+0x1e2>
 8004e84:	2302      	movs	r3, #2
 8004e86:	e002      	b.n	8004e8e <HAL_GPIO_Init+0x1e2>
 8004e88:	2301      	movs	r3, #1
 8004e8a:	e000      	b.n	8004e8e <HAL_GPIO_Init+0x1e2>
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	697a      	ldr	r2, [r7, #20]
 8004e90:	f002 0203 	and.w	r2, r2, #3
 8004e94:	0092      	lsls	r2, r2, #2
 8004e96:	4093      	lsls	r3, r2
 8004e98:	693a      	ldr	r2, [r7, #16]
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004e9e:	4937      	ldr	r1, [pc, #220]	; (8004f7c <HAL_GPIO_Init+0x2d0>)
 8004ea0:	697b      	ldr	r3, [r7, #20]
 8004ea2:	089b      	lsrs	r3, r3, #2
 8004ea4:	3302      	adds	r3, #2
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004eac:	4b37      	ldr	r3, [pc, #220]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	43db      	mvns	r3, r3
 8004eb6:	693a      	ldr	r2, [r7, #16]
 8004eb8:	4013      	ands	r3, r2
 8004eba:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d003      	beq.n	8004ed0 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004ed0:	4a2e      	ldr	r2, [pc, #184]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004ed6:	4b2d      	ldr	r3, [pc, #180]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004ed8:	68db      	ldr	r3, [r3, #12]
 8004eda:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	43db      	mvns	r3, r3
 8004ee0:	693a      	ldr	r2, [r7, #16]
 8004ee2:	4013      	ands	r3, r2
 8004ee4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	685b      	ldr	r3, [r3, #4]
 8004eea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d003      	beq.n	8004efa <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8004ef2:	693a      	ldr	r2, [r7, #16]
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004efa:	4a24      	ldr	r2, [pc, #144]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f00:	4b22      	ldr	r3, [pc, #136]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	43db      	mvns	r3, r3
 8004f0a:	693a      	ldr	r2, [r7, #16]
 8004f0c:	4013      	ands	r3, r2
 8004f0e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d003      	beq.n	8004f24 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8004f1c:	693a      	ldr	r2, [r7, #16]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004f24:	4a19      	ldr	r2, [pc, #100]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f2a:	4b18      	ldr	r3, [pc, #96]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	43db      	mvns	r3, r3
 8004f34:	693a      	ldr	r2, [r7, #16]
 8004f36:	4013      	ands	r3, r2
 8004f38:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	685b      	ldr	r3, [r3, #4]
 8004f3e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8004f46:	693a      	ldr	r2, [r7, #16]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	4313      	orrs	r3, r2
 8004f4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004f4e:	4a0f      	ldr	r2, [pc, #60]	; (8004f8c <HAL_GPIO_Init+0x2e0>)
 8004f50:	693b      	ldr	r3, [r7, #16]
 8004f52:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	3301      	adds	r3, #1
 8004f58:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	697b      	ldr	r3, [r7, #20]
 8004f60:	fa22 f303 	lsr.w	r3, r2, r3
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	f47f aea9 	bne.w	8004cbc <HAL_GPIO_Init+0x10>
  }
}
 8004f6a:	bf00      	nop
 8004f6c:	bf00      	nop
 8004f6e:	371c      	adds	r7, #28
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr
 8004f78:	40021000 	.word	0x40021000
 8004f7c:	40010000 	.word	0x40010000
 8004f80:	48000400 	.word	0x48000400
 8004f84:	48000800 	.word	0x48000800
 8004f88:	48000c00 	.word	0x48000c00
 8004f8c:	40010400 	.word	0x40010400

08004f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b083      	sub	sp, #12
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
 8004f98:	460b      	mov	r3, r1
 8004f9a:	807b      	strh	r3, [r7, #2]
 8004f9c:	4613      	mov	r3, r2
 8004f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004fa0:	787b      	ldrb	r3, [r7, #1]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d003      	beq.n	8004fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004fa6:	887a      	ldrh	r2, [r7, #2]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004fac:	e002      	b.n	8004fb4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004fae:	887a      	ldrh	r2, [r7, #2]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr

08004fc0 <HAL_HRTIM_Init>:
  * @brief  Initialize a HRTIM instance
  * @param  hhrtim pointer to HAL HRTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_Init(HRTIM_HandleTypeDef * hhrtim)
{
 8004fc0:	b580      	push	{r7, lr}
 8004fc2:	b086      	sub	sp, #24
 8004fc4:	af00      	add	r7, sp, #0
 8004fc6:	6078      	str	r0, [r7, #4]
  uint8_t timer_idx;
  uint32_t hrtim_mcr;

  /* Check the HRTIM handle allocation */
  if(hhrtim == NULL)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_HRTIM_Init+0x12>
  {
    return HAL_ERROR;
 8004fce:	2301      	movs	r3, #1
 8004fd0:	e0ba      	b.n	8005148 <HAL_HRTIM_Init+0x188>
    }
  }
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2202      	movs	r2, #2
 8004fd6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the DMA handles */
  hhrtim->hdmaMaster = (DMA_HandleTypeDef *)NULL;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  hhrtim->hdmaTimerA = (DMA_HandleTypeDef *)NULL;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2200      	movs	r2, #0
 8004fe6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  hhrtim->hdmaTimerB = (DMA_HandleTypeDef *)NULL;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
  hhrtim->hdmaTimerC = (DMA_HandleTypeDef *)NULL;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  hhrtim->hdmaTimerD = (DMA_HandleTypeDef *)NULL;
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  hhrtim->hdmaTimerE = (DMA_HandleTypeDef *)NULL;
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8

  /* HRTIM output synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_MASTER) != (uint32_t)RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	2b00      	cmp	r3, #0
 8005014:	d02e      	beq.n	8005074 <HAL_HRTIM_Init+0xb4>
    assert_param(IS_HRTIM_SYNCOUTPUTPOLARITY(hhrtim->Init.SyncOutputPolarity));

    /* The synchronization output initialization procedure must be done prior
       to the configuration of the MCU outputs (done within HAL_HRTIM_MspInit)
    */
    if (hhrtim->Instance == HRTIM1)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	4a4d      	ldr	r2, [pc, #308]	; (8005150 <HAL_HRTIM_Init+0x190>)
 800501c:	4293      	cmp	r3, r2
 800501e:	d10b      	bne.n	8005038 <HAL_HRTIM_Init+0x78>
    {
      /* Enable the HRTIM peripheral clock */
      __HAL_RCC_HRTIM1_CLK_ENABLE();
 8005020:	4b4c      	ldr	r3, [pc, #304]	; (8005154 <HAL_HRTIM_Init+0x194>)
 8005022:	699b      	ldr	r3, [r3, #24]
 8005024:	4a4b      	ldr	r2, [pc, #300]	; (8005154 <HAL_HRTIM_Init+0x194>)
 8005026:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800502a:	6193      	str	r3, [r2, #24]
 800502c:	4b49      	ldr	r3, [pc, #292]	; (8005154 <HAL_HRTIM_Init+0x194>)
 800502e:	699b      	ldr	r3, [r3, #24]
 8005030:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005034:	60fb      	str	r3, [r7, #12]
 8005036:	68fb      	ldr	r3, [r7, #12]
    }

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	613b      	str	r3, [r7, #16]

    /* Set the event to be sent on the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_SRC);
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005046:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputSource & HRTIM_MCR_SYNC_SRC);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	691b      	ldr	r3, [r3, #16]
 800504c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	4313      	orrs	r3, r2
 8005054:	613b      	str	r3, [r7, #16]

    /* Set the polarity of the synchronization output */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_OUT);
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800505c:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncOutputPolarity & HRTIM_MCR_SYNC_OUT);
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8005066:	693a      	ldr	r2, [r7, #16]
 8005068:	4313      	orrs	r3, r2
 800506a:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	601a      	str	r2, [r3, #0]

  /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
#if (USE_HAL_HRTIM_REGISTER_CALLBACKS == 1)
  hhrtim->MspInitCallback(hhrtim);
#else
  HAL_HRTIM_MspInit(hhrtim);
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f7fe f927 	bl	80032c8 <HAL_HRTIM_MspInit>
#endif /* USE_HAL_HRTIM_REGISTER_CALLBACKS */

  /* HRTIM input synchronization configuration (if required) */
  if ((hhrtim->Init.SyncOptions & HRTIM_SYNCOPTION_SLAVE) != (uint32_t)RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	2b00      	cmp	r3, #0
 8005084:	d012      	beq.n	80050ac <HAL_HRTIM_Init+0xec>
  {
    /* Check parameters */
    assert_param(IS_HRTIM_SYNCINPUTSOURCE(hhrtim->Init.SyncInputSource));

    hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	613b      	str	r3, [r7, #16]

    /* Set the synchronization input source */
    hrtim_mcr &= ~(HRTIM_MCR_SYNC_IN);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005094:	613b      	str	r3, [r7, #16]
    hrtim_mcr |= (hhrtim->Init.SyncInputSource & HRTIM_MCR_SYNC_IN);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	68db      	ldr	r3, [r3, #12]
 800509a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800509e:	693a      	ldr	r2, [r7, #16]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	613b      	str	r3, [r7, #16]

    /* Update the HRTIM registers */
    hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	693a      	ldr	r2, [r7, #16]
 80050aa:	601a      	str	r2, [r3, #0]
  }

  /* Initialize the HRTIM state*/
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Initialize the lock status of the HRTIM HAL API */
  __HAL_UNLOCK(hhrtim);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  /* Initialize timer related parameters */
  for (timer_idx = HRTIM_TIMERINDEX_TIMER_A ;
 80050bc:	2300      	movs	r3, #0
 80050be:	75fb      	strb	r3, [r7, #23]
 80050c0:	e03e      	b.n	8005140 <HAL_HRTIM_Init+0x180>
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
       timer_idx++)
  {
    hhrtim->TimerParam[timer_idx].CaptureTrigger1 = HRTIM_CAPTURETRIGGER_NONE;
 80050c2:	7dfa      	ldrb	r2, [r7, #23]
 80050c4:	6879      	ldr	r1, [r7, #4]
 80050c6:	4613      	mov	r3, r2
 80050c8:	00db      	lsls	r3, r3, #3
 80050ca:	1a9b      	subs	r3, r3, r2
 80050cc:	009b      	lsls	r3, r3, #2
 80050ce:	440b      	add	r3, r1
 80050d0:	3318      	adds	r3, #24
 80050d2:	2200      	movs	r2, #0
 80050d4:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].CaptureTrigger2 = HRTIM_CAPTURETRIGGER_NONE;
 80050d6:	7dfa      	ldrb	r2, [r7, #23]
 80050d8:	6879      	ldr	r1, [r7, #4]
 80050da:	4613      	mov	r3, r2
 80050dc:	00db      	lsls	r3, r3, #3
 80050de:	1a9b      	subs	r3, r3, r2
 80050e0:	009b      	lsls	r3, r3, #2
 80050e2:	440b      	add	r3, r1
 80050e4:	331c      	adds	r3, #28
 80050e6:	2200      	movs	r2, #0
 80050e8:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].InterruptRequests = HRTIM_IT_NONE;
 80050ea:	7dfa      	ldrb	r2, [r7, #23]
 80050ec:	6879      	ldr	r1, [r7, #4]
 80050ee:	4613      	mov	r3, r2
 80050f0:	00db      	lsls	r3, r3, #3
 80050f2:	1a9b      	subs	r3, r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	440b      	add	r3, r1
 80050f8:	3320      	adds	r3, #32
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMARequests = HRTIM_IT_NONE;
 80050fe:	7dfa      	ldrb	r2, [r7, #23]
 8005100:	6879      	ldr	r1, [r7, #4]
 8005102:	4613      	mov	r3, r2
 8005104:	00db      	lsls	r3, r3, #3
 8005106:	1a9b      	subs	r3, r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	440b      	add	r3, r1
 800510c:	3324      	adds	r3, #36	; 0x24
 800510e:	2200      	movs	r2, #0
 8005110:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASrcAddress = 0U;
 8005112:	7dfa      	ldrb	r2, [r7, #23]
 8005114:	6879      	ldr	r1, [r7, #4]
 8005116:	4613      	mov	r3, r2
 8005118:	00db      	lsls	r3, r3, #3
 800511a:	1a9b      	subs	r3, r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	440b      	add	r3, r1
 8005120:	3328      	adds	r3, #40	; 0x28
 8005122:	2200      	movs	r2, #0
 8005124:	601a      	str	r2, [r3, #0]
    hhrtim->TimerParam[timer_idx].DMASize = 0U;
 8005126:	7dfa      	ldrb	r2, [r7, #23]
 8005128:	6879      	ldr	r1, [r7, #4]
 800512a:	4613      	mov	r3, r2
 800512c:	00db      	lsls	r3, r3, #3
 800512e:	1a9b      	subs	r3, r3, r2
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	440b      	add	r3, r1
 8005134:	3330      	adds	r3, #48	; 0x30
 8005136:	2200      	movs	r2, #0
 8005138:	601a      	str	r2, [r3, #0]
       timer_idx++)
 800513a:	7dfb      	ldrb	r3, [r7, #23]
 800513c:	3301      	adds	r3, #1
 800513e:	75fb      	strb	r3, [r7, #23]
       timer_idx <= HRTIM_TIMERINDEX_MASTER ;
 8005140:	7dfb      	ldrb	r3, [r7, #23]
 8005142:	2b05      	cmp	r3, #5
 8005144:	d9bd      	bls.n	80050c2 <HAL_HRTIM_Init+0x102>
  }

  return HAL_OK;
 8005146:	2300      	movs	r3, #0
}
 8005148:	4618      	mov	r0, r3
 800514a:	3718      	adds	r7, #24
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	40017400 	.word	0x40017400
 8005154:	40021000 	.word	0x40021000

08005158 <HAL_HRTIM_DLLCalibrationStart>:
  *       within the HAL_HRTIM_PollForDLLCalibration function, just before
  *       exiting the function.
  */
HAL_StatusTypeDef HAL_HRTIM_DLLCalibrationStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t CalibrationRate)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_CALIBRATIONRATE(CalibrationRate));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_HRTIM_DLLCalibrationStart+0x18>
 800516c:	2302      	movs	r3, #2
 800516e:	e045      	b.n	80051fc <HAL_HRTIM_DLLCalibrationStart+0xa4>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (CalibrationRate == HRTIM_SINGLE_CALIBRATION)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005186:	d114      	bne.n	80051b2 <HAL_HRTIM_DLLCalibrationStart+0x5a>
  {
    /* One shot DLL calibration */
    CLEAR_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f8d3 23cc 	ldr.w	r2, [r3, #972]	; 0x3cc
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f022 0202 	bic.w	r2, r2, #2
 8005198:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f8d3 23cc 	ldr.w	r2, [r3, #972]	; 0x3cc
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f042 0201 	orr.w	r2, r2, #1
 80051ac:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
 80051b0:	e01f      	b.n	80051f2 <HAL_HRTIM_DLLCalibrationStart+0x9a>
  }
  else
  {
    /* Periodic DLL calibration */
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALEN);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f8d3 23cc 	ldr.w	r2, [r3, #972]	; 0x3cc
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f042 0202 	orr.w	r2, r2, #2
 80051c2:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
    MODIFY_REG(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CALRTE, CalibrationRate);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f8d3 33cc 	ldr.w	r3, [r3, #972]	; 0x3cc
 80051ce:	f023 010c 	bic.w	r1, r3, #12
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	683a      	ldr	r2, [r7, #0]
 80051d8:	430a      	orrs	r2, r1
 80051da:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
    SET_BIT(hhrtim->Instance->sCommonRegs.DLLCR, HRTIM_DLLCR_CAL);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f8d3 23cc 	ldr.w	r2, [r3, #972]	; 0x3cc
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0201 	orr.w	r2, r2, #1
 80051ee:	f8c3 23cc 	str.w	r2, [r3, #972]	; 0x3cc
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2201      	movs	r2, #1
 80051f6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  return HAL_OK;
 80051fa:	2300      	movs	r3, #0
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	370c      	adds	r7, #12
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <HAL_HRTIM_PollForDLLCalibration>:
  * @param  Timeout Timeout duration in millisecond
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_PollForDLLCalibration(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t Timeout)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  tickstart = HAL_GetTick();
 8005212:	f7fe fb11 	bl	8003838 <HAL_GetTick>
 8005216:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8005218:	e014      	b.n	8005244 <HAL_HRTIM_PollForDLLCalibration+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005220:	d010      	beq.n	8005244 <HAL_HRTIM_PollForDLLCalibration+0x3c>
    {
      if(((HAL_GetTick()-tickstart) > Timeout) || (Timeout == 0U))
 8005222:	f7fe fb09 	bl	8003838 <HAL_GetTick>
 8005226:	4602      	mov	r2, r0
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	1ad3      	subs	r3, r2, r3
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	429a      	cmp	r2, r3
 8005230:	d302      	bcc.n	8005238 <HAL_HRTIM_PollForDLLCalibration+0x30>
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d105      	bne.n	8005244 <HAL_HRTIM_PollForDLLCalibration+0x3c>
      {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2207      	movs	r2, #7
 800523c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
        return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e011      	b.n	8005268 <HAL_HRTIM_PollForDLLCalibration+0x60>
  while(__HAL_HRTIM_GET_FLAG(hhrtim, HRTIM_IT_DLLRDY) == (uint32_t)RESET)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f8d3 3388 	ldr.w	r3, [r3, #904]	; 0x388
 800524c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005250:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005254:	d1e1      	bne.n	800521a <HAL_HRTIM_PollForDLLCalibration+0x12>
      }
    }
  }

  /* Set HRTIM State */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process unlocked */
  __HAL_UNLOCK(hhrtim);
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2200      	movs	r2, #0
 8005262:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8005266:	2300      	movs	r3, #0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3710      	adds	r7, #16
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_HRTIM_TimeBaseConfig>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_TimeBaseConfig(HRTIM_HandleTypeDef *hhrtim,
                                           uint32_t TimerIdx,
                                           const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));
  assert_param(IS_HRTIM_PRESCALERRATIO(pTimeBaseCfg->PrescalerRatio));
  assert_param(IS_HRTIM_MODE(pTimeBaseCfg->Mode));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8005282:	b2db      	uxtb	r3, r3
 8005284:	2b02      	cmp	r3, #2
 8005286:	d101      	bne.n	800528c <HAL_HRTIM_TimeBaseConfig+0x1c>
  {
     return HAL_BUSY;
 8005288:	2302      	movs	r3, #2
 800528a:	e015      	b.n	80052b8 <HAL_HRTIM_TimeBaseConfig+0x48>
  }

  /* Set the HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2202      	movs	r2, #2
 8005290:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	2b05      	cmp	r3, #5
 8005298:	d104      	bne.n	80052a4 <HAL_HRTIM_TimeBaseConfig+0x34>
  {
    /* Configure master timer time base unit */
    HRTIM_MasterBase_Config(hhrtim, pTimeBaseCfg);
 800529a:	6879      	ldr	r1, [r7, #4]
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f000 fb84 	bl	80059aa <HRTIM_MasterBase_Config>
 80052a2:	e004      	b.n	80052ae <HAL_HRTIM_TimeBaseConfig+0x3e>
  }
  else
  {
    /* Configure timing unit time base unit */
    HRTIM_TimingUnitBase_Config(hhrtim, TimerIdx, pTimeBaseCfg);
 80052a4:	687a      	ldr	r2, [r7, #4]
 80052a6:	68b9      	ldr	r1, [r7, #8]
 80052a8:	68f8      	ldr	r0, [r7, #12]
 80052aa:	f000 fbad 	bl	8005a08 <HRTIM_TimingUnitBase_Config>
  }

  /* Set HRTIM state */
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  return HAL_OK;
 80052b6:	2300      	movs	r3, #0
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3710      	adds	r7, #16
 80052bc:	46bd      	mov	sp, r7
 80052be:	bd80      	pop	{r7, pc}

080052c0 <HAL_HRTIM_ADCTriggerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_ADCTriggerConfig(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t ADCTrigger,
                                             const HRTIM_ADCTriggerCfgTypeDef* pADCTriggerCfg)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b087      	sub	sp, #28
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	60f8      	str	r0, [r7, #12]
 80052c8:	60b9      	str	r1, [r7, #8]
 80052ca:	607a      	str	r2, [r7, #4]

  /* Check parameters */
  assert_param(IS_HRTIM_ADCTRIGGER(ADCTrigger));
  assert_param(IS_HRTIM_ADCTRIGGERUPDATE(pADCTriggerCfg->UpdateSource));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80052d2:	b2db      	uxtb	r3, r3
 80052d4:	2b02      	cmp	r3, #2
 80052d6:	d101      	bne.n	80052dc <HAL_HRTIM_ADCTriggerConfig+0x1c>
  {
     return HAL_BUSY;
 80052d8:	2302      	movs	r3, #2
 80052da:	e095      	b.n	8005408 <HAL_HRTIM_ADCTriggerConfig+0x148>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d101      	bne.n	80052ea <HAL_HRTIM_ADCTriggerConfig+0x2a>
 80052e6:	2302      	movs	r3, #2
 80052e8:	e08e      	b.n	8005408 <HAL_HRTIM_ADCTriggerConfig+0x148>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	2202      	movs	r2, #2
 80052f6:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Set the ADC trigger update source */
  hrtim_cr1 = hhrtim->Instance->sCommonRegs.CR1;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005302:	617b      	str	r3, [r7, #20]

  switch (ADCTrigger)
 8005304:	68bb      	ldr	r3, [r7, #8]
 8005306:	3b01      	subs	r3, #1
 8005308:	2b07      	cmp	r3, #7
 800530a:	d85e      	bhi.n	80053ca <HAL_HRTIM_ADCTriggerConfig+0x10a>
 800530c:	a201      	add	r2, pc, #4	; (adr r2, 8005314 <HAL_HRTIM_ADCTriggerConfig+0x54>)
 800530e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005312:	bf00      	nop
 8005314:	08005335 	.word	0x08005335
 8005318:	08005359 	.word	0x08005359
 800531c:	080053cb 	.word	0x080053cb
 8005320:	0800537f 	.word	0x0800537f
 8005324:	080053cb 	.word	0x080053cb
 8005328:	080053cb 	.word	0x080053cb
 800532c:	080053cb 	.word	0x080053cb
 8005330:	080053a5 	.word	0x080053a5
  {
  case HRTIM_ADCTRIGGER_1:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC1USRC);
 8005334:	697b      	ldr	r3, [r7, #20]
 8005336:	f423 23e0 	bic.w	r3, r3, #458752	; 0x70000
 800533a:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= (pADCTriggerCfg->UpdateSource & HRTIM_CR1_ADC1USRC);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8005344:	697a      	ldr	r2, [r7, #20]
 8005346:	4313      	orrs	r3, r2
 8005348:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 1 source */
      hhrtim->Instance->sCommonRegs.ADC1R = pADCTriggerCfg->Trigger;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	687a      	ldr	r2, [r7, #4]
 8005350:	6852      	ldr	r2, [r2, #4]
 8005352:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
      break;
 8005356:	e041      	b.n	80053dc <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_2:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC2USRC);
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	f423 1360 	bic.w	r3, r3, #3670016	; 0x380000
 800535e:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 3U) & HRTIM_CR1_ADC2USRC);
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	00db      	lsls	r3, r3, #3
 8005366:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	4313      	orrs	r3, r2
 800536e:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 2 source */
      hhrtim->Instance->sCommonRegs.ADC2R = pADCTriggerCfg->Trigger;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	6852      	ldr	r2, [r2, #4]
 8005378:	f8c3 23c0 	str.w	r2, [r3, #960]	; 0x3c0
      break;
 800537c:	e02e      	b.n	80053dc <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_3:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC3USRC);
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005384:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 6U) & HRTIM_CR1_ADC3USRC);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	019b      	lsls	r3, r3, #6
 800538c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	4313      	orrs	r3, r2
 8005394:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 3 source */
      hhrtim->Instance->sCommonRegs.ADC3R = pADCTriggerCfg->Trigger;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	6852      	ldr	r2, [r2, #4]
 800539e:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
      break;
 80053a2:	e01b      	b.n	80053dc <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  case HRTIM_ADCTRIGGER_4:
    {
      hrtim_cr1 &= ~(HRTIM_CR1_ADC4USRC);
 80053a4:	697b      	ldr	r3, [r7, #20]
 80053a6:	f023 6360 	bic.w	r3, r3, #234881024	; 0xe000000
 80053aa:	617b      	str	r3, [r7, #20]
      hrtim_cr1 |= ((pADCTriggerCfg->UpdateSource << 9U) & HRTIM_CR1_ADC4USRC);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	025b      	lsls	r3, r3, #9
 80053b2:	f003 6360 	and.w	r3, r3, #234881024	; 0xe000000
 80053b6:	697a      	ldr	r2, [r7, #20]
 80053b8:	4313      	orrs	r3, r2
 80053ba:	617b      	str	r3, [r7, #20]

      /* Set the ADC trigger 4 source */
      hhrtim->Instance->sCommonRegs.ADC4R = pADCTriggerCfg->Trigger;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6852      	ldr	r2, [r2, #4]
 80053c4:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
      break;
 80053c8:	e008      	b.n	80053dc <HAL_HRTIM_ADCTriggerConfig+0x11c>
    }

  default:
    {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	2207      	movs	r2, #7
 80053ce:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 80053da:	bf00      	nop
    }
  }

  if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b07      	cmp	r3, #7
 80053e6:	d101      	bne.n	80053ec <HAL_HRTIM_ADCTriggerConfig+0x12c>
  {
     return HAL_ERROR;
 80053e8:	2301      	movs	r3, #1
 80053ea:	e00d      	b.n	8005408 <HAL_HRTIM_ADCTriggerConfig+0x148>
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sCommonRegs.CR1 = hrtim_cr1;
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	697a      	ldr	r2, [r7, #20]
 80053f2:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	2201      	movs	r2, #1
 80053fa:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8005406:	2300      	movs	r3, #0
}
 8005408:	4618      	mov	r0, r3
 800540a:	371c      	adds	r7, #28
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <HAL_HRTIM_WaveformTimerConfig>:
  * @note This function must be called before starting the timer
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformTimerConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b084      	sub	sp, #16
 8005418:	af00      	add	r7, sp, #0
 800541a:	60f8      	str	r0, [r7, #12]
 800541c:	60b9      	str	r1, [r7, #8]
 800541e:	607a      	str	r2, [r7, #4]
  assert_param(IS_HRTIM_DACSYNC(pTimerCfg->DACSynchro));
  assert_param(IS_HRTIM_PRELOAD(pTimerCfg->PreloadEnable));
  assert_param(IS_HRTIM_TIMERBURSTMODE(pTimerCfg->BurstMode));
  assert_param(IS_HRTIM_UPDATEONREPETITION(pTimerCfg->RepetitionUpdate));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8005426:	b2db      	uxtb	r3, r3
 8005428:	2b02      	cmp	r3, #2
 800542a:	d101      	bne.n	8005430 <HAL_HRTIM_WaveformTimerConfig+0x1c>
  {
     return HAL_BUSY;
 800542c:	2302      	movs	r3, #2
 800542e:	e05f      	b.n	80054f0 <HAL_HRTIM_WaveformTimerConfig+0xdc>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8005436:	2b01      	cmp	r3, #1
 8005438:	d101      	bne.n	800543e <HAL_HRTIM_WaveformTimerConfig+0x2a>
 800543a:	2302      	movs	r3, #2
 800543c:	e058      	b.n	80054f0 <HAL_HRTIM_WaveformTimerConfig+0xdc>
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	2201      	movs	r2, #1
 8005442:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	2202      	movs	r2, #2
 800544a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 800544e:	68bb      	ldr	r3, [r7, #8]
 8005450:	2b05      	cmp	r3, #5
 8005452:	d104      	bne.n	800545e <HAL_HRTIM_WaveformTimerConfig+0x4a>
    assert_param(IS_HRTIM_UPDATEGATING_MASTER(pTimerCfg->UpdateGating));
    assert_param(IS_HRTIM_MASTER_IT(pTimerCfg->InterruptRequests));
    assert_param(IS_HRTIM_MASTER_DMA(pTimerCfg->DMARequests));

    /* Configure master timer */
    HRTIM_MasterWaveform_Config(hhrtim, pTimerCfg);
 8005454:	6879      	ldr	r1, [r7, #4]
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 fb16 	bl	8005a88 <HRTIM_MasterWaveform_Config>
 800545c:	e004      	b.n	8005468 <HAL_HRTIM_WaveformTimerConfig+0x54>
    assert_param(IS_HRTIM_TIMUPDATETRIGGER(pTimerCfg->UpdateTrigger));
    assert_param(IS_HRTIM_TIMRESETTRIGGER(pTimerCfg->ResetTrigger));
    assert_param(IS_HRTIM_TIMUPDATEONRESET(pTimerCfg->ResetUpdate));

    /* Configure timing unit */
    HRTIM_TimingUnitWaveform_Config(hhrtim, TimerIdx, pTimerCfg);
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	68b9      	ldr	r1, [r7, #8]
 8005462:	68f8      	ldr	r0, [r7, #12]
 8005464:	f000 fb76 	bl	8005b54 <HRTIM_TimingUnitWaveform_Config>
  }

  /* Update timer parameters */
  hhrtim->TimerParam[TimerIdx].InterruptRequests = pTimerCfg->InterruptRequests;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6819      	ldr	r1, [r3, #0]
 800546c:	68f8      	ldr	r0, [r7, #12]
 800546e:	68ba      	ldr	r2, [r7, #8]
 8005470:	4613      	mov	r3, r2
 8005472:	00db      	lsls	r3, r3, #3
 8005474:	1a9b      	subs	r3, r3, r2
 8005476:	009b      	lsls	r3, r3, #2
 8005478:	4403      	add	r3, r0
 800547a:	3320      	adds	r3, #32
 800547c:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMARequests = pTimerCfg->DMARequests;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6859      	ldr	r1, [r3, #4]
 8005482:	68f8      	ldr	r0, [r7, #12]
 8005484:	68ba      	ldr	r2, [r7, #8]
 8005486:	4613      	mov	r3, r2
 8005488:	00db      	lsls	r3, r3, #3
 800548a:	1a9b      	subs	r3, r3, r2
 800548c:	009b      	lsls	r3, r3, #2
 800548e:	4403      	add	r3, r0
 8005490:	3324      	adds	r3, #36	; 0x24
 8005492:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASrcAddress = pTimerCfg->DMASrcAddress;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6899      	ldr	r1, [r3, #8]
 8005498:	68f8      	ldr	r0, [r7, #12]
 800549a:	68ba      	ldr	r2, [r7, #8]
 800549c:	4613      	mov	r3, r2
 800549e:	00db      	lsls	r3, r3, #3
 80054a0:	1a9b      	subs	r3, r3, r2
 80054a2:	009b      	lsls	r3, r3, #2
 80054a4:	4403      	add	r3, r0
 80054a6:	3328      	adds	r3, #40	; 0x28
 80054a8:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMADstAddress = pTimerCfg->DMADstAddress;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	68d9      	ldr	r1, [r3, #12]
 80054ae:	68f8      	ldr	r0, [r7, #12]
 80054b0:	68ba      	ldr	r2, [r7, #8]
 80054b2:	4613      	mov	r3, r2
 80054b4:	00db      	lsls	r3, r3, #3
 80054b6:	1a9b      	subs	r3, r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	4403      	add	r3, r0
 80054bc:	332c      	adds	r3, #44	; 0x2c
 80054be:	6019      	str	r1, [r3, #0]
  hhrtim->TimerParam[TimerIdx].DMASize = pTimerCfg->DMASize;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	6919      	ldr	r1, [r3, #16]
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	68ba      	ldr	r2, [r7, #8]
 80054c8:	4613      	mov	r3, r2
 80054ca:	00db      	lsls	r3, r3, #3
 80054cc:	1a9b      	subs	r3, r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	4403      	add	r3, r0
 80054d2:	3330      	adds	r3, #48	; 0x30
 80054d4:	6019      	str	r1, [r3, #0]

  /* Force a software update */
  HRTIM_ForceRegistersUpdate(hhrtim, TimerIdx);
 80054d6:	68b9      	ldr	r1, [r7, #8]
 80054d8:	68f8      	ldr	r0, [r7, #12]
 80054da:	f000 fd53 	bl	8005f84 <HRTIM_ForceRegistersUpdate>

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2200      	movs	r2, #0
 80054ea:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80054ee:	2300      	movs	r3, #0
}
 80054f0:	4618      	mov	r0, r3
 80054f2:	3710      	adds	r7, #16
 80054f4:	46bd      	mov	sp, r7
 80054f6:	bd80      	pop	{r7, pc}

080054f8 <HAL_HRTIM_WaveformCompareConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCompareConfig(HRTIM_HandleTypeDef * hhrtim,
                                                  uint32_t TimerIdx,
                                                  uint32_t CompareUnit,
                                                  const HRTIM_CompareCfgTypeDef* pCompareCfg)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b085      	sub	sp, #20
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	60f8      	str	r0, [r7, #12]
 8005500:	60b9      	str	r1, [r7, #8]
 8005502:	607a      	str	r2, [r7, #4]
 8005504:	603b      	str	r3, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERINDEX(TimerIdx));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b02      	cmp	r3, #2
 8005510:	d101      	bne.n	8005516 <HAL_HRTIM_WaveformCompareConfig+0x1e>
  {
     return HAL_BUSY;
 8005512:	2302      	movs	r3, #2
 8005514:	e157      	b.n	80057c6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 800551c:	2b01      	cmp	r3, #1
 800551e:	d101      	bne.n	8005524 <HAL_HRTIM_WaveformCompareConfig+0x2c>
 8005520:	2302      	movs	r3, #2
 8005522:	e150      	b.n	80057c6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2201      	movs	r2, #1
 8005528:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	2202      	movs	r2, #2
 8005530:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the compare unit */
  if (TimerIdx == HRTIM_TIMERINDEX_MASTER)
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	2b05      	cmp	r3, #5
 8005538:	d140      	bne.n	80055bc <HAL_HRTIM_WaveformCompareConfig+0xc4>
  {
    switch (CompareUnit)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	3b01      	subs	r3, #1
 800553e:	2b07      	cmp	r3, #7
 8005540:	d82a      	bhi.n	8005598 <HAL_HRTIM_WaveformCompareConfig+0xa0>
 8005542:	a201      	add	r2, pc, #4	; (adr r2, 8005548 <HAL_HRTIM_WaveformCompareConfig+0x50>)
 8005544:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005548:	08005569 	.word	0x08005569
 800554c:	08005575 	.word	0x08005575
 8005550:	08005599 	.word	0x08005599
 8005554:	08005581 	.word	0x08005581
 8005558:	08005599 	.word	0x08005599
 800555c:	08005599 	.word	0x08005599
 8005560:	08005599 	.word	0x08005599
 8005564:	0800558d 	.word	0x0800558d
    {
      case HRTIM_COMPAREUNIT_1:
        {
        hhrtim->Instance->sMasterRegs.MCMP1R = pCompareCfg->CompareValue;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	683a      	ldr	r2, [r7, #0]
 800556e:	6812      	ldr	r2, [r2, #0]
 8005570:	61da      	str	r2, [r3, #28]
        break;
 8005572:	e01a      	b.n	80055aa <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_2:
        {
        hhrtim->Instance->sMasterRegs.MCMP2R = pCompareCfg->CompareValue;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	683a      	ldr	r2, [r7, #0]
 800557a:	6812      	ldr	r2, [r2, #0]
 800557c:	625a      	str	r2, [r3, #36]	; 0x24
        break;
 800557e:	e014      	b.n	80055aa <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_3:
        {
        hhrtim->Instance->sMasterRegs.MCMP3R = pCompareCfg->CompareValue;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	683a      	ldr	r2, [r7, #0]
 8005586:	6812      	ldr	r2, [r2, #0]
 8005588:	629a      	str	r2, [r3, #40]	; 0x28
        break;
 800558a:	e00e      	b.n	80055aa <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      case HRTIM_COMPAREUNIT_4:
        {
        hhrtim->Instance->sMasterRegs.MCMP4R = pCompareCfg->CompareValue;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	683a      	ldr	r2, [r7, #0]
 8005592:	6812      	ldr	r2, [r2, #0]
 8005594:	62da      	str	r2, [r3, #44]	; 0x2c
        break;
 8005596:	e008      	b.n	80055aa <HAL_HRTIM_WaveformCompareConfig+0xb2>
        }

      default:
        {
        hhrtim->State = HAL_HRTIM_STATE_ERROR;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2207      	movs	r2, #7
 800559c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

        /* Process Unlocked */
        __HAL_UNLOCK(hhrtim);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

        break;
 80055a8:	bf00      	nop
        }
    }

    if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80055b0:	b2db      	uxtb	r3, r3
 80055b2:	2b07      	cmp	r3, #7
 80055b4:	f040 80fe 	bne.w	80057b4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
    {
     return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e104      	b.n	80057c6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
    }

  }
  else
  {
    switch (CompareUnit)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	3b01      	subs	r3, #1
 80055c0:	2b07      	cmp	r3, #7
 80055c2:	f200 80e3 	bhi.w	800578c <HAL_HRTIM_WaveformCompareConfig+0x294>
 80055c6:	a201      	add	r2, pc, #4	; (adr r2, 80055cc <HAL_HRTIM_WaveformCompareConfig+0xd4>)
 80055c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055cc:	080055ed 	.word	0x080055ed
 80055d0:	08005601 	.word	0x08005601
 80055d4:	0800578d 	.word	0x0800578d
 80055d8:	080056bd 	.word	0x080056bd
 80055dc:	0800578d 	.word	0x0800578d
 80055e0:	0800578d 	.word	0x0800578d
 80055e4:	0800578d 	.word	0x0800578d
 80055e8:	080056d1 	.word	0x080056d1
    {
    case HRTIM_COMPAREUNIT_1:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->CompareValue;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	6819      	ldr	r1, [r3, #0]
 80055f0:	683b      	ldr	r3, [r7, #0]
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	01db      	lsls	r3, r3, #7
 80055f8:	440b      	add	r3, r1
 80055fa:	339c      	adds	r3, #156	; 0x9c
 80055fc:	601a      	str	r2, [r3, #0]
        break;
 80055fe:	e0d1      	b.n	80057a4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP2xR = pCompareCfg->CompareValue;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6819      	ldr	r1, [r3, #0]
 8005604:	683b      	ldr	r3, [r7, #0]
 8005606:	681a      	ldr	r2, [r3, #0]
 8005608:	68bb      	ldr	r3, [r7, #8]
 800560a:	01db      	lsls	r3, r3, #7
 800560c:	440b      	add	r3, r1
 800560e:	33a4      	adds	r3, #164	; 0xa4
 8005610:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	2b00      	cmp	r3, #0
 8005618:	d03f      	beq.n	800569a <HAL_HRTIM_WaveformCompareConfig+0x1a2>
        {
          /* Configure auto-delayed mode */
          /* DELCMP2 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP2;
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681a      	ldr	r2, [r3, #0]
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	3301      	adds	r3, #1
 8005622:	01db      	lsls	r3, r3, #7
 8005624:	4413      	add	r3, r2
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	6811      	ldr	r1, [r2, #0]
 800562c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	3301      	adds	r3, #1
 8005634:	01db      	lsls	r3, r3, #7
 8005636:	440b      	add	r3, r1
 8005638:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= pCompareCfg->AutoDelayedMode;
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	3301      	adds	r3, #1
 8005642:	01db      	lsls	r3, r3, #7
 8005644:	4413      	add	r3, r2
 8005646:	681a      	ldr	r2, [r3, #0]
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	685b      	ldr	r3, [r3, #4]
 800564c:	68f9      	ldr	r1, [r7, #12]
 800564e:	6809      	ldr	r1, [r1, #0]
 8005650:	431a      	orrs	r2, r3
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	3301      	adds	r3, #1
 8005656:	01db      	lsls	r3, r3, #7
 8005658:	440b      	add	r3, r1
 800565a:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	685b      	ldr	r3, [r3, #4]
 8005660:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005664:	d109      	bne.n	800567a <HAL_HRTIM_WaveformCompareConfig+0x182>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	6819      	ldr	r1, [r3, #0]
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	689a      	ldr	r2, [r3, #8]
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	01db      	lsls	r3, r3, #7
 8005672:	440b      	add	r3, r1
 8005674:	339c      	adds	r3, #156	; 0x9c
 8005676:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP2 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
        }
         break;
 8005678:	e091      	b.n	800579e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800567a:	683b      	ldr	r3, [r7, #0]
 800567c:	685b      	ldr	r3, [r3, #4]
 800567e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005682:	f040 808c 	bne.w	800579e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6819      	ldr	r1, [r3, #0]
 800568a:	683b      	ldr	r3, [r7, #0]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	01db      	lsls	r3, r3, #7
 8005692:	440b      	add	r3, r1
 8005694:	33a8      	adds	r3, #168	; 0xa8
 8005696:	601a      	str	r2, [r3, #0]
         break;
 8005698:	e081      	b.n	800579e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP2, 0U);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	3301      	adds	r3, #1
 80056a2:	01db      	lsls	r3, r3, #7
 80056a4:	4413      	add	r3, r2
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	68fa      	ldr	r2, [r7, #12]
 80056aa:	6811      	ldr	r1, [r2, #0]
 80056ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	3301      	adds	r3, #1
 80056b4:	01db      	lsls	r3, r3, #7
 80056b6:	440b      	add	r3, r1
 80056b8:	601a      	str	r2, [r3, #0]
         break;
 80056ba:	e070      	b.n	800579e <HAL_HRTIM_WaveformCompareConfig+0x2a6>
      }

    case HRTIM_COMPAREUNIT_3:
      {
        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->CompareValue;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6819      	ldr	r1, [r3, #0]
 80056c0:	683b      	ldr	r3, [r7, #0]
 80056c2:	681a      	ldr	r2, [r3, #0]
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	01db      	lsls	r3, r3, #7
 80056c8:	440b      	add	r3, r1
 80056ca:	33a8      	adds	r3, #168	; 0xa8
 80056cc:	601a      	str	r2, [r3, #0]
        break;
 80056ce:	e069      	b.n	80057a4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
      {
        /* Check parameters */
        assert_param(IS_HRTIM_COMPAREUNIT_AUTODELAYEDMODE(CompareUnit, pCompareCfg->AutoDelayedMode));

        /* Set the compare value */
        hhrtim->Instance->sTimerxRegs[TimerIdx].CMP4xR = pCompareCfg->CompareValue;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	6819      	ldr	r1, [r3, #0]
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	01db      	lsls	r3, r3, #7
 80056dc:	440b      	add	r3, r1
 80056de:	33ac      	adds	r3, #172	; 0xac
 80056e0:	601a      	str	r2, [r3, #0]

        if (pCompareCfg->AutoDelayedMode != HRTIM_AUTODELAYEDMODE_REGULAR)
 80056e2:	683b      	ldr	r3, [r7, #0]
 80056e4:	685b      	ldr	r3, [r3, #4]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d03f      	beq.n	800576a <HAL_HRTIM_WaveformCompareConfig+0x272>
        {
          /* Configure auto-delayed mode */
          /* DELCMP4 bitfield must be reset when reprogrammed from one value */
          /* to the other to reinitialize properly the auto-delayed mechanism */
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~HRTIM_TIMCR_DELCMP4;
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681a      	ldr	r2, [r3, #0]
 80056ee:	68bb      	ldr	r3, [r7, #8]
 80056f0:	3301      	adds	r3, #1
 80056f2:	01db      	lsls	r3, r3, #7
 80056f4:	4413      	add	r3, r2
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	68fa      	ldr	r2, [r7, #12]
 80056fa:	6811      	ldr	r1, [r2, #0]
 80056fc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	3301      	adds	r3, #1
 8005704:	01db      	lsls	r3, r3, #7
 8005706:	440b      	add	r3, r1
 8005708:	601a      	str	r2, [r3, #0]
          hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR |= (pCompareCfg->AutoDelayedMode << 2U);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	3301      	adds	r3, #1
 8005712:	01db      	lsls	r3, r3, #7
 8005714:	4413      	add	r3, r2
 8005716:	681a      	ldr	r2, [r3, #0]
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	009b      	lsls	r3, r3, #2
 800571e:	68f9      	ldr	r1, [r7, #12]
 8005720:	6809      	ldr	r1, [r1, #0]
 8005722:	431a      	orrs	r2, r3
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	3301      	adds	r3, #1
 8005728:	01db      	lsls	r3, r3, #7
 800572a:	440b      	add	r3, r1
 800572c:	601a      	str	r2, [r3, #0]

          /* Set the compare value for timeout compare unit (if any) */
          if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP1)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	685b      	ldr	r3, [r3, #4]
 8005732:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005736:	d109      	bne.n	800574c <HAL_HRTIM_WaveformCompareConfig+0x254>
          {
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP1xR = pCompareCfg->AutoDelayedTimeout;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	6819      	ldr	r1, [r3, #0]
 800573c:	683b      	ldr	r3, [r7, #0]
 800573e:	689a      	ldr	r2, [r3, #8]
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	01db      	lsls	r3, r3, #7
 8005744:	440b      	add	r3, r1
 8005746:	339c      	adds	r3, #156	; 0x9c
 8005748:	601a      	str	r2, [r3, #0]
        else
        {
          /* Clear HRTIM_TIMxCR.DELCMP4 bitfield */
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
        }
         break;
 800574a:	e02a      	b.n	80057a2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          else if (pCompareCfg->AutoDelayedMode == HRTIM_AUTODELAYEDMODE_AUTODELAYED_TIMEOUTCMP3)
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	685b      	ldr	r3, [r3, #4]
 8005750:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8005754:	d125      	bne.n	80057a2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
            hhrtim->Instance->sTimerxRegs[TimerIdx].CMP3xR = pCompareCfg->AutoDelayedTimeout;
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6819      	ldr	r1, [r3, #0]
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	689a      	ldr	r2, [r3, #8]
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	01db      	lsls	r3, r3, #7
 8005762:	440b      	add	r3, r1
 8005764:	33a8      	adds	r3, #168	; 0xa8
 8005766:	601a      	str	r2, [r3, #0]
         break;
 8005768:	e01b      	b.n	80057a2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
          MODIFY_REG(hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR, HRTIM_TIMCR_DELCMP4, 0U);
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	3301      	adds	r3, #1
 8005772:	01db      	lsls	r3, r3, #7
 8005774:	4413      	add	r3, r2
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	6811      	ldr	r1, [r2, #0]
 800577c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	3301      	adds	r3, #1
 8005784:	01db      	lsls	r3, r3, #7
 8005786:	440b      	add	r3, r1
 8005788:	601a      	str	r2, [r3, #0]
         break;
 800578a:	e00a      	b.n	80057a2 <HAL_HRTIM_WaveformCompareConfig+0x2aa>
      }

  default:
     {
      hhrtim->State = HAL_HRTIM_STATE_ERROR;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2207      	movs	r2, #7
 8005790:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

      /* Process Unlocked */
      __HAL_UNLOCK(hhrtim);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

      break;
 800579c:	e002      	b.n	80057a4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 800579e:	bf00      	nop
 80057a0:	e000      	b.n	80057a4 <HAL_HRTIM_WaveformCompareConfig+0x2ac>
         break;
 80057a2:	bf00      	nop
     }
   }

   if(hhrtim->State == HAL_HRTIM_STATE_ERROR)
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80057aa:	b2db      	uxtb	r3, r3
 80057ac:	2b07      	cmp	r3, #7
 80057ae:	d101      	bne.n	80057b4 <HAL_HRTIM_WaveformCompareConfig+0x2bc>
   {
     return HAL_ERROR;
 80057b0:	2301      	movs	r3, #1
 80057b2:	e008      	b.n	80057c6 <HAL_HRTIM_WaveformCompareConfig+0x2ce>
   }

  }
  hhrtim->State = HAL_HRTIM_STATE_READY;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2201      	movs	r2, #1
 80057b8:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	2200      	movs	r2, #0
 80057c0:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80057c4:	2300      	movs	r3, #0
}
 80057c6:	4618      	mov	r0, r3
 80057c8:	3714      	adds	r7, #20
 80057ca:	46bd      	mov	sp, r7
 80057cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d0:	4770      	bx	lr
 80057d2:	bf00      	nop

080057d4 <HAL_HRTIM_WaveformOutputConfig>:
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t TimerIdx,
                                                uint32_t Output,
                                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b084      	sub	sp, #16
 80057d8:	af00      	add	r7, sp, #0
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	60b9      	str	r1, [r7, #8]
 80057de:	607a      	str	r2, [r7, #4]
 80057e0:	603b      	str	r3, [r7, #0]
  assert_param(IS_HRTIM_OUTPUTIDLEMODE(pOutputCfg->IdleMode));
  assert_param(IS_HRTIM_OUTPUTFAULTLEVEL(pOutputCfg->FaultLevel));
  assert_param(IS_HRTIM_OUTPUTCHOPPERMODE(pOutputCfg->ChopperModeEnable));
  assert_param(IS_HRTIM_OUTPUTBURSTMODEENTRY(pOutputCfg->BurstModeEntryDelayed));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d101      	bne.n	80057f2 <HAL_HRTIM_WaveformOutputConfig+0x1e>
  {
     return HAL_BUSY;
 80057ee:	2302      	movs	r3, #2
 80057f0:	e01d      	b.n	800582e <HAL_HRTIM_WaveformOutputConfig+0x5a>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d101      	bne.n	8005800 <HAL_HRTIM_WaveformOutputConfig+0x2c>
 80057fc:	2302      	movs	r3, #2
 80057fe:	e016      	b.n	800582e <HAL_HRTIM_WaveformOutputConfig+0x5a>
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2202      	movs	r2, #2
 800580c:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Configure the timer output */
  HRTIM_OutputConfig(hhrtim,
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	687a      	ldr	r2, [r7, #4]
 8005814:	68b9      	ldr	r1, [r7, #8]
 8005816:	68f8      	ldr	r0, [r7, #12]
 8005818:	f000 fadc 	bl	8005dd4 <HRTIM_OutputConfig>
                     TimerIdx,
                     Output,
                     pOutputCfg);

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	2201      	movs	r2, #1
 8005820:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2200      	movs	r2, #0
 8005828:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 800582c:	2300      	movs	r3, #0
}
 800582e:	4618      	mov	r0, r3
 8005830:	3710      	adds	r7, #16
 8005832:	46bd      	mov	sp, r7
 8005834:	bd80      	pop	{r7, pc}

08005836 <HAL_HRTIM_WaveformOutputStart>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStart(HRTIM_HandleTypeDef * hhrtim,
                                                uint32_t OutputsToStart)
{
 8005836:	b480      	push	{r7}
 8005838:	b083      	sub	sp, #12
 800583a:	af00      	add	r7, sp, #0
 800583c:	6078      	str	r0, [r7, #4]
 800583e:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStart));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8005846:	2b01      	cmp	r3, #1
 8005848:	d101      	bne.n	800584e <HAL_HRTIM_WaveformOutputStart+0x18>
 800584a:	2302      	movs	r3, #2
 800584c:	e01a      	b.n	8005884 <HAL_HRTIM_WaveformOutputStart+0x4e>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	2201      	movs	r2, #1
 8005852:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	2202      	movs	r2, #2
 800585a:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.OENR |= (OutputsToStart);
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f8d3 1394 	ldr.w	r1, [r3, #916]	; 0x394
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	683a      	ldr	r2, [r7, #0]
 800586c:	430a      	orrs	r2, r1
 800586e:	f8c3 2394 	str.w	r2, [r3, #916]	; 0x394

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2201      	movs	r2, #1
 8005876:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	2200      	movs	r2, #0
 800587e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8005882:	2300      	movs	r3, #0
}
 8005884:	4618      	mov	r0, r3
 8005886:	370c      	adds	r7, #12
 8005888:	46bd      	mov	sp, r7
 800588a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800588e:	4770      	bx	lr

08005890 <HAL_HRTIM_WaveformOutputStop>:
  *                    @arg HRTIM_OUTPUT_TE2: Timer E - Output 2
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformOutputStop(HRTIM_HandleTypeDef * hhrtim,
                                               uint32_t OutputsToStop)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
 8005898:	6039      	str	r1, [r7, #0]
   /* Check the parameters */
  assert_param(IS_HRTIM_OUTPUT(OutputsToStop));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d101      	bne.n	80058a8 <HAL_HRTIM_WaveformOutputStop+0x18>
 80058a4:	2302      	movs	r3, #2
 80058a6:	e01a      	b.n	80058de <HAL_HRTIM_WaveformOutputStop+0x4e>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2201      	movs	r2, #1
 80058ac:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2202      	movs	r2, #2
 80058b4:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable the HRTIM outputs */
  hhrtim->Instance->sCommonRegs.ODISR |= (OutputsToStop);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	f8d3 1398 	ldr.w	r1, [r3, #920]	; 0x398
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	683a      	ldr	r2, [r7, #0]
 80058c6:	430a      	orrs	r2, r1
 80058c8:	f8c3 2398 	str.w	r2, [r3, #920]	; 0x398

  hhrtim->State = HAL_HRTIM_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 80058dc:	2300      	movs	r3, #0
}
 80058de:	4618      	mov	r0, r3
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <HAL_HRTIM_WaveformCountStart>:
  *                   @arg HRTIM_TIMERID_TIMER_E
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HRTIM_WaveformCountStart(HRTIM_HandleTypeDef * hhrtim,
                                                 uint32_t Timers)
{
 80058ea:	b480      	push	{r7}
 80058ec:	b083      	sub	sp, #12
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
 80058f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_HRTIM_TIMERID(Timers));

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 80058fa:	2b01      	cmp	r3, #1
 80058fc:	d101      	bne.n	8005902 <HAL_HRTIM_WaveformCountStart+0x18>
 80058fe:	2302      	movs	r3, #2
 8005900:	e018      	b.n	8005934 <HAL_HRTIM_WaveformCountStart+0x4a>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2201      	movs	r2, #1
 8005906:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2202      	movs	r2, #2
 800590e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Enable timer(s) counter */
  hhrtim->Instance->sMasterRegs.MCR |= (Timers);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	6819      	ldr	r1, [r3, #0]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	683a      	ldr	r2, [r7, #0]
 800591e:	430a      	orrs	r2, r1
 8005920:	601a      	str	r2, [r3, #0]

  hhrtim->State = HAL_HRTIM_STATE_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 8005932:	2300      	movs	r3, #0
}
 8005934:	4618      	mov	r0, r3
 8005936:	370c      	adds	r7, #12
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr

08005940 <HAL_HRTIM_SoftwareUpdate>:
  * @note The 'software update' bits in the HRTIM control register 2 register are
  *       automatically reset by hardware
  */
HAL_StatusTypeDef HAL_HRTIM_SoftwareUpdate(HRTIM_HandleTypeDef * hhrtim,
                                           uint32_t Timers)
{
 8005940:	b480      	push	{r7}
 8005942:	b083      	sub	sp, #12
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]
 8005948:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_HRTIM_TIMERUPDATE(Timers));

  if(hhrtim->State == HAL_HRTIM_STATE_BUSY)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 30c1 	ldrb.w	r3, [r3, #193]	; 0xc1
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d101      	bne.n	800595a <HAL_HRTIM_SoftwareUpdate+0x1a>
  {
     return HAL_BUSY;
 8005956:	2302      	movs	r3, #2
 8005958:	e021      	b.n	800599e <HAL_HRTIM_SoftwareUpdate+0x5e>
  }

  /* Process Locked */
  __HAL_LOCK(hhrtim);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8005960:	2b01      	cmp	r3, #1
 8005962:	d101      	bne.n	8005968 <HAL_HRTIM_SoftwareUpdate+0x28>
 8005964:	2302      	movs	r3, #2
 8005966:	e01a      	b.n	800599e <HAL_HRTIM_SoftwareUpdate+0x5e>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  hhrtim->State = HAL_HRTIM_STATE_BUSY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2202      	movs	r2, #2
 8005974:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Force timer(s) registers update */
  hhrtim->Instance->sCommonRegs.CR2 |= Timers;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f8d3 1384 	ldr.w	r1, [r3, #900]	; 0x384
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	683a      	ldr	r2, [r7, #0]
 8005986:	430a      	orrs	r2, r1
 8005988:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384

  hhrtim->State = HAL_HRTIM_STATE_READY;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2201      	movs	r2, #1
 8005990:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1

  /* Process Unlocked */
  __HAL_UNLOCK(hhrtim);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	370c      	adds	r7, #12
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr

080059aa <HRTIM_MasterBase_Config>:
  * @param  pTimeBaseCfg pointer to the time base configuration structure
  * @retval None
  */
static void HRTIM_MasterBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                    const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 80059aa:	b480      	push	{r7}
 80059ac:	b085      	sub	sp, #20
 80059ae:	af00      	add	r7, sp, #0
 80059b0:	6078      	str	r0, [r7, #4]
 80059b2:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	60fb      	str	r3, [r7, #12]

  /* Set the prescaler ratio */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CK_PSC);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f023 0307 	bic.w	r3, r3, #7
 80059c2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 80059c4:	683b      	ldr	r3, [r7, #0]
 80059c6:	689b      	ldr	r3, [r3, #8]
 80059c8:	68fa      	ldr	r2, [r7, #12]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	60fb      	str	r3, [r7, #12]

  /* Set the operating mode */
  hrtim_mcr &= (uint32_t) ~(HRTIM_MCR_CONT | HRTIM_MCR_RETRIG);
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	f023 0318 	bic.w	r3, r3, #24
 80059d4:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (uint32_t)pTimeBaseCfg->Mode;
 80059d6:	683b      	ldr	r3, [r7, #0]
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	68fa      	ldr	r2, [r7, #12]
 80059dc:	4313      	orrs	r3, r2
 80059de:	60fb      	str	r3, [r7, #12]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sMasterRegs.MPER = pTimeBaseCfg->Period;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	683a      	ldr	r2, [r7, #0]
 80059ee:	6812      	ldr	r2, [r2, #0]
 80059f0:	615a      	str	r2, [r3, #20]
  hhrtim->Instance->sMasterRegs.MREP = pTimeBaseCfg->RepetitionCounter;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	683a      	ldr	r2, [r7, #0]
 80059f8:	6852      	ldr	r2, [r2, #4]
 80059fa:	619a      	str	r2, [r3, #24]
}
 80059fc:	bf00      	nop
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <HRTIM_TimingUnitBase_Config>:
  * @retval None
  */
static void HRTIM_TimingUnitBase_Config(HRTIM_HandleTypeDef * hhrtim,
                                        uint32_t TimerIdx ,
                                        const HRTIM_TimeBaseCfgTypeDef * pTimeBaseCfg)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timcr;

  /* Configure master timing unit */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	3301      	adds	r3, #1
 8005a1c:	01db      	lsls	r3, r3, #7
 8005a1e:	4413      	add	r3, r2
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	617b      	str	r3, [r7, #20]

  /* Set the prescaler ratio */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CK_PSC);
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	f023 0307 	bic.w	r3, r3, #7
 8005a2a:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->PrescalerRatio;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]

  /* Set the operating mode */
  hrtim_timcr &= (uint32_t) ~(HRTIM_TIMCR_CONT | HRTIM_TIMCR_RETRIG);
 8005a36:	697b      	ldr	r3, [r7, #20]
 8005a38:	f023 0318 	bic.w	r3, r3, #24
 8005a3c:	617b      	str	r3, [r7, #20]
  hrtim_timcr |= (uint32_t)pTimeBaseCfg->Mode;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	68db      	ldr	r3, [r3, #12]
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681a      	ldr	r2, [r3, #0]
 8005a4c:	68bb      	ldr	r3, [r7, #8]
 8005a4e:	3301      	adds	r3, #1
 8005a50:	01db      	lsls	r3, r3, #7
 8005a52:	4413      	add	r3, r2
 8005a54:	697a      	ldr	r2, [r7, #20]
 8005a56:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].PERxR = pTimeBaseCfg->Period;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	6819      	ldr	r1, [r3, #0]
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681a      	ldr	r2, [r3, #0]
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	01db      	lsls	r3, r3, #7
 8005a64:	440b      	add	r3, r1
 8005a66:	3394      	adds	r3, #148	; 0x94
 8005a68:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].REPxR = pTimeBaseCfg->RepetitionCounter;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	6819      	ldr	r1, [r3, #0]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	01db      	lsls	r3, r3, #7
 8005a76:	440b      	add	r3, r1
 8005a78:	3398      	adds	r3, #152	; 0x98
 8005a7a:	601a      	str	r2, [r3, #0]
}
 8005a7c:	bf00      	nop
 8005a7e:	371c      	adds	r7, #28
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <HRTIM_MasterWaveform_Config>:
  * @param  pTimerCfg pointer to the timer configuration data structure
  * @retval None
  */
static void HRTIM_MasterWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                        const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  uint32_t hrtim_mcr;
  uint32_t hrtim_bmcr;

  /* Configure master timer */
  hrtim_mcr = hhrtim->Instance->sMasterRegs.MCR;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	60fb      	str	r3, [r7, #12]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8005aa2:	60bb      	str	r3, [r7, #8]

  /* Enable/Disable the half mode */
  hrtim_mcr &= ~(HRTIM_MCR_HALF);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	f023 0320 	bic.w	r3, r3, #32
 8005aaa:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->HalfModeEnable;
 8005aac:	683b      	ldr	r3, [r7, #0]
 8005aae:	695b      	ldr	r3, [r3, #20]
 8005ab0:	68fa      	ldr	r2, [r7, #12]
 8005ab2:	4313      	orrs	r3, r2
 8005ab4:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCSTRTM);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005abc:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->StartOnSync;
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	699b      	ldr	r3, [r3, #24]
 8005ac2:	68fa      	ldr	r2, [r7, #12]
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_mcr &= ~(HRTIM_MCR_SYNCRSTM);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005ace:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->ResetOnSync;
 8005ad0:	683b      	ldr	r3, [r7, #0]
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	68fa      	ldr	r2, [r7, #12]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_mcr &= ~(HRTIM_MCR_DACSYNC);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005ae0:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->DACSynchro;
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	6a1b      	ldr	r3, [r3, #32]
 8005ae6:	68fa      	ldr	r2, [r7, #12]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_mcr &= ~(HRTIM_MCR_PREEN);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8005af2:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->PreloadEnable;
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005af8:	68fa      	ldr	r2, [r7, #12]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	60fb      	str	r3, [r7, #12]

  /* Master timer registers update handling */
  hrtim_mcr &= ~(HRTIM_MCR_BRSTDMA);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005b04:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= (pTimerCfg->UpdateGating << 2U);
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b0a:	009b      	lsls	r3, r3, #2
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	4313      	orrs	r3, r2
 8005b10:	60fb      	str	r3, [r7, #12]

  /* Enable/Disable registers update on repetition */
  hrtim_mcr &= ~(HRTIM_MCR_MREPU);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005b18:	60fb      	str	r3, [r7, #12]
  hrtim_mcr |= pTimerCfg->RepetitionUpdate;
 8005b1a:	683b      	ldr	r3, [r7, #0]
 8005b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b1e:	68fa      	ldr	r2, [r7, #12]
 8005b20:	4313      	orrs	r3, r2
 8005b22:	60fb      	str	r3, [r7, #12]

  /* Set the timer burst mode */
  hrtim_bmcr &= ~(HRTIM_BMCR_MTBM);
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b2a:	60bb      	str	r3, [r7, #8]
  hrtim_bmcr |= pTimerCfg->BurstMode;
 8005b2c:	683b      	ldr	r3, [r7, #0]
 8005b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	4313      	orrs	r3, r2
 8005b34:	60bb      	str	r3, [r7, #8]

  /* Update the HRTIM registers */
  hhrtim->Instance->sMasterRegs.MCR = hrtim_mcr;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	68fa      	ldr	r2, [r7, #12]
 8005b3c:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	68ba      	ldr	r2, [r7, #8]
 8005b44:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8005b48:	bf00      	nop
 8005b4a:	3714      	adds	r7, #20
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b52:	4770      	bx	lr

08005b54 <HRTIM_TimingUnitWaveform_Config>:
  * @retval None
  */
static void  HRTIM_TimingUnitWaveform_Config(HRTIM_HandleTypeDef * hhrtim,
                                             uint32_t TimerIdx,
                                             const HRTIM_TimerCfgTypeDef * pTimerCfg)
{
 8005b54:	b480      	push	{r7}
 8005b56:	b08b      	sub	sp, #44	; 0x2c
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	60f8      	str	r0, [r7, #12]
 8005b5c:	60b9      	str	r1, [r7, #8]
 8005b5e:	607a      	str	r2, [r7, #4]
  uint32_t hrtim_timoutr;
  uint32_t hrtim_timrstr;
  uint32_t hrtim_bmcr;

  /* UPDGAT bitfield must be reset before programming a new value */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR &= ~(HRTIM_TIMCR_UPDGAT);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681a      	ldr	r2, [r3, #0]
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	3301      	adds	r3, #1
 8005b68:	01db      	lsls	r3, r3, #7
 8005b6a:	4413      	add	r3, r2
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	68fa      	ldr	r2, [r7, #12]
 8005b70:	6811      	ldr	r1, [r2, #0]
 8005b72:	f023 4270 	bic.w	r2, r3, #4026531840	; 0xf0000000
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	3301      	adds	r3, #1
 8005b7a:	01db      	lsls	r3, r3, #7
 8005b7c:	440b      	add	r3, r1
 8005b7e:	601a      	str	r2, [r3, #0]

  /* Configure timing unit (Timer A to Timer E) */
  hrtim_timcr = hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	68bb      	ldr	r3, [r7, #8]
 8005b86:	3301      	adds	r3, #1
 8005b88:	01db      	lsls	r3, r3, #7
 8005b8a:	4413      	add	r3, r2
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timfltr = hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	681a      	ldr	r2, [r3, #0]
 8005b94:	68bb      	ldr	r3, [r7, #8]
 8005b96:	01db      	lsls	r3, r3, #7
 8005b98:	4413      	add	r3, r2
 8005b9a:	33e8      	adds	r3, #232	; 0xe8
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	61bb      	str	r3, [r7, #24]
  hrtim_timoutr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681a      	ldr	r2, [r3, #0]
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	01db      	lsls	r3, r3, #7
 8005ba8:	4413      	add	r3, r2
 8005baa:	33e4      	adds	r3, #228	; 0xe4
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	623b      	str	r3, [r7, #32]
  hrtim_bmcr = hhrtim->Instance->sCommonRegs.BMCR;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f8d3 33a0 	ldr.w	r3, [r3, #928]	; 0x3a0
 8005bb8:	61fb      	str	r3, [r7, #28]

  /* Enable/Disable the half mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_HALF);
 8005bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bbc:	f023 0320 	bic.w	r3, r3, #32
 8005bc0:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->HalfModeEnable;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bc8:	4313      	orrs	r3, r2
 8005bca:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer start upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCSTRT);
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005bd2:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->StartOnSync;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	699b      	ldr	r3, [r3, #24]
 8005bd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the timer reset upon synchronization event reception */
  hrtim_timcr &= ~(HRTIM_TIMCR_SYNCRST);
 8005bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005be0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005be4:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetOnSync;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	69db      	ldr	r3, [r3, #28]
 8005bea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bec:	4313      	orrs	r3, r2
 8005bee:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the DAC synchronization event generation */
  hrtim_timcr &= ~(HRTIM_TIMCR_DACSYNC);
 8005bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bf2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005bf6:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->DACSynchro;
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6a1b      	ldr	r3, [r3, #32]
 8005bfc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable preload mechanism for timer registers */
  hrtim_timcr &= ~(HRTIM_TIMCR_PREEN);
 8005c02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c04:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8005c08:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PreloadEnable;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c10:	4313      	orrs	r3, r2
 8005c12:	627b      	str	r3, [r7, #36]	; 0x24

  /* Timing unit registers update handling */
  hrtim_timcr &= ~(HRTIM_TIMCR_UPDGAT);
 8005c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c16:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005c1a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateGating;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c22:	4313      	orrs	r3, r2
 8005c24:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on repetition */
  hrtim_timcr &= ~(HRTIM_TIMCR_TREPU);
 8005c26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c28:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005c2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (pTimerCfg->RepetitionUpdate == HRTIM_UPDATEONREPETITION_ENABLED)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c32:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005c36:	d103      	bne.n	8005c40 <HRTIM_TimingUnitWaveform_Config+0xec>
  {
    hrtim_timcr |= HRTIM_TIMCR_TREPU;
 8005c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c3a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005c3e:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Set the push-pull mode */
  hrtim_timcr &= ~(HRTIM_TIMCR_PSHPLL);
 8005c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c42:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005c46:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->PushPull;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable registers update on timer counter reset */
  hrtim_timcr &= ~(HRTIM_TIMCR_TRSTU);
 8005c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c54:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c58:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->ResetUpdate;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c60:	4313      	orrs	r3, r2
 8005c62:	627b      	str	r3, [r7, #36]	; 0x24

  /* Set the timer update trigger */
  hrtim_timcr &= ~(HRTIM_TIMCR_TIMUPDATETRIGGER);
 8005c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c66:	f023 73fc 	bic.w	r3, r3, #33030144	; 0x1f80000
 8005c6a:	627b      	str	r3, [r7, #36]	; 0x24
  hrtim_timcr |= pTimerCfg->UpdateTrigger;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c72:	4313      	orrs	r3, r2
 8005c74:	627b      	str	r3, [r7, #36]	; 0x24

  /* Enable/Disable the fault channel at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTxEN);
 8005c76:	69bb      	ldr	r3, [r7, #24]
 8005c78:	f023 031f 	bic.w	r3, r3, #31
 8005c7c:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= (pTimerCfg->FaultEnable & HRTIM_FLTR_FLTxEN);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c82:	f003 031f 	and.w	r3, r3, #31
 8005c86:	69ba      	ldr	r2, [r7, #24]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	61bb      	str	r3, [r7, #24]

  /* Lock/Unlock fault sources at timer level */
  hrtim_timfltr &= ~(HRTIM_FLTR_FLTLCK);
 8005c8c:	69bb      	ldr	r3, [r7, #24]
 8005c8e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c92:	61bb      	str	r3, [r7, #24]
  hrtim_timfltr |= pTimerCfg->FaultLock;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c98:	69ba      	ldr	r2, [r7, #24]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	61bb      	str	r3, [r7, #24]

  /* The deadtime cannot be used simultaneously with the push-pull mode */
  if (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_DISABLED)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d108      	bne.n	8005cb8 <HRTIM_TimingUnitWaveform_Config+0x164>
  {
    /* Enable/Disable dead time insertion at timer level */
    hrtim_timoutr &= ~(HRTIM_OUTR_DTEN);
 8005ca6:	6a3b      	ldr	r3, [r7, #32]
 8005ca8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cac:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DeadTimeInsertion;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cb2:	6a3a      	ldr	r2, [r7, #32]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	623b      	str	r3, [r7, #32]

  /* Enable/Disable delayed protection at timer level
     Delayed Idle is available whatever the timer operating mode (regular, push-pull)
     Balanced Idle is only available in push-pull mode
  */
  if ( ((pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cbc:	f5b3 6f60 	cmp.w	r3, #3584	; 0xe00
 8005cc0:	d004      	beq.n	8005ccc <HRTIM_TimingUnitWaveform_Config+0x178>
       && (pTimerCfg->DelayedProtectionMode != HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7))
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc6:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
 8005cca:	d103      	bne.n	8005cd4 <HRTIM_TimingUnitWaveform_Config+0x180>
       || (pTimerCfg->PushPull == HRTIM_TIMPUSHPULLMODE_ENABLED))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cd0:	2b40      	cmp	r3, #64	; 0x40
 8005cd2:	d108      	bne.n	8005ce6 <HRTIM_TimingUnitWaveform_Config+0x192>
  {
    hrtim_timoutr &= ~(HRTIM_OUTR_DLYPRT| HRTIM_OUTR_DLYPRTEN);
 8005cd4:	6a3b      	ldr	r3, [r7, #32]
 8005cd6:	f423 53f0 	bic.w	r3, r3, #7680	; 0x1e00
 8005cda:	623b      	str	r3, [r7, #32]
    hrtim_timoutr |= pTimerCfg->DelayedProtectionMode;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ce0:	6a3a      	ldr	r2, [r7, #32]
 8005ce2:	4313      	orrs	r3, r2
 8005ce4:	623b      	str	r3, [r7, #32]
  }

  /* Set the timer counter reset trigger */
  hrtim_timrstr = pTimerCfg->ResetTrigger;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cea:	617b      	str	r3, [r7, #20]

  /* Set the timer burst mode */
  switch (TimerIdx)
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	2b04      	cmp	r3, #4
 8005cf0:	d843      	bhi.n	8005d7a <HRTIM_TimingUnitWaveform_Config+0x226>
 8005cf2:	a201      	add	r2, pc, #4	; (adr r2, 8005cf8 <HRTIM_TimingUnitWaveform_Config+0x1a4>)
 8005cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cf8:	08005d0d 	.word	0x08005d0d
 8005cfc:	08005d23 	.word	0x08005d23
 8005d00:	08005d39 	.word	0x08005d39
 8005d04:	08005d4f 	.word	0x08005d4f
 8005d08:	08005d65 	.word	0x08005d65
  {
  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TABM);
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005d12:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 1U);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d18:	005b      	lsls	r3, r3, #1
 8005d1a:	69fa      	ldr	r2, [r7, #28]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	61fb      	str	r3, [r7, #28]
      break;
 8005d20:	e02c      	b.n	8005d7c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TBBM);
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005d28:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 2U);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d2e:	009b      	lsls	r3, r3, #2
 8005d30:	69fa      	ldr	r2, [r7, #28]
 8005d32:	4313      	orrs	r3, r2
 8005d34:	61fb      	str	r3, [r7, #28]
      break;
 8005d36:	e021      	b.n	8005d7c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TCBM);
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005d3e:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 3U);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d44:	00db      	lsls	r3, r3, #3
 8005d46:	69fa      	ldr	r2, [r7, #28]
 8005d48:	4313      	orrs	r3, r2
 8005d4a:	61fb      	str	r3, [r7, #28]
      break;
 8005d4c:	e016      	b.n	8005d7c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TDBM);
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005d54:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 4U);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d5a:	011b      	lsls	r3, r3, #4
 8005d5c:	69fa      	ldr	r2, [r7, #28]
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	61fb      	str	r3, [r7, #28]
      break;
 8005d62:	e00b      	b.n	8005d7c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hrtim_bmcr &= ~(HRTIM_BMCR_TEBM);
 8005d64:	69fb      	ldr	r3, [r7, #28]
 8005d66:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005d6a:	61fb      	str	r3, [r7, #28]
      hrtim_bmcr |= ( pTimerCfg->BurstMode << 5U);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d70:	015b      	lsls	r3, r3, #5
 8005d72:	69fa      	ldr	r2, [r7, #28]
 8005d74:	4313      	orrs	r3, r2
 8005d76:	61fb      	str	r3, [r7, #28]
      break;
 8005d78:	e000      	b.n	8005d7c <HRTIM_TimingUnitWaveform_Config+0x228>
    }

  default:
    break;
 8005d7a:	bf00      	nop
  }

  /* Update the HRTIM registers */
  hhrtim->Instance->sTimerxRegs[TimerIdx].TIMxCR = hrtim_timcr;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	3301      	adds	r3, #1
 8005d84:	01db      	lsls	r3, r3, #7
 8005d86:	4413      	add	r3, r2
 8005d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d8a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].FLTxR = hrtim_timfltr;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681a      	ldr	r2, [r3, #0]
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	01db      	lsls	r3, r3, #7
 8005d94:	4413      	add	r3, r2
 8005d96:	33e8      	adds	r3, #232	; 0xe8
 8005d98:	69ba      	ldr	r2, [r7, #24]
 8005d9a:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_timoutr;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681a      	ldr	r2, [r3, #0]
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	01db      	lsls	r3, r3, #7
 8005da4:	4413      	add	r3, r2
 8005da6:	33e4      	adds	r3, #228	; 0xe4
 8005da8:	6a3a      	ldr	r2, [r7, #32]
 8005daa:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sTimerxRegs[TimerIdx].RSTxR = hrtim_timrstr;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681a      	ldr	r2, [r3, #0]
 8005db0:	68bb      	ldr	r3, [r7, #8]
 8005db2:	01db      	lsls	r3, r3, #7
 8005db4:	4413      	add	r3, r2
 8005db6:	33d4      	adds	r3, #212	; 0xd4
 8005db8:	697a      	ldr	r2, [r7, #20]
 8005dba:	601a      	str	r2, [r3, #0]
  hhrtim->Instance->sCommonRegs.BMCR = hrtim_bmcr;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	69fa      	ldr	r2, [r7, #28]
 8005dc2:	f8c3 23a0 	str.w	r2, [r3, #928]	; 0x3a0
}
 8005dc6:	bf00      	nop
 8005dc8:	372c      	adds	r7, #44	; 0x2c
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd0:	4770      	bx	lr
 8005dd2:	bf00      	nop

08005dd4 <HRTIM_OutputConfig>:
  */
static void  HRTIM_OutputConfig(HRTIM_HandleTypeDef * hhrtim,
                                uint32_t TimerIdx,
                                uint32_t Output,
                                const HRTIM_OutputCfgTypeDef * pOutputCfg)
{
 8005dd4:	b480      	push	{r7}
 8005dd6:	b089      	sub	sp, #36	; 0x24
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	60f8      	str	r0, [r7, #12]
 8005ddc:	60b9      	str	r1, [r7, #8]
 8005dde:	607a      	str	r2, [r7, #4]
 8005de0:	603b      	str	r3, [r7, #0]
  uint32_t hrtim_outr;
  uint32_t hrtim_dtr;

  uint32_t shift = 0U;
 8005de2:	2300      	movs	r3, #0
 8005de4:	61bb      	str	r3, [r7, #24]

  hrtim_outr = hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	681a      	ldr	r2, [r3, #0]
 8005dea:	68bb      	ldr	r3, [r7, #8]
 8005dec:	01db      	lsls	r3, r3, #7
 8005dee:	4413      	add	r3, r2
 8005df0:	33e4      	adds	r3, #228	; 0xe4
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	61fb      	str	r3, [r7, #28]
  hrtim_dtr = hhrtim->Instance->sTimerxRegs[TimerIdx].DTxR;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	68bb      	ldr	r3, [r7, #8]
 8005dfc:	01db      	lsls	r3, r3, #7
 8005dfe:	4413      	add	r3, r2
 8005e00:	33b8      	adds	r3, #184	; 0xb8
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	617b      	str	r3, [r7, #20]

  switch (Output)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e0c:	d04d      	beq.n	8005eaa <HRTIM_OutputConfig+0xd6>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e14:	d85e      	bhi.n	8005ed4 <HRTIM_OutputConfig+0x100>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e1c:	d032      	beq.n	8005e84 <HRTIM_OutputConfig+0xb0>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005e24:	d856      	bhi.n	8005ed4 <HRTIM_OutputConfig+0x100>
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2b80      	cmp	r3, #128	; 0x80
 8005e2a:	d03e      	beq.n	8005eaa <HRTIM_OutputConfig+0xd6>
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2b80      	cmp	r3, #128	; 0x80
 8005e30:	d850      	bhi.n	8005ed4 <HRTIM_OutputConfig+0x100>
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2b40      	cmp	r3, #64	; 0x40
 8005e36:	d025      	beq.n	8005e84 <HRTIM_OutputConfig+0xb0>
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2b40      	cmp	r3, #64	; 0x40
 8005e3c:	d84a      	bhi.n	8005ed4 <HRTIM_OutputConfig+0x100>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d01f      	beq.n	8005e84 <HRTIM_OutputConfig+0xb0>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d044      	beq.n	8005ed4 <HRTIM_OutputConfig+0x100>
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2b20      	cmp	r3, #32
 8005e4e:	d841      	bhi.n	8005ed4 <HRTIM_OutputConfig+0x100>
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2b02      	cmp	r3, #2
 8005e54:	d33e      	bcc.n	8005ed4 <HRTIM_OutputConfig+0x100>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	3b02      	subs	r3, #2
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	409a      	lsls	r2, r3
 8005e5e:	4b48      	ldr	r3, [pc, #288]	; (8005f80 <HRTIM_OutputConfig+0x1ac>)
 8005e60:	4013      	ands	r3, r2
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	bf14      	ite	ne
 8005e66:	2301      	movne	r3, #1
 8005e68:	2300      	moveq	r3, #0
 8005e6a:	b2db      	uxtb	r3, r3
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d11c      	bne.n	8005eaa <HRTIM_OutputConfig+0xd6>
 8005e70:	f244 0304 	movw	r3, #16388	; 0x4004
 8005e74:	4013      	ands	r3, r2
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	bf14      	ite	ne
 8005e7a:	2301      	movne	r3, #1
 8005e7c:	2300      	moveq	r3, #0
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d027      	beq.n	8005ed4 <HRTIM_OutputConfig+0x100>
  case HRTIM_OUTPUT_TC1:
  case HRTIM_OUTPUT_TD1:
  case HRTIM_OUTPUT_TE1:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx1R = pOutputCfg->SetSource;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	6819      	ldr	r1, [r3, #0]
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	01db      	lsls	r3, r3, #7
 8005e90:	440b      	add	r3, r1
 8005e92:	33bc      	adds	r3, #188	; 0xbc
 8005e94:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx1R = pOutputCfg->ResetSource;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6819      	ldr	r1, [r3, #0]
 8005e9a:	683b      	ldr	r3, [r7, #0]
 8005e9c:	689a      	ldr	r2, [r3, #8]
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	01db      	lsls	r3, r3, #7
 8005ea2:	440b      	add	r3, r1
 8005ea4:	33c0      	adds	r3, #192	; 0xc0
 8005ea6:	601a      	str	r2, [r3, #0]
      break;
 8005ea8:	e015      	b.n	8005ed6 <HRTIM_OutputConfig+0x102>
  case HRTIM_OUTPUT_TC2:
  case HRTIM_OUTPUT_TD2:
  case HRTIM_OUTPUT_TE2:
    {
      /* Set the output set/reset crossbar */
      hhrtim->Instance->sTimerxRegs[TimerIdx].SETx2R = pOutputCfg->SetSource;
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	6819      	ldr	r1, [r3, #0]
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	685a      	ldr	r2, [r3, #4]
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	01db      	lsls	r3, r3, #7
 8005eb6:	440b      	add	r3, r1
 8005eb8:	33c4      	adds	r3, #196	; 0xc4
 8005eba:	601a      	str	r2, [r3, #0]
      hhrtim->Instance->sTimerxRegs[TimerIdx].RSTx2R = pOutputCfg->ResetSource;
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	6819      	ldr	r1, [r3, #0]
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	689a      	ldr	r2, [r3, #8]
 8005ec4:	68bb      	ldr	r3, [r7, #8]
 8005ec6:	01db      	lsls	r3, r3, #7
 8005ec8:	440b      	add	r3, r1
 8005eca:	33c8      	adds	r3, #200	; 0xc8
 8005ecc:	601a      	str	r2, [r3, #0]
      shift = 16U;
 8005ece:	2310      	movs	r3, #16
 8005ed0:	61bb      	str	r3, [r7, #24]
      break;
 8005ed2:	e000      	b.n	8005ed6 <HRTIM_OutputConfig+0x102>
    }

  default:
    break;
 8005ed4:	bf00      	nop
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
                   HRTIM_OUTR_IDLM1 |
                   HRTIM_OUTR_IDLES1|
                   HRTIM_OUTR_FAULT1|
                   HRTIM_OUTR_CHP1 |
                   HRTIM_OUTR_DIDL1) << shift);
 8005ed6:	22fe      	movs	r2, #254	; 0xfe
 8005ed8:	69bb      	ldr	r3, [r7, #24]
 8005eda:	fa02 f303 	lsl.w	r3, r2, r3
  hrtim_outr &= ~((HRTIM_OUTR_POL1 |
 8005ede:	43db      	mvns	r3, r3
 8005ee0:	69fa      	ldr	r2, [r7, #28]
 8005ee2:	4013      	ands	r3, r2
 8005ee4:	61fb      	str	r3, [r7, #28]

  /* Set the polarity */
  hrtim_outr |= (pOutputCfg->Polarity << shift);
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	69bb      	ldr	r3, [r7, #24]
 8005eec:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef0:	69fa      	ldr	r2, [r7, #28]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE mode */
  hrtim_outr |= (pOutputCfg->IdleMode << shift);
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	68da      	ldr	r2, [r3, #12]
 8005efa:	69bb      	ldr	r3, [r7, #24]
 8005efc:	fa02 f303 	lsl.w	r3, r2, r3
 8005f00:	69fa      	ldr	r2, [r7, #28]
 8005f02:	4313      	orrs	r3, r2
 8005f04:	61fb      	str	r3, [r7, #28]

  /* Set the IDLE state */
  hrtim_outr |= (pOutputCfg->IdleLevel << shift);
 8005f06:	683b      	ldr	r3, [r7, #0]
 8005f08:	691a      	ldr	r2, [r3, #16]
 8005f0a:	69bb      	ldr	r3, [r7, #24]
 8005f0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f10:	69fa      	ldr	r2, [r7, #28]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	61fb      	str	r3, [r7, #28]

  /* Set the FAULT state */
  hrtim_outr |= (pOutputCfg->FaultLevel << shift);
 8005f16:	683b      	ldr	r3, [r7, #0]
 8005f18:	695a      	ldr	r2, [r3, #20]
 8005f1a:	69bb      	ldr	r3, [r7, #24]
 8005f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f20:	69fa      	ldr	r2, [r7, #28]
 8005f22:	4313      	orrs	r3, r2
 8005f24:	61fb      	str	r3, [r7, #28]

  /* Set the chopper mode */
  hrtim_outr |= (pOutputCfg->ChopperModeEnable << shift);
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	699a      	ldr	r2, [r3, #24]
 8005f2a:	69bb      	ldr	r3, [r7, #24]
 8005f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8005f30:	69fa      	ldr	r2, [r7, #28]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	61fb      	str	r3, [r7, #28]
     state during a burst mode operation is allowed only under the following
     conditions:
     - the outputs is active during the burst mode (IDLES=1U)
     - positive deadtimes (SDTR/SDTF set to 0U)
  */
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	691b      	ldr	r3, [r3, #16]
 8005f3a:	2b08      	cmp	r3, #8
 8005f3c:	d111      	bne.n	8005f62 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005f3e:	697b      	ldr	r3, [r7, #20]
 8005f40:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if ((pOutputCfg->IdleLevel == HRTIM_OUTPUTIDLELEVEL_ACTIVE) &&
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10c      	bne.n	8005f62 <HRTIM_OutputConfig+0x18e>
      ((hrtim_dtr & HRTIM_DTR_SDTF) == (uint32_t)RESET))
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
      ((hrtim_dtr & HRTIM_DTR_SDTR) == (uint32_t)RESET) &&
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d107      	bne.n	8005f62 <HRTIM_OutputConfig+0x18e>
  {
    hrtim_outr |= (pOutputCfg->BurstModeEntryDelayed << shift);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	69da      	ldr	r2, [r3, #28]
 8005f56:	69bb      	ldr	r3, [r7, #24]
 8005f58:	fa02 f303 	lsl.w	r3, r2, r3
 8005f5c:	69fa      	ldr	r2, [r7, #28]
 8005f5e:	4313      	orrs	r3, r2
 8005f60:	61fb      	str	r3, [r7, #28]
  }

  /* Update HRTIM register */
  hhrtim->Instance->sTimerxRegs[TimerIdx].OUTxR = hrtim_outr;
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	01db      	lsls	r3, r3, #7
 8005f6a:	4413      	add	r3, r2
 8005f6c:	33e4      	adds	r3, #228	; 0xe4
 8005f6e:	69fa      	ldr	r2, [r7, #28]
 8005f70:	601a      	str	r2, [r3, #0]
}
 8005f72:	bf00      	nop
 8005f74:	3724      	adds	r7, #36	; 0x24
 8005f76:	46bd      	mov	sp, r7
 8005f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7c:	4770      	bx	lr
 8005f7e:	bf00      	nop
 8005f80:	40000041 	.word	0x40000041

08005f84 <HRTIM_ForceRegistersUpdate>:
  * @param  TimerIdx Timer index
  * @retval None
  */
static void HRTIM_ForceRegistersUpdate(HRTIM_HandleTypeDef * hhrtim,
                                       uint32_t TimerIdx)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  switch (TimerIdx)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	2b05      	cmp	r3, #5
 8005f92:	d851      	bhi.n	8006038 <HRTIM_ForceRegistersUpdate+0xb4>
 8005f94:	a201      	add	r2, pc, #4	; (adr r2, 8005f9c <HRTIM_ForceRegistersUpdate+0x18>)
 8005f96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f9a:	bf00      	nop
 8005f9c:	08005fcb 	.word	0x08005fcb
 8005fa0:	08005fe1 	.word	0x08005fe1
 8005fa4:	08005ff7 	.word	0x08005ff7
 8005fa8:	0800600d 	.word	0x0800600d
 8005fac:	08006023 	.word	0x08006023
 8005fb0:	08005fb5 	.word	0x08005fb5
  {
  case HRTIM_TIMERINDEX_MASTER:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_MSWU;
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f042 0201 	orr.w	r2, r2, #1
 8005fc4:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8005fc8:	e037      	b.n	800603a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_A:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TASWU;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f042 0202 	orr.w	r2, r2, #2
 8005fda:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8005fde:	e02c      	b.n	800603a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_B:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TBSWU;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f042 0204 	orr.w	r2, r2, #4
 8005ff0:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8005ff4:	e021      	b.n	800603a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_C:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TCSWU;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0208 	orr.w	r2, r2, #8
 8006006:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 800600a:	e016      	b.n	800603a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_D:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TDSWU;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f042 0210 	orr.w	r2, r2, #16
 800601c:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8006020:	e00b      	b.n	800603a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  case HRTIM_TIMERINDEX_TIMER_E:
    {
      hhrtim->Instance->sCommonRegs.CR2 |= HRTIM_CR2_TESWU;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f042 0220 	orr.w	r2, r2, #32
 8006032:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
      break;
 8006036:	e000      	b.n	800603a <HRTIM_ForceRegistersUpdate+0xb6>
    }

  default:
    break;
 8006038:	bf00      	nop
  }
}
 800603a:	bf00      	nop
 800603c:	370c      	adds	r7, #12
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop

08006048 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b082      	sub	sp, #8
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2b00      	cmp	r3, #0
 8006054:	d101      	bne.n	800605a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e081      	b.n	800615e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006060:	b2db      	uxtb	r3, r3
 8006062:	2b00      	cmp	r3, #0
 8006064:	d106      	bne.n	8006074 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	2200      	movs	r2, #0
 800606a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800606e:	6878      	ldr	r0, [r7, #4]
 8006070:	f7fd f982 	bl	8003378 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2224      	movs	r2, #36	; 0x24
 8006078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	681a      	ldr	r2, [r3, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f022 0201 	bic.w	r2, r2, #1
 800608a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	685a      	ldr	r2, [r3, #4]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006098:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	689a      	ldr	r2, [r3, #8]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060a8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	68db      	ldr	r3, [r3, #12]
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d107      	bne.n	80060c2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	689a      	ldr	r2, [r3, #8]
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060be:	609a      	str	r2, [r3, #8]
 80060c0:	e006      	b.n	80060d0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	689a      	ldr	r2, [r3, #8]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80060ce:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	2b02      	cmp	r3, #2
 80060d6:	d104      	bne.n	80060e2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060e0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	687a      	ldr	r2, [r7, #4]
 80060ea:	6812      	ldr	r2, [r2, #0]
 80060ec:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80060f0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80060f4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	68da      	ldr	r2, [r3, #12]
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006104:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	691a      	ldr	r2, [r3, #16]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	695b      	ldr	r3, [r3, #20]
 800610e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	699b      	ldr	r3, [r3, #24]
 8006116:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	430a      	orrs	r2, r1
 800611e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	69d9      	ldr	r1, [r3, #28]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6a1a      	ldr	r2, [r3, #32]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	430a      	orrs	r2, r1
 800612e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	f042 0201 	orr.w	r2, r2, #1
 800613e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2200      	movs	r2, #0
 8006144:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2220      	movs	r2, #32
 800614a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	2200      	movs	r2, #0
 8006152:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2200      	movs	r2, #0
 8006158:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800615c:	2300      	movs	r3, #0
}
 800615e:	4618      	mov	r0, r3
 8006160:	3708      	adds	r7, #8
 8006162:	46bd      	mov	sp, r7
 8006164:	bd80      	pop	{r7, pc}
	...

08006168 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b088      	sub	sp, #32
 800616c:	af02      	add	r7, sp, #8
 800616e:	60f8      	str	r0, [r7, #12]
 8006170:	607a      	str	r2, [r7, #4]
 8006172:	461a      	mov	r2, r3
 8006174:	460b      	mov	r3, r1
 8006176:	817b      	strh	r3, [r7, #10]
 8006178:	4613      	mov	r3, r2
 800617a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006182:	b2db      	uxtb	r3, r3
 8006184:	2b20      	cmp	r3, #32
 8006186:	f040 80da 	bne.w	800633e <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006190:	2b01      	cmp	r3, #1
 8006192:	d101      	bne.n	8006198 <HAL_I2C_Master_Transmit+0x30>
 8006194:	2302      	movs	r3, #2
 8006196:	e0d3      	b.n	8006340 <HAL_I2C_Master_Transmit+0x1d8>
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	2201      	movs	r2, #1
 800619c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80061a0:	f7fd fb4a 	bl	8003838 <HAL_GetTick>
 80061a4:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	9300      	str	r3, [sp, #0]
 80061aa:	2319      	movs	r3, #25
 80061ac:	2201      	movs	r2, #1
 80061ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80061b2:	68f8      	ldr	r0, [r7, #12]
 80061b4:	f000 fb4e 	bl	8006854 <I2C_WaitOnFlagUntilTimeout>
 80061b8:	4603      	mov	r3, r0
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d001      	beq.n	80061c2 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 80061be:	2301      	movs	r3, #1
 80061c0:	e0be      	b.n	8006340 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	2221      	movs	r2, #33	; 0x21
 80061c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2210      	movs	r2, #16
 80061ce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	687a      	ldr	r2, [r7, #4]
 80061dc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	893a      	ldrh	r2, [r7, #8]
 80061e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2200      	movs	r2, #0
 80061e8:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	2bff      	cmp	r3, #255	; 0xff
 80061f2:	d90e      	bls.n	8006212 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	22ff      	movs	r2, #255	; 0xff
 80061f8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061fe:	b2da      	uxtb	r2, r3
 8006200:	8979      	ldrh	r1, [r7, #10]
 8006202:	4b51      	ldr	r3, [pc, #324]	; (8006348 <HAL_I2C_Master_Transmit+0x1e0>)
 8006204:	9300      	str	r3, [sp, #0]
 8006206:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800620a:	68f8      	ldr	r0, [r7, #12]
 800620c:	f000 fd5e 	bl	8006ccc <I2C_TransferConfig>
 8006210:	e06c      	b.n	80062ec <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006216:	b29a      	uxth	r2, r3
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006220:	b2da      	uxtb	r2, r3
 8006222:	8979      	ldrh	r1, [r7, #10]
 8006224:	4b48      	ldr	r3, [pc, #288]	; (8006348 <HAL_I2C_Master_Transmit+0x1e0>)
 8006226:	9300      	str	r3, [sp, #0]
 8006228:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800622c:	68f8      	ldr	r0, [r7, #12]
 800622e:	f000 fd4d 	bl	8006ccc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006232:	e05b      	b.n	80062ec <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006234:	697a      	ldr	r2, [r7, #20]
 8006236:	6a39      	ldr	r1, [r7, #32]
 8006238:	68f8      	ldr	r0, [r7, #12]
 800623a:	f000 fb5a 	bl	80068f2 <I2C_WaitOnTXISFlagUntilTimeout>
 800623e:	4603      	mov	r3, r0
 8006240:	2b00      	cmp	r3, #0
 8006242:	d001      	beq.n	8006248 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006244:	2301      	movs	r3, #1
 8006246:	e07b      	b.n	8006340 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800624c:	781a      	ldrb	r2, [r3, #0]
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006258:	1c5a      	adds	r2, r3, #1
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006262:	b29b      	uxth	r3, r3
 8006264:	3b01      	subs	r3, #1
 8006266:	b29a      	uxth	r2, r3
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006270:	3b01      	subs	r3, #1
 8006272:	b29a      	uxth	r2, r3
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d034      	beq.n	80062ec <HAL_I2C_Master_Transmit+0x184>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006286:	2b00      	cmp	r3, #0
 8006288:	d130      	bne.n	80062ec <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	9300      	str	r3, [sp, #0]
 800628e:	6a3b      	ldr	r3, [r7, #32]
 8006290:	2200      	movs	r2, #0
 8006292:	2180      	movs	r1, #128	; 0x80
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f000 fadd 	bl	8006854 <I2C_WaitOnFlagUntilTimeout>
 800629a:	4603      	mov	r3, r0
 800629c:	2b00      	cmp	r3, #0
 800629e:	d001      	beq.n	80062a4 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 80062a0:	2301      	movs	r3, #1
 80062a2:	e04d      	b.n	8006340 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	2bff      	cmp	r3, #255	; 0xff
 80062ac:	d90e      	bls.n	80062cc <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	22ff      	movs	r2, #255	; 0xff
 80062b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	8979      	ldrh	r1, [r7, #10]
 80062bc:	2300      	movs	r3, #0
 80062be:	9300      	str	r3, [sp, #0]
 80062c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80062c4:	68f8      	ldr	r0, [r7, #12]
 80062c6:	f000 fd01 	bl	8006ccc <I2C_TransferConfig>
 80062ca:	e00f      	b.n	80062ec <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062d0:	b29a      	uxth	r2, r3
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062da:	b2da      	uxtb	r2, r3
 80062dc:	8979      	ldrh	r1, [r7, #10]
 80062de:	2300      	movs	r3, #0
 80062e0:	9300      	str	r3, [sp, #0]
 80062e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80062e6:	68f8      	ldr	r0, [r7, #12]
 80062e8:	f000 fcf0 	bl	8006ccc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d19e      	bne.n	8006234 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80062f6:	697a      	ldr	r2, [r7, #20]
 80062f8:	6a39      	ldr	r1, [r7, #32]
 80062fa:	68f8      	ldr	r0, [r7, #12]
 80062fc:	f000 fb40 	bl	8006980 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006300:	4603      	mov	r3, r0
 8006302:	2b00      	cmp	r3, #0
 8006304:	d001      	beq.n	800630a <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e01a      	b.n	8006340 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	2220      	movs	r2, #32
 8006310:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	6859      	ldr	r1, [r3, #4]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681a      	ldr	r2, [r3, #0]
 800631c:	4b0b      	ldr	r3, [pc, #44]	; (800634c <HAL_I2C_Master_Transmit+0x1e4>)
 800631e:	400b      	ands	r3, r1
 8006320:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2220      	movs	r2, #32
 8006326:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	2200      	movs	r2, #0
 800632e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800633a:	2300      	movs	r3, #0
 800633c:	e000      	b.n	8006340 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 800633e:	2302      	movs	r3, #2
  }
}
 8006340:	4618      	mov	r0, r3
 8006342:	3718      	adds	r7, #24
 8006344:	46bd      	mov	sp, r7
 8006346:	bd80      	pop	{r7, pc}
 8006348:	80002000 	.word	0x80002000
 800634c:	fe00e800 	.word	0xfe00e800

08006350 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8006350:	b580      	push	{r7, lr}
 8006352:	b088      	sub	sp, #32
 8006354:	af02      	add	r7, sp, #8
 8006356:	60f8      	str	r0, [r7, #12]
 8006358:	607a      	str	r2, [r7, #4]
 800635a:	461a      	mov	r2, r3
 800635c:	460b      	mov	r3, r1
 800635e:	817b      	strh	r3, [r7, #10]
 8006360:	4613      	mov	r3, r2
 8006362:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b20      	cmp	r3, #32
 800636e:	f040 80db 	bne.w	8006528 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006378:	2b01      	cmp	r3, #1
 800637a:	d101      	bne.n	8006380 <HAL_I2C_Master_Receive+0x30>
 800637c:	2302      	movs	r3, #2
 800637e:	e0d4      	b.n	800652a <HAL_I2C_Master_Receive+0x1da>
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006388:	f7fd fa56 	bl	8003838 <HAL_GetTick>
 800638c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	2319      	movs	r3, #25
 8006394:	2201      	movs	r2, #1
 8006396:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800639a:	68f8      	ldr	r0, [r7, #12]
 800639c:	f000 fa5a 	bl	8006854 <I2C_WaitOnFlagUntilTimeout>
 80063a0:	4603      	mov	r3, r0
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d001      	beq.n	80063aa <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 80063a6:	2301      	movs	r3, #1
 80063a8:	e0bf      	b.n	800652a <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	2222      	movs	r2, #34	; 0x22
 80063ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	2210      	movs	r2, #16
 80063b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	2200      	movs	r2, #0
 80063be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	893a      	ldrh	r2, [r7, #8]
 80063ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2200      	movs	r2, #0
 80063d0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063d6:	b29b      	uxth	r3, r3
 80063d8:	2bff      	cmp	r3, #255	; 0xff
 80063da:	d90e      	bls.n	80063fa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	22ff      	movs	r2, #255	; 0xff
 80063e0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063e6:	b2da      	uxtb	r2, r3
 80063e8:	8979      	ldrh	r1, [r7, #10]
 80063ea:	4b52      	ldr	r3, [pc, #328]	; (8006534 <HAL_I2C_Master_Receive+0x1e4>)
 80063ec:	9300      	str	r3, [sp, #0]
 80063ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80063f2:	68f8      	ldr	r0, [r7, #12]
 80063f4:	f000 fc6a 	bl	8006ccc <I2C_TransferConfig>
 80063f8:	e06d      	b.n	80064d6 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063fe:	b29a      	uxth	r2, r3
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006408:	b2da      	uxtb	r2, r3
 800640a:	8979      	ldrh	r1, [r7, #10]
 800640c:	4b49      	ldr	r3, [pc, #292]	; (8006534 <HAL_I2C_Master_Receive+0x1e4>)
 800640e:	9300      	str	r3, [sp, #0]
 8006410:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006414:	68f8      	ldr	r0, [r7, #12]
 8006416:	f000 fc59 	bl	8006ccc <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 800641a:	e05c      	b.n	80064d6 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800641c:	697a      	ldr	r2, [r7, #20]
 800641e:	6a39      	ldr	r1, [r7, #32]
 8006420:	68f8      	ldr	r0, [r7, #12]
 8006422:	f000 faf1 	bl	8006a08 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006426:	4603      	mov	r3, r0
 8006428:	2b00      	cmp	r3, #0
 800642a:	d001      	beq.n	8006430 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e07c      	b.n	800652a <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800643a:	b2d2      	uxtb	r2, r2
 800643c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006442:	1c5a      	adds	r2, r3, #1
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800644c:	3b01      	subs	r3, #1
 800644e:	b29a      	uxth	r2, r3
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006458:	b29b      	uxth	r3, r3
 800645a:	3b01      	subs	r3, #1
 800645c:	b29a      	uxth	r2, r3
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006466:	b29b      	uxth	r3, r3
 8006468:	2b00      	cmp	r3, #0
 800646a:	d034      	beq.n	80064d6 <HAL_I2C_Master_Receive+0x186>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006470:	2b00      	cmp	r3, #0
 8006472:	d130      	bne.n	80064d6 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006474:	697b      	ldr	r3, [r7, #20]
 8006476:	9300      	str	r3, [sp, #0]
 8006478:	6a3b      	ldr	r3, [r7, #32]
 800647a:	2200      	movs	r2, #0
 800647c:	2180      	movs	r1, #128	; 0x80
 800647e:	68f8      	ldr	r0, [r7, #12]
 8006480:	f000 f9e8 	bl	8006854 <I2C_WaitOnFlagUntilTimeout>
 8006484:	4603      	mov	r3, r0
 8006486:	2b00      	cmp	r3, #0
 8006488:	d001      	beq.n	800648e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800648a:	2301      	movs	r3, #1
 800648c:	e04d      	b.n	800652a <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006492:	b29b      	uxth	r3, r3
 8006494:	2bff      	cmp	r3, #255	; 0xff
 8006496:	d90e      	bls.n	80064b6 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	22ff      	movs	r2, #255	; 0xff
 800649c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064a2:	b2da      	uxtb	r2, r3
 80064a4:	8979      	ldrh	r1, [r7, #10]
 80064a6:	2300      	movs	r3, #0
 80064a8:	9300      	str	r3, [sp, #0]
 80064aa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80064ae:	68f8      	ldr	r0, [r7, #12]
 80064b0:	f000 fc0c 	bl	8006ccc <I2C_TransferConfig>
 80064b4:	e00f      	b.n	80064d6 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	8979      	ldrh	r1, [r7, #10]
 80064c8:	2300      	movs	r3, #0
 80064ca:	9300      	str	r3, [sp, #0]
 80064cc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80064d0:	68f8      	ldr	r0, [r7, #12]
 80064d2:	f000 fbfb 	bl	8006ccc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064da:	b29b      	uxth	r3, r3
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d19d      	bne.n	800641c <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80064e0:	697a      	ldr	r2, [r7, #20]
 80064e2:	6a39      	ldr	r1, [r7, #32]
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f000 fa4b 	bl	8006980 <I2C_WaitOnSTOPFlagUntilTimeout>
 80064ea:	4603      	mov	r3, r0
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e01a      	b.n	800652a <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2220      	movs	r2, #32
 80064fa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	6859      	ldr	r1, [r3, #4]
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	4b0c      	ldr	r3, [pc, #48]	; (8006538 <HAL_I2C_Master_Receive+0x1e8>)
 8006508:	400b      	ands	r3, r1
 800650a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	2220      	movs	r2, #32
 8006510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	2200      	movs	r2, #0
 8006520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006524:	2300      	movs	r3, #0
 8006526:	e000      	b.n	800652a <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8006528:	2302      	movs	r3, #2
  }
}
 800652a:	4618      	mov	r0, r3
 800652c:	3718      	adds	r7, #24
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	80002400 	.word	0x80002400
 8006538:	fe00e800 	.word	0xfe00e800

0800653c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800653c:	b580      	push	{r7, lr}
 800653e:	b088      	sub	sp, #32
 8006540:	af02      	add	r7, sp, #8
 8006542:	60f8      	str	r0, [r7, #12]
 8006544:	4608      	mov	r0, r1
 8006546:	4611      	mov	r1, r2
 8006548:	461a      	mov	r2, r3
 800654a:	4603      	mov	r3, r0
 800654c:	817b      	strh	r3, [r7, #10]
 800654e:	460b      	mov	r3, r1
 8006550:	813b      	strh	r3, [r7, #8]
 8006552:	4613      	mov	r3, r2
 8006554:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800655c:	b2db      	uxtb	r3, r3
 800655e:	2b20      	cmp	r3, #32
 8006560:	f040 80f9 	bne.w	8006756 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006564:	6a3b      	ldr	r3, [r7, #32]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d002      	beq.n	8006570 <HAL_I2C_Mem_Write+0x34>
 800656a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800656c:	2b00      	cmp	r3, #0
 800656e:	d105      	bne.n	800657c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006576:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006578:	2301      	movs	r3, #1
 800657a:	e0ed      	b.n	8006758 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006582:	2b01      	cmp	r3, #1
 8006584:	d101      	bne.n	800658a <HAL_I2C_Mem_Write+0x4e>
 8006586:	2302      	movs	r3, #2
 8006588:	e0e6      	b.n	8006758 <HAL_I2C_Mem_Write+0x21c>
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	2201      	movs	r2, #1
 800658e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006592:	f7fd f951 	bl	8003838 <HAL_GetTick>
 8006596:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	9300      	str	r3, [sp, #0]
 800659c:	2319      	movs	r3, #25
 800659e:	2201      	movs	r2, #1
 80065a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80065a4:	68f8      	ldr	r0, [r7, #12]
 80065a6:	f000 f955 	bl	8006854 <I2C_WaitOnFlagUntilTimeout>
 80065aa:	4603      	mov	r3, r0
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d001      	beq.n	80065b4 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80065b0:	2301      	movs	r3, #1
 80065b2:	e0d1      	b.n	8006758 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2221      	movs	r2, #33	; 0x21
 80065b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	2240      	movs	r2, #64	; 0x40
 80065c0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2200      	movs	r2, #0
 80065c8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6a3a      	ldr	r2, [r7, #32]
 80065ce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80065d0:	68fb      	ldr	r3, [r7, #12]
 80065d2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80065d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	2200      	movs	r2, #0
 80065da:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80065dc:	88f8      	ldrh	r0, [r7, #6]
 80065de:	893a      	ldrh	r2, [r7, #8]
 80065e0:	8979      	ldrh	r1, [r7, #10]
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	9301      	str	r3, [sp, #4]
 80065e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065e8:	9300      	str	r3, [sp, #0]
 80065ea:	4603      	mov	r3, r0
 80065ec:	68f8      	ldr	r0, [r7, #12]
 80065ee:	f000 f8b9 	bl	8006764 <I2C_RequestMemoryWrite>
 80065f2:	4603      	mov	r3, r0
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d005      	beq.n	8006604 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	2200      	movs	r2, #0
 80065fc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e0a9      	b.n	8006758 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006608:	b29b      	uxth	r3, r3
 800660a:	2bff      	cmp	r3, #255	; 0xff
 800660c:	d90e      	bls.n	800662c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	22ff      	movs	r2, #255	; 0xff
 8006612:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006618:	b2da      	uxtb	r2, r3
 800661a:	8979      	ldrh	r1, [r7, #10]
 800661c:	2300      	movs	r3, #0
 800661e:	9300      	str	r3, [sp, #0]
 8006620:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006624:	68f8      	ldr	r0, [r7, #12]
 8006626:	f000 fb51 	bl	8006ccc <I2C_TransferConfig>
 800662a:	e00f      	b.n	800664c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006630:	b29a      	uxth	r2, r3
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800663a:	b2da      	uxtb	r2, r3
 800663c:	8979      	ldrh	r1, [r7, #10]
 800663e:	2300      	movs	r3, #0
 8006640:	9300      	str	r3, [sp, #0]
 8006642:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f000 fb40 	bl	8006ccc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800664c:	697a      	ldr	r2, [r7, #20]
 800664e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006650:	68f8      	ldr	r0, [r7, #12]
 8006652:	f000 f94e 	bl	80068f2 <I2C_WaitOnTXISFlagUntilTimeout>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d001      	beq.n	8006660 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800665c:	2301      	movs	r3, #1
 800665e:	e07b      	b.n	8006758 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006664:	781a      	ldrb	r2, [r3, #0]
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006670:	1c5a      	adds	r2, r3, #1
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800667a:	b29b      	uxth	r3, r3
 800667c:	3b01      	subs	r3, #1
 800667e:	b29a      	uxth	r2, r3
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006688:	3b01      	subs	r3, #1
 800668a:	b29a      	uxth	r2, r3
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006694:	b29b      	uxth	r3, r3
 8006696:	2b00      	cmp	r3, #0
 8006698:	d034      	beq.n	8006704 <HAL_I2C_Mem_Write+0x1c8>
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d130      	bne.n	8006704 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	9300      	str	r3, [sp, #0]
 80066a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a8:	2200      	movs	r2, #0
 80066aa:	2180      	movs	r1, #128	; 0x80
 80066ac:	68f8      	ldr	r0, [r7, #12]
 80066ae:	f000 f8d1 	bl	8006854 <I2C_WaitOnFlagUntilTimeout>
 80066b2:	4603      	mov	r3, r0
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d001      	beq.n	80066bc <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e04d      	b.n	8006758 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	2bff      	cmp	r3, #255	; 0xff
 80066c4:	d90e      	bls.n	80066e4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	22ff      	movs	r2, #255	; 0xff
 80066ca:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066d0:	b2da      	uxtb	r2, r3
 80066d2:	8979      	ldrh	r1, [r7, #10]
 80066d4:	2300      	movs	r3, #0
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80066dc:	68f8      	ldr	r0, [r7, #12]
 80066de:	f000 faf5 	bl	8006ccc <I2C_TransferConfig>
 80066e2:	e00f      	b.n	8006704 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e8:	b29a      	uxth	r2, r3
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80066f2:	b2da      	uxtb	r2, r3
 80066f4:	8979      	ldrh	r1, [r7, #10]
 80066f6:	2300      	movs	r3, #0
 80066f8:	9300      	str	r3, [sp, #0]
 80066fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066fe:	68f8      	ldr	r0, [r7, #12]
 8006700:	f000 fae4 	bl	8006ccc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006708:	b29b      	uxth	r3, r3
 800670a:	2b00      	cmp	r3, #0
 800670c:	d19e      	bne.n	800664c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800670e:	697a      	ldr	r2, [r7, #20]
 8006710:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006712:	68f8      	ldr	r0, [r7, #12]
 8006714:	f000 f934 	bl	8006980 <I2C_WaitOnSTOPFlagUntilTimeout>
 8006718:	4603      	mov	r3, r0
 800671a:	2b00      	cmp	r3, #0
 800671c:	d001      	beq.n	8006722 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e01a      	b.n	8006758 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	2220      	movs	r2, #32
 8006728:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	6859      	ldr	r1, [r3, #4]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	4b0a      	ldr	r3, [pc, #40]	; (8006760 <HAL_I2C_Mem_Write+0x224>)
 8006736:	400b      	ands	r3, r1
 8006738:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	2220      	movs	r2, #32
 800673e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	2200      	movs	r2, #0
 800674e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006752:	2300      	movs	r3, #0
 8006754:	e000      	b.n	8006758 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006756:	2302      	movs	r3, #2
  }
}
 8006758:	4618      	mov	r0, r3
 800675a:	3718      	adds	r7, #24
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	fe00e800 	.word	0xfe00e800

08006764 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b086      	sub	sp, #24
 8006768:	af02      	add	r7, sp, #8
 800676a:	60f8      	str	r0, [r7, #12]
 800676c:	4608      	mov	r0, r1
 800676e:	4611      	mov	r1, r2
 8006770:	461a      	mov	r2, r3
 8006772:	4603      	mov	r3, r0
 8006774:	817b      	strh	r3, [r7, #10]
 8006776:	460b      	mov	r3, r1
 8006778:	813b      	strh	r3, [r7, #8]
 800677a:	4613      	mov	r3, r2
 800677c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800677e:	88fb      	ldrh	r3, [r7, #6]
 8006780:	b2da      	uxtb	r2, r3
 8006782:	8979      	ldrh	r1, [r7, #10]
 8006784:	4b20      	ldr	r3, [pc, #128]	; (8006808 <I2C_RequestMemoryWrite+0xa4>)
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800678c:	68f8      	ldr	r0, [r7, #12]
 800678e:	f000 fa9d 	bl	8006ccc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006792:	69fa      	ldr	r2, [r7, #28]
 8006794:	69b9      	ldr	r1, [r7, #24]
 8006796:	68f8      	ldr	r0, [r7, #12]
 8006798:	f000 f8ab 	bl	80068f2 <I2C_WaitOnTXISFlagUntilTimeout>
 800679c:	4603      	mov	r3, r0
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d001      	beq.n	80067a6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	e02c      	b.n	8006800 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80067a6:	88fb      	ldrh	r3, [r7, #6]
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d105      	bne.n	80067b8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067ac:	893b      	ldrh	r3, [r7, #8]
 80067ae:	b2da      	uxtb	r2, r3
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	629a      	str	r2, [r3, #40]	; 0x28
 80067b6:	e015      	b.n	80067e4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80067b8:	893b      	ldrh	r3, [r7, #8]
 80067ba:	0a1b      	lsrs	r3, r3, #8
 80067bc:	b29b      	uxth	r3, r3
 80067be:	b2da      	uxtb	r2, r3
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80067c6:	69fa      	ldr	r2, [r7, #28]
 80067c8:	69b9      	ldr	r1, [r7, #24]
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f000 f891 	bl	80068f2 <I2C_WaitOnTXISFlagUntilTimeout>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e012      	b.n	8006800 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80067da:	893b      	ldrh	r3, [r7, #8]
 80067dc:	b2da      	uxtb	r2, r3
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80067e4:	69fb      	ldr	r3, [r7, #28]
 80067e6:	9300      	str	r3, [sp, #0]
 80067e8:	69bb      	ldr	r3, [r7, #24]
 80067ea:	2200      	movs	r2, #0
 80067ec:	2180      	movs	r1, #128	; 0x80
 80067ee:	68f8      	ldr	r0, [r7, #12]
 80067f0:	f000 f830 	bl	8006854 <I2C_WaitOnFlagUntilTimeout>
 80067f4:	4603      	mov	r3, r0
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d001      	beq.n	80067fe <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	e000      	b.n	8006800 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3710      	adds	r7, #16
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}
 8006808:	80002000 	.word	0x80002000

0800680c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800680c:	b480      	push	{r7}
 800680e:	b083      	sub	sp, #12
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	f003 0302 	and.w	r3, r3, #2
 800681e:	2b02      	cmp	r3, #2
 8006820:	d103      	bne.n	800682a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	2200      	movs	r2, #0
 8006828:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	f003 0301 	and.w	r3, r3, #1
 8006834:	2b01      	cmp	r3, #1
 8006836:	d007      	beq.n	8006848 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	699a      	ldr	r2, [r3, #24]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f042 0201 	orr.w	r2, r2, #1
 8006846:	619a      	str	r2, [r3, #24]
  }
}
 8006848:	bf00      	nop
 800684a:	370c      	adds	r7, #12
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b084      	sub	sp, #16
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	603b      	str	r3, [r7, #0]
 8006860:	4613      	mov	r3, r2
 8006862:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006864:	e031      	b.n	80068ca <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	f1b3 3fff 	cmp.w	r3, #4294967295
 800686c:	d02d      	beq.n	80068ca <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800686e:	f7fc ffe3 	bl	8003838 <HAL_GetTick>
 8006872:	4602      	mov	r2, r0
 8006874:	69bb      	ldr	r3, [r7, #24]
 8006876:	1ad3      	subs	r3, r2, r3
 8006878:	683a      	ldr	r2, [r7, #0]
 800687a:	429a      	cmp	r2, r3
 800687c:	d302      	bcc.n	8006884 <I2C_WaitOnFlagUntilTimeout+0x30>
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d122      	bne.n	80068ca <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	699a      	ldr	r2, [r3, #24]
 800688a:	68bb      	ldr	r3, [r7, #8]
 800688c:	4013      	ands	r3, r2
 800688e:	68ba      	ldr	r2, [r7, #8]
 8006890:	429a      	cmp	r2, r3
 8006892:	bf0c      	ite	eq
 8006894:	2301      	moveq	r3, #1
 8006896:	2300      	movne	r3, #0
 8006898:	b2db      	uxtb	r3, r3
 800689a:	461a      	mov	r2, r3
 800689c:	79fb      	ldrb	r3, [r7, #7]
 800689e:	429a      	cmp	r2, r3
 80068a0:	d113      	bne.n	80068ca <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80068a6:	f043 0220 	orr.w	r2, r3, #32
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2220      	movs	r2, #32
 80068b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2200      	movs	r2, #0
 80068ba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 80068c6:	2301      	movs	r3, #1
 80068c8:	e00f      	b.n	80068ea <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	699a      	ldr	r2, [r3, #24]
 80068d0:	68bb      	ldr	r3, [r7, #8]
 80068d2:	4013      	ands	r3, r2
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	bf0c      	ite	eq
 80068da:	2301      	moveq	r3, #1
 80068dc:	2300      	movne	r3, #0
 80068de:	b2db      	uxtb	r3, r3
 80068e0:	461a      	mov	r2, r3
 80068e2:	79fb      	ldrb	r3, [r7, #7]
 80068e4:	429a      	cmp	r2, r3
 80068e6:	d0be      	beq.n	8006866 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3710      	adds	r7, #16
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}

080068f2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b084      	sub	sp, #16
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	60f8      	str	r0, [r7, #12]
 80068fa:	60b9      	str	r1, [r7, #8]
 80068fc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80068fe:	e033      	b.n	8006968 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006900:	687a      	ldr	r2, [r7, #4]
 8006902:	68b9      	ldr	r1, [r7, #8]
 8006904:	68f8      	ldr	r0, [r7, #12]
 8006906:	f000 f901 	bl	8006b0c <I2C_IsErrorOccurred>
 800690a:	4603      	mov	r3, r0
 800690c:	2b00      	cmp	r3, #0
 800690e:	d001      	beq.n	8006914 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006910:	2301      	movs	r3, #1
 8006912:	e031      	b.n	8006978 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	f1b3 3fff 	cmp.w	r3, #4294967295
 800691a:	d025      	beq.n	8006968 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800691c:	f7fc ff8c 	bl	8003838 <HAL_GetTick>
 8006920:	4602      	mov	r2, r0
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	1ad3      	subs	r3, r2, r3
 8006926:	68ba      	ldr	r2, [r7, #8]
 8006928:	429a      	cmp	r2, r3
 800692a:	d302      	bcc.n	8006932 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d11a      	bne.n	8006968 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b02      	cmp	r3, #2
 800693e:	d013      	beq.n	8006968 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006944:	f043 0220 	orr.w	r2, r3, #32
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2220      	movs	r2, #32
 8006950:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	2200      	movs	r2, #0
 8006958:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006964:	2301      	movs	r3, #1
 8006966:	e007      	b.n	8006978 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	699b      	ldr	r3, [r3, #24]
 800696e:	f003 0302 	and.w	r3, r3, #2
 8006972:	2b02      	cmp	r3, #2
 8006974:	d1c4      	bne.n	8006900 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3710      	adds	r7, #16
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b084      	sub	sp, #16
 8006984:	af00      	add	r7, sp, #0
 8006986:	60f8      	str	r0, [r7, #12]
 8006988:	60b9      	str	r1, [r7, #8]
 800698a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800698c:	e02f      	b.n	80069ee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800698e:	687a      	ldr	r2, [r7, #4]
 8006990:	68b9      	ldr	r1, [r7, #8]
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f000 f8ba 	bl	8006b0c <I2C_IsErrorOccurred>
 8006998:	4603      	mov	r3, r0
 800699a:	2b00      	cmp	r3, #0
 800699c:	d001      	beq.n	80069a2 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e02d      	b.n	80069fe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069a2:	f7fc ff49 	bl	8003838 <HAL_GetTick>
 80069a6:	4602      	mov	r2, r0
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	68ba      	ldr	r2, [r7, #8]
 80069ae:	429a      	cmp	r2, r3
 80069b0:	d302      	bcc.n	80069b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d11a      	bne.n	80069ee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	699b      	ldr	r3, [r3, #24]
 80069be:	f003 0320 	and.w	r3, r3, #32
 80069c2:	2b20      	cmp	r3, #32
 80069c4:	d013      	beq.n	80069ee <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069ca:	f043 0220 	orr.w	r2, r3, #32
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	2200      	movs	r2, #0
 80069e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80069ea:	2301      	movs	r3, #1
 80069ec:	e007      	b.n	80069fe <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	699b      	ldr	r3, [r3, #24]
 80069f4:	f003 0320 	and.w	r3, r3, #32
 80069f8:	2b20      	cmp	r3, #32
 80069fa:	d1c8      	bne.n	800698e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
	...

08006a08 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006a14:	e06b      	b.n	8006aee <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	68b9      	ldr	r1, [r7, #8]
 8006a1a:	68f8      	ldr	r0, [r7, #12]
 8006a1c:	f000 f876 	bl	8006b0c <I2C_IsErrorOccurred>
 8006a20:	4603      	mov	r3, r0
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	d001      	beq.n	8006a2a <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006a26:	2301      	movs	r3, #1
 8006a28:	e069      	b.n	8006afe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	699b      	ldr	r3, [r3, #24]
 8006a30:	f003 0320 	and.w	r3, r3, #32
 8006a34:	2b20      	cmp	r3, #32
 8006a36:	d138      	bne.n	8006aaa <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	f003 0304 	and.w	r3, r3, #4
 8006a42:	2b04      	cmp	r3, #4
 8006a44:	d105      	bne.n	8006a52 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d001      	beq.n	8006a52 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	e055      	b.n	8006afe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	699b      	ldr	r3, [r3, #24]
 8006a58:	f003 0310 	and.w	r3, r3, #16
 8006a5c:	2b10      	cmp	r3, #16
 8006a5e:	d107      	bne.n	8006a70 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	2210      	movs	r2, #16
 8006a66:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2204      	movs	r2, #4
 8006a6c:	645a      	str	r2, [r3, #68]	; 0x44
 8006a6e:	e002      	b.n	8006a76 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	2220      	movs	r2, #32
 8006a7c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	6859      	ldr	r1, [r3, #4]
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	681a      	ldr	r2, [r3, #0]
 8006a88:	4b1f      	ldr	r3, [pc, #124]	; (8006b08 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 8006a8a:	400b      	ands	r3, r1
 8006a8c:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2220      	movs	r2, #32
 8006a92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	e029      	b.n	8006afe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006aaa:	f7fc fec5 	bl	8003838 <HAL_GetTick>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	1ad3      	subs	r3, r2, r3
 8006ab4:	68ba      	ldr	r2, [r7, #8]
 8006ab6:	429a      	cmp	r2, r3
 8006ab8:	d302      	bcc.n	8006ac0 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d116      	bne.n	8006aee <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	699b      	ldr	r3, [r3, #24]
 8006ac6:	f003 0304 	and.w	r3, r3, #4
 8006aca:	2b04      	cmp	r3, #4
 8006acc:	d00f      	beq.n	8006aee <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ad2:	f043 0220 	orr.w	r2, r3, #32
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2220      	movs	r2, #32
 8006ade:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006aea:	2301      	movs	r3, #1
 8006aec:	e007      	b.n	8006afe <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	699b      	ldr	r3, [r3, #24]
 8006af4:	f003 0304 	and.w	r3, r3, #4
 8006af8:	2b04      	cmp	r3, #4
 8006afa:	d18c      	bne.n	8006a16 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006afc:	2300      	movs	r3, #0
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3710      	adds	r7, #16
 8006b02:	46bd      	mov	sp, r7
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	fe00e800 	.word	0xfe00e800

08006b0c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b08a      	sub	sp, #40	; 0x28
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	60b9      	str	r1, [r7, #8]
 8006b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	699b      	ldr	r3, [r3, #24]
 8006b24:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006b26:	2300      	movs	r3, #0
 8006b28:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8006b2e:	69bb      	ldr	r3, [r7, #24]
 8006b30:	f003 0310 	and.w	r3, r3, #16
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d068      	beq.n	8006c0a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	2210      	movs	r2, #16
 8006b3e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006b40:	e049      	b.n	8006bd6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b48:	d045      	beq.n	8006bd6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b4a:	f7fc fe75 	bl	8003838 <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	69fb      	ldr	r3, [r7, #28]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	68ba      	ldr	r2, [r7, #8]
 8006b56:	429a      	cmp	r2, r3
 8006b58:	d302      	bcc.n	8006b60 <I2C_IsErrorOccurred+0x54>
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d13a      	bne.n	8006bd6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	685b      	ldr	r3, [r3, #4]
 8006b66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b6a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006b72:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	699b      	ldr	r3, [r3, #24]
 8006b7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b7e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006b82:	d121      	bne.n	8006bc8 <I2C_IsErrorOccurred+0xbc>
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b8a:	d01d      	beq.n	8006bc8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8006b8c:	7cfb      	ldrb	r3, [r7, #19]
 8006b8e:	2b20      	cmp	r3, #32
 8006b90:	d01a      	beq.n	8006bc8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ba0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8006ba2:	f7fc fe49 	bl	8003838 <HAL_GetTick>
 8006ba6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006ba8:	e00e      	b.n	8006bc8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006baa:	f7fc fe45 	bl	8003838 <HAL_GetTick>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	69fb      	ldr	r3, [r7, #28]
 8006bb2:	1ad3      	subs	r3, r2, r3
 8006bb4:	2b19      	cmp	r3, #25
 8006bb6:	d907      	bls.n	8006bc8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006bb8:	6a3b      	ldr	r3, [r7, #32]
 8006bba:	f043 0320 	orr.w	r3, r3, #32
 8006bbe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8006bc0:	2301      	movs	r3, #1
 8006bc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8006bc6:	e006      	b.n	8006bd6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	f003 0320 	and.w	r3, r3, #32
 8006bd2:	2b20      	cmp	r3, #32
 8006bd4:	d1e9      	bne.n	8006baa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	699b      	ldr	r3, [r3, #24]
 8006bdc:	f003 0320 	and.w	r3, r3, #32
 8006be0:	2b20      	cmp	r3, #32
 8006be2:	d003      	beq.n	8006bec <I2C_IsErrorOccurred+0xe0>
 8006be4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d0aa      	beq.n	8006b42 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006bec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d103      	bne.n	8006bfc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	2220      	movs	r2, #32
 8006bfa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006bfc:	6a3b      	ldr	r3, [r7, #32]
 8006bfe:	f043 0304 	orr.w	r3, r3, #4
 8006c02:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	699b      	ldr	r3, [r3, #24]
 8006c10:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8006c12:	69bb      	ldr	r3, [r7, #24]
 8006c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00b      	beq.n	8006c34 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006c1c:	6a3b      	ldr	r3, [r7, #32]
 8006c1e:	f043 0301 	orr.w	r3, r3, #1
 8006c22:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006c2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8006c34:	69bb      	ldr	r3, [r7, #24]
 8006c36:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00b      	beq.n	8006c56 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8006c3e:	6a3b      	ldr	r3, [r7, #32]
 8006c40:	f043 0308 	orr.w	r3, r3, #8
 8006c44:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006c4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c50:	2301      	movs	r3, #1
 8006c52:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d00b      	beq.n	8006c78 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8006c60:	6a3b      	ldr	r3, [r7, #32]
 8006c62:	f043 0302 	orr.w	r3, r3, #2
 8006c66:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006c70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8006c72:	2301      	movs	r3, #1
 8006c74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8006c78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d01c      	beq.n	8006cba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006c80:	68f8      	ldr	r0, [r7, #12]
 8006c82:	f7ff fdc3 	bl	800680c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	6859      	ldr	r1, [r3, #4]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	4b0d      	ldr	r3, [pc, #52]	; (8006cc8 <I2C_IsErrorOccurred+0x1bc>)
 8006c92:	400b      	ands	r3, r1
 8006c94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006c9a:	6a3b      	ldr	r3, [r7, #32]
 8006c9c:	431a      	orrs	r2, r3
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2220      	movs	r2, #32
 8006ca6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2200      	movs	r2, #0
 8006cae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8006cba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3728      	adds	r7, #40	; 0x28
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	fe00e800 	.word	0xfe00e800

08006ccc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b087      	sub	sp, #28
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	60f8      	str	r0, [r7, #12]
 8006cd4:	607b      	str	r3, [r7, #4]
 8006cd6:	460b      	mov	r3, r1
 8006cd8:	817b      	strh	r3, [r7, #10]
 8006cda:	4613      	mov	r3, r2
 8006cdc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006cde:	897b      	ldrh	r3, [r7, #10]
 8006ce0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006ce4:	7a7b      	ldrb	r3, [r7, #9]
 8006ce6:	041b      	lsls	r3, r3, #16
 8006ce8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006cec:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006cf2:	6a3b      	ldr	r3, [r7, #32]
 8006cf4:	4313      	orrs	r3, r2
 8006cf6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006cfa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	685a      	ldr	r2, [r3, #4]
 8006d02:	6a3b      	ldr	r3, [r7, #32]
 8006d04:	0d5b      	lsrs	r3, r3, #21
 8006d06:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006d0a:	4b08      	ldr	r3, [pc, #32]	; (8006d2c <I2C_TransferConfig+0x60>)
 8006d0c:	430b      	orrs	r3, r1
 8006d0e:	43db      	mvns	r3, r3
 8006d10:	ea02 0103 	and.w	r1, r2, r3
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	697a      	ldr	r2, [r7, #20]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8006d1e:	bf00      	nop
 8006d20:	371c      	adds	r7, #28
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop
 8006d2c:	03ff63ff 	.word	0x03ff63ff

08006d30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b083      	sub	sp, #12
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d40:	b2db      	uxtb	r3, r3
 8006d42:	2b20      	cmp	r3, #32
 8006d44:	d138      	bne.n	8006db8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d4c:	2b01      	cmp	r3, #1
 8006d4e:	d101      	bne.n	8006d54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006d50:	2302      	movs	r3, #2
 8006d52:	e032      	b.n	8006dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2224      	movs	r2, #36	; 0x24
 8006d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f022 0201 	bic.w	r2, r2, #1
 8006d72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	6819      	ldr	r1, [r3, #0]
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	430a      	orrs	r2, r1
 8006d92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681a      	ldr	r2, [r3, #0]
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	f042 0201 	orr.w	r2, r2, #1
 8006da2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	2220      	movs	r2, #32
 8006da8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2200      	movs	r2, #0
 8006db0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006db4:	2300      	movs	r3, #0
 8006db6:	e000      	b.n	8006dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006db8:	2302      	movs	r3, #2
  }
}
 8006dba:	4618      	mov	r0, r3
 8006dbc:	370c      	adds	r7, #12
 8006dbe:	46bd      	mov	sp, r7
 8006dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc4:	4770      	bx	lr

08006dc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006dc6:	b480      	push	{r7}
 8006dc8:	b085      	sub	sp, #20
 8006dca:	af00      	add	r7, sp, #0
 8006dcc:	6078      	str	r0, [r7, #4]
 8006dce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006dd6:	b2db      	uxtb	r3, r3
 8006dd8:	2b20      	cmp	r3, #32
 8006dda:	d139      	bne.n	8006e50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006de2:	2b01      	cmp	r3, #1
 8006de4:	d101      	bne.n	8006dea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006de6:	2302      	movs	r3, #2
 8006de8:	e033      	b.n	8006e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	2201      	movs	r2, #1
 8006dee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	2224      	movs	r2, #36	; 0x24
 8006df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681a      	ldr	r2, [r3, #0]
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	f022 0201 	bic.w	r2, r2, #1
 8006e08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006e18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	021b      	lsls	r3, r3, #8
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	4313      	orrs	r3, r2
 8006e22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68fa      	ldr	r2, [r7, #12]
 8006e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	681a      	ldr	r2, [r3, #0]
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	f042 0201 	orr.w	r2, r2, #1
 8006e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2220      	movs	r2, #32
 8006e40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2200      	movs	r2, #0
 8006e48:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	e000      	b.n	8006e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006e50:	2302      	movs	r3, #2
  }
}
 8006e52:	4618      	mov	r0, r3
 8006e54:	3714      	adds	r7, #20
 8006e56:	46bd      	mov	sp, r7
 8006e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e5c:	4770      	bx	lr
	...

08006e60 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8006e60:	b480      	push	{r7}
 8006e62:	b085      	sub	sp, #20
 8006e64:	af00      	add	r7, sp, #0
 8006e66:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006e68:	4b0b      	ldr	r3, [pc, #44]	; (8006e98 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006e6a:	699b      	ldr	r3, [r3, #24]
 8006e6c:	4a0a      	ldr	r2, [pc, #40]	; (8006e98 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006e6e:	f043 0301 	orr.w	r3, r3, #1
 8006e72:	6193      	str	r3, [r2, #24]
 8006e74:	4b08      	ldr	r3, [pc, #32]	; (8006e98 <HAL_I2CEx_EnableFastModePlus+0x38>)
 8006e76:	699b      	ldr	r3, [r3, #24]
 8006e78:	f003 0301 	and.w	r3, r3, #1
 8006e7c:	60fb      	str	r3, [r7, #12]
 8006e7e:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8006e80:	4b06      	ldr	r3, [pc, #24]	; (8006e9c <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	4905      	ldr	r1, [pc, #20]	; (8006e9c <HAL_I2CEx_EnableFastModePlus+0x3c>)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	600b      	str	r3, [r1, #0]
}
 8006e8c:	bf00      	nop
 8006e8e:	3714      	adds	r7, #20
 8006e90:	46bd      	mov	sp, r7
 8006e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e96:	4770      	bx	lr
 8006e98:	40021000 	.word	0x40021000
 8006e9c:	40010000 	.word	0x40010000

08006ea0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8006ea6:	af00      	add	r7, sp, #0
 8006ea8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006eac:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006eb0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006eb2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006eb6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d102      	bne.n	8006ec6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8006ec0:	2301      	movs	r3, #1
 8006ec2:	f001 b823 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ec6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006eca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f000 817d 	beq.w	80071d6 <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006edc:	4bbc      	ldr	r3, [pc, #752]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006ede:	685b      	ldr	r3, [r3, #4]
 8006ee0:	f003 030c 	and.w	r3, r3, #12
 8006ee4:	2b04      	cmp	r3, #4
 8006ee6:	d00c      	beq.n	8006f02 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006ee8:	4bb9      	ldr	r3, [pc, #740]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006eea:	685b      	ldr	r3, [r3, #4]
 8006eec:	f003 030c 	and.w	r3, r3, #12
 8006ef0:	2b08      	cmp	r3, #8
 8006ef2:	d15c      	bne.n	8006fae <HAL_RCC_OscConfig+0x10e>
 8006ef4:	4bb6      	ldr	r3, [pc, #728]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006ef6:	685b      	ldr	r3, [r3, #4]
 8006ef8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006efc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f00:	d155      	bne.n	8006fae <HAL_RCC_OscConfig+0x10e>
 8006f02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006f06:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f0a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8006f0e:	fa93 f3a3 	rbit	r3, r3
 8006f12:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006f16:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f1a:	fab3 f383 	clz	r3, r3
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	095b      	lsrs	r3, r3, #5
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	f043 0301 	orr.w	r3, r3, #1
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d102      	bne.n	8006f34 <HAL_RCC_OscConfig+0x94>
 8006f2e:	4ba8      	ldr	r3, [pc, #672]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	e015      	b.n	8006f60 <HAL_RCC_OscConfig+0xc0>
 8006f34:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006f38:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006f3c:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8006f40:	fa93 f3a3 	rbit	r3, r3
 8006f44:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8006f48:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006f4c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006f50:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8006f54:	fa93 f3a3 	rbit	r3, r3
 8006f58:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8006f5c:	4b9c      	ldr	r3, [pc, #624]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006f5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f60:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006f64:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8006f68:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8006f6c:	fa92 f2a2 	rbit	r2, r2
 8006f70:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8006f74:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8006f78:	fab2 f282 	clz	r2, r2
 8006f7c:	b2d2      	uxtb	r2, r2
 8006f7e:	f042 0220 	orr.w	r2, r2, #32
 8006f82:	b2d2      	uxtb	r2, r2
 8006f84:	f002 021f 	and.w	r2, r2, #31
 8006f88:	2101      	movs	r1, #1
 8006f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8006f8e:	4013      	ands	r3, r2
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	f000 811f 	beq.w	80071d4 <HAL_RCC_OscConfig+0x334>
 8006f96:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006f9a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685b      	ldr	r3, [r3, #4]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	f040 8116 	bne.w	80071d4 <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	f000 bfaf 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006fae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006fb2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	685b      	ldr	r3, [r3, #4]
 8006fba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fbe:	d106      	bne.n	8006fce <HAL_RCC_OscConfig+0x12e>
 8006fc0:	4b83      	ldr	r3, [pc, #524]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	4a82      	ldr	r2, [pc, #520]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006fc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fca:	6013      	str	r3, [r2, #0]
 8006fcc:	e036      	b.n	800703c <HAL_RCC_OscConfig+0x19c>
 8006fce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006fd2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d10c      	bne.n	8006ff8 <HAL_RCC_OscConfig+0x158>
 8006fde:	4b7c      	ldr	r3, [pc, #496]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4a7b      	ldr	r2, [pc, #492]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006fe4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fe8:	6013      	str	r3, [r2, #0]
 8006fea:	4b79      	ldr	r3, [pc, #484]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a78      	ldr	r2, [pc, #480]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8006ff0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006ff4:	6013      	str	r3, [r2, #0]
 8006ff6:	e021      	b.n	800703c <HAL_RCC_OscConfig+0x19c>
 8006ff8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8006ffc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007008:	d10c      	bne.n	8007024 <HAL_RCC_OscConfig+0x184>
 800700a:	4b71      	ldr	r3, [pc, #452]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4a70      	ldr	r2, [pc, #448]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8007010:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007014:	6013      	str	r3, [r2, #0]
 8007016:	4b6e      	ldr	r3, [pc, #440]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a6d      	ldr	r2, [pc, #436]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 800701c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007020:	6013      	str	r3, [r2, #0]
 8007022:	e00b      	b.n	800703c <HAL_RCC_OscConfig+0x19c>
 8007024:	4b6a      	ldr	r3, [pc, #424]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a69      	ldr	r2, [pc, #420]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 800702a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800702e:	6013      	str	r3, [r2, #0]
 8007030:	4b67      	ldr	r3, [pc, #412]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a66      	ldr	r2, [pc, #408]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8007036:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800703a:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800703c:	4b64      	ldr	r3, [pc, #400]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 800703e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007040:	f023 020f 	bic.w	r2, r3, #15
 8007044:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007048:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	689b      	ldr	r3, [r3, #8]
 8007050:	495f      	ldr	r1, [pc, #380]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8007052:	4313      	orrs	r3, r2
 8007054:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007056:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800705a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d059      	beq.n	800711a <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007066:	f7fc fbe7 	bl	8003838 <HAL_GetTick>
 800706a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800706e:	e00a      	b.n	8007086 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007070:	f7fc fbe2 	bl	8003838 <HAL_GetTick>
 8007074:	4602      	mov	r2, r0
 8007076:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800707a:	1ad3      	subs	r3, r2, r3
 800707c:	2b64      	cmp	r3, #100	; 0x64
 800707e:	d902      	bls.n	8007086 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8007080:	2303      	movs	r3, #3
 8007082:	f000 bf43 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007086:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800708a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800708e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8007092:	fa93 f3a3 	rbit	r3, r3
 8007096:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800709a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800709e:	fab3 f383 	clz	r3, r3
 80070a2:	b2db      	uxtb	r3, r3
 80070a4:	095b      	lsrs	r3, r3, #5
 80070a6:	b2db      	uxtb	r3, r3
 80070a8:	f043 0301 	orr.w	r3, r3, #1
 80070ac:	b2db      	uxtb	r3, r3
 80070ae:	2b01      	cmp	r3, #1
 80070b0:	d102      	bne.n	80070b8 <HAL_RCC_OscConfig+0x218>
 80070b2:	4b47      	ldr	r3, [pc, #284]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	e015      	b.n	80070e4 <HAL_RCC_OscConfig+0x244>
 80070b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80070bc:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80070c0:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80070c4:	fa93 f3a3 	rbit	r3, r3
 80070c8:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80070cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80070d0:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80070d4:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80070d8:	fa93 f3a3 	rbit	r3, r3
 80070dc:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80070e0:	4b3b      	ldr	r3, [pc, #236]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 80070e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80070e8:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 80070ec:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80070f0:	fa92 f2a2 	rbit	r2, r2
 80070f4:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 80070f8:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 80070fc:	fab2 f282 	clz	r2, r2
 8007100:	b2d2      	uxtb	r2, r2
 8007102:	f042 0220 	orr.w	r2, r2, #32
 8007106:	b2d2      	uxtb	r2, r2
 8007108:	f002 021f 	and.w	r2, r2, #31
 800710c:	2101      	movs	r1, #1
 800710e:	fa01 f202 	lsl.w	r2, r1, r2
 8007112:	4013      	ands	r3, r2
 8007114:	2b00      	cmp	r3, #0
 8007116:	d0ab      	beq.n	8007070 <HAL_RCC_OscConfig+0x1d0>
 8007118:	e05d      	b.n	80071d6 <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800711a:	f7fc fb8d 	bl	8003838 <HAL_GetTick>
 800711e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007122:	e00a      	b.n	800713a <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007124:	f7fc fb88 	bl	8003838 <HAL_GetTick>
 8007128:	4602      	mov	r2, r0
 800712a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800712e:	1ad3      	subs	r3, r2, r3
 8007130:	2b64      	cmp	r3, #100	; 0x64
 8007132:	d902      	bls.n	800713a <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	f000 bee9 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>
 800713a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800713e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007142:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8007146:	fa93 f3a3 	rbit	r3, r3
 800714a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 800714e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007152:	fab3 f383 	clz	r3, r3
 8007156:	b2db      	uxtb	r3, r3
 8007158:	095b      	lsrs	r3, r3, #5
 800715a:	b2db      	uxtb	r3, r3
 800715c:	f043 0301 	orr.w	r3, r3, #1
 8007160:	b2db      	uxtb	r3, r3
 8007162:	2b01      	cmp	r3, #1
 8007164:	d102      	bne.n	800716c <HAL_RCC_OscConfig+0x2cc>
 8007166:	4b1a      	ldr	r3, [pc, #104]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	e015      	b.n	8007198 <HAL_RCC_OscConfig+0x2f8>
 800716c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007170:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007174:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8007178:	fa93 f3a3 	rbit	r3, r3
 800717c:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8007180:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007184:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8007188:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800718c:	fa93 f3a3 	rbit	r3, r3
 8007190:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8007194:	4b0e      	ldr	r3, [pc, #56]	; (80071d0 <HAL_RCC_OscConfig+0x330>)
 8007196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007198:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800719c:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80071a0:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80071a4:	fa92 f2a2 	rbit	r2, r2
 80071a8:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80071ac:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80071b0:	fab2 f282 	clz	r2, r2
 80071b4:	b2d2      	uxtb	r2, r2
 80071b6:	f042 0220 	orr.w	r2, r2, #32
 80071ba:	b2d2      	uxtb	r2, r2
 80071bc:	f002 021f 	and.w	r2, r2, #31
 80071c0:	2101      	movs	r1, #1
 80071c2:	fa01 f202 	lsl.w	r2, r1, r2
 80071c6:	4013      	ands	r3, r2
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1ab      	bne.n	8007124 <HAL_RCC_OscConfig+0x284>
 80071cc:	e003      	b.n	80071d6 <HAL_RCC_OscConfig+0x336>
 80071ce:	bf00      	nop
 80071d0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80071d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80071d6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80071da:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f003 0302 	and.w	r3, r3, #2
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f000 817d 	beq.w	80074e6 <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80071ec:	4ba6      	ldr	r3, [pc, #664]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	f003 030c 	and.w	r3, r3, #12
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d00b      	beq.n	8007210 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80071f8:	4ba3      	ldr	r3, [pc, #652]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 80071fa:	685b      	ldr	r3, [r3, #4]
 80071fc:	f003 030c 	and.w	r3, r3, #12
 8007200:	2b08      	cmp	r3, #8
 8007202:	d172      	bne.n	80072ea <HAL_RCC_OscConfig+0x44a>
 8007204:	4ba0      	ldr	r3, [pc, #640]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800720c:	2b00      	cmp	r3, #0
 800720e:	d16c      	bne.n	80072ea <HAL_RCC_OscConfig+0x44a>
 8007210:	2302      	movs	r3, #2
 8007212:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007216:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800721a:	fa93 f3a3 	rbit	r3, r3
 800721e:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8007222:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007226:	fab3 f383 	clz	r3, r3
 800722a:	b2db      	uxtb	r3, r3
 800722c:	095b      	lsrs	r3, r3, #5
 800722e:	b2db      	uxtb	r3, r3
 8007230:	f043 0301 	orr.w	r3, r3, #1
 8007234:	b2db      	uxtb	r3, r3
 8007236:	2b01      	cmp	r3, #1
 8007238:	d102      	bne.n	8007240 <HAL_RCC_OscConfig+0x3a0>
 800723a:	4b93      	ldr	r3, [pc, #588]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	e013      	b.n	8007268 <HAL_RCC_OscConfig+0x3c8>
 8007240:	2302      	movs	r3, #2
 8007242:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007246:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800724a:	fa93 f3a3 	rbit	r3, r3
 800724e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8007252:	2302      	movs	r3, #2
 8007254:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8007258:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800725c:	fa93 f3a3 	rbit	r3, r3
 8007260:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8007264:	4b88      	ldr	r3, [pc, #544]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 8007266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007268:	2202      	movs	r2, #2
 800726a:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 800726e:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8007272:	fa92 f2a2 	rbit	r2, r2
 8007276:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800727a:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 800727e:	fab2 f282 	clz	r2, r2
 8007282:	b2d2      	uxtb	r2, r2
 8007284:	f042 0220 	orr.w	r2, r2, #32
 8007288:	b2d2      	uxtb	r2, r2
 800728a:	f002 021f 	and.w	r2, r2, #31
 800728e:	2101      	movs	r1, #1
 8007290:	fa01 f202 	lsl.w	r2, r1, r2
 8007294:	4013      	ands	r3, r2
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00a      	beq.n	80072b0 <HAL_RCC_OscConfig+0x410>
 800729a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800729e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	691b      	ldr	r3, [r3, #16]
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	d002      	beq.n	80072b0 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	f000 be2e 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80072b0:	4b75      	ldr	r3, [pc, #468]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80072b8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072bc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	695b      	ldr	r3, [r3, #20]
 80072c4:	21f8      	movs	r1, #248	; 0xf8
 80072c6:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80072ca:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80072ce:	fa91 f1a1 	rbit	r1, r1
 80072d2:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80072d6:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80072da:	fab1 f181 	clz	r1, r1
 80072de:	b2c9      	uxtb	r1, r1
 80072e0:	408b      	lsls	r3, r1
 80072e2:	4969      	ldr	r1, [pc, #420]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 80072e4:	4313      	orrs	r3, r2
 80072e6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80072e8:	e0fd      	b.n	80074e6 <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80072ea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80072ee:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	691b      	ldr	r3, [r3, #16]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	f000 8088 	beq.w	800740c <HAL_RCC_OscConfig+0x56c>
 80072fc:	2301      	movs	r3, #1
 80072fe:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007302:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8007306:	fa93 f3a3 	rbit	r3, r3
 800730a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800730e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007312:	fab3 f383 	clz	r3, r3
 8007316:	b2db      	uxtb	r3, r3
 8007318:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800731c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	461a      	mov	r2, r3
 8007324:	2301      	movs	r3, #1
 8007326:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007328:	f7fc fa86 	bl	8003838 <HAL_GetTick>
 800732c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007330:	e00a      	b.n	8007348 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007332:	f7fc fa81 	bl	8003838 <HAL_GetTick>
 8007336:	4602      	mov	r2, r0
 8007338:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800733c:	1ad3      	subs	r3, r2, r3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d902      	bls.n	8007348 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 8007342:	2303      	movs	r3, #3
 8007344:	f000 bde2 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007348:	2302      	movs	r3, #2
 800734a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800734e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8007352:	fa93 f3a3 	rbit	r3, r3
 8007356:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800735a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800735e:	fab3 f383 	clz	r3, r3
 8007362:	b2db      	uxtb	r3, r3
 8007364:	095b      	lsrs	r3, r3, #5
 8007366:	b2db      	uxtb	r3, r3
 8007368:	f043 0301 	orr.w	r3, r3, #1
 800736c:	b2db      	uxtb	r3, r3
 800736e:	2b01      	cmp	r3, #1
 8007370:	d102      	bne.n	8007378 <HAL_RCC_OscConfig+0x4d8>
 8007372:	4b45      	ldr	r3, [pc, #276]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	e013      	b.n	80073a0 <HAL_RCC_OscConfig+0x500>
 8007378:	2302      	movs	r3, #2
 800737a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800737e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8007382:	fa93 f3a3 	rbit	r3, r3
 8007386:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800738a:	2302      	movs	r3, #2
 800738c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8007390:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8007394:	fa93 f3a3 	rbit	r3, r3
 8007398:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800739c:	4b3a      	ldr	r3, [pc, #232]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 800739e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073a0:	2202      	movs	r2, #2
 80073a2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80073a6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80073aa:	fa92 f2a2 	rbit	r2, r2
 80073ae:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80073b2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80073b6:	fab2 f282 	clz	r2, r2
 80073ba:	b2d2      	uxtb	r2, r2
 80073bc:	f042 0220 	orr.w	r2, r2, #32
 80073c0:	b2d2      	uxtb	r2, r2
 80073c2:	f002 021f 	and.w	r2, r2, #31
 80073c6:	2101      	movs	r1, #1
 80073c8:	fa01 f202 	lsl.w	r2, r1, r2
 80073cc:	4013      	ands	r3, r2
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d0af      	beq.n	8007332 <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80073d2:	4b2d      	ldr	r3, [pc, #180]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80073da:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80073de:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	695b      	ldr	r3, [r3, #20]
 80073e6:	21f8      	movs	r1, #248	; 0xf8
 80073e8:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80073ec:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80073f0:	fa91 f1a1 	rbit	r1, r1
 80073f4:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 80073f8:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 80073fc:	fab1 f181 	clz	r1, r1
 8007400:	b2c9      	uxtb	r1, r1
 8007402:	408b      	lsls	r3, r1
 8007404:	4920      	ldr	r1, [pc, #128]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 8007406:	4313      	orrs	r3, r2
 8007408:	600b      	str	r3, [r1, #0]
 800740a:	e06c      	b.n	80074e6 <HAL_RCC_OscConfig+0x646>
 800740c:	2301      	movs	r3, #1
 800740e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007412:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8007416:	fa93 f3a3 	rbit	r3, r3
 800741a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 800741e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007422:	fab3 f383 	clz	r3, r3
 8007426:	b2db      	uxtb	r3, r3
 8007428:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800742c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007430:	009b      	lsls	r3, r3, #2
 8007432:	461a      	mov	r2, r3
 8007434:	2300      	movs	r3, #0
 8007436:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007438:	f7fc f9fe 	bl	8003838 <HAL_GetTick>
 800743c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007440:	e00a      	b.n	8007458 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007442:	f7fc f9f9 	bl	8003838 <HAL_GetTick>
 8007446:	4602      	mov	r2, r0
 8007448:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800744c:	1ad3      	subs	r3, r2, r3
 800744e:	2b02      	cmp	r3, #2
 8007450:	d902      	bls.n	8007458 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8007452:	2303      	movs	r3, #3
 8007454:	f000 bd5a 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007458:	2302      	movs	r3, #2
 800745a:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800745e:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8007462:	fa93 f3a3 	rbit	r3, r3
 8007466:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 800746a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800746e:	fab3 f383 	clz	r3, r3
 8007472:	b2db      	uxtb	r3, r3
 8007474:	095b      	lsrs	r3, r3, #5
 8007476:	b2db      	uxtb	r3, r3
 8007478:	f043 0301 	orr.w	r3, r3, #1
 800747c:	b2db      	uxtb	r3, r3
 800747e:	2b01      	cmp	r3, #1
 8007480:	d104      	bne.n	800748c <HAL_RCC_OscConfig+0x5ec>
 8007482:	4b01      	ldr	r3, [pc, #4]	; (8007488 <HAL_RCC_OscConfig+0x5e8>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	e015      	b.n	80074b4 <HAL_RCC_OscConfig+0x614>
 8007488:	40021000 	.word	0x40021000
 800748c:	2302      	movs	r3, #2
 800748e:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007492:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8007496:	fa93 f3a3 	rbit	r3, r3
 800749a:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 800749e:	2302      	movs	r3, #2
 80074a0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80074a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80074a8:	fa93 f3a3 	rbit	r3, r3
 80074ac:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80074b0:	4bc8      	ldr	r3, [pc, #800]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 80074b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b4:	2202      	movs	r2, #2
 80074b6:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80074ba:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80074be:	fa92 f2a2 	rbit	r2, r2
 80074c2:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80074c6:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80074ca:	fab2 f282 	clz	r2, r2
 80074ce:	b2d2      	uxtb	r2, r2
 80074d0:	f042 0220 	orr.w	r2, r2, #32
 80074d4:	b2d2      	uxtb	r2, r2
 80074d6:	f002 021f 	and.w	r2, r2, #31
 80074da:	2101      	movs	r1, #1
 80074dc:	fa01 f202 	lsl.w	r2, r1, r2
 80074e0:	4013      	ands	r3, r2
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1ad      	bne.n	8007442 <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80074e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80074ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f003 0308 	and.w	r3, r3, #8
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f000 8110 	beq.w	800771c <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80074fc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007500:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	699b      	ldr	r3, [r3, #24]
 8007508:	2b00      	cmp	r3, #0
 800750a:	d079      	beq.n	8007600 <HAL_RCC_OscConfig+0x760>
 800750c:	2301      	movs	r3, #1
 800750e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007512:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8007516:	fa93 f3a3 	rbit	r3, r3
 800751a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 800751e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007522:	fab3 f383 	clz	r3, r3
 8007526:	b2db      	uxtb	r3, r3
 8007528:	461a      	mov	r2, r3
 800752a:	4bab      	ldr	r3, [pc, #684]	; (80077d8 <HAL_RCC_OscConfig+0x938>)
 800752c:	4413      	add	r3, r2
 800752e:	009b      	lsls	r3, r3, #2
 8007530:	461a      	mov	r2, r3
 8007532:	2301      	movs	r3, #1
 8007534:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007536:	f7fc f97f 	bl	8003838 <HAL_GetTick>
 800753a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800753e:	e00a      	b.n	8007556 <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007540:	f7fc f97a 	bl	8003838 <HAL_GetTick>
 8007544:	4602      	mov	r2, r0
 8007546:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800754a:	1ad3      	subs	r3, r2, r3
 800754c:	2b02      	cmp	r3, #2
 800754e:	d902      	bls.n	8007556 <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8007550:	2303      	movs	r3, #3
 8007552:	f000 bcdb 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007556:	2302      	movs	r3, #2
 8007558:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800755c:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8007560:	fa93 f3a3 	rbit	r3, r3
 8007564:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8007568:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800756c:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007570:	2202      	movs	r2, #2
 8007572:	601a      	str	r2, [r3, #0]
 8007574:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007578:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	fa93 f2a3 	rbit	r2, r3
 8007582:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007586:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800758a:	601a      	str	r2, [r3, #0]
 800758c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007590:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007594:	2202      	movs	r2, #2
 8007596:	601a      	str	r2, [r3, #0]
 8007598:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800759c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	fa93 f2a3 	rbit	r2, r3
 80075a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075aa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80075ae:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80075b0:	4b88      	ldr	r3, [pc, #544]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 80075b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80075b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075b8:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80075bc:	2102      	movs	r1, #2
 80075be:	6019      	str	r1, [r3, #0]
 80075c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075c4:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	fa93 f1a3 	rbit	r1, r3
 80075ce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075d2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80075d6:	6019      	str	r1, [r3, #0]
  return result;
 80075d8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80075dc:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	fab3 f383 	clz	r3, r3
 80075e6:	b2db      	uxtb	r3, r3
 80075e8:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80075ec:	b2db      	uxtb	r3, r3
 80075ee:	f003 031f 	and.w	r3, r3, #31
 80075f2:	2101      	movs	r1, #1
 80075f4:	fa01 f303 	lsl.w	r3, r1, r3
 80075f8:	4013      	ands	r3, r2
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d0a0      	beq.n	8007540 <HAL_RCC_OscConfig+0x6a0>
 80075fe:	e08d      	b.n	800771c <HAL_RCC_OscConfig+0x87c>
 8007600:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007604:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007608:	2201      	movs	r2, #1
 800760a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800760c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007610:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	fa93 f2a3 	rbit	r2, r3
 800761a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800761e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007622:	601a      	str	r2, [r3, #0]
  return result;
 8007624:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007628:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800762c:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800762e:	fab3 f383 	clz	r3, r3
 8007632:	b2db      	uxtb	r3, r3
 8007634:	461a      	mov	r2, r3
 8007636:	4b68      	ldr	r3, [pc, #416]	; (80077d8 <HAL_RCC_OscConfig+0x938>)
 8007638:	4413      	add	r3, r2
 800763a:	009b      	lsls	r3, r3, #2
 800763c:	461a      	mov	r2, r3
 800763e:	2300      	movs	r3, #0
 8007640:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007642:	f7fc f8f9 	bl	8003838 <HAL_GetTick>
 8007646:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800764a:	e00a      	b.n	8007662 <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800764c:	f7fc f8f4 	bl	8003838 <HAL_GetTick>
 8007650:	4602      	mov	r2, r0
 8007652:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007656:	1ad3      	subs	r3, r2, r3
 8007658:	2b02      	cmp	r3, #2
 800765a:	d902      	bls.n	8007662 <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 800765c:	2303      	movs	r3, #3
 800765e:	f000 bc55 	b.w	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007662:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007666:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800766a:	2202      	movs	r2, #2
 800766c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800766e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007672:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	fa93 f2a3 	rbit	r2, r3
 800767c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007680:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8007684:	601a      	str	r2, [r3, #0]
 8007686:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800768a:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800768e:	2202      	movs	r2, #2
 8007690:	601a      	str	r2, [r3, #0]
 8007692:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007696:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	fa93 f2a3 	rbit	r2, r3
 80076a0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076a4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80076a8:	601a      	str	r2, [r3, #0]
 80076aa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076b2:	2202      	movs	r2, #2
 80076b4:	601a      	str	r2, [r3, #0]
 80076b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	fa93 f2a3 	rbit	r2, r3
 80076c4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076c8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80076cc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80076ce:	4b41      	ldr	r3, [pc, #260]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 80076d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80076d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076d6:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80076da:	2102      	movs	r1, #2
 80076dc:	6019      	str	r1, [r3, #0]
 80076de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076e2:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	fa93 f1a3 	rbit	r1, r3
 80076ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076f0:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80076f4:	6019      	str	r1, [r3, #0]
  return result;
 80076f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80076fa:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	fab3 f383 	clz	r3, r3
 8007704:	b2db      	uxtb	r3, r3
 8007706:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800770a:	b2db      	uxtb	r3, r3
 800770c:	f003 031f 	and.w	r3, r3, #31
 8007710:	2101      	movs	r1, #1
 8007712:	fa01 f303 	lsl.w	r3, r1, r3
 8007716:	4013      	ands	r3, r2
 8007718:	2b00      	cmp	r3, #0
 800771a:	d197      	bne.n	800764c <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800771c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007720:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f003 0304 	and.w	r3, r3, #4
 800772c:	2b00      	cmp	r3, #0
 800772e:	f000 81a1 	beq.w	8007a74 <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007732:	2300      	movs	r3, #0
 8007734:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007738:	4b26      	ldr	r3, [pc, #152]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 800773a:	69db      	ldr	r3, [r3, #28]
 800773c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007740:	2b00      	cmp	r3, #0
 8007742:	d116      	bne.n	8007772 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007744:	4b23      	ldr	r3, [pc, #140]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 8007746:	69db      	ldr	r3, [r3, #28]
 8007748:	4a22      	ldr	r2, [pc, #136]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 800774a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800774e:	61d3      	str	r3, [r2, #28]
 8007750:	4b20      	ldr	r3, [pc, #128]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8007758:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800775c:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8007760:	601a      	str	r2, [r3, #0]
 8007762:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007766:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 800776a:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800776c:	2301      	movs	r3, #1
 800776e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007772:	4b1a      	ldr	r3, [pc, #104]	; (80077dc <HAL_RCC_OscConfig+0x93c>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800777a:	2b00      	cmp	r3, #0
 800777c:	d11a      	bne.n	80077b4 <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800777e:	4b17      	ldr	r3, [pc, #92]	; (80077dc <HAL_RCC_OscConfig+0x93c>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	4a16      	ldr	r2, [pc, #88]	; (80077dc <HAL_RCC_OscConfig+0x93c>)
 8007784:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007788:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800778a:	f7fc f855 	bl	8003838 <HAL_GetTick>
 800778e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007792:	e009      	b.n	80077a8 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007794:	f7fc f850 	bl	8003838 <HAL_GetTick>
 8007798:	4602      	mov	r2, r0
 800779a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800779e:	1ad3      	subs	r3, r2, r3
 80077a0:	2b64      	cmp	r3, #100	; 0x64
 80077a2:	d901      	bls.n	80077a8 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 80077a4:	2303      	movs	r3, #3
 80077a6:	e3b1      	b.n	8007f0c <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80077a8:	4b0c      	ldr	r3, [pc, #48]	; (80077dc <HAL_RCC_OscConfig+0x93c>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d0ef      	beq.n	8007794 <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077b8:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d10d      	bne.n	80077e0 <HAL_RCC_OscConfig+0x940>
 80077c4:	4b03      	ldr	r3, [pc, #12]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 80077c6:	6a1b      	ldr	r3, [r3, #32]
 80077c8:	4a02      	ldr	r2, [pc, #8]	; (80077d4 <HAL_RCC_OscConfig+0x934>)
 80077ca:	f043 0301 	orr.w	r3, r3, #1
 80077ce:	6213      	str	r3, [r2, #32]
 80077d0:	e03c      	b.n	800784c <HAL_RCC_OscConfig+0x9ac>
 80077d2:	bf00      	nop
 80077d4:	40021000 	.word	0x40021000
 80077d8:	10908120 	.word	0x10908120
 80077dc:	40007000 	.word	0x40007000
 80077e0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80077e4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	68db      	ldr	r3, [r3, #12]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d10c      	bne.n	800780a <HAL_RCC_OscConfig+0x96a>
 80077f0:	4bc1      	ldr	r3, [pc, #772]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 80077f2:	6a1b      	ldr	r3, [r3, #32]
 80077f4:	4ac0      	ldr	r2, [pc, #768]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 80077f6:	f023 0301 	bic.w	r3, r3, #1
 80077fa:	6213      	str	r3, [r2, #32]
 80077fc:	4bbe      	ldr	r3, [pc, #760]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 80077fe:	6a1b      	ldr	r3, [r3, #32]
 8007800:	4abd      	ldr	r2, [pc, #756]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007802:	f023 0304 	bic.w	r3, r3, #4
 8007806:	6213      	str	r3, [r2, #32]
 8007808:	e020      	b.n	800784c <HAL_RCC_OscConfig+0x9ac>
 800780a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800780e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	68db      	ldr	r3, [r3, #12]
 8007816:	2b05      	cmp	r3, #5
 8007818:	d10c      	bne.n	8007834 <HAL_RCC_OscConfig+0x994>
 800781a:	4bb7      	ldr	r3, [pc, #732]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 800781c:	6a1b      	ldr	r3, [r3, #32]
 800781e:	4ab6      	ldr	r2, [pc, #728]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007820:	f043 0304 	orr.w	r3, r3, #4
 8007824:	6213      	str	r3, [r2, #32]
 8007826:	4bb4      	ldr	r3, [pc, #720]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007828:	6a1b      	ldr	r3, [r3, #32]
 800782a:	4ab3      	ldr	r2, [pc, #716]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 800782c:	f043 0301 	orr.w	r3, r3, #1
 8007830:	6213      	str	r3, [r2, #32]
 8007832:	e00b      	b.n	800784c <HAL_RCC_OscConfig+0x9ac>
 8007834:	4bb0      	ldr	r3, [pc, #704]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007836:	6a1b      	ldr	r3, [r3, #32]
 8007838:	4aaf      	ldr	r2, [pc, #700]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 800783a:	f023 0301 	bic.w	r3, r3, #1
 800783e:	6213      	str	r3, [r2, #32]
 8007840:	4bad      	ldr	r3, [pc, #692]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007842:	6a1b      	ldr	r3, [r3, #32]
 8007844:	4aac      	ldr	r2, [pc, #688]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007846:	f023 0304 	bic.w	r3, r3, #4
 800784a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800784c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007850:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	2b00      	cmp	r3, #0
 800785a:	f000 8081 	beq.w	8007960 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800785e:	f7fb ffeb 	bl	8003838 <HAL_GetTick>
 8007862:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007866:	e00b      	b.n	8007880 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007868:	f7fb ffe6 	bl	8003838 <HAL_GetTick>
 800786c:	4602      	mov	r2, r0
 800786e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007872:	1ad3      	subs	r3, r2, r3
 8007874:	f241 3288 	movw	r2, #5000	; 0x1388
 8007878:	4293      	cmp	r3, r2
 800787a:	d901      	bls.n	8007880 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 800787c:	2303      	movs	r3, #3
 800787e:	e345      	b.n	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007880:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007884:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007888:	2202      	movs	r2, #2
 800788a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800788c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007890:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	fa93 f2a3 	rbit	r2, r3
 800789a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800789e:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 80078a2:	601a      	str	r2, [r3, #0]
 80078a4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078a8:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80078ac:	2202      	movs	r2, #2
 80078ae:	601a      	str	r2, [r3, #0]
 80078b0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078b4:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	fa93 f2a3 	rbit	r2, r3
 80078be:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078c2:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80078c6:	601a      	str	r2, [r3, #0]
  return result;
 80078c8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078cc:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 80078d0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80078d2:	fab3 f383 	clz	r3, r3
 80078d6:	b2db      	uxtb	r3, r3
 80078d8:	095b      	lsrs	r3, r3, #5
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	f043 0302 	orr.w	r3, r3, #2
 80078e0:	b2db      	uxtb	r3, r3
 80078e2:	2b02      	cmp	r3, #2
 80078e4:	d102      	bne.n	80078ec <HAL_RCC_OscConfig+0xa4c>
 80078e6:	4b84      	ldr	r3, [pc, #528]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 80078e8:	6a1b      	ldr	r3, [r3, #32]
 80078ea:	e013      	b.n	8007914 <HAL_RCC_OscConfig+0xa74>
 80078ec:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078f0:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 80078f4:	2202      	movs	r2, #2
 80078f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80078f8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80078fc:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	fa93 f2a3 	rbit	r2, r3
 8007906:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800790a:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 800790e:	601a      	str	r2, [r3, #0]
 8007910:	4b79      	ldr	r3, [pc, #484]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007914:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007918:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 800791c:	2102      	movs	r1, #2
 800791e:	6011      	str	r1, [r2, #0]
 8007920:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007924:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8007928:	6812      	ldr	r2, [r2, #0]
 800792a:	fa92 f1a2 	rbit	r1, r2
 800792e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007932:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8007936:	6011      	str	r1, [r2, #0]
  return result;
 8007938:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800793c:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8007940:	6812      	ldr	r2, [r2, #0]
 8007942:	fab2 f282 	clz	r2, r2
 8007946:	b2d2      	uxtb	r2, r2
 8007948:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800794c:	b2d2      	uxtb	r2, r2
 800794e:	f002 021f 	and.w	r2, r2, #31
 8007952:	2101      	movs	r1, #1
 8007954:	fa01 f202 	lsl.w	r2, r1, r2
 8007958:	4013      	ands	r3, r2
 800795a:	2b00      	cmp	r3, #0
 800795c:	d084      	beq.n	8007868 <HAL_RCC_OscConfig+0x9c8>
 800795e:	e07f      	b.n	8007a60 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007960:	f7fb ff6a 	bl	8003838 <HAL_GetTick>
 8007964:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007968:	e00b      	b.n	8007982 <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800796a:	f7fb ff65 	bl	8003838 <HAL_GetTick>
 800796e:	4602      	mov	r2, r0
 8007970:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007974:	1ad3      	subs	r3, r2, r3
 8007976:	f241 3288 	movw	r2, #5000	; 0x1388
 800797a:	4293      	cmp	r3, r2
 800797c:	d901      	bls.n	8007982 <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 800797e:	2303      	movs	r3, #3
 8007980:	e2c4      	b.n	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007982:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007986:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 800798a:	2202      	movs	r2, #2
 800798c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800798e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007992:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	fa93 f2a3 	rbit	r2, r3
 800799c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079a0:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80079a4:	601a      	str	r2, [r3, #0]
 80079a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079aa:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80079ae:	2202      	movs	r2, #2
 80079b0:	601a      	str	r2, [r3, #0]
 80079b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079b6:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	fa93 f2a3 	rbit	r2, r3
 80079c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079c4:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80079c8:	601a      	str	r2, [r3, #0]
  return result;
 80079ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079ce:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80079d2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80079d4:	fab3 f383 	clz	r3, r3
 80079d8:	b2db      	uxtb	r3, r3
 80079da:	095b      	lsrs	r3, r3, #5
 80079dc:	b2db      	uxtb	r3, r3
 80079de:	f043 0302 	orr.w	r3, r3, #2
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	2b02      	cmp	r3, #2
 80079e6:	d102      	bne.n	80079ee <HAL_RCC_OscConfig+0xb4e>
 80079e8:	4b43      	ldr	r3, [pc, #268]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 80079ea:	6a1b      	ldr	r3, [r3, #32]
 80079ec:	e013      	b.n	8007a16 <HAL_RCC_OscConfig+0xb76>
 80079ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079f2:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80079f6:	2202      	movs	r2, #2
 80079f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079fa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80079fe:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	fa93 f2a3 	rbit	r2, r3
 8007a08:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a0c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8007a10:	601a      	str	r2, [r3, #0]
 8007a12:	4b39      	ldr	r3, [pc, #228]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007a14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a16:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007a1a:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8007a1e:	2102      	movs	r1, #2
 8007a20:	6011      	str	r1, [r2, #0]
 8007a22:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007a26:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8007a2a:	6812      	ldr	r2, [r2, #0]
 8007a2c:	fa92 f1a2 	rbit	r1, r2
 8007a30:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007a34:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8007a38:	6011      	str	r1, [r2, #0]
  return result;
 8007a3a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007a3e:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8007a42:	6812      	ldr	r2, [r2, #0]
 8007a44:	fab2 f282 	clz	r2, r2
 8007a48:	b2d2      	uxtb	r2, r2
 8007a4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a4e:	b2d2      	uxtb	r2, r2
 8007a50:	f002 021f 	and.w	r2, r2, #31
 8007a54:	2101      	movs	r1, #1
 8007a56:	fa01 f202 	lsl.w	r2, r1, r2
 8007a5a:	4013      	ands	r3, r2
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d184      	bne.n	800796a <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8007a60:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d105      	bne.n	8007a74 <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007a68:	4b23      	ldr	r3, [pc, #140]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007a6a:	69db      	ldr	r3, [r3, #28]
 8007a6c:	4a22      	ldr	r2, [pc, #136]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007a6e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a72:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007a74:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a78:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	69db      	ldr	r3, [r3, #28]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	f000 8242 	beq.w	8007f0a <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007a86:	4b1c      	ldr	r3, [pc, #112]	; (8007af8 <HAL_RCC_OscConfig+0xc58>)
 8007a88:	685b      	ldr	r3, [r3, #4]
 8007a8a:	f003 030c 	and.w	r3, r3, #12
 8007a8e:	2b08      	cmp	r3, #8
 8007a90:	f000 8213 	beq.w	8007eba <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007a94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007a98:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	69db      	ldr	r3, [r3, #28]
 8007aa0:	2b02      	cmp	r3, #2
 8007aa2:	f040 8162 	bne.w	8007d6a <HAL_RCC_OscConfig+0xeca>
 8007aa6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007aaa:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007aae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007ab2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ab4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ab8:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	fa93 f2a3 	rbit	r2, r3
 8007ac2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ac6:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007aca:	601a      	str	r2, [r3, #0]
  return result;
 8007acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ad0:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8007ad4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007ad6:	fab3 f383 	clz	r3, r3
 8007ada:	b2db      	uxtb	r3, r3
 8007adc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007ae0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007ae4:	009b      	lsls	r3, r3, #2
 8007ae6:	461a      	mov	r2, r3
 8007ae8:	2300      	movs	r3, #0
 8007aea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007aec:	f7fb fea4 	bl	8003838 <HAL_GetTick>
 8007af0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007af4:	e00c      	b.n	8007b10 <HAL_RCC_OscConfig+0xc70>
 8007af6:	bf00      	nop
 8007af8:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007afc:	f7fb fe9c 	bl	8003838 <HAL_GetTick>
 8007b00:	4602      	mov	r2, r0
 8007b02:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007b06:	1ad3      	subs	r3, r2, r3
 8007b08:	2b02      	cmp	r3, #2
 8007b0a:	d901      	bls.n	8007b10 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8007b0c:	2303      	movs	r3, #3
 8007b0e:	e1fd      	b.n	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007b10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b14:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8007b18:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007b1c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b22:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	fa93 f2a3 	rbit	r2, r3
 8007b2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b30:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8007b34:	601a      	str	r2, [r3, #0]
  return result;
 8007b36:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b3a:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8007b3e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007b40:	fab3 f383 	clz	r3, r3
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	095b      	lsrs	r3, r3, #5
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	f043 0301 	orr.w	r3, r3, #1
 8007b4e:	b2db      	uxtb	r3, r3
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d102      	bne.n	8007b5a <HAL_RCC_OscConfig+0xcba>
 8007b54:	4bb0      	ldr	r3, [pc, #704]	; (8007e18 <HAL_RCC_OscConfig+0xf78>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	e027      	b.n	8007baa <HAL_RCC_OscConfig+0xd0a>
 8007b5a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b5e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8007b62:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007b66:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b68:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b6c:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	fa93 f2a3 	rbit	r2, r3
 8007b76:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b7a:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8007b7e:	601a      	str	r2, [r3, #0]
 8007b80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b84:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8007b88:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007b8c:	601a      	str	r2, [r3, #0]
 8007b8e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007b92:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	fa93 f2a3 	rbit	r2, r3
 8007b9c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ba0:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	4b9c      	ldr	r3, [pc, #624]	; (8007e18 <HAL_RCC_OscConfig+0xf78>)
 8007ba8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007baa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007bae:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8007bb2:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007bb6:	6011      	str	r1, [r2, #0]
 8007bb8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007bbc:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 8007bc0:	6812      	ldr	r2, [r2, #0]
 8007bc2:	fa92 f1a2 	rbit	r1, r2
 8007bc6:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007bca:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007bce:	6011      	str	r1, [r2, #0]
  return result;
 8007bd0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007bd4:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8007bd8:	6812      	ldr	r2, [r2, #0]
 8007bda:	fab2 f282 	clz	r2, r2
 8007bde:	b2d2      	uxtb	r2, r2
 8007be0:	f042 0220 	orr.w	r2, r2, #32
 8007be4:	b2d2      	uxtb	r2, r2
 8007be6:	f002 021f 	and.w	r2, r2, #31
 8007bea:	2101      	movs	r1, #1
 8007bec:	fa01 f202 	lsl.w	r2, r1, r2
 8007bf0:	4013      	ands	r3, r2
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d182      	bne.n	8007afc <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007bf6:	4b88      	ldr	r3, [pc, #544]	; (8007e18 <HAL_RCC_OscConfig+0xf78>)
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8007bfe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007c0a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c0e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	6a1b      	ldr	r3, [r3, #32]
 8007c16:	430b      	orrs	r3, r1
 8007c18:	497f      	ldr	r1, [pc, #508]	; (8007e18 <HAL_RCC_OscConfig+0xf78>)
 8007c1a:	4313      	orrs	r3, r2
 8007c1c:	604b      	str	r3, [r1, #4]
 8007c1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c22:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8007c26:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007c2a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c2c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c30:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	fa93 f2a3 	rbit	r2, r3
 8007c3a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c3e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8007c42:	601a      	str	r2, [r3, #0]
  return result;
 8007c44:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c48:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8007c4c:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c4e:	fab3 f383 	clz	r3, r3
 8007c52:	b2db      	uxtb	r3, r3
 8007c54:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007c58:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007c5c:	009b      	lsls	r3, r3, #2
 8007c5e:	461a      	mov	r2, r3
 8007c60:	2301      	movs	r3, #1
 8007c62:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c64:	f7fb fde8 	bl	8003838 <HAL_GetTick>
 8007c68:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007c6c:	e009      	b.n	8007c82 <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c6e:	f7fb fde3 	bl	8003838 <HAL_GetTick>
 8007c72:	4602      	mov	r2, r0
 8007c74:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007c78:	1ad3      	subs	r3, r2, r3
 8007c7a:	2b02      	cmp	r3, #2
 8007c7c:	d901      	bls.n	8007c82 <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8007c7e:	2303      	movs	r3, #3
 8007c80:	e144      	b.n	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007c82:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c86:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007c8a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007c8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007c94:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	fa93 f2a3 	rbit	r2, r3
 8007c9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ca2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007ca6:	601a      	str	r2, [r3, #0]
  return result;
 8007ca8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007cac:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8007cb0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007cb2:	fab3 f383 	clz	r3, r3
 8007cb6:	b2db      	uxtb	r3, r3
 8007cb8:	095b      	lsrs	r3, r3, #5
 8007cba:	b2db      	uxtb	r3, r3
 8007cbc:	f043 0301 	orr.w	r3, r3, #1
 8007cc0:	b2db      	uxtb	r3, r3
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d102      	bne.n	8007ccc <HAL_RCC_OscConfig+0xe2c>
 8007cc6:	4b54      	ldr	r3, [pc, #336]	; (8007e18 <HAL_RCC_OscConfig+0xf78>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	e027      	b.n	8007d1c <HAL_RCC_OscConfig+0xe7c>
 8007ccc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007cd0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007cd4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007cd8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007cda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007cde:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	fa93 f2a3 	rbit	r2, r3
 8007ce8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007cec:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8007cf0:	601a      	str	r2, [r3, #0]
 8007cf2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007cf6:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8007cfa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007cfe:	601a      	str	r2, [r3, #0]
 8007d00:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007d04:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	fa93 f2a3 	rbit	r2, r3
 8007d0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007d12:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8007d16:	601a      	str	r2, [r3, #0]
 8007d18:	4b3f      	ldr	r3, [pc, #252]	; (8007e18 <HAL_RCC_OscConfig+0xf78>)
 8007d1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d1c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007d20:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8007d24:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007d28:	6011      	str	r1, [r2, #0]
 8007d2a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007d2e:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 8007d32:	6812      	ldr	r2, [r2, #0]
 8007d34:	fa92 f1a2 	rbit	r1, r2
 8007d38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007d3c:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007d40:	6011      	str	r1, [r2, #0]
  return result;
 8007d42:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007d46:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8007d4a:	6812      	ldr	r2, [r2, #0]
 8007d4c:	fab2 f282 	clz	r2, r2
 8007d50:	b2d2      	uxtb	r2, r2
 8007d52:	f042 0220 	orr.w	r2, r2, #32
 8007d56:	b2d2      	uxtb	r2, r2
 8007d58:	f002 021f 	and.w	r2, r2, #31
 8007d5c:	2101      	movs	r1, #1
 8007d5e:	fa01 f202 	lsl.w	r2, r1, r2
 8007d62:	4013      	ands	r3, r2
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d082      	beq.n	8007c6e <HAL_RCC_OscConfig+0xdce>
 8007d68:	e0cf      	b.n	8007f0a <HAL_RCC_OscConfig+0x106a>
 8007d6a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007d6e:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8007d72:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007d76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d78:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007d7c:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	fa93 f2a3 	rbit	r2, r3
 8007d86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007d8a:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007d8e:	601a      	str	r2, [r3, #0]
  return result;
 8007d90:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007d94:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8007d98:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d9a:	fab3 f383 	clz	r3, r3
 8007d9e:	b2db      	uxtb	r3, r3
 8007da0:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007da4:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	461a      	mov	r2, r3
 8007dac:	2300      	movs	r3, #0
 8007dae:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007db0:	f7fb fd42 	bl	8003838 <HAL_GetTick>
 8007db4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007db8:	e009      	b.n	8007dce <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007dba:	f7fb fd3d 	bl	8003838 <HAL_GetTick>
 8007dbe:	4602      	mov	r2, r0
 8007dc0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8007dc4:	1ad3      	subs	r3, r2, r3
 8007dc6:	2b02      	cmp	r3, #2
 8007dc8:	d901      	bls.n	8007dce <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 8007dca:	2303      	movs	r3, #3
 8007dcc:	e09e      	b.n	8007f0c <HAL_RCC_OscConfig+0x106c>
 8007dce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007dd2:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007dd6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007dda:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007ddc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007de0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	fa93 f2a3 	rbit	r2, r3
 8007dea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007dee:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007df2:	601a      	str	r2, [r3, #0]
  return result;
 8007df4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007df8:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8007dfc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007dfe:	fab3 f383 	clz	r3, r3
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	095b      	lsrs	r3, r3, #5
 8007e06:	b2db      	uxtb	r3, r3
 8007e08:	f043 0301 	orr.w	r3, r3, #1
 8007e0c:	b2db      	uxtb	r3, r3
 8007e0e:	2b01      	cmp	r3, #1
 8007e10:	d104      	bne.n	8007e1c <HAL_RCC_OscConfig+0xf7c>
 8007e12:	4b01      	ldr	r3, [pc, #4]	; (8007e18 <HAL_RCC_OscConfig+0xf78>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	e029      	b.n	8007e6c <HAL_RCC_OscConfig+0xfcc>
 8007e18:	40021000 	.word	0x40021000
 8007e1c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007e20:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007e24:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007e28:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007e2a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007e2e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	fa93 f2a3 	rbit	r2, r3
 8007e38:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007e3c:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8007e40:	601a      	str	r2, [r3, #0]
 8007e42:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007e46:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007e4a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007e54:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	fa93 f2a3 	rbit	r2, r3
 8007e5e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007e62:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8007e66:	601a      	str	r2, [r3, #0]
 8007e68:	4b2b      	ldr	r3, [pc, #172]	; (8007f18 <HAL_RCC_OscConfig+0x1078>)
 8007e6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e6c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007e70:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007e74:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8007e78:	6011      	str	r1, [r2, #0]
 8007e7a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007e7e:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 8007e82:	6812      	ldr	r2, [r2, #0]
 8007e84:	fa92 f1a2 	rbit	r1, r2
 8007e88:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007e8c:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007e90:	6011      	str	r1, [r2, #0]
  return result;
 8007e92:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8007e96:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8007e9a:	6812      	ldr	r2, [r2, #0]
 8007e9c:	fab2 f282 	clz	r2, r2
 8007ea0:	b2d2      	uxtb	r2, r2
 8007ea2:	f042 0220 	orr.w	r2, r2, #32
 8007ea6:	b2d2      	uxtb	r2, r2
 8007ea8:	f002 021f 	and.w	r2, r2, #31
 8007eac:	2101      	movs	r1, #1
 8007eae:	fa01 f202 	lsl.w	r2, r1, r2
 8007eb2:	4013      	ands	r3, r2
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d180      	bne.n	8007dba <HAL_RCC_OscConfig+0xf1a>
 8007eb8:	e027      	b.n	8007f0a <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007eba:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ebe:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	69db      	ldr	r3, [r3, #28]
 8007ec6:	2b01      	cmp	r3, #1
 8007ec8:	d101      	bne.n	8007ece <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e01e      	b.n	8007f0c <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007ece:	4b12      	ldr	r3, [pc, #72]	; (8007f18 <HAL_RCC_OscConfig+0x1078>)
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007ed6:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007eda:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007ede:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007ee2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	6a1b      	ldr	r3, [r3, #32]
 8007eea:	429a      	cmp	r2, r3
 8007eec:	d10b      	bne.n	8007f06 <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8007eee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007ef2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007ef6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8007efa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8007f02:	429a      	cmp	r2, r3
 8007f04:	d001      	beq.n	8007f0a <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 8007f06:	2301      	movs	r3, #1
 8007f08:	e000      	b.n	8007f0c <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}
 8007f16:	bf00      	nop
 8007f18:	40021000 	.word	0x40021000

08007f1c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b09e      	sub	sp, #120	; 0x78
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007f26:	2300      	movs	r3, #0
 8007f28:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d101      	bne.n	8007f34 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8007f30:	2301      	movs	r3, #1
 8007f32:	e162      	b.n	80081fa <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007f34:	4b90      	ldr	r3, [pc, #576]	; (8008178 <HAL_RCC_ClockConfig+0x25c>)
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	f003 0307 	and.w	r3, r3, #7
 8007f3c:	683a      	ldr	r2, [r7, #0]
 8007f3e:	429a      	cmp	r2, r3
 8007f40:	d910      	bls.n	8007f64 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f42:	4b8d      	ldr	r3, [pc, #564]	; (8008178 <HAL_RCC_ClockConfig+0x25c>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	f023 0207 	bic.w	r2, r3, #7
 8007f4a:	498b      	ldr	r1, [pc, #556]	; (8008178 <HAL_RCC_ClockConfig+0x25c>)
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f52:	4b89      	ldr	r3, [pc, #548]	; (8008178 <HAL_RCC_ClockConfig+0x25c>)
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	f003 0307 	and.w	r3, r3, #7
 8007f5a:	683a      	ldr	r2, [r7, #0]
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d001      	beq.n	8007f64 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8007f60:	2301      	movs	r3, #1
 8007f62:	e14a      	b.n	80081fa <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	f003 0302 	and.w	r3, r3, #2
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d008      	beq.n	8007f82 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007f70:	4b82      	ldr	r3, [pc, #520]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	497f      	ldr	r1, [pc, #508]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f003 0301 	and.w	r3, r3, #1
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 80dc 	beq.w	8008148 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	685b      	ldr	r3, [r3, #4]
 8007f94:	2b01      	cmp	r3, #1
 8007f96:	d13c      	bne.n	8008012 <HAL_RCC_ClockConfig+0xf6>
 8007f98:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007f9c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f9e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007fa0:	fa93 f3a3 	rbit	r3, r3
 8007fa4:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8007fa6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007fa8:	fab3 f383 	clz	r3, r3
 8007fac:	b2db      	uxtb	r3, r3
 8007fae:	095b      	lsrs	r3, r3, #5
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	f043 0301 	orr.w	r3, r3, #1
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	2b01      	cmp	r3, #1
 8007fba:	d102      	bne.n	8007fc2 <HAL_RCC_ClockConfig+0xa6>
 8007fbc:	4b6f      	ldr	r3, [pc, #444]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	e00f      	b.n	8007fe2 <HAL_RCC_ClockConfig+0xc6>
 8007fc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007fc6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fc8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007fca:	fa93 f3a3 	rbit	r3, r3
 8007fce:	667b      	str	r3, [r7, #100]	; 0x64
 8007fd0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007fd4:	663b      	str	r3, [r7, #96]	; 0x60
 8007fd6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007fd8:	fa93 f3a3 	rbit	r3, r3
 8007fdc:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007fde:	4b67      	ldr	r3, [pc, #412]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8007fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007fe6:	65ba      	str	r2, [r7, #88]	; 0x58
 8007fe8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007fea:	fa92 f2a2 	rbit	r2, r2
 8007fee:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8007ff0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007ff2:	fab2 f282 	clz	r2, r2
 8007ff6:	b2d2      	uxtb	r2, r2
 8007ff8:	f042 0220 	orr.w	r2, r2, #32
 8007ffc:	b2d2      	uxtb	r2, r2
 8007ffe:	f002 021f 	and.w	r2, r2, #31
 8008002:	2101      	movs	r1, #1
 8008004:	fa01 f202 	lsl.w	r2, r1, r2
 8008008:	4013      	ands	r3, r2
 800800a:	2b00      	cmp	r3, #0
 800800c:	d17b      	bne.n	8008106 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e0f3      	b.n	80081fa <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	2b02      	cmp	r3, #2
 8008018:	d13c      	bne.n	8008094 <HAL_RCC_ClockConfig+0x178>
 800801a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800801e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008020:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008022:	fa93 f3a3 	rbit	r3, r3
 8008026:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8008028:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800802a:	fab3 f383 	clz	r3, r3
 800802e:	b2db      	uxtb	r3, r3
 8008030:	095b      	lsrs	r3, r3, #5
 8008032:	b2db      	uxtb	r3, r3
 8008034:	f043 0301 	orr.w	r3, r3, #1
 8008038:	b2db      	uxtb	r3, r3
 800803a:	2b01      	cmp	r3, #1
 800803c:	d102      	bne.n	8008044 <HAL_RCC_ClockConfig+0x128>
 800803e:	4b4f      	ldr	r3, [pc, #316]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	e00f      	b.n	8008064 <HAL_RCC_ClockConfig+0x148>
 8008044:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008048:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800804a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800804c:	fa93 f3a3 	rbit	r3, r3
 8008050:	647b      	str	r3, [r7, #68]	; 0x44
 8008052:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008056:	643b      	str	r3, [r7, #64]	; 0x40
 8008058:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800805a:	fa93 f3a3 	rbit	r3, r3
 800805e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008060:	4b46      	ldr	r3, [pc, #280]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8008062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008064:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008068:	63ba      	str	r2, [r7, #56]	; 0x38
 800806a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800806c:	fa92 f2a2 	rbit	r2, r2
 8008070:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8008072:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008074:	fab2 f282 	clz	r2, r2
 8008078:	b2d2      	uxtb	r2, r2
 800807a:	f042 0220 	orr.w	r2, r2, #32
 800807e:	b2d2      	uxtb	r2, r2
 8008080:	f002 021f 	and.w	r2, r2, #31
 8008084:	2101      	movs	r1, #1
 8008086:	fa01 f202 	lsl.w	r2, r1, r2
 800808a:	4013      	ands	r3, r2
 800808c:	2b00      	cmp	r3, #0
 800808e:	d13a      	bne.n	8008106 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8008090:	2301      	movs	r3, #1
 8008092:	e0b2      	b.n	80081fa <HAL_RCC_ClockConfig+0x2de>
 8008094:	2302      	movs	r3, #2
 8008096:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800809a:	fa93 f3a3 	rbit	r3, r3
 800809e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80080a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080a2:	fab3 f383 	clz	r3, r3
 80080a6:	b2db      	uxtb	r3, r3
 80080a8:	095b      	lsrs	r3, r3, #5
 80080aa:	b2db      	uxtb	r3, r3
 80080ac:	f043 0301 	orr.w	r3, r3, #1
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	2b01      	cmp	r3, #1
 80080b4:	d102      	bne.n	80080bc <HAL_RCC_ClockConfig+0x1a0>
 80080b6:	4b31      	ldr	r3, [pc, #196]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	e00d      	b.n	80080d8 <HAL_RCC_ClockConfig+0x1bc>
 80080bc:	2302      	movs	r3, #2
 80080be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80080c2:	fa93 f3a3 	rbit	r3, r3
 80080c6:	627b      	str	r3, [r7, #36]	; 0x24
 80080c8:	2302      	movs	r3, #2
 80080ca:	623b      	str	r3, [r7, #32]
 80080cc:	6a3b      	ldr	r3, [r7, #32]
 80080ce:	fa93 f3a3 	rbit	r3, r3
 80080d2:	61fb      	str	r3, [r7, #28]
 80080d4:	4b29      	ldr	r3, [pc, #164]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 80080d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080d8:	2202      	movs	r2, #2
 80080da:	61ba      	str	r2, [r7, #24]
 80080dc:	69ba      	ldr	r2, [r7, #24]
 80080de:	fa92 f2a2 	rbit	r2, r2
 80080e2:	617a      	str	r2, [r7, #20]
  return result;
 80080e4:	697a      	ldr	r2, [r7, #20]
 80080e6:	fab2 f282 	clz	r2, r2
 80080ea:	b2d2      	uxtb	r2, r2
 80080ec:	f042 0220 	orr.w	r2, r2, #32
 80080f0:	b2d2      	uxtb	r2, r2
 80080f2:	f002 021f 	and.w	r2, r2, #31
 80080f6:	2101      	movs	r1, #1
 80080f8:	fa01 f202 	lsl.w	r2, r1, r2
 80080fc:	4013      	ands	r3, r2
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e079      	b.n	80081fa <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008106:	4b1d      	ldr	r3, [pc, #116]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	f023 0203 	bic.w	r2, r3, #3
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	491a      	ldr	r1, [pc, #104]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8008114:	4313      	orrs	r3, r2
 8008116:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008118:	f7fb fb8e 	bl	8003838 <HAL_GetTick>
 800811c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800811e:	e00a      	b.n	8008136 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008120:	f7fb fb8a 	bl	8003838 <HAL_GetTick>
 8008124:	4602      	mov	r2, r0
 8008126:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008128:	1ad3      	subs	r3, r2, r3
 800812a:	f241 3288 	movw	r2, #5000	; 0x1388
 800812e:	4293      	cmp	r3, r2
 8008130:	d901      	bls.n	8008136 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8008132:	2303      	movs	r3, #3
 8008134:	e061      	b.n	80081fa <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008136:	4b11      	ldr	r3, [pc, #68]	; (800817c <HAL_RCC_ClockConfig+0x260>)
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	f003 020c 	and.w	r2, r3, #12
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	009b      	lsls	r3, r3, #2
 8008144:	429a      	cmp	r2, r3
 8008146:	d1eb      	bne.n	8008120 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008148:	4b0b      	ldr	r3, [pc, #44]	; (8008178 <HAL_RCC_ClockConfig+0x25c>)
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f003 0307 	and.w	r3, r3, #7
 8008150:	683a      	ldr	r2, [r7, #0]
 8008152:	429a      	cmp	r2, r3
 8008154:	d214      	bcs.n	8008180 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008156:	4b08      	ldr	r3, [pc, #32]	; (8008178 <HAL_RCC_ClockConfig+0x25c>)
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	f023 0207 	bic.w	r2, r3, #7
 800815e:	4906      	ldr	r1, [pc, #24]	; (8008178 <HAL_RCC_ClockConfig+0x25c>)
 8008160:	683b      	ldr	r3, [r7, #0]
 8008162:	4313      	orrs	r3, r2
 8008164:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008166:	4b04      	ldr	r3, [pc, #16]	; (8008178 <HAL_RCC_ClockConfig+0x25c>)
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	f003 0307 	and.w	r3, r3, #7
 800816e:	683a      	ldr	r2, [r7, #0]
 8008170:	429a      	cmp	r2, r3
 8008172:	d005      	beq.n	8008180 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8008174:	2301      	movs	r3, #1
 8008176:	e040      	b.n	80081fa <HAL_RCC_ClockConfig+0x2de>
 8008178:	40022000 	.word	0x40022000
 800817c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	f003 0304 	and.w	r3, r3, #4
 8008188:	2b00      	cmp	r3, #0
 800818a:	d008      	beq.n	800819e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800818c:	4b1d      	ldr	r3, [pc, #116]	; (8008204 <HAL_RCC_ClockConfig+0x2e8>)
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	68db      	ldr	r3, [r3, #12]
 8008198:	491a      	ldr	r1, [pc, #104]	; (8008204 <HAL_RCC_ClockConfig+0x2e8>)
 800819a:	4313      	orrs	r3, r2
 800819c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	f003 0308 	and.w	r3, r3, #8
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d009      	beq.n	80081be <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80081aa:	4b16      	ldr	r3, [pc, #88]	; (8008204 <HAL_RCC_ClockConfig+0x2e8>)
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	691b      	ldr	r3, [r3, #16]
 80081b6:	00db      	lsls	r3, r3, #3
 80081b8:	4912      	ldr	r1, [pc, #72]	; (8008204 <HAL_RCC_ClockConfig+0x2e8>)
 80081ba:	4313      	orrs	r3, r2
 80081bc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80081be:	f000 f829 	bl	8008214 <HAL_RCC_GetSysClockFreq>
 80081c2:	4601      	mov	r1, r0
 80081c4:	4b0f      	ldr	r3, [pc, #60]	; (8008204 <HAL_RCC_ClockConfig+0x2e8>)
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80081cc:	22f0      	movs	r2, #240	; 0xf0
 80081ce:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081d0:	693a      	ldr	r2, [r7, #16]
 80081d2:	fa92 f2a2 	rbit	r2, r2
 80081d6:	60fa      	str	r2, [r7, #12]
  return result;
 80081d8:	68fa      	ldr	r2, [r7, #12]
 80081da:	fab2 f282 	clz	r2, r2
 80081de:	b2d2      	uxtb	r2, r2
 80081e0:	40d3      	lsrs	r3, r2
 80081e2:	4a09      	ldr	r2, [pc, #36]	; (8008208 <HAL_RCC_ClockConfig+0x2ec>)
 80081e4:	5cd3      	ldrb	r3, [r2, r3]
 80081e6:	fa21 f303 	lsr.w	r3, r1, r3
 80081ea:	4a08      	ldr	r2, [pc, #32]	; (800820c <HAL_RCC_ClockConfig+0x2f0>)
 80081ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80081ee:	4b08      	ldr	r3, [pc, #32]	; (8008210 <HAL_RCC_ClockConfig+0x2f4>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7fb fadc 	bl	80037b0 <HAL_InitTick>
  
  return HAL_OK;
 80081f8:	2300      	movs	r3, #0
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3778      	adds	r7, #120	; 0x78
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	40021000 	.word	0x40021000
 8008208:	0800e4fc 	.word	0x0800e4fc
 800820c:	2000006c 	.word	0x2000006c
 8008210:	20000070 	.word	0x20000070

08008214 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008214:	b480      	push	{r7}
 8008216:	b08b      	sub	sp, #44	; 0x2c
 8008218:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800821a:	2300      	movs	r3, #0
 800821c:	61fb      	str	r3, [r7, #28]
 800821e:	2300      	movs	r3, #0
 8008220:	61bb      	str	r3, [r7, #24]
 8008222:	2300      	movs	r3, #0
 8008224:	627b      	str	r3, [r7, #36]	; 0x24
 8008226:	2300      	movs	r3, #0
 8008228:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800822a:	2300      	movs	r3, #0
 800822c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800822e:	4b29      	ldr	r3, [pc, #164]	; (80082d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008230:	685b      	ldr	r3, [r3, #4]
 8008232:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008234:	69fb      	ldr	r3, [r7, #28]
 8008236:	f003 030c 	and.w	r3, r3, #12
 800823a:	2b04      	cmp	r3, #4
 800823c:	d002      	beq.n	8008244 <HAL_RCC_GetSysClockFreq+0x30>
 800823e:	2b08      	cmp	r3, #8
 8008240:	d003      	beq.n	800824a <HAL_RCC_GetSysClockFreq+0x36>
 8008242:	e03c      	b.n	80082be <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8008244:	4b24      	ldr	r3, [pc, #144]	; (80082d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8008246:	623b      	str	r3, [r7, #32]
      break;
 8008248:	e03c      	b.n	80082c4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8008250:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8008254:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008256:	68ba      	ldr	r2, [r7, #8]
 8008258:	fa92 f2a2 	rbit	r2, r2
 800825c:	607a      	str	r2, [r7, #4]
  return result;
 800825e:	687a      	ldr	r2, [r7, #4]
 8008260:	fab2 f282 	clz	r2, r2
 8008264:	b2d2      	uxtb	r2, r2
 8008266:	40d3      	lsrs	r3, r2
 8008268:	4a1c      	ldr	r2, [pc, #112]	; (80082dc <HAL_RCC_GetSysClockFreq+0xc8>)
 800826a:	5cd3      	ldrb	r3, [r2, r3]
 800826c:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800826e:	4b19      	ldr	r3, [pc, #100]	; (80082d4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8008270:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008272:	f003 030f 	and.w	r3, r3, #15
 8008276:	220f      	movs	r2, #15
 8008278:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800827a:	693a      	ldr	r2, [r7, #16]
 800827c:	fa92 f2a2 	rbit	r2, r2
 8008280:	60fa      	str	r2, [r7, #12]
  return result;
 8008282:	68fa      	ldr	r2, [r7, #12]
 8008284:	fab2 f282 	clz	r2, r2
 8008288:	b2d2      	uxtb	r2, r2
 800828a:	40d3      	lsrs	r3, r2
 800828c:	4a14      	ldr	r2, [pc, #80]	; (80082e0 <HAL_RCC_GetSysClockFreq+0xcc>)
 800828e:	5cd3      	ldrb	r3, [r2, r3]
 8008290:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8008292:	69fb      	ldr	r3, [r7, #28]
 8008294:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008298:	2b00      	cmp	r3, #0
 800829a:	d008      	beq.n	80082ae <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800829c:	4a0e      	ldr	r2, [pc, #56]	; (80082d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80082a4:	697b      	ldr	r3, [r7, #20]
 80082a6:	fb02 f303 	mul.w	r3, r2, r3
 80082aa:	627b      	str	r3, [r7, #36]	; 0x24
 80082ac:	e004      	b.n	80082b8 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	4a0c      	ldr	r2, [pc, #48]	; (80082e4 <HAL_RCC_GetSysClockFreq+0xd0>)
 80082b2:	fb02 f303 	mul.w	r3, r2, r3
 80082b6:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80082b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082ba:	623b      	str	r3, [r7, #32]
      break;
 80082bc:	e002      	b.n	80082c4 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80082be:	4b06      	ldr	r3, [pc, #24]	; (80082d8 <HAL_RCC_GetSysClockFreq+0xc4>)
 80082c0:	623b      	str	r3, [r7, #32]
      break;
 80082c2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80082c4:	6a3b      	ldr	r3, [r7, #32]
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	372c      	adds	r7, #44	; 0x2c
 80082ca:	46bd      	mov	sp, r7
 80082cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d0:	4770      	bx	lr
 80082d2:	bf00      	nop
 80082d4:	40021000 	.word	0x40021000
 80082d8:	007a1200 	.word	0x007a1200
 80082dc:	0800e514 	.word	0x0800e514
 80082e0:	0800e524 	.word	0x0800e524
 80082e4:	003d0900 	.word	0x003d0900

080082e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80082e8:	b480      	push	{r7}
 80082ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80082ec:	4b03      	ldr	r3, [pc, #12]	; (80082fc <HAL_RCC_GetHCLKFreq+0x14>)
 80082ee:	681b      	ldr	r3, [r3, #0]
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
 80082fa:	bf00      	nop
 80082fc:	2000006c 	.word	0x2000006c

08008300 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b082      	sub	sp, #8
 8008304:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8008306:	f7ff ffef 	bl	80082e8 <HAL_RCC_GetHCLKFreq>
 800830a:	4601      	mov	r1, r0
 800830c:	4b0b      	ldr	r3, [pc, #44]	; (800833c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800830e:	685b      	ldr	r3, [r3, #4]
 8008310:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008314:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8008318:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	fa92 f2a2 	rbit	r2, r2
 8008320:	603a      	str	r2, [r7, #0]
  return result;
 8008322:	683a      	ldr	r2, [r7, #0]
 8008324:	fab2 f282 	clz	r2, r2
 8008328:	b2d2      	uxtb	r2, r2
 800832a:	40d3      	lsrs	r3, r2
 800832c:	4a04      	ldr	r2, [pc, #16]	; (8008340 <HAL_RCC_GetPCLK1Freq+0x40>)
 800832e:	5cd3      	ldrb	r3, [r2, r3]
 8008330:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8008334:	4618      	mov	r0, r3
 8008336:	3708      	adds	r7, #8
 8008338:	46bd      	mov	sp, r7
 800833a:	bd80      	pop	{r7, pc}
 800833c:	40021000 	.word	0x40021000
 8008340:	0800e50c 	.word	0x0800e50c

08008344 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008344:	b580      	push	{r7, lr}
 8008346:	b082      	sub	sp, #8
 8008348:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800834a:	f7ff ffcd 	bl	80082e8 <HAL_RCC_GetHCLKFreq>
 800834e:	4601      	mov	r1, r0
 8008350:	4b0b      	ldr	r3, [pc, #44]	; (8008380 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8008358:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800835c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800835e:	687a      	ldr	r2, [r7, #4]
 8008360:	fa92 f2a2 	rbit	r2, r2
 8008364:	603a      	str	r2, [r7, #0]
  return result;
 8008366:	683a      	ldr	r2, [r7, #0]
 8008368:	fab2 f282 	clz	r2, r2
 800836c:	b2d2      	uxtb	r2, r2
 800836e:	40d3      	lsrs	r3, r2
 8008370:	4a04      	ldr	r2, [pc, #16]	; (8008384 <HAL_RCC_GetPCLK2Freq+0x40>)
 8008372:	5cd3      	ldrb	r3, [r2, r3]
 8008374:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8008378:	4618      	mov	r0, r3
 800837a:	3708      	adds	r7, #8
 800837c:	46bd      	mov	sp, r7
 800837e:	bd80      	pop	{r7, pc}
 8008380:	40021000 	.word	0x40021000
 8008384:	0800e50c 	.word	0x0800e50c

08008388 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b092      	sub	sp, #72	; 0x48
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008390:	2300      	movs	r3, #0
 8008392:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8008394:	2300      	movs	r3, #0
 8008396:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8008398:	2300      	movs	r3, #0
 800839a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	f000 80cd 	beq.w	8008546 <HAL_RCCEx_PeriphCLKConfig+0x1be>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80083ac:	4b8e      	ldr	r3, [pc, #568]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083ae:	69db      	ldr	r3, [r3, #28]
 80083b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d10e      	bne.n	80083d6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80083b8:	4b8b      	ldr	r3, [pc, #556]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083ba:	69db      	ldr	r3, [r3, #28]
 80083bc:	4a8a      	ldr	r2, [pc, #552]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083c2:	61d3      	str	r3, [r2, #28]
 80083c4:	4b88      	ldr	r3, [pc, #544]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80083c6:	69db      	ldr	r3, [r3, #28]
 80083c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083cc:	60bb      	str	r3, [r7, #8]
 80083ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80083d0:	2301      	movs	r3, #1
 80083d2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083d6:	4b85      	ldr	r3, [pc, #532]	; (80085ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d118      	bne.n	8008414 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80083e2:	4b82      	ldr	r3, [pc, #520]	; (80085ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	4a81      	ldr	r2, [pc, #516]	; (80085ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80083e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80083ec:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083ee:	f7fb fa23 	bl	8003838 <HAL_GetTick>
 80083f2:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083f4:	e008      	b.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083f6:	f7fb fa1f 	bl	8003838 <HAL_GetTick>
 80083fa:	4602      	mov	r2, r0
 80083fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80083fe:	1ad3      	subs	r3, r2, r3
 8008400:	2b64      	cmp	r3, #100	; 0x64
 8008402:	d901      	bls.n	8008408 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	e0ea      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x256>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008408:	4b78      	ldr	r3, [pc, #480]	; (80085ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008410:	2b00      	cmp	r3, #0
 8008412:	d0f0      	beq.n	80083f6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008414:	4b74      	ldr	r3, [pc, #464]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008416:	6a1b      	ldr	r3, [r3, #32]
 8008418:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800841c:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800841e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008420:	2b00      	cmp	r3, #0
 8008422:	d07d      	beq.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x198>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	685b      	ldr	r3, [r3, #4]
 8008428:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800842c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800842e:	429a      	cmp	r2, r3
 8008430:	d076      	beq.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x198>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008432:	4b6d      	ldr	r3, [pc, #436]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008434:	6a1b      	ldr	r3, [r3, #32]
 8008436:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800843a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800843c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008440:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008444:	fa93 f3a3 	rbit	r3, r3
 8008448:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800844a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800844c:	fab3 f383 	clz	r3, r3
 8008450:	b2db      	uxtb	r3, r3
 8008452:	461a      	mov	r2, r3
 8008454:	4b66      	ldr	r3, [pc, #408]	; (80085f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8008456:	4413      	add	r3, r2
 8008458:	009b      	lsls	r3, r3, #2
 800845a:	461a      	mov	r2, r3
 800845c:	2301      	movs	r3, #1
 800845e:	6013      	str	r3, [r2, #0]
 8008460:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008464:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008468:	fa93 f3a3 	rbit	r3, r3
 800846c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800846e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008470:	fab3 f383 	clz	r3, r3
 8008474:	b2db      	uxtb	r3, r3
 8008476:	461a      	mov	r2, r3
 8008478:	4b5d      	ldr	r3, [pc, #372]	; (80085f0 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800847a:	4413      	add	r3, r2
 800847c:	009b      	lsls	r3, r3, #2
 800847e:	461a      	mov	r2, r3
 8008480:	2300      	movs	r3, #0
 8008482:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008484:	4a58      	ldr	r2, [pc, #352]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008488:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800848a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800848c:	f003 0301 	and.w	r3, r3, #1
 8008490:	2b00      	cmp	r3, #0
 8008492:	d045      	beq.n	8008520 <HAL_RCCEx_PeriphCLKConfig+0x198>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008494:	f7fb f9d0 	bl	8003838 <HAL_GetTick>
 8008498:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800849a:	e00a      	b.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800849c:	f7fb f9cc 	bl	8003838 <HAL_GetTick>
 80084a0:	4602      	mov	r2, r0
 80084a2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084a4:	1ad3      	subs	r3, r2, r3
 80084a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d901      	bls.n	80084b2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80084ae:	2303      	movs	r3, #3
 80084b0:	e095      	b.n	80085de <HAL_RCCEx_PeriphCLKConfig+0x256>
 80084b2:	2302      	movs	r3, #2
 80084b4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80084b8:	fa93 f3a3 	rbit	r3, r3
 80084bc:	627b      	str	r3, [r7, #36]	; 0x24
 80084be:	2302      	movs	r3, #2
 80084c0:	623b      	str	r3, [r7, #32]
 80084c2:	6a3b      	ldr	r3, [r7, #32]
 80084c4:	fa93 f3a3 	rbit	r3, r3
 80084c8:	61fb      	str	r3, [r7, #28]
  return result;
 80084ca:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084cc:	fab3 f383 	clz	r3, r3
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	095b      	lsrs	r3, r3, #5
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	f043 0302 	orr.w	r3, r3, #2
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	2b02      	cmp	r3, #2
 80084de:	d102      	bne.n	80084e6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80084e0:	4b41      	ldr	r3, [pc, #260]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80084e2:	6a1b      	ldr	r3, [r3, #32]
 80084e4:	e007      	b.n	80084f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
 80084e6:	2302      	movs	r3, #2
 80084e8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084ea:	69bb      	ldr	r3, [r7, #24]
 80084ec:	fa93 f3a3 	rbit	r3, r3
 80084f0:	617b      	str	r3, [r7, #20]
 80084f2:	4b3d      	ldr	r3, [pc, #244]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80084f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084f6:	2202      	movs	r2, #2
 80084f8:	613a      	str	r2, [r7, #16]
 80084fa:	693a      	ldr	r2, [r7, #16]
 80084fc:	fa92 f2a2 	rbit	r2, r2
 8008500:	60fa      	str	r2, [r7, #12]
  return result;
 8008502:	68fa      	ldr	r2, [r7, #12]
 8008504:	fab2 f282 	clz	r2, r2
 8008508:	b2d2      	uxtb	r2, r2
 800850a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800850e:	b2d2      	uxtb	r2, r2
 8008510:	f002 021f 	and.w	r2, r2, #31
 8008514:	2101      	movs	r1, #1
 8008516:	fa01 f202 	lsl.w	r2, r1, r2
 800851a:	4013      	ands	r3, r2
 800851c:	2b00      	cmp	r3, #0
 800851e:	d0bd      	beq.n	800849c <HAL_RCCEx_PeriphCLKConfig+0x114>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008520:	4b31      	ldr	r3, [pc, #196]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008522:	6a1b      	ldr	r3, [r3, #32]
 8008524:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	685b      	ldr	r3, [r3, #4]
 800852c:	492e      	ldr	r1, [pc, #184]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800852e:	4313      	orrs	r3, r2
 8008530:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008532:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008536:	2b01      	cmp	r3, #1
 8008538:	d105      	bne.n	8008546 <HAL_RCCEx_PeriphCLKConfig+0x1be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800853a:	4b2b      	ldr	r3, [pc, #172]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800853c:	69db      	ldr	r3, [r3, #28]
 800853e:	4a2a      	ldr	r2, [pc, #168]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008540:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008544:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 0301 	and.w	r3, r3, #1
 800854e:	2b00      	cmp	r3, #0
 8008550:	d008      	beq.n	8008564 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008552:	4b25      	ldr	r3, [pc, #148]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008556:	f023 0203 	bic.w	r2, r3, #3
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	689b      	ldr	r3, [r3, #8]
 800855e:	4922      	ldr	r1, [pc, #136]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008560:	4313      	orrs	r3, r2
 8008562:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f003 0320 	and.w	r3, r3, #32
 800856c:	2b00      	cmp	r3, #0
 800856e:	d008      	beq.n	8008582 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008570:	4b1d      	ldr	r3, [pc, #116]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008572:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008574:	f023 0210 	bic.w	r2, r3, #16
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	491a      	ldr	r1, [pc, #104]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800857e:	4313      	orrs	r3, r2
 8008580:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800858a:	2b00      	cmp	r3, #0
 800858c:	d008      	beq.n	80085a0 <HAL_RCCEx_PeriphCLKConfig+0x218>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800858e:	4b16      	ldr	r3, [pc, #88]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008590:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008592:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	4913      	ldr	r1, [pc, #76]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800859c:	4313      	orrs	r3, r2
 800859e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d008      	beq.n	80085be <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80085ac:	4b0e      	ldr	r3, [pc, #56]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	695b      	ldr	r3, [r3, #20]
 80085b8:	490b      	ldr	r1, [pc, #44]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085ba:	4313      	orrs	r3, r2
 80085bc:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F301x8 || STM32F302x8 || STM32F318xx */

#if defined(STM32F334x8)

  /*------------------------------ HRTIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d008      	beq.n	80085dc <HAL_RCCEx_PeriphCLKConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));
    
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80085ca:	4b07      	ldr	r3, [pc, #28]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085ce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	699b      	ldr	r3, [r3, #24]
 80085d6:	4904      	ldr	r1, [pc, #16]	; (80085e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80085d8:	4313      	orrs	r3, r2
 80085da:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80085dc:	2300      	movs	r3, #0
}
 80085de:	4618      	mov	r0, r3
 80085e0:	3748      	adds	r7, #72	; 0x48
 80085e2:	46bd      	mov	sp, r7
 80085e4:	bd80      	pop	{r7, pc}
 80085e6:	bf00      	nop
 80085e8:	40021000 	.word	0x40021000
 80085ec:	40007000 	.word	0x40007000
 80085f0:	10908100 	.word	0x10908100

080085f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d101      	bne.n	8008606 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	e049      	b.n	800869a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800860c:	b2db      	uxtb	r3, r3
 800860e:	2b00      	cmp	r3, #0
 8008610:	d106      	bne.n	8008620 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f7fa fef8 	bl	8003410 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2202      	movs	r2, #2
 8008624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	3304      	adds	r3, #4
 8008630:	4619      	mov	r1, r3
 8008632:	4610      	mov	r0, r2
 8008634:	f000 f9da 	bl	80089ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2201      	movs	r2, #1
 800863c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2201      	movs	r2, #1
 8008644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	2201      	movs	r2, #1
 800864c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2201      	movs	r2, #1
 8008654:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2201      	movs	r2, #1
 800865c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	2201      	movs	r2, #1
 8008664:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	2201      	movs	r2, #1
 8008674:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2201      	movs	r2, #1
 800868c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	2201      	movs	r2, #1
 8008694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008698:	2300      	movs	r3, #0
}
 800869a:	4618      	mov	r0, r3
 800869c:	3708      	adds	r7, #8
 800869e:	46bd      	mov	sp, r7
 80086a0:	bd80      	pop	{r7, pc}
	...

080086a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80086a4:	b480      	push	{r7}
 80086a6:	b085      	sub	sp, #20
 80086a8:	af00      	add	r7, sp, #0
 80086aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	2b01      	cmp	r3, #1
 80086b6:	d001      	beq.n	80086bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	e040      	b.n	800873e <HAL_TIM_Base_Start_IT+0x9a>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2202      	movs	r2, #2
 80086c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68da      	ldr	r2, [r3, #12]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f042 0201 	orr.w	r2, r2, #1
 80086d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a1c      	ldr	r2, [pc, #112]	; (800874c <HAL_TIM_Base_Start_IT+0xa8>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d00e      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x58>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086e6:	d009      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x58>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a18      	ldr	r2, [pc, #96]	; (8008750 <HAL_TIM_Base_Start_IT+0xac>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d004      	beq.n	80086fc <HAL_TIM_Base_Start_IT+0x58>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a17      	ldr	r2, [pc, #92]	; (8008754 <HAL_TIM_Base_Start_IT+0xb0>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d115      	bne.n	8008728 <HAL_TIM_Base_Start_IT+0x84>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	689a      	ldr	r2, [r3, #8]
 8008702:	4b15      	ldr	r3, [pc, #84]	; (8008758 <HAL_TIM_Base_Start_IT+0xb4>)
 8008704:	4013      	ands	r3, r2
 8008706:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2b06      	cmp	r3, #6
 800870c:	d015      	beq.n	800873a <HAL_TIM_Base_Start_IT+0x96>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008714:	d011      	beq.n	800873a <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f042 0201 	orr.w	r2, r2, #1
 8008724:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008726:	e008      	b.n	800873a <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	681a      	ldr	r2, [r3, #0]
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f042 0201 	orr.w	r2, r2, #1
 8008736:	601a      	str	r2, [r3, #0]
 8008738:	e000      	b.n	800873c <HAL_TIM_Base_Start_IT+0x98>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800873a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800873c:	2300      	movs	r3, #0
}
 800873e:	4618      	mov	r0, r3
 8008740:	3714      	adds	r7, #20
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop
 800874c:	40012c00 	.word	0x40012c00
 8008750:	40000400 	.word	0x40000400
 8008754:	40014000 	.word	0x40014000
 8008758:	00010007 	.word	0x00010007

0800875c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b082      	sub	sp, #8
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	691b      	ldr	r3, [r3, #16]
 800876a:	f003 0302 	and.w	r3, r3, #2
 800876e:	2b02      	cmp	r3, #2
 8008770:	d122      	bne.n	80087b8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	68db      	ldr	r3, [r3, #12]
 8008778:	f003 0302 	and.w	r3, r3, #2
 800877c:	2b02      	cmp	r3, #2
 800877e:	d11b      	bne.n	80087b8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	f06f 0202 	mvn.w	r2, #2
 8008788:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2201      	movs	r2, #1
 800878e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	699b      	ldr	r3, [r3, #24]
 8008796:	f003 0303 	and.w	r3, r3, #3
 800879a:	2b00      	cmp	r3, #0
 800879c:	d003      	beq.n	80087a6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 f905 	bl	80089ae <HAL_TIM_IC_CaptureCallback>
 80087a4:	e005      	b.n	80087b2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	f000 f8f7 	bl	800899a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087ac:	6878      	ldr	r0, [r7, #4]
 80087ae:	f000 f908 	bl	80089c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2200      	movs	r2, #0
 80087b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	691b      	ldr	r3, [r3, #16]
 80087be:	f003 0304 	and.w	r3, r3, #4
 80087c2:	2b04      	cmp	r3, #4
 80087c4:	d122      	bne.n	800880c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	68db      	ldr	r3, [r3, #12]
 80087cc:	f003 0304 	and.w	r3, r3, #4
 80087d0:	2b04      	cmp	r3, #4
 80087d2:	d11b      	bne.n	800880c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f06f 0204 	mvn.w	r2, #4
 80087dc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	2202      	movs	r2, #2
 80087e2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d003      	beq.n	80087fa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f000 f8db 	bl	80089ae <HAL_TIM_IC_CaptureCallback>
 80087f8:	e005      	b.n	8008806 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087fa:	6878      	ldr	r0, [r7, #4]
 80087fc:	f000 f8cd 	bl	800899a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008800:	6878      	ldr	r0, [r7, #4]
 8008802:	f000 f8de 	bl	80089c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2200      	movs	r2, #0
 800880a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	691b      	ldr	r3, [r3, #16]
 8008812:	f003 0308 	and.w	r3, r3, #8
 8008816:	2b08      	cmp	r3, #8
 8008818:	d122      	bne.n	8008860 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	68db      	ldr	r3, [r3, #12]
 8008820:	f003 0308 	and.w	r3, r3, #8
 8008824:	2b08      	cmp	r3, #8
 8008826:	d11b      	bne.n	8008860 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f06f 0208 	mvn.w	r2, #8
 8008830:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	2204      	movs	r2, #4
 8008836:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	f003 0303 	and.w	r3, r3, #3
 8008842:	2b00      	cmp	r3, #0
 8008844:	d003      	beq.n	800884e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008846:	6878      	ldr	r0, [r7, #4]
 8008848:	f000 f8b1 	bl	80089ae <HAL_TIM_IC_CaptureCallback>
 800884c:	e005      	b.n	800885a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800884e:	6878      	ldr	r0, [r7, #4]
 8008850:	f000 f8a3 	bl	800899a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 f8b4 	bl	80089c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	2200      	movs	r2, #0
 800885e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	691b      	ldr	r3, [r3, #16]
 8008866:	f003 0310 	and.w	r3, r3, #16
 800886a:	2b10      	cmp	r3, #16
 800886c:	d122      	bne.n	80088b4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	68db      	ldr	r3, [r3, #12]
 8008874:	f003 0310 	and.w	r3, r3, #16
 8008878:	2b10      	cmp	r3, #16
 800887a:	d11b      	bne.n	80088b4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f06f 0210 	mvn.w	r2, #16
 8008884:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	2208      	movs	r2, #8
 800888a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	69db      	ldr	r3, [r3, #28]
 8008892:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008896:	2b00      	cmp	r3, #0
 8008898:	d003      	beq.n	80088a2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800889a:	6878      	ldr	r0, [r7, #4]
 800889c:	f000 f887 	bl	80089ae <HAL_TIM_IC_CaptureCallback>
 80088a0:	e005      	b.n	80088ae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f000 f879 	bl	800899a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 f88a 	bl	80089c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	2200      	movs	r2, #0
 80088b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	691b      	ldr	r3, [r3, #16]
 80088ba:	f003 0301 	and.w	r3, r3, #1
 80088be:	2b01      	cmp	r3, #1
 80088c0:	d10e      	bne.n	80088e0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	f003 0301 	and.w	r3, r3, #1
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d107      	bne.n	80088e0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f06f 0201 	mvn.w	r2, #1
 80088d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80088da:	6878      	ldr	r0, [r7, #4]
 80088dc:	f7fa fbe4 	bl	80030a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	691b      	ldr	r3, [r3, #16]
 80088e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088ea:	2b80      	cmp	r3, #128	; 0x80
 80088ec:	d10e      	bne.n	800890c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	68db      	ldr	r3, [r3, #12]
 80088f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80088f8:	2b80      	cmp	r3, #128	; 0x80
 80088fa:	d107      	bne.n	800890c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008904:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 f960 	bl	8008bcc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	691b      	ldr	r3, [r3, #16]
 8008912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008916:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800891a:	d10e      	bne.n	800893a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	68db      	ldr	r3, [r3, #12]
 8008922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008926:	2b80      	cmp	r3, #128	; 0x80
 8008928:	d107      	bne.n	800893a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008932:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008934:	6878      	ldr	r0, [r7, #4]
 8008936:	f000 f953 	bl	8008be0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	691b      	ldr	r3, [r3, #16]
 8008940:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008944:	2b40      	cmp	r3, #64	; 0x40
 8008946:	d10e      	bne.n	8008966 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008952:	2b40      	cmp	r3, #64	; 0x40
 8008954:	d107      	bne.n	8008966 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800895e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008960:	6878      	ldr	r0, [r7, #4]
 8008962:	f000 f838 	bl	80089d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	691b      	ldr	r3, [r3, #16]
 800896c:	f003 0320 	and.w	r3, r3, #32
 8008970:	2b20      	cmp	r3, #32
 8008972:	d10e      	bne.n	8008992 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	68db      	ldr	r3, [r3, #12]
 800897a:	f003 0320 	and.w	r3, r3, #32
 800897e:	2b20      	cmp	r3, #32
 8008980:	d107      	bne.n	8008992 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f06f 0220 	mvn.w	r2, #32
 800898a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800898c:	6878      	ldr	r0, [r7, #4]
 800898e:	f000 f913 	bl	8008bb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008992:	bf00      	nop
 8008994:	3708      	adds	r7, #8
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}

0800899a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800899a:	b480      	push	{r7}
 800899c:	b083      	sub	sp, #12
 800899e:	af00      	add	r7, sp, #0
 80089a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80089a2:	bf00      	nop
 80089a4:	370c      	adds	r7, #12
 80089a6:	46bd      	mov	sp, r7
 80089a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ac:	4770      	bx	lr

080089ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80089ae:	b480      	push	{r7}
 80089b0:	b083      	sub	sp, #12
 80089b2:	af00      	add	r7, sp, #0
 80089b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80089b6:	bf00      	nop
 80089b8:	370c      	adds	r7, #12
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr

080089c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80089c2:	b480      	push	{r7}
 80089c4:	b083      	sub	sp, #12
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80089ca:	bf00      	nop
 80089cc:	370c      	adds	r7, #12
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr

080089d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80089d6:	b480      	push	{r7}
 80089d8:	b083      	sub	sp, #12
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80089de:	bf00      	nop
 80089e0:	370c      	adds	r7, #12
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr
	...

080089ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b085      	sub	sp, #20
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
 80089f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	4a32      	ldr	r2, [pc, #200]	; (8008ac8 <TIM_Base_SetConfig+0xdc>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d007      	beq.n	8008a14 <TIM_Base_SetConfig+0x28>
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a0a:	d003      	beq.n	8008a14 <TIM_Base_SetConfig+0x28>
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	4a2f      	ldr	r2, [pc, #188]	; (8008acc <TIM_Base_SetConfig+0xe0>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d108      	bne.n	8008a26 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a1a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008a1c:	683b      	ldr	r3, [r7, #0]
 8008a1e:	685b      	ldr	r3, [r3, #4]
 8008a20:	68fa      	ldr	r2, [r7, #12]
 8008a22:	4313      	orrs	r3, r2
 8008a24:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	4a27      	ldr	r2, [pc, #156]	; (8008ac8 <TIM_Base_SetConfig+0xdc>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d013      	beq.n	8008a56 <TIM_Base_SetConfig+0x6a>
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a34:	d00f      	beq.n	8008a56 <TIM_Base_SetConfig+0x6a>
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	4a24      	ldr	r2, [pc, #144]	; (8008acc <TIM_Base_SetConfig+0xe0>)
 8008a3a:	4293      	cmp	r3, r2
 8008a3c:	d00b      	beq.n	8008a56 <TIM_Base_SetConfig+0x6a>
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	4a23      	ldr	r2, [pc, #140]	; (8008ad0 <TIM_Base_SetConfig+0xe4>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d007      	beq.n	8008a56 <TIM_Base_SetConfig+0x6a>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	4a22      	ldr	r2, [pc, #136]	; (8008ad4 <TIM_Base_SetConfig+0xe8>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d003      	beq.n	8008a56 <TIM_Base_SetConfig+0x6a>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a21      	ldr	r2, [pc, #132]	; (8008ad8 <TIM_Base_SetConfig+0xec>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d108      	bne.n	8008a68 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	68db      	ldr	r3, [r3, #12]
 8008a62:	68fa      	ldr	r2, [r7, #12]
 8008a64:	4313      	orrs	r3, r2
 8008a66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	68fa      	ldr	r2, [r7, #12]
 8008a7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008a7c:	683b      	ldr	r3, [r7, #0]
 8008a7e:	689a      	ldr	r2, [r3, #8]
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008a84:	683b      	ldr	r3, [r7, #0]
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	4a0e      	ldr	r2, [pc, #56]	; (8008ac8 <TIM_Base_SetConfig+0xdc>)
 8008a90:	4293      	cmp	r3, r2
 8008a92:	d00b      	beq.n	8008aac <TIM_Base_SetConfig+0xc0>
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a0e      	ldr	r2, [pc, #56]	; (8008ad0 <TIM_Base_SetConfig+0xe4>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d007      	beq.n	8008aac <TIM_Base_SetConfig+0xc0>
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	4a0d      	ldr	r2, [pc, #52]	; (8008ad4 <TIM_Base_SetConfig+0xe8>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d003      	beq.n	8008aac <TIM_Base_SetConfig+0xc0>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	4a0c      	ldr	r2, [pc, #48]	; (8008ad8 <TIM_Base_SetConfig+0xec>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d103      	bne.n	8008ab4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008aac:	683b      	ldr	r3, [r7, #0]
 8008aae:	691a      	ldr	r2, [r3, #16]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2201      	movs	r2, #1
 8008ab8:	615a      	str	r2, [r3, #20]
}
 8008aba:	bf00      	nop
 8008abc:	3714      	adds	r7, #20
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac4:	4770      	bx	lr
 8008ac6:	bf00      	nop
 8008ac8:	40012c00 	.word	0x40012c00
 8008acc:	40000400 	.word	0x40000400
 8008ad0:	40014000 	.word	0x40014000
 8008ad4:	40014400 	.word	0x40014400
 8008ad8:	40014800 	.word	0x40014800

08008adc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b085      	sub	sp, #20
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
 8008ae4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	d101      	bne.n	8008af4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008af0:	2302      	movs	r3, #2
 8008af2:	e054      	b.n	8008b9e <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2202      	movs	r2, #2
 8008b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	685b      	ldr	r3, [r3, #4]
 8008b0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	689b      	ldr	r3, [r3, #8]
 8008b12:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a24      	ldr	r2, [pc, #144]	; (8008bac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d108      	bne.n	8008b30 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008b24:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008b26:	683b      	ldr	r3, [r7, #0]
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b36:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	68fa      	ldr	r2, [r7, #12]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	68fa      	ldr	r2, [r7, #12]
 8008b48:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	4a17      	ldr	r2, [pc, #92]	; (8008bac <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008b50:	4293      	cmp	r3, r2
 8008b52:	d00e      	beq.n	8008b72 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b5c:	d009      	beq.n	8008b72 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	4a13      	ldr	r2, [pc, #76]	; (8008bb0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008b64:	4293      	cmp	r3, r2
 8008b66:	d004      	beq.n	8008b72 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	4a11      	ldr	r2, [pc, #68]	; (8008bb4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d10c      	bne.n	8008b8c <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008b78:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b7a:	683b      	ldr	r3, [r7, #0]
 8008b7c:	689b      	ldr	r3, [r3, #8]
 8008b7e:	68ba      	ldr	r2, [r7, #8]
 8008b80:	4313      	orrs	r3, r2
 8008b82:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	68ba      	ldr	r2, [r7, #8]
 8008b8a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2201      	movs	r2, #1
 8008b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b9c:	2300      	movs	r3, #0
}
 8008b9e:	4618      	mov	r0, r3
 8008ba0:	3714      	adds	r7, #20
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba8:	4770      	bx	lr
 8008baa:	bf00      	nop
 8008bac:	40012c00 	.word	0x40012c00
 8008bb0:	40000400 	.word	0x40000400
 8008bb4:	40014000 	.word	0x40014000

08008bb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008bb8:	b480      	push	{r7}
 8008bba:	b083      	sub	sp, #12
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008bc0:	bf00      	nop
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bca:	4770      	bx	lr

08008bcc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008bcc:	b480      	push	{r7}
 8008bce:	b083      	sub	sp, #12
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008bd4:	bf00      	nop
 8008bd6:	370c      	adds	r7, #12
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr

08008be0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008be0:	b480      	push	{r7}
 8008be2:	b083      	sub	sp, #12
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008be8:	bf00      	nop
 8008bea:	370c      	adds	r7, #12
 8008bec:	46bd      	mov	sp, r7
 8008bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf2:	4770      	bx	lr

08008bf4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b082      	sub	sp, #8
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d101      	bne.n	8008c06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008c02:	2301      	movs	r3, #1
 8008c04:	e040      	b.n	8008c88 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d106      	bne.n	8008c1c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c16:	6878      	ldr	r0, [r7, #4]
 8008c18:	f7fa fc20 	bl	800345c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	2224      	movs	r2, #36	; 0x24
 8008c20:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f022 0201 	bic.w	r2, r2, #1
 8008c30:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008c32:	6878      	ldr	r0, [r7, #4]
 8008c34:	f000 fbca 	bl	80093cc <UART_SetConfig>
 8008c38:	4603      	mov	r3, r0
 8008c3a:	2b01      	cmp	r3, #1
 8008c3c:	d101      	bne.n	8008c42 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	e022      	b.n	8008c88 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d002      	beq.n	8008c50 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008c4a:	6878      	ldr	r0, [r7, #4]
 8008c4c:	f000 fcf4 	bl	8009638 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	685a      	ldr	r2, [r3, #4]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008c5e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	689a      	ldr	r2, [r3, #8]
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008c6e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	681a      	ldr	r2, [r3, #0]
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	f042 0201 	orr.w	r2, r2, #1
 8008c7e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 fd7b 	bl	800977c <UART_CheckIdleState>
 8008c86:	4603      	mov	r3, r0
}
 8008c88:	4618      	mov	r0, r3
 8008c8a:	3708      	adds	r7, #8
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	bd80      	pop	{r7, pc}

08008c90 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008c90:	b480      	push	{r7}
 8008c92:	b08b      	sub	sp, #44	; 0x2c
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	60f8      	str	r0, [r7, #12]
 8008c98:	60b9      	str	r1, [r7, #8]
 8008c9a:	4613      	mov	r3, r2
 8008c9c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ca2:	2b20      	cmp	r3, #32
 8008ca4:	d147      	bne.n	8008d36 <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d002      	beq.n	8008cb2 <HAL_UART_Transmit_IT+0x22>
 8008cac:	88fb      	ldrh	r3, [r7, #6]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d101      	bne.n	8008cb6 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e040      	b.n	8008d38 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	68ba      	ldr	r2, [r7, #8]
 8008cba:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	88fa      	ldrh	r2, [r7, #6]
 8008cc0:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	88fa      	ldrh	r2, [r7, #6]
 8008cc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2200      	movs	r2, #0
 8008cd0:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	2221      	movs	r2, #33	; 0x21
 8008cde:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	689b      	ldr	r3, [r3, #8]
 8008ce4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ce8:	d107      	bne.n	8008cfa <HAL_UART_Transmit_IT+0x6a>
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	691b      	ldr	r3, [r3, #16]
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d103      	bne.n	8008cfa <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	4a13      	ldr	r2, [pc, #76]	; (8008d44 <HAL_UART_Transmit_IT+0xb4>)
 8008cf6:	66da      	str	r2, [r3, #108]	; 0x6c
 8008cf8:	e002      	b.n	8008d00 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4a12      	ldr	r2, [pc, #72]	; (8008d48 <HAL_UART_Transmit_IT+0xb8>)
 8008cfe:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	e853 3f00 	ldrex	r3, [r3]
 8008d0c:	613b      	str	r3, [r7, #16]
   return(result);
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d14:	627b      	str	r3, [r7, #36]	; 0x24
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1e:	623b      	str	r3, [r7, #32]
 8008d20:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d22:	69f9      	ldr	r1, [r7, #28]
 8008d24:	6a3a      	ldr	r2, [r7, #32]
 8008d26:	e841 2300 	strex	r3, r2, [r1]
 8008d2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d2c:	69bb      	ldr	r3, [r7, #24]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1e6      	bne.n	8008d00 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8008d32:	2300      	movs	r3, #0
 8008d34:	e000      	b.n	8008d38 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8008d36:	2302      	movs	r3, #2
  }
}
 8008d38:	4618      	mov	r0, r3
 8008d3a:	372c      	adds	r7, #44	; 0x2c
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d42:	4770      	bx	lr
 8008d44:	08009cd5 	.word	0x08009cd5
 8008d48:	08009c1d 	.word	0x08009c1d

08008d4c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b08a      	sub	sp, #40	; 0x28
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	60f8      	str	r0, [r7, #12]
 8008d54:	60b9      	str	r1, [r7, #8]
 8008d56:	4613      	mov	r3, r2
 8008d58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d60:	2b20      	cmp	r3, #32
 8008d62:	d132      	bne.n	8008dca <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008d64:	68bb      	ldr	r3, [r7, #8]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d002      	beq.n	8008d70 <HAL_UART_Receive_IT+0x24>
 8008d6a:	88fb      	ldrh	r3, [r7, #6]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d101      	bne.n	8008d74 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008d70:	2301      	movs	r3, #1
 8008d72:	e02b      	b.n	8008dcc <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2200      	movs	r2, #0
 8008d78:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	685b      	ldr	r3, [r3, #4]
 8008d80:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d018      	beq.n	8008dba <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d8e:	697b      	ldr	r3, [r7, #20]
 8008d90:	e853 3f00 	ldrex	r3, [r3]
 8008d94:	613b      	str	r3, [r7, #16]
   return(result);
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	461a      	mov	r2, r3
 8008da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da6:	623b      	str	r3, [r7, #32]
 8008da8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008daa:	69f9      	ldr	r1, [r7, #28]
 8008dac:	6a3a      	ldr	r2, [r7, #32]
 8008dae:	e841 2300 	strex	r3, r2, [r1]
 8008db2:	61bb      	str	r3, [r7, #24]
   return(result);
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1e6      	bne.n	8008d88 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008dba:	88fb      	ldrh	r3, [r7, #6]
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	68b9      	ldr	r1, [r7, #8]
 8008dc0:	68f8      	ldr	r0, [r7, #12]
 8008dc2:	f000 fdeb 	bl	800999c <UART_Start_Receive_IT>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	e000      	b.n	8008dcc <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8008dca:	2302      	movs	r3, #2
  }
}
 8008dcc:	4618      	mov	r0, r3
 8008dce:	3728      	adds	r7, #40	; 0x28
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bd80      	pop	{r7, pc}

08008dd4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008dd4:	b580      	push	{r7, lr}
 8008dd6:	b0ba      	sub	sp, #232	; 0xe8
 8008dd8:	af00      	add	r7, sp, #0
 8008dda:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	69db      	ldr	r3, [r3, #28]
 8008de2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008dfa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008dfe:	f640 030f 	movw	r3, #2063	; 0x80f
 8008e02:	4013      	ands	r3, r2
 8008e04:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008e08:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008e0c:	2b00      	cmp	r3, #0
 8008e0e:	d115      	bne.n	8008e3c <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008e10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e14:	f003 0320 	and.w	r3, r3, #32
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d00f      	beq.n	8008e3c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008e1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e20:	f003 0320 	and.w	r3, r3, #32
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d009      	beq.n	8008e3c <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	f000 82ab 	beq.w	8009388 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e36:	6878      	ldr	r0, [r7, #4]
 8008e38:	4798      	blx	r3
      }
      return;
 8008e3a:	e2a5      	b.n	8009388 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008e3c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	f000 8117 	beq.w	8009074 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008e4a:	f003 0301 	and.w	r3, r3, #1
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d106      	bne.n	8008e60 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008e52:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008e56:	4b85      	ldr	r3, [pc, #532]	; (800906c <HAL_UART_IRQHandler+0x298>)
 8008e58:	4013      	ands	r3, r2
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f000 810a 	beq.w	8009074 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008e60:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e64:	f003 0301 	and.w	r3, r3, #1
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d011      	beq.n	8008e90 <HAL_UART_IRQHandler+0xbc>
 8008e6c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008e70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d00b      	beq.n	8008e90 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	2201      	movs	r2, #1
 8008e7e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008e86:	f043 0201 	orr.w	r2, r3, #1
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e94:	f003 0302 	and.w	r3, r3, #2
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d011      	beq.n	8008ec0 <HAL_UART_IRQHandler+0xec>
 8008e9c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ea0:	f003 0301 	and.w	r3, r3, #1
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d00b      	beq.n	8008ec0 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	2202      	movs	r2, #2
 8008eae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008eb6:	f043 0204 	orr.w	r2, r3, #4
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ec4:	f003 0304 	and.w	r3, r3, #4
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d011      	beq.n	8008ef0 <HAL_UART_IRQHandler+0x11c>
 8008ecc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ed0:	f003 0301 	and.w	r3, r3, #1
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d00b      	beq.n	8008ef0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	2204      	movs	r2, #4
 8008ede:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ee6:	f043 0202 	orr.w	r2, r3, #2
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008ef4:	f003 0308 	and.w	r3, r3, #8
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d017      	beq.n	8008f2c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f00:	f003 0320 	and.w	r3, r3, #32
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d105      	bne.n	8008f14 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008f08:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f0c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d00b      	beq.n	8008f2c <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2208      	movs	r2, #8
 8008f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f22:	f043 0208 	orr.w	r2, r3, #8
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f30:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d012      	beq.n	8008f5e <HAL_UART_IRQHandler+0x18a>
 8008f38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f3c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00c      	beq.n	8008f5e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008f4c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f54:	f043 0220 	orr.w	r2, r3, #32
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f000 8211 	beq.w	800938c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008f6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f6e:	f003 0320 	and.w	r3, r3, #32
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d00d      	beq.n	8008f92 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008f76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f7a:	f003 0320 	and.w	r3, r3, #32
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d007      	beq.n	8008f92 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d003      	beq.n	8008f92 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008f8a:	687b      	ldr	r3, [r7, #4]
 8008f8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008f8e:	6878      	ldr	r0, [r7, #4]
 8008f90:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f98:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	689b      	ldr	r3, [r3, #8]
 8008fa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fa6:	2b40      	cmp	r3, #64	; 0x40
 8008fa8:	d005      	beq.n	8008fb6 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008faa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008fae:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d04f      	beq.n	8009056 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008fb6:	6878      	ldr	r0, [r7, #4]
 8008fb8:	f000 fdb6 	bl	8009b28 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fc6:	2b40      	cmp	r3, #64	; 0x40
 8008fc8:	d141      	bne.n	800904e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	3308      	adds	r3, #8
 8008fd0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fd4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008fd8:	e853 3f00 	ldrex	r3, [r3]
 8008fdc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008fe0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008fe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fe8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	3308      	adds	r3, #8
 8008ff2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008ff6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008ffa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ffe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009002:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009006:	e841 2300 	strex	r3, r2, [r1]
 800900a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800900e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009012:	2b00      	cmp	r3, #0
 8009014:	d1d9      	bne.n	8008fca <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800901a:	2b00      	cmp	r3, #0
 800901c:	d013      	beq.n	8009046 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009022:	4a13      	ldr	r2, [pc, #76]	; (8009070 <HAL_UART_IRQHandler+0x29c>)
 8009024:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800902a:	4618      	mov	r0, r3
 800902c:	f7fb fd0e 	bl	8004a4c <HAL_DMA_Abort_IT>
 8009030:	4603      	mov	r3, r0
 8009032:	2b00      	cmp	r3, #0
 8009034:	d017      	beq.n	8009066 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800903a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800903c:	687a      	ldr	r2, [r7, #4]
 800903e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009040:	4610      	mov	r0, r2
 8009042:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009044:	e00f      	b.n	8009066 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 f9aa 	bl	80093a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800904c:	e00b      	b.n	8009066 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f9a6 	bl	80093a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009054:	e007      	b.n	8009066 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	f000 f9a2 	bl	80093a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	2200      	movs	r2, #0
 8009060:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8009064:	e192      	b.n	800938c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009066:	bf00      	nop
    return;
 8009068:	e190      	b.n	800938c <HAL_UART_IRQHandler+0x5b8>
 800906a:	bf00      	nop
 800906c:	04000120 	.word	0x04000120
 8009070:	08009bf1 	.word	0x08009bf1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009078:	2b01      	cmp	r3, #1
 800907a:	f040 814b 	bne.w	8009314 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800907e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009082:	f003 0310 	and.w	r3, r3, #16
 8009086:	2b00      	cmp	r3, #0
 8009088:	f000 8144 	beq.w	8009314 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800908c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009090:	f003 0310 	and.w	r3, r3, #16
 8009094:	2b00      	cmp	r3, #0
 8009096:	f000 813d 	beq.w	8009314 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	681b      	ldr	r3, [r3, #0]
 800909e:	2210      	movs	r2, #16
 80090a0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090ac:	2b40      	cmp	r3, #64	; 0x40
 80090ae:	f040 80b5 	bne.w	800921c <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	685b      	ldr	r3, [r3, #4]
 80090ba:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80090be:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	f000 8164 	beq.w	8009390 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80090ce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80090d2:	429a      	cmp	r2, r3
 80090d4:	f080 815c 	bcs.w	8009390 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80090de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090e6:	699b      	ldr	r3, [r3, #24]
 80090e8:	2b20      	cmp	r3, #32
 80090ea:	f000 8086 	beq.w	80091fa <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80090fa:	e853 3f00 	ldrex	r3, [r3]
 80090fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009102:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009106:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800910a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	461a      	mov	r2, r3
 8009114:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8009118:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800911c:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009120:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009124:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009128:	e841 2300 	strex	r3, r2, [r1]
 800912c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009130:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009134:	2b00      	cmp	r3, #0
 8009136:	d1da      	bne.n	80090ee <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	3308      	adds	r3, #8
 800913e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009140:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009142:	e853 3f00 	ldrex	r3, [r3]
 8009146:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009148:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800914a:	f023 0301 	bic.w	r3, r3, #1
 800914e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	3308      	adds	r3, #8
 8009158:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800915c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009160:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009162:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009164:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009168:	e841 2300 	strex	r3, r2, [r1]
 800916c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800916e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009170:	2b00      	cmp	r3, #0
 8009172:	d1e1      	bne.n	8009138 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	3308      	adds	r3, #8
 800917a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800917c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800917e:	e853 3f00 	ldrex	r3, [r3]
 8009182:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009184:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009186:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800918a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	3308      	adds	r3, #8
 8009194:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009198:	66fa      	str	r2, [r7, #108]	; 0x6c
 800919a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800919c:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800919e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80091a0:	e841 2300 	strex	r3, r2, [r1]
 80091a4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80091a6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d1e3      	bne.n	8009174 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	2220      	movs	r2, #32
 80091b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	2200      	movs	r2, #0
 80091b8:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091c2:	e853 3f00 	ldrex	r3, [r3]
 80091c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80091c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091ca:	f023 0310 	bic.w	r3, r3, #16
 80091ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	461a      	mov	r2, r3
 80091d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80091dc:	65bb      	str	r3, [r7, #88]	; 0x58
 80091de:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80091e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80091e4:	e841 2300 	strex	r3, r2, [r1]
 80091e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80091ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d1e4      	bne.n	80091ba <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80091f4:	4618      	mov	r0, r3
 80091f6:	f7fb fbf0 	bl	80049da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2202      	movs	r2, #2
 80091fe:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800920c:	b29b      	uxth	r3, r3
 800920e:	1ad3      	subs	r3, r2, r3
 8009210:	b29b      	uxth	r3, r3
 8009212:	4619      	mov	r1, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 f8cd 	bl	80093b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800921a:	e0b9      	b.n	8009390 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009228:	b29b      	uxth	r3, r3
 800922a:	1ad3      	subs	r3, r2, r3
 800922c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009236:	b29b      	uxth	r3, r3
 8009238:	2b00      	cmp	r3, #0
 800923a:	f000 80ab 	beq.w	8009394 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 800923e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009242:	2b00      	cmp	r3, #0
 8009244:	f000 80a6 	beq.w	8009394 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800924e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009250:	e853 3f00 	ldrex	r3, [r3]
 8009254:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009256:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009258:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800925c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	461a      	mov	r2, r3
 8009266:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800926a:	647b      	str	r3, [r7, #68]	; 0x44
 800926c:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009270:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009272:	e841 2300 	strex	r3, r2, [r1]
 8009276:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800927a:	2b00      	cmp	r3, #0
 800927c:	d1e4      	bne.n	8009248 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	3308      	adds	r3, #8
 8009284:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009288:	e853 3f00 	ldrex	r3, [r3]
 800928c:	623b      	str	r3, [r7, #32]
   return(result);
 800928e:	6a3b      	ldr	r3, [r7, #32]
 8009290:	f023 0301 	bic.w	r3, r3, #1
 8009294:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	3308      	adds	r3, #8
 800929e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80092a2:	633a      	str	r2, [r7, #48]	; 0x30
 80092a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80092a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80092aa:	e841 2300 	strex	r3, r2, [r1]
 80092ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80092b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d1e3      	bne.n	800927e <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	2220      	movs	r2, #32
 80092ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	2200      	movs	r2, #0
 80092c2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	2200      	movs	r2, #0
 80092c8:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092d0:	693b      	ldr	r3, [r7, #16]
 80092d2:	e853 3f00 	ldrex	r3, [r3]
 80092d6:	60fb      	str	r3, [r7, #12]
   return(result);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	f023 0310 	bic.w	r3, r3, #16
 80092de:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	461a      	mov	r2, r3
 80092e8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80092ec:	61fb      	str	r3, [r7, #28]
 80092ee:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f0:	69b9      	ldr	r1, [r7, #24]
 80092f2:	69fa      	ldr	r2, [r7, #28]
 80092f4:	e841 2300 	strex	r3, r2, [r1]
 80092f8:	617b      	str	r3, [r7, #20]
   return(result);
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d1e4      	bne.n	80092ca <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2202      	movs	r2, #2
 8009304:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009306:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800930a:	4619      	mov	r1, r3
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f000 f851 	bl	80093b4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009312:	e03f      	b.n	8009394 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009314:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009318:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00e      	beq.n	800933e <HAL_UART_IRQHandler+0x56a>
 8009320:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009324:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009328:	2b00      	cmp	r3, #0
 800932a:	d008      	beq.n	800933e <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009334:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009336:	6878      	ldr	r0, [r7, #4]
 8009338:	f000 fefe 	bl	800a138 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800933c:	e02d      	b.n	800939a <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800933e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009346:	2b00      	cmp	r3, #0
 8009348:	d00e      	beq.n	8009368 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800934a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800934e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009352:	2b00      	cmp	r3, #0
 8009354:	d008      	beq.n	8009368 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800935a:	2b00      	cmp	r3, #0
 800935c:	d01c      	beq.n	8009398 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009362:	6878      	ldr	r0, [r7, #4]
 8009364:	4798      	blx	r3
    }
    return;
 8009366:	e017      	b.n	8009398 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009368:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800936c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009370:	2b00      	cmp	r3, #0
 8009372:	d012      	beq.n	800939a <HAL_UART_IRQHandler+0x5c6>
 8009374:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009378:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800937c:	2b00      	cmp	r3, #0
 800937e:	d00c      	beq.n	800939a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8009380:	6878      	ldr	r0, [r7, #4]
 8009382:	f000 fd07 	bl	8009d94 <UART_EndTransmit_IT>
    return;
 8009386:	e008      	b.n	800939a <HAL_UART_IRQHandler+0x5c6>
      return;
 8009388:	bf00      	nop
 800938a:	e006      	b.n	800939a <HAL_UART_IRQHandler+0x5c6>
    return;
 800938c:	bf00      	nop
 800938e:	e004      	b.n	800939a <HAL_UART_IRQHandler+0x5c6>
      return;
 8009390:	bf00      	nop
 8009392:	e002      	b.n	800939a <HAL_UART_IRQHandler+0x5c6>
      return;
 8009394:	bf00      	nop
 8009396:	e000      	b.n	800939a <HAL_UART_IRQHandler+0x5c6>
    return;
 8009398:	bf00      	nop
  }

}
 800939a:	37e8      	adds	r7, #232	; 0xe8
 800939c:	46bd      	mov	sp, r7
 800939e:	bd80      	pop	{r7, pc}

080093a0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80093a0:	b480      	push	{r7}
 80093a2:	b083      	sub	sp, #12
 80093a4:	af00      	add	r7, sp, #0
 80093a6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80093a8:	bf00      	nop
 80093aa:	370c      	adds	r7, #12
 80093ac:	46bd      	mov	sp, r7
 80093ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b2:	4770      	bx	lr

080093b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80093b4:	b480      	push	{r7}
 80093b6:	b083      	sub	sp, #12
 80093b8:	af00      	add	r7, sp, #0
 80093ba:	6078      	str	r0, [r7, #4]
 80093bc:	460b      	mov	r3, r1
 80093be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80093c0:	bf00      	nop
 80093c2:	370c      	adds	r7, #12
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr

080093cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b088      	sub	sp, #32
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80093d4:	2300      	movs	r3, #0
 80093d6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	689a      	ldr	r2, [r3, #8]
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	691b      	ldr	r3, [r3, #16]
 80093e0:	431a      	orrs	r2, r3
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	695b      	ldr	r3, [r3, #20]
 80093e6:	431a      	orrs	r2, r3
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	69db      	ldr	r3, [r3, #28]
 80093ec:	4313      	orrs	r3, r2
 80093ee:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	681a      	ldr	r2, [r3, #0]
 80093f6:	4b8a      	ldr	r3, [pc, #552]	; (8009620 <UART_SetConfig+0x254>)
 80093f8:	4013      	ands	r3, r2
 80093fa:	687a      	ldr	r2, [r7, #4]
 80093fc:	6812      	ldr	r2, [r2, #0]
 80093fe:	6979      	ldr	r1, [r7, #20]
 8009400:	430b      	orrs	r3, r1
 8009402:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	68da      	ldr	r2, [r3, #12]
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	430a      	orrs	r2, r1
 8009418:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	699b      	ldr	r3, [r3, #24]
 800941e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6a1b      	ldr	r3, [r3, #32]
 8009424:	697a      	ldr	r2, [r7, #20]
 8009426:	4313      	orrs	r3, r2
 8009428:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	697a      	ldr	r2, [r7, #20]
 800943a:	430a      	orrs	r2, r1
 800943c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	4a78      	ldr	r2, [pc, #480]	; (8009624 <UART_SetConfig+0x258>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d120      	bne.n	800948a <UART_SetConfig+0xbe>
 8009448:	4b77      	ldr	r3, [pc, #476]	; (8009628 <UART_SetConfig+0x25c>)
 800944a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800944c:	f003 0303 	and.w	r3, r3, #3
 8009450:	2b03      	cmp	r3, #3
 8009452:	d817      	bhi.n	8009484 <UART_SetConfig+0xb8>
 8009454:	a201      	add	r2, pc, #4	; (adr r2, 800945c <UART_SetConfig+0x90>)
 8009456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800945a:	bf00      	nop
 800945c:	0800946d 	.word	0x0800946d
 8009460:	08009479 	.word	0x08009479
 8009464:	0800947f 	.word	0x0800947f
 8009468:	08009473 	.word	0x08009473
 800946c:	2300      	movs	r3, #0
 800946e:	77fb      	strb	r3, [r7, #31]
 8009470:	e01d      	b.n	80094ae <UART_SetConfig+0xe2>
 8009472:	2302      	movs	r3, #2
 8009474:	77fb      	strb	r3, [r7, #31]
 8009476:	e01a      	b.n	80094ae <UART_SetConfig+0xe2>
 8009478:	2304      	movs	r3, #4
 800947a:	77fb      	strb	r3, [r7, #31]
 800947c:	e017      	b.n	80094ae <UART_SetConfig+0xe2>
 800947e:	2308      	movs	r3, #8
 8009480:	77fb      	strb	r3, [r7, #31]
 8009482:	e014      	b.n	80094ae <UART_SetConfig+0xe2>
 8009484:	2310      	movs	r3, #16
 8009486:	77fb      	strb	r3, [r7, #31]
 8009488:	e011      	b.n	80094ae <UART_SetConfig+0xe2>
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	4a67      	ldr	r2, [pc, #412]	; (800962c <UART_SetConfig+0x260>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d102      	bne.n	800949a <UART_SetConfig+0xce>
 8009494:	2300      	movs	r3, #0
 8009496:	77fb      	strb	r3, [r7, #31]
 8009498:	e009      	b.n	80094ae <UART_SetConfig+0xe2>
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	4a64      	ldr	r2, [pc, #400]	; (8009630 <UART_SetConfig+0x264>)
 80094a0:	4293      	cmp	r3, r2
 80094a2:	d102      	bne.n	80094aa <UART_SetConfig+0xde>
 80094a4:	2300      	movs	r3, #0
 80094a6:	77fb      	strb	r3, [r7, #31]
 80094a8:	e001      	b.n	80094ae <UART_SetConfig+0xe2>
 80094aa:	2310      	movs	r3, #16
 80094ac:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	69db      	ldr	r3, [r3, #28]
 80094b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094b6:	d15a      	bne.n	800956e <UART_SetConfig+0x1a2>
  {
    switch (clocksource)
 80094b8:	7ffb      	ldrb	r3, [r7, #31]
 80094ba:	2b08      	cmp	r3, #8
 80094bc:	d827      	bhi.n	800950e <UART_SetConfig+0x142>
 80094be:	a201      	add	r2, pc, #4	; (adr r2, 80094c4 <UART_SetConfig+0xf8>)
 80094c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094c4:	080094e9 	.word	0x080094e9
 80094c8:	080094f1 	.word	0x080094f1
 80094cc:	080094f9 	.word	0x080094f9
 80094d0:	0800950f 	.word	0x0800950f
 80094d4:	080094ff 	.word	0x080094ff
 80094d8:	0800950f 	.word	0x0800950f
 80094dc:	0800950f 	.word	0x0800950f
 80094e0:	0800950f 	.word	0x0800950f
 80094e4:	08009507 	.word	0x08009507
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80094e8:	f7fe ff0a 	bl	8008300 <HAL_RCC_GetPCLK1Freq>
 80094ec:	61b8      	str	r0, [r7, #24]
        break;
 80094ee:	e013      	b.n	8009518 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80094f0:	f7fe ff28 	bl	8008344 <HAL_RCC_GetPCLK2Freq>
 80094f4:	61b8      	str	r0, [r7, #24]
        break;
 80094f6:	e00f      	b.n	8009518 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094f8:	4b4e      	ldr	r3, [pc, #312]	; (8009634 <UART_SetConfig+0x268>)
 80094fa:	61bb      	str	r3, [r7, #24]
        break;
 80094fc:	e00c      	b.n	8009518 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094fe:	f7fe fe89 	bl	8008214 <HAL_RCC_GetSysClockFreq>
 8009502:	61b8      	str	r0, [r7, #24]
        break;
 8009504:	e008      	b.n	8009518 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009506:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800950a:	61bb      	str	r3, [r7, #24]
        break;
 800950c:	e004      	b.n	8009518 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 800950e:	2300      	movs	r3, #0
 8009510:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009512:	2301      	movs	r3, #1
 8009514:	77bb      	strb	r3, [r7, #30]
        break;
 8009516:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009518:	69bb      	ldr	r3, [r7, #24]
 800951a:	2b00      	cmp	r3, #0
 800951c:	d074      	beq.n	8009608 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800951e:	69bb      	ldr	r3, [r7, #24]
 8009520:	005a      	lsls	r2, r3, #1
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	685b      	ldr	r3, [r3, #4]
 8009526:	085b      	lsrs	r3, r3, #1
 8009528:	441a      	add	r2, r3
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	685b      	ldr	r3, [r3, #4]
 800952e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009532:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009534:	693b      	ldr	r3, [r7, #16]
 8009536:	2b0f      	cmp	r3, #15
 8009538:	d916      	bls.n	8009568 <UART_SetConfig+0x19c>
 800953a:	693b      	ldr	r3, [r7, #16]
 800953c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009540:	d212      	bcs.n	8009568 <UART_SetConfig+0x19c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009542:	693b      	ldr	r3, [r7, #16]
 8009544:	b29b      	uxth	r3, r3
 8009546:	f023 030f 	bic.w	r3, r3, #15
 800954a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	085b      	lsrs	r3, r3, #1
 8009550:	b29b      	uxth	r3, r3
 8009552:	f003 0307 	and.w	r3, r3, #7
 8009556:	b29a      	uxth	r2, r3
 8009558:	89fb      	ldrh	r3, [r7, #14]
 800955a:	4313      	orrs	r3, r2
 800955c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	89fa      	ldrh	r2, [r7, #14]
 8009564:	60da      	str	r2, [r3, #12]
 8009566:	e04f      	b.n	8009608 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8009568:	2301      	movs	r3, #1
 800956a:	77bb      	strb	r3, [r7, #30]
 800956c:	e04c      	b.n	8009608 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800956e:	7ffb      	ldrb	r3, [r7, #31]
 8009570:	2b08      	cmp	r3, #8
 8009572:	d828      	bhi.n	80095c6 <UART_SetConfig+0x1fa>
 8009574:	a201      	add	r2, pc, #4	; (adr r2, 800957c <UART_SetConfig+0x1b0>)
 8009576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800957a:	bf00      	nop
 800957c:	080095a1 	.word	0x080095a1
 8009580:	080095a9 	.word	0x080095a9
 8009584:	080095b1 	.word	0x080095b1
 8009588:	080095c7 	.word	0x080095c7
 800958c:	080095b7 	.word	0x080095b7
 8009590:	080095c7 	.word	0x080095c7
 8009594:	080095c7 	.word	0x080095c7
 8009598:	080095c7 	.word	0x080095c7
 800959c:	080095bf 	.word	0x080095bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80095a0:	f7fe feae 	bl	8008300 <HAL_RCC_GetPCLK1Freq>
 80095a4:	61b8      	str	r0, [r7, #24]
        break;
 80095a6:	e013      	b.n	80095d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80095a8:	f7fe fecc 	bl	8008344 <HAL_RCC_GetPCLK2Freq>
 80095ac:	61b8      	str	r0, [r7, #24]
        break;
 80095ae:	e00f      	b.n	80095d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80095b0:	4b20      	ldr	r3, [pc, #128]	; (8009634 <UART_SetConfig+0x268>)
 80095b2:	61bb      	str	r3, [r7, #24]
        break;
 80095b4:	e00c      	b.n	80095d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80095b6:	f7fe fe2d 	bl	8008214 <HAL_RCC_GetSysClockFreq>
 80095ba:	61b8      	str	r0, [r7, #24]
        break;
 80095bc:	e008      	b.n	80095d0 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80095be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80095c2:	61bb      	str	r3, [r7, #24]
        break;
 80095c4:	e004      	b.n	80095d0 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80095c6:	2300      	movs	r3, #0
 80095c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80095ca:	2301      	movs	r3, #1
 80095cc:	77bb      	strb	r3, [r7, #30]
        break;
 80095ce:	bf00      	nop
    }

    if (pclk != 0U)
 80095d0:	69bb      	ldr	r3, [r7, #24]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d018      	beq.n	8009608 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	685b      	ldr	r3, [r3, #4]
 80095da:	085a      	lsrs	r2, r3, #1
 80095dc:	69bb      	ldr	r3, [r7, #24]
 80095de:	441a      	add	r2, r3
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	685b      	ldr	r3, [r3, #4]
 80095e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80095e8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80095ea:	693b      	ldr	r3, [r7, #16]
 80095ec:	2b0f      	cmp	r3, #15
 80095ee:	d909      	bls.n	8009604 <UART_SetConfig+0x238>
 80095f0:	693b      	ldr	r3, [r7, #16]
 80095f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80095f6:	d205      	bcs.n	8009604 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80095f8:	693b      	ldr	r3, [r7, #16]
 80095fa:	b29a      	uxth	r2, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	60da      	str	r2, [r3, #12]
 8009602:	e001      	b.n	8009608 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	2200      	movs	r2, #0
 800960c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8009614:	7fbb      	ldrb	r3, [r7, #30]
}
 8009616:	4618      	mov	r0, r3
 8009618:	3720      	adds	r7, #32
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}
 800961e:	bf00      	nop
 8009620:	efff69f3 	.word	0xefff69f3
 8009624:	40013800 	.word	0x40013800
 8009628:	40021000 	.word	0x40021000
 800962c:	40004400 	.word	0x40004400
 8009630:	40004800 	.word	0x40004800
 8009634:	007a1200 	.word	0x007a1200

08009638 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009638:	b480      	push	{r7}
 800963a:	b083      	sub	sp, #12
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009644:	f003 0301 	and.w	r3, r3, #1
 8009648:	2b00      	cmp	r3, #0
 800964a:	d00a      	beq.n	8009662 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	685b      	ldr	r3, [r3, #4]
 8009652:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	681b      	ldr	r3, [r3, #0]
 800965e:	430a      	orrs	r2, r1
 8009660:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009666:	f003 0302 	and.w	r3, r3, #2
 800966a:	2b00      	cmp	r3, #0
 800966c:	d00a      	beq.n	8009684 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	685b      	ldr	r3, [r3, #4]
 8009674:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	430a      	orrs	r2, r1
 8009682:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009688:	f003 0304 	and.w	r3, r3, #4
 800968c:	2b00      	cmp	r3, #0
 800968e:	d00a      	beq.n	80096a6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	685b      	ldr	r3, [r3, #4]
 8009696:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	430a      	orrs	r2, r1
 80096a4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096aa:	f003 0308 	and.w	r3, r3, #8
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d00a      	beq.n	80096c8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	685b      	ldr	r3, [r3, #4]
 80096b8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	430a      	orrs	r2, r1
 80096c6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096cc:	f003 0310 	and.w	r3, r3, #16
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d00a      	beq.n	80096ea <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	430a      	orrs	r2, r1
 80096e8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ee:	f003 0320 	and.w	r3, r3, #32
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d00a      	beq.n	800970c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	689b      	ldr	r3, [r3, #8]
 80096fc:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	430a      	orrs	r2, r1
 800970a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009710:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009714:	2b00      	cmp	r3, #0
 8009716:	d01a      	beq.n	800974e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	685b      	ldr	r3, [r3, #4]
 800971e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	430a      	orrs	r2, r1
 800972c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009732:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009736:	d10a      	bne.n	800974e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	430a      	orrs	r2, r1
 800974c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009752:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009756:	2b00      	cmp	r3, #0
 8009758:	d00a      	beq.n	8009770 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	430a      	orrs	r2, r1
 800976e:	605a      	str	r2, [r3, #4]
  }
}
 8009770:	bf00      	nop
 8009772:	370c      	adds	r7, #12
 8009774:	46bd      	mov	sp, r7
 8009776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977a:	4770      	bx	lr

0800977c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b098      	sub	sp, #96	; 0x60
 8009780:	af02      	add	r7, sp, #8
 8009782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	2200      	movs	r2, #0
 8009788:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800978c:	f7fa f854 	bl	8003838 <HAL_GetTick>
 8009790:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	f003 0308 	and.w	r3, r3, #8
 800979c:	2b08      	cmp	r3, #8
 800979e:	d12e      	bne.n	80097fe <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80097a0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80097a4:	9300      	str	r3, [sp, #0]
 80097a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80097a8:	2200      	movs	r2, #0
 80097aa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80097ae:	6878      	ldr	r0, [r7, #4]
 80097b0:	f000 f88c 	bl	80098cc <UART_WaitOnFlagUntilTimeout>
 80097b4:	4603      	mov	r3, r0
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	d021      	beq.n	80097fe <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097c2:	e853 3f00 	ldrex	r3, [r3]
 80097c6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80097c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097ca:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80097ce:	653b      	str	r3, [r7, #80]	; 0x50
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	461a      	mov	r2, r3
 80097d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80097d8:	647b      	str	r3, [r7, #68]	; 0x44
 80097da:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097dc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80097de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80097e0:	e841 2300 	strex	r3, r2, [r1]
 80097e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80097e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d1e6      	bne.n	80097ba <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	2220      	movs	r2, #32
 80097f0:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80097fa:	2303      	movs	r3, #3
 80097fc:	e062      	b.n	80098c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 0304 	and.w	r3, r3, #4
 8009808:	2b04      	cmp	r3, #4
 800980a:	d149      	bne.n	80098a0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800980c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009810:	9300      	str	r3, [sp, #0]
 8009812:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009814:	2200      	movs	r2, #0
 8009816:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800981a:	6878      	ldr	r0, [r7, #4]
 800981c:	f000 f856 	bl	80098cc <UART_WaitOnFlagUntilTimeout>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d03c      	beq.n	80098a0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800982c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800982e:	e853 3f00 	ldrex	r3, [r3]
 8009832:	623b      	str	r3, [r7, #32]
   return(result);
 8009834:	6a3b      	ldr	r3, [r7, #32]
 8009836:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800983a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	461a      	mov	r2, r3
 8009842:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009844:	633b      	str	r3, [r7, #48]	; 0x30
 8009846:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009848:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800984a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800984c:	e841 2300 	strex	r3, r2, [r1]
 8009850:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009854:	2b00      	cmp	r3, #0
 8009856:	d1e6      	bne.n	8009826 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	3308      	adds	r3, #8
 800985e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009860:	693b      	ldr	r3, [r7, #16]
 8009862:	e853 3f00 	ldrex	r3, [r3]
 8009866:	60fb      	str	r3, [r7, #12]
   return(result);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	f023 0301 	bic.w	r3, r3, #1
 800986e:	64bb      	str	r3, [r7, #72]	; 0x48
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	3308      	adds	r3, #8
 8009876:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009878:	61fa      	str	r2, [r7, #28]
 800987a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800987c:	69b9      	ldr	r1, [r7, #24]
 800987e:	69fa      	ldr	r2, [r7, #28]
 8009880:	e841 2300 	strex	r3, r2, [r1]
 8009884:	617b      	str	r3, [r7, #20]
   return(result);
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	2b00      	cmp	r3, #0
 800988a:	d1e5      	bne.n	8009858 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	2220      	movs	r2, #32
 8009890:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	2200      	movs	r2, #0
 8009898:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800989c:	2303      	movs	r3, #3
 800989e:	e011      	b.n	80098c4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	2220      	movs	r2, #32
 80098a4:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2220      	movs	r2, #32
 80098aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2200      	movs	r2, #0
 80098b2:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2200      	movs	r2, #0
 80098b8:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	2200      	movs	r2, #0
 80098be:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80098c2:	2300      	movs	r3, #0
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3758      	adds	r7, #88	; 0x58
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}

080098cc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	60f8      	str	r0, [r7, #12]
 80098d4:	60b9      	str	r1, [r7, #8]
 80098d6:	603b      	str	r3, [r7, #0]
 80098d8:	4613      	mov	r3, r2
 80098da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80098dc:	e049      	b.n	8009972 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80098de:	69bb      	ldr	r3, [r7, #24]
 80098e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e4:	d045      	beq.n	8009972 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80098e6:	f7f9 ffa7 	bl	8003838 <HAL_GetTick>
 80098ea:	4602      	mov	r2, r0
 80098ec:	683b      	ldr	r3, [r7, #0]
 80098ee:	1ad3      	subs	r3, r2, r3
 80098f0:	69ba      	ldr	r2, [r7, #24]
 80098f2:	429a      	cmp	r2, r3
 80098f4:	d302      	bcc.n	80098fc <UART_WaitOnFlagUntilTimeout+0x30>
 80098f6:	69bb      	ldr	r3, [r7, #24]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d101      	bne.n	8009900 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80098fc:	2303      	movs	r3, #3
 80098fe:	e048      	b.n	8009992 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	f003 0304 	and.w	r3, r3, #4
 800990a:	2b00      	cmp	r3, #0
 800990c:	d031      	beq.n	8009972 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	69db      	ldr	r3, [r3, #28]
 8009914:	f003 0308 	and.w	r3, r3, #8
 8009918:	2b08      	cmp	r3, #8
 800991a:	d110      	bne.n	800993e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	2208      	movs	r2, #8
 8009922:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8009924:	68f8      	ldr	r0, [r7, #12]
 8009926:	f000 f8ff 	bl	8009b28 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	2208      	movs	r2, #8
 800992e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	2200      	movs	r2, #0
 8009936:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 800993a:	2301      	movs	r3, #1
 800993c:	e029      	b.n	8009992 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	69db      	ldr	r3, [r3, #28]
 8009944:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009948:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800994c:	d111      	bne.n	8009972 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009956:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009958:	68f8      	ldr	r0, [r7, #12]
 800995a:	f000 f8e5 	bl	8009b28 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800995e:	68fb      	ldr	r3, [r7, #12]
 8009960:	2220      	movs	r2, #32
 8009962:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2200      	movs	r2, #0
 800996a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800996e:	2303      	movs	r3, #3
 8009970:	e00f      	b.n	8009992 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	69da      	ldr	r2, [r3, #28]
 8009978:	68bb      	ldr	r3, [r7, #8]
 800997a:	4013      	ands	r3, r2
 800997c:	68ba      	ldr	r2, [r7, #8]
 800997e:	429a      	cmp	r2, r3
 8009980:	bf0c      	ite	eq
 8009982:	2301      	moveq	r3, #1
 8009984:	2300      	movne	r3, #0
 8009986:	b2db      	uxtb	r3, r3
 8009988:	461a      	mov	r2, r3
 800998a:	79fb      	ldrb	r3, [r7, #7]
 800998c:	429a      	cmp	r2, r3
 800998e:	d0a6      	beq.n	80098de <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009990:	2300      	movs	r3, #0
}
 8009992:	4618      	mov	r0, r3
 8009994:	3710      	adds	r7, #16
 8009996:	46bd      	mov	sp, r7
 8009998:	bd80      	pop	{r7, pc}
	...

0800999c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800999c:	b480      	push	{r7}
 800999e:	b097      	sub	sp, #92	; 0x5c
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	60f8      	str	r0, [r7, #12]
 80099a4:	60b9      	str	r1, [r7, #8]
 80099a6:	4613      	mov	r3, r2
 80099a8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	68ba      	ldr	r2, [r7, #8]
 80099ae:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	88fa      	ldrh	r2, [r7, #6]
 80099b4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	88fa      	ldrh	r2, [r7, #6]
 80099bc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	2200      	movs	r2, #0
 80099c4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	689b      	ldr	r3, [r3, #8]
 80099ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099ce:	d10e      	bne.n	80099ee <UART_Start_Receive_IT+0x52>
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	691b      	ldr	r3, [r3, #16]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d105      	bne.n	80099e4 <UART_Start_Receive_IT+0x48>
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	f240 12ff 	movw	r2, #511	; 0x1ff
 80099de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80099e2:	e02d      	b.n	8009a40 <UART_Start_Receive_IT+0xa4>
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	22ff      	movs	r2, #255	; 0xff
 80099e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80099ec:	e028      	b.n	8009a40 <UART_Start_Receive_IT+0xa4>
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	689b      	ldr	r3, [r3, #8]
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d10d      	bne.n	8009a12 <UART_Start_Receive_IT+0x76>
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	691b      	ldr	r3, [r3, #16]
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d104      	bne.n	8009a08 <UART_Start_Receive_IT+0x6c>
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	22ff      	movs	r2, #255	; 0xff
 8009a02:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009a06:	e01b      	b.n	8009a40 <UART_Start_Receive_IT+0xa4>
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	227f      	movs	r2, #127	; 0x7f
 8009a0c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009a10:	e016      	b.n	8009a40 <UART_Start_Receive_IT+0xa4>
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	689b      	ldr	r3, [r3, #8]
 8009a16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8009a1a:	d10d      	bne.n	8009a38 <UART_Start_Receive_IT+0x9c>
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	691b      	ldr	r3, [r3, #16]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d104      	bne.n	8009a2e <UART_Start_Receive_IT+0x92>
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	227f      	movs	r2, #127	; 0x7f
 8009a28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009a2c:	e008      	b.n	8009a40 <UART_Start_Receive_IT+0xa4>
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	223f      	movs	r2, #63	; 0x3f
 8009a32:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8009a36:	e003      	b.n	8009a40 <UART_Start_Receive_IT+0xa4>
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	2200      	movs	r2, #0
 8009a44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2222      	movs	r2, #34	; 0x22
 8009a4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	3308      	adds	r3, #8
 8009a56:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009a5a:	e853 3f00 	ldrex	r3, [r3]
 8009a5e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a62:	f043 0301 	orr.w	r3, r3, #1
 8009a66:	657b      	str	r3, [r7, #84]	; 0x54
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	3308      	adds	r3, #8
 8009a6e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8009a70:	64ba      	str	r2, [r7, #72]	; 0x48
 8009a72:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a74:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009a76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009a78:	e841 2300 	strex	r3, r2, [r1]
 8009a7c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009a7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d1e5      	bne.n	8009a50 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a8c:	d107      	bne.n	8009a9e <UART_Start_Receive_IT+0x102>
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	691b      	ldr	r3, [r3, #16]
 8009a92:	2b00      	cmp	r3, #0
 8009a94:	d103      	bne.n	8009a9e <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	4a21      	ldr	r2, [pc, #132]	; (8009b20 <UART_Start_Receive_IT+0x184>)
 8009a9a:	669a      	str	r2, [r3, #104]	; 0x68
 8009a9c:	e002      	b.n	8009aa4 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	4a20      	ldr	r2, [pc, #128]	; (8009b24 <UART_Start_Receive_IT+0x188>)
 8009aa2:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	691b      	ldr	r3, [r3, #16]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d019      	beq.n	8009ae0 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8009aac:	68fb      	ldr	r3, [r7, #12]
 8009aae:	681b      	ldr	r3, [r3, #0]
 8009ab0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ab2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ab4:	e853 3f00 	ldrex	r3, [r3]
 8009ab8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009abc:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8009ac0:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	681b      	ldr	r3, [r3, #0]
 8009ac6:	461a      	mov	r2, r3
 8009ac8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009aca:	637b      	str	r3, [r7, #52]	; 0x34
 8009acc:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ace:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009ad0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009ad2:	e841 2300 	strex	r3, r2, [r1]
 8009ad6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009ad8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d1e6      	bne.n	8009aac <UART_Start_Receive_IT+0x110>
 8009ade:	e018      	b.n	8009b12 <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ae6:	697b      	ldr	r3, [r7, #20]
 8009ae8:	e853 3f00 	ldrex	r3, [r3]
 8009aec:	613b      	str	r3, [r7, #16]
   return(result);
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	f043 0320 	orr.w	r3, r3, #32
 8009af4:	653b      	str	r3, [r7, #80]	; 0x50
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	461a      	mov	r2, r3
 8009afc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009afe:	623b      	str	r3, [r7, #32]
 8009b00:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b02:	69f9      	ldr	r1, [r7, #28]
 8009b04:	6a3a      	ldr	r2, [r7, #32]
 8009b06:	e841 2300 	strex	r3, r2, [r1]
 8009b0a:	61bb      	str	r3, [r7, #24]
   return(result);
 8009b0c:	69bb      	ldr	r3, [r7, #24]
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d1e6      	bne.n	8009ae0 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8009b12:	2300      	movs	r3, #0
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	375c      	adds	r7, #92	; 0x5c
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b1e:	4770      	bx	lr
 8009b20:	08009f91 	.word	0x08009f91
 8009b24:	08009de9 	.word	0x08009de9

08009b28 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b095      	sub	sp, #84	; 0x54
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b38:	e853 3f00 	ldrex	r3, [r3]
 8009b3c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b40:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009b44:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	681b      	ldr	r3, [r3, #0]
 8009b4a:	461a      	mov	r2, r3
 8009b4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009b4e:	643b      	str	r3, [r7, #64]	; 0x40
 8009b50:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b52:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009b54:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009b56:	e841 2300 	strex	r3, r2, [r1]
 8009b5a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009b5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d1e6      	bne.n	8009b30 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	3308      	adds	r3, #8
 8009b68:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b6a:	6a3b      	ldr	r3, [r7, #32]
 8009b6c:	e853 3f00 	ldrex	r3, [r3]
 8009b70:	61fb      	str	r3, [r7, #28]
   return(result);
 8009b72:	69fb      	ldr	r3, [r7, #28]
 8009b74:	f023 0301 	bic.w	r3, r3, #1
 8009b78:	64bb      	str	r3, [r7, #72]	; 0x48
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	3308      	adds	r3, #8
 8009b80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009b82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009b84:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b86:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009b88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009b8a:	e841 2300 	strex	r3, r2, [r1]
 8009b8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d1e5      	bne.n	8009b62 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009b9a:	2b01      	cmp	r3, #1
 8009b9c:	d118      	bne.n	8009bd0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	e853 3f00 	ldrex	r3, [r3]
 8009baa:	60bb      	str	r3, [r7, #8]
   return(result);
 8009bac:	68bb      	ldr	r3, [r7, #8]
 8009bae:	f023 0310 	bic.w	r3, r3, #16
 8009bb2:	647b      	str	r3, [r7, #68]	; 0x44
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	461a      	mov	r2, r3
 8009bba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009bbc:	61bb      	str	r3, [r7, #24]
 8009bbe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc0:	6979      	ldr	r1, [r7, #20]
 8009bc2:	69ba      	ldr	r2, [r7, #24]
 8009bc4:	e841 2300 	strex	r3, r2, [r1]
 8009bc8:	613b      	str	r3, [r7, #16]
   return(result);
 8009bca:	693b      	ldr	r3, [r7, #16]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d1e6      	bne.n	8009b9e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	2220      	movs	r2, #32
 8009bd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2200      	movs	r2, #0
 8009bdc:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	2200      	movs	r2, #0
 8009be2:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009be4:	bf00      	nop
 8009be6:	3754      	adds	r7, #84	; 0x54
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr

08009bf0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b084      	sub	sp, #16
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bfc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	2200      	movs	r2, #0
 8009c02:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2200      	movs	r2, #0
 8009c0a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009c0e:	68f8      	ldr	r0, [r7, #12]
 8009c10:	f7ff fbc6 	bl	80093a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009c14:	bf00      	nop
 8009c16:	3710      	adds	r7, #16
 8009c18:	46bd      	mov	sp, r7
 8009c1a:	bd80      	pop	{r7, pc}

08009c1c <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009c1c:	b480      	push	{r7}
 8009c1e:	b08f      	sub	sp, #60	; 0x3c
 8009c20:	af00      	add	r7, sp, #0
 8009c22:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009c28:	2b21      	cmp	r3, #33	; 0x21
 8009c2a:	d14d      	bne.n	8009cc8 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009c32:	b29b      	uxth	r3, r3
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d132      	bne.n	8009c9e <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c3e:	6a3b      	ldr	r3, [r7, #32]
 8009c40:	e853 3f00 	ldrex	r3, [r3]
 8009c44:	61fb      	str	r3, [r7, #28]
   return(result);
 8009c46:	69fb      	ldr	r3, [r7, #28]
 8009c48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009c4c:	637b      	str	r3, [r7, #52]	; 0x34
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	461a      	mov	r2, r3
 8009c54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c58:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009c5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009c5e:	e841 2300 	strex	r3, r2, [r1]
 8009c62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d1e6      	bne.n	8009c38 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	e853 3f00 	ldrex	r3, [r3]
 8009c76:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c7e:	633b      	str	r3, [r7, #48]	; 0x30
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	461a      	mov	r2, r3
 8009c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c88:	61bb      	str	r3, [r7, #24]
 8009c8a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c8c:	6979      	ldr	r1, [r7, #20]
 8009c8e:	69ba      	ldr	r2, [r7, #24]
 8009c90:	e841 2300 	strex	r3, r2, [r1]
 8009c94:	613b      	str	r3, [r7, #16]
   return(result);
 8009c96:	693b      	ldr	r3, [r7, #16]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d1e6      	bne.n	8009c6a <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009c9c:	e014      	b.n	8009cc8 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ca2:	781a      	ldrb	r2, [r3, #0]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	b292      	uxth	r2, r2
 8009caa:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cb0:	1c5a      	adds	r2, r3, #1
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	3b01      	subs	r3, #1
 8009cc0:	b29a      	uxth	r2, r3
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8009cc8:	bf00      	nop
 8009cca:	373c      	adds	r7, #60	; 0x3c
 8009ccc:	46bd      	mov	sp, r7
 8009cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd2:	4770      	bx	lr

08009cd4 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b091      	sub	sp, #68	; 0x44
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009ce0:	2b21      	cmp	r3, #33	; 0x21
 8009ce2:	d151      	bne.n	8009d88 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8009ce4:	687b      	ldr	r3, [r7, #4]
 8009ce6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009cea:	b29b      	uxth	r3, r3
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d132      	bne.n	8009d56 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cf8:	e853 3f00 	ldrex	r3, [r3]
 8009cfc:	623b      	str	r3, [r7, #32]
   return(result);
 8009cfe:	6a3b      	ldr	r3, [r7, #32]
 8009d00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d04:	63bb      	str	r3, [r7, #56]	; 0x38
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009d0e:	633b      	str	r3, [r7, #48]	; 0x30
 8009d10:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d12:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009d14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d16:	e841 2300 	strex	r3, r2, [r1]
 8009d1a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009d1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d1e6      	bne.n	8009cf0 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d28:	693b      	ldr	r3, [r7, #16]
 8009d2a:	e853 3f00 	ldrex	r3, [r3]
 8009d2e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d36:	637b      	str	r3, [r7, #52]	; 0x34
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	461a      	mov	r2, r3
 8009d3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009d40:	61fb      	str	r3, [r7, #28]
 8009d42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d44:	69b9      	ldr	r1, [r7, #24]
 8009d46:	69fa      	ldr	r2, [r7, #28]
 8009d48:	e841 2300 	strex	r3, r2, [r1]
 8009d4c:	617b      	str	r3, [r7, #20]
   return(result);
 8009d4e:	697b      	ldr	r3, [r7, #20]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d1e6      	bne.n	8009d22 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8009d54:	e018      	b.n	8009d88 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d5a:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8009d5c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d5e:	881a      	ldrh	r2, [r3, #0]
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009d68:	b292      	uxth	r2, r2
 8009d6a:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009d70:	1c9a      	adds	r2, r3, #2
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009d7c:	b29b      	uxth	r3, r3
 8009d7e:	3b01      	subs	r3, #1
 8009d80:	b29a      	uxth	r2, r3
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8009d88:	bf00      	nop
 8009d8a:	3744      	adds	r7, #68	; 0x44
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009d94:	b580      	push	{r7, lr}
 8009d96:	b088      	sub	sp, #32
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	e853 3f00 	ldrex	r3, [r3]
 8009da8:	60bb      	str	r3, [r7, #8]
   return(result);
 8009daa:	68bb      	ldr	r3, [r7, #8]
 8009dac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009db0:	61fb      	str	r3, [r7, #28]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	681b      	ldr	r3, [r3, #0]
 8009db6:	461a      	mov	r2, r3
 8009db8:	69fb      	ldr	r3, [r7, #28]
 8009dba:	61bb      	str	r3, [r7, #24]
 8009dbc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dbe:	6979      	ldr	r1, [r7, #20]
 8009dc0:	69ba      	ldr	r2, [r7, #24]
 8009dc2:	e841 2300 	strex	r3, r2, [r1]
 8009dc6:	613b      	str	r3, [r7, #16]
   return(result);
 8009dc8:	693b      	ldr	r3, [r7, #16]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d1e6      	bne.n	8009d9c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2220      	movs	r2, #32
 8009dd2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	2200      	movs	r2, #0
 8009dd8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009dda:	6878      	ldr	r0, [r7, #4]
 8009ddc:	f7f9 f954 	bl	8003088 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009de0:	bf00      	nop
 8009de2:	3720      	adds	r7, #32
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b09c      	sub	sp, #112	; 0x70
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009df6:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009e00:	2b22      	cmp	r3, #34	; 0x22
 8009e02:	f040 80b9 	bne.w	8009f78 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009e0c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8009e10:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8009e14:	b2d9      	uxtb	r1, r3
 8009e16:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8009e1a:	b2da      	uxtb	r2, r3
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e20:	400a      	ands	r2, r1
 8009e22:	b2d2      	uxtb	r2, r2
 8009e24:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009e2a:	1c5a      	adds	r2, r3, #1
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009e36:	b29b      	uxth	r3, r3
 8009e38:	3b01      	subs	r3, #1
 8009e3a:	b29a      	uxth	r2, r3
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009e48:	b29b      	uxth	r3, r3
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	f040 809c 	bne.w	8009f88 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e58:	e853 3f00 	ldrex	r3, [r3]
 8009e5c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e60:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009e64:	66bb      	str	r3, [r7, #104]	; 0x68
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009e6e:	65bb      	str	r3, [r7, #88]	; 0x58
 8009e70:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e72:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e74:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e76:	e841 2300 	strex	r3, r2, [r1]
 8009e7a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e7c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d1e6      	bne.n	8009e50 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	3308      	adds	r3, #8
 8009e88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e8c:	e853 3f00 	ldrex	r3, [r3]
 8009e90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009e92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009e94:	f023 0301 	bic.w	r3, r3, #1
 8009e98:	667b      	str	r3, [r7, #100]	; 0x64
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	3308      	adds	r3, #8
 8009ea0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009ea2:	647a      	str	r2, [r7, #68]	; 0x44
 8009ea4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ea6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ea8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009eaa:	e841 2300 	strex	r3, r2, [r1]
 8009eae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009eb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d1e5      	bne.n	8009e82 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	2220      	movs	r2, #32
 8009eba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	2200      	movs	r2, #0
 8009ec2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2200      	movs	r2, #0
 8009ec8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	685b      	ldr	r3, [r3, #4]
 8009ed0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d018      	beq.n	8009f0a <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009ed8:	687b      	ldr	r3, [r7, #4]
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ee0:	e853 3f00 	ldrex	r3, [r3]
 8009ee4:	623b      	str	r3, [r7, #32]
   return(result);
 8009ee6:	6a3b      	ldr	r3, [r7, #32]
 8009ee8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009eec:	663b      	str	r3, [r7, #96]	; 0x60
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	461a      	mov	r2, r3
 8009ef4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009ef6:	633b      	str	r3, [r7, #48]	; 0x30
 8009ef8:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009efa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009efc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009efe:	e841 2300 	strex	r3, r2, [r1]
 8009f02:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d1e6      	bne.n	8009ed8 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f0e:	2b01      	cmp	r3, #1
 8009f10:	d12e      	bne.n	8009f70 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	2200      	movs	r2, #0
 8009f16:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f1e:	693b      	ldr	r3, [r7, #16]
 8009f20:	e853 3f00 	ldrex	r3, [r3]
 8009f24:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	f023 0310 	bic.w	r3, r3, #16
 8009f2c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	681b      	ldr	r3, [r3, #0]
 8009f32:	461a      	mov	r2, r3
 8009f34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009f36:	61fb      	str	r3, [r7, #28]
 8009f38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f3a:	69b9      	ldr	r1, [r7, #24]
 8009f3c:	69fa      	ldr	r2, [r7, #28]
 8009f3e:	e841 2300 	strex	r3, r2, [r1]
 8009f42:	617b      	str	r3, [r7, #20]
   return(result);
 8009f44:	697b      	ldr	r3, [r7, #20]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1e6      	bne.n	8009f18 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	69db      	ldr	r3, [r3, #28]
 8009f50:	f003 0310 	and.w	r3, r3, #16
 8009f54:	2b10      	cmp	r3, #16
 8009f56:	d103      	bne.n	8009f60 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	2210      	movs	r2, #16
 8009f5e:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8009f66:	4619      	mov	r1, r3
 8009f68:	6878      	ldr	r0, [r7, #4]
 8009f6a:	f7ff fa23 	bl	80093b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009f6e:	e00b      	b.n	8009f88 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8009f70:	6878      	ldr	r0, [r7, #4]
 8009f72:	f7f9 f8a9 	bl	80030c8 <HAL_UART_RxCpltCallback>
}
 8009f76:	e007      	b.n	8009f88 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	699a      	ldr	r2, [r3, #24]
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f042 0208 	orr.w	r2, r2, #8
 8009f86:	619a      	str	r2, [r3, #24]
}
 8009f88:	bf00      	nop
 8009f8a:	3770      	adds	r7, #112	; 0x70
 8009f8c:	46bd      	mov	sp, r7
 8009f8e:	bd80      	pop	{r7, pc}

08009f90 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009f90:	b580      	push	{r7, lr}
 8009f92:	b09c      	sub	sp, #112	; 0x70
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009f9e:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009fa8:	2b22      	cmp	r3, #34	; 0x22
 8009faa:	f040 80b9 	bne.w	800a120 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8009fb4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fbc:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009fbe:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8009fc2:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8009fc6:	4013      	ands	r3, r2
 8009fc8:	b29a      	uxth	r2, r3
 8009fca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8009fcc:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009fd2:	1c9a      	adds	r2, r3, #2
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009fde:	b29b      	uxth	r3, r3
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	b29a      	uxth	r2, r3
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009ff0:	b29b      	uxth	r3, r3
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	f040 809c 	bne.w	800a130 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ffe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a000:	e853 3f00 	ldrex	r3, [r3]
 800a004:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a006:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a008:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a00c:	667b      	str	r3, [r7, #100]	; 0x64
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	681b      	ldr	r3, [r3, #0]
 800a012:	461a      	mov	r2, r3
 800a014:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a016:	657b      	str	r3, [r7, #84]	; 0x54
 800a018:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a01a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800a01c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a01e:	e841 2300 	strex	r3, r2, [r1]
 800a022:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a024:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a026:	2b00      	cmp	r3, #0
 800a028:	d1e6      	bne.n	8009ff8 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	3308      	adds	r3, #8
 800a030:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a032:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a034:	e853 3f00 	ldrex	r3, [r3]
 800a038:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a03a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a03c:	f023 0301 	bic.w	r3, r3, #1
 800a040:	663b      	str	r3, [r7, #96]	; 0x60
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	3308      	adds	r3, #8
 800a048:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a04a:	643a      	str	r2, [r7, #64]	; 0x40
 800a04c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a050:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a052:	e841 2300 	strex	r3, r2, [r1]
 800a056:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d1e5      	bne.n	800a02a <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2220      	movs	r2, #32
 800a062:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	2200      	movs	r2, #0
 800a06a:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	2200      	movs	r2, #0
 800a070:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	685b      	ldr	r3, [r3, #4]
 800a078:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d018      	beq.n	800a0b2 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a086:	6a3b      	ldr	r3, [r7, #32]
 800a088:	e853 3f00 	ldrex	r3, [r3]
 800a08c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a08e:	69fb      	ldr	r3, [r7, #28]
 800a090:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a094:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	461a      	mov	r2, r3
 800a09c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a09e:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a0a0:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a0a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a0a6:	e841 2300 	strex	r3, r2, [r1]
 800a0aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a0ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d1e6      	bne.n	800a080 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0b6:	2b01      	cmp	r3, #1
 800a0b8:	d12e      	bne.n	800a118 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c6:	68fb      	ldr	r3, [r7, #12]
 800a0c8:	e853 3f00 	ldrex	r3, [r3]
 800a0cc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	f023 0310 	bic.w	r3, r3, #16
 800a0d4:	65bb      	str	r3, [r7, #88]	; 0x58
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	461a      	mov	r2, r3
 800a0dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800a0de:	61bb      	str	r3, [r7, #24]
 800a0e0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e2:	6979      	ldr	r1, [r7, #20]
 800a0e4:	69ba      	ldr	r2, [r7, #24]
 800a0e6:	e841 2300 	strex	r3, r2, [r1]
 800a0ea:	613b      	str	r3, [r7, #16]
   return(result);
 800a0ec:	693b      	ldr	r3, [r7, #16]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	d1e6      	bne.n	800a0c0 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	69db      	ldr	r3, [r3, #28]
 800a0f8:	f003 0310 	and.w	r3, r3, #16
 800a0fc:	2b10      	cmp	r3, #16
 800a0fe:	d103      	bne.n	800a108 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	2210      	movs	r2, #16
 800a106:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a10e:	4619      	mov	r1, r3
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f7ff f94f 	bl	80093b4 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a116:	e00b      	b.n	800a130 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 800a118:	6878      	ldr	r0, [r7, #4]
 800a11a:	f7f8 ffd5 	bl	80030c8 <HAL_UART_RxCpltCallback>
}
 800a11e:	e007      	b.n	800a130 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	699a      	ldr	r2, [r3, #24]
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	f042 0208 	orr.w	r2, r2, #8
 800a12e:	619a      	str	r2, [r3, #24]
}
 800a130:	bf00      	nop
 800a132:	3770      	adds	r7, #112	; 0x70
 800a134:	46bd      	mov	sp, r7
 800a136:	bd80      	pop	{r7, pc}

0800a138 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a138:	b480      	push	{r7}
 800a13a:	b083      	sub	sp, #12
 800a13c:	af00      	add	r7, sp, #0
 800a13e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a140:	bf00      	nop
 800a142:	370c      	adds	r7, #12
 800a144:	46bd      	mov	sp, r7
 800a146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14a:	4770      	bx	lr

0800a14c <malloc>:
 800a14c:	4b02      	ldr	r3, [pc, #8]	; (800a158 <malloc+0xc>)
 800a14e:	4601      	mov	r1, r0
 800a150:	6818      	ldr	r0, [r3, #0]
 800a152:	f000 b82b 	b.w	800a1ac <_malloc_r>
 800a156:	bf00      	nop
 800a158:	2000023c 	.word	0x2000023c

0800a15c <free>:
 800a15c:	4b02      	ldr	r3, [pc, #8]	; (800a168 <free+0xc>)
 800a15e:	4601      	mov	r1, r0
 800a160:	6818      	ldr	r0, [r3, #0]
 800a162:	f002 bbab 	b.w	800c8bc <_free_r>
 800a166:	bf00      	nop
 800a168:	2000023c 	.word	0x2000023c

0800a16c <sbrk_aligned>:
 800a16c:	b570      	push	{r4, r5, r6, lr}
 800a16e:	4e0e      	ldr	r6, [pc, #56]	; (800a1a8 <sbrk_aligned+0x3c>)
 800a170:	460c      	mov	r4, r1
 800a172:	6831      	ldr	r1, [r6, #0]
 800a174:	4605      	mov	r5, r0
 800a176:	b911      	cbnz	r1, 800a17e <sbrk_aligned+0x12>
 800a178:	f001 fcc2 	bl	800bb00 <_sbrk_r>
 800a17c:	6030      	str	r0, [r6, #0]
 800a17e:	4621      	mov	r1, r4
 800a180:	4628      	mov	r0, r5
 800a182:	f001 fcbd 	bl	800bb00 <_sbrk_r>
 800a186:	1c43      	adds	r3, r0, #1
 800a188:	d00a      	beq.n	800a1a0 <sbrk_aligned+0x34>
 800a18a:	1cc4      	adds	r4, r0, #3
 800a18c:	f024 0403 	bic.w	r4, r4, #3
 800a190:	42a0      	cmp	r0, r4
 800a192:	d007      	beq.n	800a1a4 <sbrk_aligned+0x38>
 800a194:	1a21      	subs	r1, r4, r0
 800a196:	4628      	mov	r0, r5
 800a198:	f001 fcb2 	bl	800bb00 <_sbrk_r>
 800a19c:	3001      	adds	r0, #1
 800a19e:	d101      	bne.n	800a1a4 <sbrk_aligned+0x38>
 800a1a0:	f04f 34ff 	mov.w	r4, #4294967295
 800a1a4:	4620      	mov	r0, r4
 800a1a6:	bd70      	pop	{r4, r5, r6, pc}
 800a1a8:	20000a44 	.word	0x20000a44

0800a1ac <_malloc_r>:
 800a1ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1b0:	1ccd      	adds	r5, r1, #3
 800a1b2:	f025 0503 	bic.w	r5, r5, #3
 800a1b6:	3508      	adds	r5, #8
 800a1b8:	2d0c      	cmp	r5, #12
 800a1ba:	bf38      	it	cc
 800a1bc:	250c      	movcc	r5, #12
 800a1be:	2d00      	cmp	r5, #0
 800a1c0:	4607      	mov	r7, r0
 800a1c2:	db01      	blt.n	800a1c8 <_malloc_r+0x1c>
 800a1c4:	42a9      	cmp	r1, r5
 800a1c6:	d905      	bls.n	800a1d4 <_malloc_r+0x28>
 800a1c8:	230c      	movs	r3, #12
 800a1ca:	603b      	str	r3, [r7, #0]
 800a1cc:	2600      	movs	r6, #0
 800a1ce:	4630      	mov	r0, r6
 800a1d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1d4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a2a8 <_malloc_r+0xfc>
 800a1d8:	f000 f868 	bl	800a2ac <__malloc_lock>
 800a1dc:	f8d8 3000 	ldr.w	r3, [r8]
 800a1e0:	461c      	mov	r4, r3
 800a1e2:	bb5c      	cbnz	r4, 800a23c <_malloc_r+0x90>
 800a1e4:	4629      	mov	r1, r5
 800a1e6:	4638      	mov	r0, r7
 800a1e8:	f7ff ffc0 	bl	800a16c <sbrk_aligned>
 800a1ec:	1c43      	adds	r3, r0, #1
 800a1ee:	4604      	mov	r4, r0
 800a1f0:	d155      	bne.n	800a29e <_malloc_r+0xf2>
 800a1f2:	f8d8 4000 	ldr.w	r4, [r8]
 800a1f6:	4626      	mov	r6, r4
 800a1f8:	2e00      	cmp	r6, #0
 800a1fa:	d145      	bne.n	800a288 <_malloc_r+0xdc>
 800a1fc:	2c00      	cmp	r4, #0
 800a1fe:	d048      	beq.n	800a292 <_malloc_r+0xe6>
 800a200:	6823      	ldr	r3, [r4, #0]
 800a202:	4631      	mov	r1, r6
 800a204:	4638      	mov	r0, r7
 800a206:	eb04 0903 	add.w	r9, r4, r3
 800a20a:	f001 fc79 	bl	800bb00 <_sbrk_r>
 800a20e:	4581      	cmp	r9, r0
 800a210:	d13f      	bne.n	800a292 <_malloc_r+0xe6>
 800a212:	6821      	ldr	r1, [r4, #0]
 800a214:	1a6d      	subs	r5, r5, r1
 800a216:	4629      	mov	r1, r5
 800a218:	4638      	mov	r0, r7
 800a21a:	f7ff ffa7 	bl	800a16c <sbrk_aligned>
 800a21e:	3001      	adds	r0, #1
 800a220:	d037      	beq.n	800a292 <_malloc_r+0xe6>
 800a222:	6823      	ldr	r3, [r4, #0]
 800a224:	442b      	add	r3, r5
 800a226:	6023      	str	r3, [r4, #0]
 800a228:	f8d8 3000 	ldr.w	r3, [r8]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d038      	beq.n	800a2a2 <_malloc_r+0xf6>
 800a230:	685a      	ldr	r2, [r3, #4]
 800a232:	42a2      	cmp	r2, r4
 800a234:	d12b      	bne.n	800a28e <_malloc_r+0xe2>
 800a236:	2200      	movs	r2, #0
 800a238:	605a      	str	r2, [r3, #4]
 800a23a:	e00f      	b.n	800a25c <_malloc_r+0xb0>
 800a23c:	6822      	ldr	r2, [r4, #0]
 800a23e:	1b52      	subs	r2, r2, r5
 800a240:	d41f      	bmi.n	800a282 <_malloc_r+0xd6>
 800a242:	2a0b      	cmp	r2, #11
 800a244:	d917      	bls.n	800a276 <_malloc_r+0xca>
 800a246:	1961      	adds	r1, r4, r5
 800a248:	42a3      	cmp	r3, r4
 800a24a:	6025      	str	r5, [r4, #0]
 800a24c:	bf18      	it	ne
 800a24e:	6059      	strne	r1, [r3, #4]
 800a250:	6863      	ldr	r3, [r4, #4]
 800a252:	bf08      	it	eq
 800a254:	f8c8 1000 	streq.w	r1, [r8]
 800a258:	5162      	str	r2, [r4, r5]
 800a25a:	604b      	str	r3, [r1, #4]
 800a25c:	4638      	mov	r0, r7
 800a25e:	f104 060b 	add.w	r6, r4, #11
 800a262:	f000 f829 	bl	800a2b8 <__malloc_unlock>
 800a266:	f026 0607 	bic.w	r6, r6, #7
 800a26a:	1d23      	adds	r3, r4, #4
 800a26c:	1af2      	subs	r2, r6, r3
 800a26e:	d0ae      	beq.n	800a1ce <_malloc_r+0x22>
 800a270:	1b9b      	subs	r3, r3, r6
 800a272:	50a3      	str	r3, [r4, r2]
 800a274:	e7ab      	b.n	800a1ce <_malloc_r+0x22>
 800a276:	42a3      	cmp	r3, r4
 800a278:	6862      	ldr	r2, [r4, #4]
 800a27a:	d1dd      	bne.n	800a238 <_malloc_r+0x8c>
 800a27c:	f8c8 2000 	str.w	r2, [r8]
 800a280:	e7ec      	b.n	800a25c <_malloc_r+0xb0>
 800a282:	4623      	mov	r3, r4
 800a284:	6864      	ldr	r4, [r4, #4]
 800a286:	e7ac      	b.n	800a1e2 <_malloc_r+0x36>
 800a288:	4634      	mov	r4, r6
 800a28a:	6876      	ldr	r6, [r6, #4]
 800a28c:	e7b4      	b.n	800a1f8 <_malloc_r+0x4c>
 800a28e:	4613      	mov	r3, r2
 800a290:	e7cc      	b.n	800a22c <_malloc_r+0x80>
 800a292:	230c      	movs	r3, #12
 800a294:	603b      	str	r3, [r7, #0]
 800a296:	4638      	mov	r0, r7
 800a298:	f000 f80e 	bl	800a2b8 <__malloc_unlock>
 800a29c:	e797      	b.n	800a1ce <_malloc_r+0x22>
 800a29e:	6025      	str	r5, [r4, #0]
 800a2a0:	e7dc      	b.n	800a25c <_malloc_r+0xb0>
 800a2a2:	605b      	str	r3, [r3, #4]
 800a2a4:	deff      	udf	#255	; 0xff
 800a2a6:	bf00      	nop
 800a2a8:	20000a40 	.word	0x20000a40

0800a2ac <__malloc_lock>:
 800a2ac:	4801      	ldr	r0, [pc, #4]	; (800a2b4 <__malloc_lock+0x8>)
 800a2ae:	f001 bc73 	b.w	800bb98 <__retarget_lock_acquire_recursive>
 800a2b2:	bf00      	nop
 800a2b4:	20000b88 	.word	0x20000b88

0800a2b8 <__malloc_unlock>:
 800a2b8:	4801      	ldr	r0, [pc, #4]	; (800a2c0 <__malloc_unlock+0x8>)
 800a2ba:	f001 bc6e 	b.w	800bb9a <__retarget_lock_release_recursive>
 800a2be:	bf00      	nop
 800a2c0:	20000b88 	.word	0x20000b88

0800a2c4 <realloc>:
 800a2c4:	4b02      	ldr	r3, [pc, #8]	; (800a2d0 <realloc+0xc>)
 800a2c6:	460a      	mov	r2, r1
 800a2c8:	4601      	mov	r1, r0
 800a2ca:	6818      	ldr	r0, [r3, #0]
 800a2cc:	f000 b802 	b.w	800a2d4 <_realloc_r>
 800a2d0:	2000023c 	.word	0x2000023c

0800a2d4 <_realloc_r>:
 800a2d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a2d8:	4680      	mov	r8, r0
 800a2da:	4614      	mov	r4, r2
 800a2dc:	460e      	mov	r6, r1
 800a2de:	b921      	cbnz	r1, 800a2ea <_realloc_r+0x16>
 800a2e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a2e4:	4611      	mov	r1, r2
 800a2e6:	f7ff bf61 	b.w	800a1ac <_malloc_r>
 800a2ea:	b92a      	cbnz	r2, 800a2f8 <_realloc_r+0x24>
 800a2ec:	f002 fae6 	bl	800c8bc <_free_r>
 800a2f0:	4625      	mov	r5, r4
 800a2f2:	4628      	mov	r0, r5
 800a2f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a2f8:	f003 fb43 	bl	800d982 <_malloc_usable_size_r>
 800a2fc:	4284      	cmp	r4, r0
 800a2fe:	4607      	mov	r7, r0
 800a300:	d802      	bhi.n	800a308 <_realloc_r+0x34>
 800a302:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a306:	d812      	bhi.n	800a32e <_realloc_r+0x5a>
 800a308:	4621      	mov	r1, r4
 800a30a:	4640      	mov	r0, r8
 800a30c:	f7ff ff4e 	bl	800a1ac <_malloc_r>
 800a310:	4605      	mov	r5, r0
 800a312:	2800      	cmp	r0, #0
 800a314:	d0ed      	beq.n	800a2f2 <_realloc_r+0x1e>
 800a316:	42bc      	cmp	r4, r7
 800a318:	4622      	mov	r2, r4
 800a31a:	4631      	mov	r1, r6
 800a31c:	bf28      	it	cs
 800a31e:	463a      	movcs	r2, r7
 800a320:	f001 fc3c 	bl	800bb9c <memcpy>
 800a324:	4631      	mov	r1, r6
 800a326:	4640      	mov	r0, r8
 800a328:	f002 fac8 	bl	800c8bc <_free_r>
 800a32c:	e7e1      	b.n	800a2f2 <_realloc_r+0x1e>
 800a32e:	4635      	mov	r5, r6
 800a330:	e7df      	b.n	800a2f2 <_realloc_r+0x1e>

0800a332 <sulp>:
 800a332:	b570      	push	{r4, r5, r6, lr}
 800a334:	4604      	mov	r4, r0
 800a336:	460d      	mov	r5, r1
 800a338:	ec45 4b10 	vmov	d0, r4, r5
 800a33c:	4616      	mov	r6, r2
 800a33e:	f003 f9df 	bl	800d700 <__ulp>
 800a342:	ec51 0b10 	vmov	r0, r1, d0
 800a346:	b17e      	cbz	r6, 800a368 <sulp+0x36>
 800a348:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a34c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a350:	2b00      	cmp	r3, #0
 800a352:	dd09      	ble.n	800a368 <sulp+0x36>
 800a354:	051b      	lsls	r3, r3, #20
 800a356:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a35a:	2400      	movs	r4, #0
 800a35c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a360:	4622      	mov	r2, r4
 800a362:	462b      	mov	r3, r5
 800a364:	f7f6 f958 	bl	8000618 <__aeabi_dmul>
 800a368:	bd70      	pop	{r4, r5, r6, pc}
 800a36a:	0000      	movs	r0, r0
 800a36c:	0000      	movs	r0, r0
	...

0800a370 <_strtod_l>:
 800a370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a374:	ed2d 8b02 	vpush	{d8}
 800a378:	b09b      	sub	sp, #108	; 0x6c
 800a37a:	4604      	mov	r4, r0
 800a37c:	9213      	str	r2, [sp, #76]	; 0x4c
 800a37e:	2200      	movs	r2, #0
 800a380:	9216      	str	r2, [sp, #88]	; 0x58
 800a382:	460d      	mov	r5, r1
 800a384:	f04f 0800 	mov.w	r8, #0
 800a388:	f04f 0900 	mov.w	r9, #0
 800a38c:	460a      	mov	r2, r1
 800a38e:	9215      	str	r2, [sp, #84]	; 0x54
 800a390:	7811      	ldrb	r1, [r2, #0]
 800a392:	292b      	cmp	r1, #43	; 0x2b
 800a394:	d04c      	beq.n	800a430 <_strtod_l+0xc0>
 800a396:	d83a      	bhi.n	800a40e <_strtod_l+0x9e>
 800a398:	290d      	cmp	r1, #13
 800a39a:	d834      	bhi.n	800a406 <_strtod_l+0x96>
 800a39c:	2908      	cmp	r1, #8
 800a39e:	d834      	bhi.n	800a40a <_strtod_l+0x9a>
 800a3a0:	2900      	cmp	r1, #0
 800a3a2:	d03d      	beq.n	800a420 <_strtod_l+0xb0>
 800a3a4:	2200      	movs	r2, #0
 800a3a6:	920a      	str	r2, [sp, #40]	; 0x28
 800a3a8:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800a3aa:	7832      	ldrb	r2, [r6, #0]
 800a3ac:	2a30      	cmp	r2, #48	; 0x30
 800a3ae:	f040 80b4 	bne.w	800a51a <_strtod_l+0x1aa>
 800a3b2:	7872      	ldrb	r2, [r6, #1]
 800a3b4:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800a3b8:	2a58      	cmp	r2, #88	; 0x58
 800a3ba:	d170      	bne.n	800a49e <_strtod_l+0x12e>
 800a3bc:	9302      	str	r3, [sp, #8]
 800a3be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3c0:	9301      	str	r3, [sp, #4]
 800a3c2:	ab16      	add	r3, sp, #88	; 0x58
 800a3c4:	9300      	str	r3, [sp, #0]
 800a3c6:	4a8e      	ldr	r2, [pc, #568]	; (800a600 <_strtod_l+0x290>)
 800a3c8:	ab17      	add	r3, sp, #92	; 0x5c
 800a3ca:	a915      	add	r1, sp, #84	; 0x54
 800a3cc:	4620      	mov	r0, r4
 800a3ce:	f002 fb29 	bl	800ca24 <__gethex>
 800a3d2:	f010 070f 	ands.w	r7, r0, #15
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	d005      	beq.n	800a3e6 <_strtod_l+0x76>
 800a3da:	2f06      	cmp	r7, #6
 800a3dc:	d12a      	bne.n	800a434 <_strtod_l+0xc4>
 800a3de:	3601      	adds	r6, #1
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	9615      	str	r6, [sp, #84]	; 0x54
 800a3e4:	930a      	str	r3, [sp, #40]	; 0x28
 800a3e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	f040 857f 	bne.w	800aeec <_strtod_l+0xb7c>
 800a3ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3f0:	b1db      	cbz	r3, 800a42a <_strtod_l+0xba>
 800a3f2:	4642      	mov	r2, r8
 800a3f4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a3f8:	ec43 2b10 	vmov	d0, r2, r3
 800a3fc:	b01b      	add	sp, #108	; 0x6c
 800a3fe:	ecbd 8b02 	vpop	{d8}
 800a402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a406:	2920      	cmp	r1, #32
 800a408:	d1cc      	bne.n	800a3a4 <_strtod_l+0x34>
 800a40a:	3201      	adds	r2, #1
 800a40c:	e7bf      	b.n	800a38e <_strtod_l+0x1e>
 800a40e:	292d      	cmp	r1, #45	; 0x2d
 800a410:	d1c8      	bne.n	800a3a4 <_strtod_l+0x34>
 800a412:	2101      	movs	r1, #1
 800a414:	910a      	str	r1, [sp, #40]	; 0x28
 800a416:	1c51      	adds	r1, r2, #1
 800a418:	9115      	str	r1, [sp, #84]	; 0x54
 800a41a:	7852      	ldrb	r2, [r2, #1]
 800a41c:	2a00      	cmp	r2, #0
 800a41e:	d1c3      	bne.n	800a3a8 <_strtod_l+0x38>
 800a420:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800a422:	9515      	str	r5, [sp, #84]	; 0x54
 800a424:	2b00      	cmp	r3, #0
 800a426:	f040 855f 	bne.w	800aee8 <_strtod_l+0xb78>
 800a42a:	4642      	mov	r2, r8
 800a42c:	464b      	mov	r3, r9
 800a42e:	e7e3      	b.n	800a3f8 <_strtod_l+0x88>
 800a430:	2100      	movs	r1, #0
 800a432:	e7ef      	b.n	800a414 <_strtod_l+0xa4>
 800a434:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a436:	b13a      	cbz	r2, 800a448 <_strtod_l+0xd8>
 800a438:	2135      	movs	r1, #53	; 0x35
 800a43a:	a818      	add	r0, sp, #96	; 0x60
 800a43c:	f003 fa5d 	bl	800d8fa <__copybits>
 800a440:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a442:	4620      	mov	r0, r4
 800a444:	f002 fe30 	bl	800d0a8 <_Bfree>
 800a448:	3f01      	subs	r7, #1
 800a44a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800a44c:	2f04      	cmp	r7, #4
 800a44e:	d806      	bhi.n	800a45e <_strtod_l+0xee>
 800a450:	e8df f007 	tbb	[pc, r7]
 800a454:	201d0314 	.word	0x201d0314
 800a458:	14          	.byte	0x14
 800a459:	00          	.byte	0x00
 800a45a:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800a45e:	05e9      	lsls	r1, r5, #23
 800a460:	bf48      	it	mi
 800a462:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800a466:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a46a:	0d1b      	lsrs	r3, r3, #20
 800a46c:	051b      	lsls	r3, r3, #20
 800a46e:	2b00      	cmp	r3, #0
 800a470:	d1b9      	bne.n	800a3e6 <_strtod_l+0x76>
 800a472:	f001 fb67 	bl	800bb44 <__errno>
 800a476:	2322      	movs	r3, #34	; 0x22
 800a478:	6003      	str	r3, [r0, #0]
 800a47a:	e7b4      	b.n	800a3e6 <_strtod_l+0x76>
 800a47c:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800a480:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a484:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a488:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a48c:	e7e7      	b.n	800a45e <_strtod_l+0xee>
 800a48e:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800a608 <_strtod_l+0x298>
 800a492:	e7e4      	b.n	800a45e <_strtod_l+0xee>
 800a494:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a498:	f04f 38ff 	mov.w	r8, #4294967295
 800a49c:	e7df      	b.n	800a45e <_strtod_l+0xee>
 800a49e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4a0:	1c5a      	adds	r2, r3, #1
 800a4a2:	9215      	str	r2, [sp, #84]	; 0x54
 800a4a4:	785b      	ldrb	r3, [r3, #1]
 800a4a6:	2b30      	cmp	r3, #48	; 0x30
 800a4a8:	d0f9      	beq.n	800a49e <_strtod_l+0x12e>
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	d09b      	beq.n	800a3e6 <_strtod_l+0x76>
 800a4ae:	2301      	movs	r3, #1
 800a4b0:	f04f 0a00 	mov.w	sl, #0
 800a4b4:	9304      	str	r3, [sp, #16]
 800a4b6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a4b8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4ba:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800a4be:	46d3      	mov	fp, sl
 800a4c0:	220a      	movs	r2, #10
 800a4c2:	9815      	ldr	r0, [sp, #84]	; 0x54
 800a4c4:	7806      	ldrb	r6, [r0, #0]
 800a4c6:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800a4ca:	b2d9      	uxtb	r1, r3
 800a4cc:	2909      	cmp	r1, #9
 800a4ce:	d926      	bls.n	800a51e <_strtod_l+0x1ae>
 800a4d0:	494c      	ldr	r1, [pc, #304]	; (800a604 <_strtod_l+0x294>)
 800a4d2:	2201      	movs	r2, #1
 800a4d4:	f001 fac9 	bl	800ba6a <strncmp>
 800a4d8:	2800      	cmp	r0, #0
 800a4da:	d030      	beq.n	800a53e <_strtod_l+0x1ce>
 800a4dc:	2000      	movs	r0, #0
 800a4de:	4632      	mov	r2, r6
 800a4e0:	9005      	str	r0, [sp, #20]
 800a4e2:	465e      	mov	r6, fp
 800a4e4:	4603      	mov	r3, r0
 800a4e6:	2a65      	cmp	r2, #101	; 0x65
 800a4e8:	d001      	beq.n	800a4ee <_strtod_l+0x17e>
 800a4ea:	2a45      	cmp	r2, #69	; 0x45
 800a4ec:	d113      	bne.n	800a516 <_strtod_l+0x1a6>
 800a4ee:	b91e      	cbnz	r6, 800a4f8 <_strtod_l+0x188>
 800a4f0:	9a04      	ldr	r2, [sp, #16]
 800a4f2:	4302      	orrs	r2, r0
 800a4f4:	d094      	beq.n	800a420 <_strtod_l+0xb0>
 800a4f6:	2600      	movs	r6, #0
 800a4f8:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800a4fa:	1c6a      	adds	r2, r5, #1
 800a4fc:	9215      	str	r2, [sp, #84]	; 0x54
 800a4fe:	786a      	ldrb	r2, [r5, #1]
 800a500:	2a2b      	cmp	r2, #43	; 0x2b
 800a502:	d074      	beq.n	800a5ee <_strtod_l+0x27e>
 800a504:	2a2d      	cmp	r2, #45	; 0x2d
 800a506:	d078      	beq.n	800a5fa <_strtod_l+0x28a>
 800a508:	f04f 0c00 	mov.w	ip, #0
 800a50c:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a510:	2909      	cmp	r1, #9
 800a512:	d97f      	bls.n	800a614 <_strtod_l+0x2a4>
 800a514:	9515      	str	r5, [sp, #84]	; 0x54
 800a516:	2700      	movs	r7, #0
 800a518:	e09e      	b.n	800a658 <_strtod_l+0x2e8>
 800a51a:	2300      	movs	r3, #0
 800a51c:	e7c8      	b.n	800a4b0 <_strtod_l+0x140>
 800a51e:	f1bb 0f08 	cmp.w	fp, #8
 800a522:	bfd8      	it	le
 800a524:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800a526:	f100 0001 	add.w	r0, r0, #1
 800a52a:	bfda      	itte	le
 800a52c:	fb02 3301 	mlale	r3, r2, r1, r3
 800a530:	9309      	strle	r3, [sp, #36]	; 0x24
 800a532:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800a536:	f10b 0b01 	add.w	fp, fp, #1
 800a53a:	9015      	str	r0, [sp, #84]	; 0x54
 800a53c:	e7c1      	b.n	800a4c2 <_strtod_l+0x152>
 800a53e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a540:	1c5a      	adds	r2, r3, #1
 800a542:	9215      	str	r2, [sp, #84]	; 0x54
 800a544:	785a      	ldrb	r2, [r3, #1]
 800a546:	f1bb 0f00 	cmp.w	fp, #0
 800a54a:	d037      	beq.n	800a5bc <_strtod_l+0x24c>
 800a54c:	9005      	str	r0, [sp, #20]
 800a54e:	465e      	mov	r6, fp
 800a550:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800a554:	2b09      	cmp	r3, #9
 800a556:	d912      	bls.n	800a57e <_strtod_l+0x20e>
 800a558:	2301      	movs	r3, #1
 800a55a:	e7c4      	b.n	800a4e6 <_strtod_l+0x176>
 800a55c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a55e:	1c5a      	adds	r2, r3, #1
 800a560:	9215      	str	r2, [sp, #84]	; 0x54
 800a562:	785a      	ldrb	r2, [r3, #1]
 800a564:	3001      	adds	r0, #1
 800a566:	2a30      	cmp	r2, #48	; 0x30
 800a568:	d0f8      	beq.n	800a55c <_strtod_l+0x1ec>
 800a56a:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800a56e:	2b08      	cmp	r3, #8
 800a570:	f200 84c1 	bhi.w	800aef6 <_strtod_l+0xb86>
 800a574:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a576:	9005      	str	r0, [sp, #20]
 800a578:	2000      	movs	r0, #0
 800a57a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a57c:	4606      	mov	r6, r0
 800a57e:	3a30      	subs	r2, #48	; 0x30
 800a580:	f100 0301 	add.w	r3, r0, #1
 800a584:	d014      	beq.n	800a5b0 <_strtod_l+0x240>
 800a586:	9905      	ldr	r1, [sp, #20]
 800a588:	4419      	add	r1, r3
 800a58a:	9105      	str	r1, [sp, #20]
 800a58c:	4633      	mov	r3, r6
 800a58e:	eb00 0c06 	add.w	ip, r0, r6
 800a592:	210a      	movs	r1, #10
 800a594:	4563      	cmp	r3, ip
 800a596:	d113      	bne.n	800a5c0 <_strtod_l+0x250>
 800a598:	1833      	adds	r3, r6, r0
 800a59a:	2b08      	cmp	r3, #8
 800a59c:	f106 0601 	add.w	r6, r6, #1
 800a5a0:	4406      	add	r6, r0
 800a5a2:	dc1a      	bgt.n	800a5da <_strtod_l+0x26a>
 800a5a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a5a6:	230a      	movs	r3, #10
 800a5a8:	fb03 2301 	mla	r3, r3, r1, r2
 800a5ac:	9309      	str	r3, [sp, #36]	; 0x24
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a5b2:	1c51      	adds	r1, r2, #1
 800a5b4:	9115      	str	r1, [sp, #84]	; 0x54
 800a5b6:	7852      	ldrb	r2, [r2, #1]
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	e7c9      	b.n	800a550 <_strtod_l+0x1e0>
 800a5bc:	4658      	mov	r0, fp
 800a5be:	e7d2      	b.n	800a566 <_strtod_l+0x1f6>
 800a5c0:	2b08      	cmp	r3, #8
 800a5c2:	f103 0301 	add.w	r3, r3, #1
 800a5c6:	dc03      	bgt.n	800a5d0 <_strtod_l+0x260>
 800a5c8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a5ca:	434f      	muls	r7, r1
 800a5cc:	9709      	str	r7, [sp, #36]	; 0x24
 800a5ce:	e7e1      	b.n	800a594 <_strtod_l+0x224>
 800a5d0:	2b10      	cmp	r3, #16
 800a5d2:	bfd8      	it	le
 800a5d4:	fb01 fa0a 	mulle.w	sl, r1, sl
 800a5d8:	e7dc      	b.n	800a594 <_strtod_l+0x224>
 800a5da:	2e10      	cmp	r6, #16
 800a5dc:	bfdc      	itt	le
 800a5de:	230a      	movle	r3, #10
 800a5e0:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800a5e4:	e7e3      	b.n	800a5ae <_strtod_l+0x23e>
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	9305      	str	r3, [sp, #20]
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	e780      	b.n	800a4f0 <_strtod_l+0x180>
 800a5ee:	f04f 0c00 	mov.w	ip, #0
 800a5f2:	1caa      	adds	r2, r5, #2
 800a5f4:	9215      	str	r2, [sp, #84]	; 0x54
 800a5f6:	78aa      	ldrb	r2, [r5, #2]
 800a5f8:	e788      	b.n	800a50c <_strtod_l+0x19c>
 800a5fa:	f04f 0c01 	mov.w	ip, #1
 800a5fe:	e7f8      	b.n	800a5f2 <_strtod_l+0x282>
 800a600:	0800e538 	.word	0x0800e538
 800a604:	0800e534 	.word	0x0800e534
 800a608:	7ff00000 	.word	0x7ff00000
 800a60c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a60e:	1c51      	adds	r1, r2, #1
 800a610:	9115      	str	r1, [sp, #84]	; 0x54
 800a612:	7852      	ldrb	r2, [r2, #1]
 800a614:	2a30      	cmp	r2, #48	; 0x30
 800a616:	d0f9      	beq.n	800a60c <_strtod_l+0x29c>
 800a618:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800a61c:	2908      	cmp	r1, #8
 800a61e:	f63f af7a 	bhi.w	800a516 <_strtod_l+0x1a6>
 800a622:	3a30      	subs	r2, #48	; 0x30
 800a624:	9208      	str	r2, [sp, #32]
 800a626:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a628:	920c      	str	r2, [sp, #48]	; 0x30
 800a62a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800a62c:	1c57      	adds	r7, r2, #1
 800a62e:	9715      	str	r7, [sp, #84]	; 0x54
 800a630:	7852      	ldrb	r2, [r2, #1]
 800a632:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800a636:	f1be 0f09 	cmp.w	lr, #9
 800a63a:	d938      	bls.n	800a6ae <_strtod_l+0x33e>
 800a63c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a63e:	1a7f      	subs	r7, r7, r1
 800a640:	2f08      	cmp	r7, #8
 800a642:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800a646:	dc03      	bgt.n	800a650 <_strtod_l+0x2e0>
 800a648:	9908      	ldr	r1, [sp, #32]
 800a64a:	428f      	cmp	r7, r1
 800a64c:	bfa8      	it	ge
 800a64e:	460f      	movge	r7, r1
 800a650:	f1bc 0f00 	cmp.w	ip, #0
 800a654:	d000      	beq.n	800a658 <_strtod_l+0x2e8>
 800a656:	427f      	negs	r7, r7
 800a658:	2e00      	cmp	r6, #0
 800a65a:	d14f      	bne.n	800a6fc <_strtod_l+0x38c>
 800a65c:	9904      	ldr	r1, [sp, #16]
 800a65e:	4301      	orrs	r1, r0
 800a660:	f47f aec1 	bne.w	800a3e6 <_strtod_l+0x76>
 800a664:	2b00      	cmp	r3, #0
 800a666:	f47f aedb 	bne.w	800a420 <_strtod_l+0xb0>
 800a66a:	2a69      	cmp	r2, #105	; 0x69
 800a66c:	d029      	beq.n	800a6c2 <_strtod_l+0x352>
 800a66e:	dc26      	bgt.n	800a6be <_strtod_l+0x34e>
 800a670:	2a49      	cmp	r2, #73	; 0x49
 800a672:	d026      	beq.n	800a6c2 <_strtod_l+0x352>
 800a674:	2a4e      	cmp	r2, #78	; 0x4e
 800a676:	f47f aed3 	bne.w	800a420 <_strtod_l+0xb0>
 800a67a:	499b      	ldr	r1, [pc, #620]	; (800a8e8 <_strtod_l+0x578>)
 800a67c:	a815      	add	r0, sp, #84	; 0x54
 800a67e:	f002 fc11 	bl	800cea4 <__match>
 800a682:	2800      	cmp	r0, #0
 800a684:	f43f aecc 	beq.w	800a420 <_strtod_l+0xb0>
 800a688:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a68a:	781b      	ldrb	r3, [r3, #0]
 800a68c:	2b28      	cmp	r3, #40	; 0x28
 800a68e:	d12f      	bne.n	800a6f0 <_strtod_l+0x380>
 800a690:	4996      	ldr	r1, [pc, #600]	; (800a8ec <_strtod_l+0x57c>)
 800a692:	aa18      	add	r2, sp, #96	; 0x60
 800a694:	a815      	add	r0, sp, #84	; 0x54
 800a696:	f002 fc19 	bl	800cecc <__hexnan>
 800a69a:	2805      	cmp	r0, #5
 800a69c:	d128      	bne.n	800a6f0 <_strtod_l+0x380>
 800a69e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a6a0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a6a4:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800a6a8:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800a6ac:	e69b      	b.n	800a3e6 <_strtod_l+0x76>
 800a6ae:	9f08      	ldr	r7, [sp, #32]
 800a6b0:	210a      	movs	r1, #10
 800a6b2:	fb01 2107 	mla	r1, r1, r7, r2
 800a6b6:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800a6ba:	9208      	str	r2, [sp, #32]
 800a6bc:	e7b5      	b.n	800a62a <_strtod_l+0x2ba>
 800a6be:	2a6e      	cmp	r2, #110	; 0x6e
 800a6c0:	e7d9      	b.n	800a676 <_strtod_l+0x306>
 800a6c2:	498b      	ldr	r1, [pc, #556]	; (800a8f0 <_strtod_l+0x580>)
 800a6c4:	a815      	add	r0, sp, #84	; 0x54
 800a6c6:	f002 fbed 	bl	800cea4 <__match>
 800a6ca:	2800      	cmp	r0, #0
 800a6cc:	f43f aea8 	beq.w	800a420 <_strtod_l+0xb0>
 800a6d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6d2:	4988      	ldr	r1, [pc, #544]	; (800a8f4 <_strtod_l+0x584>)
 800a6d4:	3b01      	subs	r3, #1
 800a6d6:	a815      	add	r0, sp, #84	; 0x54
 800a6d8:	9315      	str	r3, [sp, #84]	; 0x54
 800a6da:	f002 fbe3 	bl	800cea4 <__match>
 800a6de:	b910      	cbnz	r0, 800a6e6 <_strtod_l+0x376>
 800a6e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	9315      	str	r3, [sp, #84]	; 0x54
 800a6e6:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800a904 <_strtod_l+0x594>
 800a6ea:	f04f 0800 	mov.w	r8, #0
 800a6ee:	e67a      	b.n	800a3e6 <_strtod_l+0x76>
 800a6f0:	4881      	ldr	r0, [pc, #516]	; (800a8f8 <_strtod_l+0x588>)
 800a6f2:	f001 fa61 	bl	800bbb8 <nan>
 800a6f6:	ec59 8b10 	vmov	r8, r9, d0
 800a6fa:	e674      	b.n	800a3e6 <_strtod_l+0x76>
 800a6fc:	9b05      	ldr	r3, [sp, #20]
 800a6fe:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a700:	1afb      	subs	r3, r7, r3
 800a702:	f1bb 0f00 	cmp.w	fp, #0
 800a706:	bf08      	it	eq
 800a708:	46b3      	moveq	fp, r6
 800a70a:	2e10      	cmp	r6, #16
 800a70c:	9308      	str	r3, [sp, #32]
 800a70e:	4635      	mov	r5, r6
 800a710:	bfa8      	it	ge
 800a712:	2510      	movge	r5, #16
 800a714:	f7f5 ff06 	bl	8000524 <__aeabi_ui2d>
 800a718:	2e09      	cmp	r6, #9
 800a71a:	4680      	mov	r8, r0
 800a71c:	4689      	mov	r9, r1
 800a71e:	dd13      	ble.n	800a748 <_strtod_l+0x3d8>
 800a720:	4b76      	ldr	r3, [pc, #472]	; (800a8fc <_strtod_l+0x58c>)
 800a722:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a726:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800a72a:	f7f5 ff75 	bl	8000618 <__aeabi_dmul>
 800a72e:	4680      	mov	r8, r0
 800a730:	4650      	mov	r0, sl
 800a732:	4689      	mov	r9, r1
 800a734:	f7f5 fef6 	bl	8000524 <__aeabi_ui2d>
 800a738:	4602      	mov	r2, r0
 800a73a:	460b      	mov	r3, r1
 800a73c:	4640      	mov	r0, r8
 800a73e:	4649      	mov	r1, r9
 800a740:	f7f5 fdb4 	bl	80002ac <__adddf3>
 800a744:	4680      	mov	r8, r0
 800a746:	4689      	mov	r9, r1
 800a748:	2e0f      	cmp	r6, #15
 800a74a:	dc38      	bgt.n	800a7be <_strtod_l+0x44e>
 800a74c:	9b08      	ldr	r3, [sp, #32]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	f43f ae49 	beq.w	800a3e6 <_strtod_l+0x76>
 800a754:	dd24      	ble.n	800a7a0 <_strtod_l+0x430>
 800a756:	2b16      	cmp	r3, #22
 800a758:	dc0b      	bgt.n	800a772 <_strtod_l+0x402>
 800a75a:	4968      	ldr	r1, [pc, #416]	; (800a8fc <_strtod_l+0x58c>)
 800a75c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a760:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a764:	4642      	mov	r2, r8
 800a766:	464b      	mov	r3, r9
 800a768:	f7f5 ff56 	bl	8000618 <__aeabi_dmul>
 800a76c:	4680      	mov	r8, r0
 800a76e:	4689      	mov	r9, r1
 800a770:	e639      	b.n	800a3e6 <_strtod_l+0x76>
 800a772:	9a08      	ldr	r2, [sp, #32]
 800a774:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800a778:	4293      	cmp	r3, r2
 800a77a:	db20      	blt.n	800a7be <_strtod_l+0x44e>
 800a77c:	4c5f      	ldr	r4, [pc, #380]	; (800a8fc <_strtod_l+0x58c>)
 800a77e:	f1c6 060f 	rsb	r6, r6, #15
 800a782:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800a786:	4642      	mov	r2, r8
 800a788:	464b      	mov	r3, r9
 800a78a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a78e:	f7f5 ff43 	bl	8000618 <__aeabi_dmul>
 800a792:	9b08      	ldr	r3, [sp, #32]
 800a794:	1b9e      	subs	r6, r3, r6
 800a796:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800a79a:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a79e:	e7e3      	b.n	800a768 <_strtod_l+0x3f8>
 800a7a0:	9b08      	ldr	r3, [sp, #32]
 800a7a2:	3316      	adds	r3, #22
 800a7a4:	db0b      	blt.n	800a7be <_strtod_l+0x44e>
 800a7a6:	9b05      	ldr	r3, [sp, #20]
 800a7a8:	1bdf      	subs	r7, r3, r7
 800a7aa:	4b54      	ldr	r3, [pc, #336]	; (800a8fc <_strtod_l+0x58c>)
 800a7ac:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800a7b0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a7b4:	4640      	mov	r0, r8
 800a7b6:	4649      	mov	r1, r9
 800a7b8:	f7f6 f858 	bl	800086c <__aeabi_ddiv>
 800a7bc:	e7d6      	b.n	800a76c <_strtod_l+0x3fc>
 800a7be:	9b08      	ldr	r3, [sp, #32]
 800a7c0:	1b75      	subs	r5, r6, r5
 800a7c2:	441d      	add	r5, r3
 800a7c4:	2d00      	cmp	r5, #0
 800a7c6:	dd70      	ble.n	800a8aa <_strtod_l+0x53a>
 800a7c8:	f015 030f 	ands.w	r3, r5, #15
 800a7cc:	d00a      	beq.n	800a7e4 <_strtod_l+0x474>
 800a7ce:	494b      	ldr	r1, [pc, #300]	; (800a8fc <_strtod_l+0x58c>)
 800a7d0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a7d4:	4642      	mov	r2, r8
 800a7d6:	464b      	mov	r3, r9
 800a7d8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a7dc:	f7f5 ff1c 	bl	8000618 <__aeabi_dmul>
 800a7e0:	4680      	mov	r8, r0
 800a7e2:	4689      	mov	r9, r1
 800a7e4:	f035 050f 	bics.w	r5, r5, #15
 800a7e8:	d04d      	beq.n	800a886 <_strtod_l+0x516>
 800a7ea:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800a7ee:	dd22      	ble.n	800a836 <_strtod_l+0x4c6>
 800a7f0:	2500      	movs	r5, #0
 800a7f2:	46ab      	mov	fp, r5
 800a7f4:	9509      	str	r5, [sp, #36]	; 0x24
 800a7f6:	9505      	str	r5, [sp, #20]
 800a7f8:	2322      	movs	r3, #34	; 0x22
 800a7fa:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800a904 <_strtod_l+0x594>
 800a7fe:	6023      	str	r3, [r4, #0]
 800a800:	f04f 0800 	mov.w	r8, #0
 800a804:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a806:	2b00      	cmp	r3, #0
 800a808:	f43f aded 	beq.w	800a3e6 <_strtod_l+0x76>
 800a80c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800a80e:	4620      	mov	r0, r4
 800a810:	f002 fc4a 	bl	800d0a8 <_Bfree>
 800a814:	9905      	ldr	r1, [sp, #20]
 800a816:	4620      	mov	r0, r4
 800a818:	f002 fc46 	bl	800d0a8 <_Bfree>
 800a81c:	4659      	mov	r1, fp
 800a81e:	4620      	mov	r0, r4
 800a820:	f002 fc42 	bl	800d0a8 <_Bfree>
 800a824:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a826:	4620      	mov	r0, r4
 800a828:	f002 fc3e 	bl	800d0a8 <_Bfree>
 800a82c:	4629      	mov	r1, r5
 800a82e:	4620      	mov	r0, r4
 800a830:	f002 fc3a 	bl	800d0a8 <_Bfree>
 800a834:	e5d7      	b.n	800a3e6 <_strtod_l+0x76>
 800a836:	4b32      	ldr	r3, [pc, #200]	; (800a900 <_strtod_l+0x590>)
 800a838:	9304      	str	r3, [sp, #16]
 800a83a:	2300      	movs	r3, #0
 800a83c:	112d      	asrs	r5, r5, #4
 800a83e:	4640      	mov	r0, r8
 800a840:	4649      	mov	r1, r9
 800a842:	469a      	mov	sl, r3
 800a844:	2d01      	cmp	r5, #1
 800a846:	dc21      	bgt.n	800a88c <_strtod_l+0x51c>
 800a848:	b10b      	cbz	r3, 800a84e <_strtod_l+0x4de>
 800a84a:	4680      	mov	r8, r0
 800a84c:	4689      	mov	r9, r1
 800a84e:	492c      	ldr	r1, [pc, #176]	; (800a900 <_strtod_l+0x590>)
 800a850:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800a854:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800a858:	4642      	mov	r2, r8
 800a85a:	464b      	mov	r3, r9
 800a85c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a860:	f7f5 feda 	bl	8000618 <__aeabi_dmul>
 800a864:	4b27      	ldr	r3, [pc, #156]	; (800a904 <_strtod_l+0x594>)
 800a866:	460a      	mov	r2, r1
 800a868:	400b      	ands	r3, r1
 800a86a:	4927      	ldr	r1, [pc, #156]	; (800a908 <_strtod_l+0x598>)
 800a86c:	428b      	cmp	r3, r1
 800a86e:	4680      	mov	r8, r0
 800a870:	d8be      	bhi.n	800a7f0 <_strtod_l+0x480>
 800a872:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800a876:	428b      	cmp	r3, r1
 800a878:	bf86      	itte	hi
 800a87a:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800a90c <_strtod_l+0x59c>
 800a87e:	f04f 38ff 	movhi.w	r8, #4294967295
 800a882:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800a886:	2300      	movs	r3, #0
 800a888:	9304      	str	r3, [sp, #16]
 800a88a:	e07b      	b.n	800a984 <_strtod_l+0x614>
 800a88c:	07ea      	lsls	r2, r5, #31
 800a88e:	d505      	bpl.n	800a89c <_strtod_l+0x52c>
 800a890:	9b04      	ldr	r3, [sp, #16]
 800a892:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a896:	f7f5 febf 	bl	8000618 <__aeabi_dmul>
 800a89a:	2301      	movs	r3, #1
 800a89c:	9a04      	ldr	r2, [sp, #16]
 800a89e:	3208      	adds	r2, #8
 800a8a0:	f10a 0a01 	add.w	sl, sl, #1
 800a8a4:	106d      	asrs	r5, r5, #1
 800a8a6:	9204      	str	r2, [sp, #16]
 800a8a8:	e7cc      	b.n	800a844 <_strtod_l+0x4d4>
 800a8aa:	d0ec      	beq.n	800a886 <_strtod_l+0x516>
 800a8ac:	426d      	negs	r5, r5
 800a8ae:	f015 020f 	ands.w	r2, r5, #15
 800a8b2:	d00a      	beq.n	800a8ca <_strtod_l+0x55a>
 800a8b4:	4b11      	ldr	r3, [pc, #68]	; (800a8fc <_strtod_l+0x58c>)
 800a8b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8ba:	4640      	mov	r0, r8
 800a8bc:	4649      	mov	r1, r9
 800a8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c2:	f7f5 ffd3 	bl	800086c <__aeabi_ddiv>
 800a8c6:	4680      	mov	r8, r0
 800a8c8:	4689      	mov	r9, r1
 800a8ca:	112d      	asrs	r5, r5, #4
 800a8cc:	d0db      	beq.n	800a886 <_strtod_l+0x516>
 800a8ce:	2d1f      	cmp	r5, #31
 800a8d0:	dd1e      	ble.n	800a910 <_strtod_l+0x5a0>
 800a8d2:	2500      	movs	r5, #0
 800a8d4:	46ab      	mov	fp, r5
 800a8d6:	9509      	str	r5, [sp, #36]	; 0x24
 800a8d8:	9505      	str	r5, [sp, #20]
 800a8da:	2322      	movs	r3, #34	; 0x22
 800a8dc:	f04f 0800 	mov.w	r8, #0
 800a8e0:	f04f 0900 	mov.w	r9, #0
 800a8e4:	6023      	str	r3, [r4, #0]
 800a8e6:	e78d      	b.n	800a804 <_strtod_l+0x494>
 800a8e8:	0800e696 	.word	0x0800e696
 800a8ec:	0800e54c 	.word	0x0800e54c
 800a8f0:	0800e68e 	.word	0x0800e68e
 800a8f4:	0800e6c8 	.word	0x0800e6c8
 800a8f8:	0800e958 	.word	0x0800e958
 800a8fc:	0800e838 	.word	0x0800e838
 800a900:	0800e810 	.word	0x0800e810
 800a904:	7ff00000 	.word	0x7ff00000
 800a908:	7ca00000 	.word	0x7ca00000
 800a90c:	7fefffff 	.word	0x7fefffff
 800a910:	f015 0310 	ands.w	r3, r5, #16
 800a914:	bf18      	it	ne
 800a916:	236a      	movne	r3, #106	; 0x6a
 800a918:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800acbc <_strtod_l+0x94c>
 800a91c:	9304      	str	r3, [sp, #16]
 800a91e:	4640      	mov	r0, r8
 800a920:	4649      	mov	r1, r9
 800a922:	2300      	movs	r3, #0
 800a924:	07ea      	lsls	r2, r5, #31
 800a926:	d504      	bpl.n	800a932 <_strtod_l+0x5c2>
 800a928:	e9da 2300 	ldrd	r2, r3, [sl]
 800a92c:	f7f5 fe74 	bl	8000618 <__aeabi_dmul>
 800a930:	2301      	movs	r3, #1
 800a932:	106d      	asrs	r5, r5, #1
 800a934:	f10a 0a08 	add.w	sl, sl, #8
 800a938:	d1f4      	bne.n	800a924 <_strtod_l+0x5b4>
 800a93a:	b10b      	cbz	r3, 800a940 <_strtod_l+0x5d0>
 800a93c:	4680      	mov	r8, r0
 800a93e:	4689      	mov	r9, r1
 800a940:	9b04      	ldr	r3, [sp, #16]
 800a942:	b1bb      	cbz	r3, 800a974 <_strtod_l+0x604>
 800a944:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800a948:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	4649      	mov	r1, r9
 800a950:	dd10      	ble.n	800a974 <_strtod_l+0x604>
 800a952:	2b1f      	cmp	r3, #31
 800a954:	f340 811e 	ble.w	800ab94 <_strtod_l+0x824>
 800a958:	2b34      	cmp	r3, #52	; 0x34
 800a95a:	bfde      	ittt	le
 800a95c:	f04f 33ff 	movle.w	r3, #4294967295
 800a960:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800a964:	4093      	lslle	r3, r2
 800a966:	f04f 0800 	mov.w	r8, #0
 800a96a:	bfcc      	ite	gt
 800a96c:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800a970:	ea03 0901 	andle.w	r9, r3, r1
 800a974:	2200      	movs	r2, #0
 800a976:	2300      	movs	r3, #0
 800a978:	4640      	mov	r0, r8
 800a97a:	4649      	mov	r1, r9
 800a97c:	f7f6 f8b4 	bl	8000ae8 <__aeabi_dcmpeq>
 800a980:	2800      	cmp	r0, #0
 800a982:	d1a6      	bne.n	800a8d2 <_strtod_l+0x562>
 800a984:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a986:	9300      	str	r3, [sp, #0]
 800a988:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a98a:	4633      	mov	r3, r6
 800a98c:	465a      	mov	r2, fp
 800a98e:	4620      	mov	r0, r4
 800a990:	f002 fbf2 	bl	800d178 <__s2b>
 800a994:	9009      	str	r0, [sp, #36]	; 0x24
 800a996:	2800      	cmp	r0, #0
 800a998:	f43f af2a 	beq.w	800a7f0 <_strtod_l+0x480>
 800a99c:	9a08      	ldr	r2, [sp, #32]
 800a99e:	9b05      	ldr	r3, [sp, #20]
 800a9a0:	2a00      	cmp	r2, #0
 800a9a2:	eba3 0307 	sub.w	r3, r3, r7
 800a9a6:	bfa8      	it	ge
 800a9a8:	2300      	movge	r3, #0
 800a9aa:	930c      	str	r3, [sp, #48]	; 0x30
 800a9ac:	2500      	movs	r5, #0
 800a9ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a9b2:	9312      	str	r3, [sp, #72]	; 0x48
 800a9b4:	46ab      	mov	fp, r5
 800a9b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	6859      	ldr	r1, [r3, #4]
 800a9bc:	f002 fb34 	bl	800d028 <_Balloc>
 800a9c0:	9005      	str	r0, [sp, #20]
 800a9c2:	2800      	cmp	r0, #0
 800a9c4:	f43f af18 	beq.w	800a7f8 <_strtod_l+0x488>
 800a9c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9ca:	691a      	ldr	r2, [r3, #16]
 800a9cc:	3202      	adds	r2, #2
 800a9ce:	f103 010c 	add.w	r1, r3, #12
 800a9d2:	0092      	lsls	r2, r2, #2
 800a9d4:	300c      	adds	r0, #12
 800a9d6:	f001 f8e1 	bl	800bb9c <memcpy>
 800a9da:	ec49 8b10 	vmov	d0, r8, r9
 800a9de:	aa18      	add	r2, sp, #96	; 0x60
 800a9e0:	a917      	add	r1, sp, #92	; 0x5c
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f002 fefc 	bl	800d7e0 <__d2b>
 800a9e8:	ec49 8b18 	vmov	d8, r8, r9
 800a9ec:	9016      	str	r0, [sp, #88]	; 0x58
 800a9ee:	2800      	cmp	r0, #0
 800a9f0:	f43f af02 	beq.w	800a7f8 <_strtod_l+0x488>
 800a9f4:	2101      	movs	r1, #1
 800a9f6:	4620      	mov	r0, r4
 800a9f8:	f002 fc56 	bl	800d2a8 <__i2b>
 800a9fc:	4683      	mov	fp, r0
 800a9fe:	2800      	cmp	r0, #0
 800aa00:	f43f aefa 	beq.w	800a7f8 <_strtod_l+0x488>
 800aa04:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800aa06:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800aa08:	2e00      	cmp	r6, #0
 800aa0a:	bfab      	itete	ge
 800aa0c:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800aa0e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800aa10:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800aa12:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800aa16:	bfac      	ite	ge
 800aa18:	eb06 0a03 	addge.w	sl, r6, r3
 800aa1c:	1b9f      	sublt	r7, r3, r6
 800aa1e:	9b04      	ldr	r3, [sp, #16]
 800aa20:	1af6      	subs	r6, r6, r3
 800aa22:	4416      	add	r6, r2
 800aa24:	4ba0      	ldr	r3, [pc, #640]	; (800aca8 <_strtod_l+0x938>)
 800aa26:	3e01      	subs	r6, #1
 800aa28:	429e      	cmp	r6, r3
 800aa2a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800aa2e:	f280 80c4 	bge.w	800abba <_strtod_l+0x84a>
 800aa32:	1b9b      	subs	r3, r3, r6
 800aa34:	2b1f      	cmp	r3, #31
 800aa36:	eba2 0203 	sub.w	r2, r2, r3
 800aa3a:	f04f 0101 	mov.w	r1, #1
 800aa3e:	f300 80b0 	bgt.w	800aba2 <_strtod_l+0x832>
 800aa42:	fa01 f303 	lsl.w	r3, r1, r3
 800aa46:	930e      	str	r3, [sp, #56]	; 0x38
 800aa48:	2300      	movs	r3, #0
 800aa4a:	930d      	str	r3, [sp, #52]	; 0x34
 800aa4c:	eb0a 0602 	add.w	r6, sl, r2
 800aa50:	9b04      	ldr	r3, [sp, #16]
 800aa52:	45b2      	cmp	sl, r6
 800aa54:	4417      	add	r7, r2
 800aa56:	441f      	add	r7, r3
 800aa58:	4653      	mov	r3, sl
 800aa5a:	bfa8      	it	ge
 800aa5c:	4633      	movge	r3, r6
 800aa5e:	42bb      	cmp	r3, r7
 800aa60:	bfa8      	it	ge
 800aa62:	463b      	movge	r3, r7
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	bfc2      	ittt	gt
 800aa68:	1af6      	subgt	r6, r6, r3
 800aa6a:	1aff      	subgt	r7, r7, r3
 800aa6c:	ebaa 0a03 	subgt.w	sl, sl, r3
 800aa70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	dd17      	ble.n	800aaa6 <_strtod_l+0x736>
 800aa76:	4659      	mov	r1, fp
 800aa78:	461a      	mov	r2, r3
 800aa7a:	4620      	mov	r0, r4
 800aa7c:	f002 fcd4 	bl	800d428 <__pow5mult>
 800aa80:	4683      	mov	fp, r0
 800aa82:	2800      	cmp	r0, #0
 800aa84:	f43f aeb8 	beq.w	800a7f8 <_strtod_l+0x488>
 800aa88:	4601      	mov	r1, r0
 800aa8a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800aa8c:	4620      	mov	r0, r4
 800aa8e:	f002 fc21 	bl	800d2d4 <__multiply>
 800aa92:	900b      	str	r0, [sp, #44]	; 0x2c
 800aa94:	2800      	cmp	r0, #0
 800aa96:	f43f aeaf 	beq.w	800a7f8 <_strtod_l+0x488>
 800aa9a:	9916      	ldr	r1, [sp, #88]	; 0x58
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f002 fb03 	bl	800d0a8 <_Bfree>
 800aaa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aaa4:	9316      	str	r3, [sp, #88]	; 0x58
 800aaa6:	2e00      	cmp	r6, #0
 800aaa8:	f300 808c 	bgt.w	800abc4 <_strtod_l+0x854>
 800aaac:	9b08      	ldr	r3, [sp, #32]
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	dd08      	ble.n	800aac4 <_strtod_l+0x754>
 800aab2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800aab4:	9905      	ldr	r1, [sp, #20]
 800aab6:	4620      	mov	r0, r4
 800aab8:	f002 fcb6 	bl	800d428 <__pow5mult>
 800aabc:	9005      	str	r0, [sp, #20]
 800aabe:	2800      	cmp	r0, #0
 800aac0:	f43f ae9a 	beq.w	800a7f8 <_strtod_l+0x488>
 800aac4:	2f00      	cmp	r7, #0
 800aac6:	dd08      	ble.n	800aada <_strtod_l+0x76a>
 800aac8:	9905      	ldr	r1, [sp, #20]
 800aaca:	463a      	mov	r2, r7
 800aacc:	4620      	mov	r0, r4
 800aace:	f002 fd05 	bl	800d4dc <__lshift>
 800aad2:	9005      	str	r0, [sp, #20]
 800aad4:	2800      	cmp	r0, #0
 800aad6:	f43f ae8f 	beq.w	800a7f8 <_strtod_l+0x488>
 800aada:	f1ba 0f00 	cmp.w	sl, #0
 800aade:	dd08      	ble.n	800aaf2 <_strtod_l+0x782>
 800aae0:	4659      	mov	r1, fp
 800aae2:	4652      	mov	r2, sl
 800aae4:	4620      	mov	r0, r4
 800aae6:	f002 fcf9 	bl	800d4dc <__lshift>
 800aaea:	4683      	mov	fp, r0
 800aaec:	2800      	cmp	r0, #0
 800aaee:	f43f ae83 	beq.w	800a7f8 <_strtod_l+0x488>
 800aaf2:	9a05      	ldr	r2, [sp, #20]
 800aaf4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800aaf6:	4620      	mov	r0, r4
 800aaf8:	f002 fd78 	bl	800d5ec <__mdiff>
 800aafc:	4605      	mov	r5, r0
 800aafe:	2800      	cmp	r0, #0
 800ab00:	f43f ae7a 	beq.w	800a7f8 <_strtod_l+0x488>
 800ab04:	68c3      	ldr	r3, [r0, #12]
 800ab06:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab08:	2300      	movs	r3, #0
 800ab0a:	60c3      	str	r3, [r0, #12]
 800ab0c:	4659      	mov	r1, fp
 800ab0e:	f002 fd51 	bl	800d5b4 <__mcmp>
 800ab12:	2800      	cmp	r0, #0
 800ab14:	da60      	bge.n	800abd8 <_strtod_l+0x868>
 800ab16:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab18:	ea53 0308 	orrs.w	r3, r3, r8
 800ab1c:	f040 8084 	bne.w	800ac28 <_strtod_l+0x8b8>
 800ab20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d17f      	bne.n	800ac28 <_strtod_l+0x8b8>
 800ab28:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ab2c:	0d1b      	lsrs	r3, r3, #20
 800ab2e:	051b      	lsls	r3, r3, #20
 800ab30:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ab34:	d978      	bls.n	800ac28 <_strtod_l+0x8b8>
 800ab36:	696b      	ldr	r3, [r5, #20]
 800ab38:	b913      	cbnz	r3, 800ab40 <_strtod_l+0x7d0>
 800ab3a:	692b      	ldr	r3, [r5, #16]
 800ab3c:	2b01      	cmp	r3, #1
 800ab3e:	dd73      	ble.n	800ac28 <_strtod_l+0x8b8>
 800ab40:	4629      	mov	r1, r5
 800ab42:	2201      	movs	r2, #1
 800ab44:	4620      	mov	r0, r4
 800ab46:	f002 fcc9 	bl	800d4dc <__lshift>
 800ab4a:	4659      	mov	r1, fp
 800ab4c:	4605      	mov	r5, r0
 800ab4e:	f002 fd31 	bl	800d5b4 <__mcmp>
 800ab52:	2800      	cmp	r0, #0
 800ab54:	dd68      	ble.n	800ac28 <_strtod_l+0x8b8>
 800ab56:	9904      	ldr	r1, [sp, #16]
 800ab58:	4a54      	ldr	r2, [pc, #336]	; (800acac <_strtod_l+0x93c>)
 800ab5a:	464b      	mov	r3, r9
 800ab5c:	2900      	cmp	r1, #0
 800ab5e:	f000 8084 	beq.w	800ac6a <_strtod_l+0x8fa>
 800ab62:	ea02 0109 	and.w	r1, r2, r9
 800ab66:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ab6a:	dc7e      	bgt.n	800ac6a <_strtod_l+0x8fa>
 800ab6c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ab70:	f77f aeb3 	ble.w	800a8da <_strtod_l+0x56a>
 800ab74:	4b4e      	ldr	r3, [pc, #312]	; (800acb0 <_strtod_l+0x940>)
 800ab76:	4640      	mov	r0, r8
 800ab78:	4649      	mov	r1, r9
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f7f5 fd4c 	bl	8000618 <__aeabi_dmul>
 800ab80:	4b4a      	ldr	r3, [pc, #296]	; (800acac <_strtod_l+0x93c>)
 800ab82:	400b      	ands	r3, r1
 800ab84:	4680      	mov	r8, r0
 800ab86:	4689      	mov	r9, r1
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	f47f ae3f 	bne.w	800a80c <_strtod_l+0x49c>
 800ab8e:	2322      	movs	r3, #34	; 0x22
 800ab90:	6023      	str	r3, [r4, #0]
 800ab92:	e63b      	b.n	800a80c <_strtod_l+0x49c>
 800ab94:	f04f 32ff 	mov.w	r2, #4294967295
 800ab98:	fa02 f303 	lsl.w	r3, r2, r3
 800ab9c:	ea03 0808 	and.w	r8, r3, r8
 800aba0:	e6e8      	b.n	800a974 <_strtod_l+0x604>
 800aba2:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800aba6:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800abaa:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800abae:	36e2      	adds	r6, #226	; 0xe2
 800abb0:	fa01 f306 	lsl.w	r3, r1, r6
 800abb4:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800abb8:	e748      	b.n	800aa4c <_strtod_l+0x6dc>
 800abba:	2100      	movs	r1, #0
 800abbc:	2301      	movs	r3, #1
 800abbe:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800abc2:	e743      	b.n	800aa4c <_strtod_l+0x6dc>
 800abc4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800abc6:	4632      	mov	r2, r6
 800abc8:	4620      	mov	r0, r4
 800abca:	f002 fc87 	bl	800d4dc <__lshift>
 800abce:	9016      	str	r0, [sp, #88]	; 0x58
 800abd0:	2800      	cmp	r0, #0
 800abd2:	f47f af6b 	bne.w	800aaac <_strtod_l+0x73c>
 800abd6:	e60f      	b.n	800a7f8 <_strtod_l+0x488>
 800abd8:	46ca      	mov	sl, r9
 800abda:	d171      	bne.n	800acc0 <_strtod_l+0x950>
 800abdc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800abde:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800abe2:	b352      	cbz	r2, 800ac3a <_strtod_l+0x8ca>
 800abe4:	4a33      	ldr	r2, [pc, #204]	; (800acb4 <_strtod_l+0x944>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d12a      	bne.n	800ac40 <_strtod_l+0x8d0>
 800abea:	9b04      	ldr	r3, [sp, #16]
 800abec:	4641      	mov	r1, r8
 800abee:	b1fb      	cbz	r3, 800ac30 <_strtod_l+0x8c0>
 800abf0:	4b2e      	ldr	r3, [pc, #184]	; (800acac <_strtod_l+0x93c>)
 800abf2:	ea09 0303 	and.w	r3, r9, r3
 800abf6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800abfa:	f04f 32ff 	mov.w	r2, #4294967295
 800abfe:	d81a      	bhi.n	800ac36 <_strtod_l+0x8c6>
 800ac00:	0d1b      	lsrs	r3, r3, #20
 800ac02:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ac06:	fa02 f303 	lsl.w	r3, r2, r3
 800ac0a:	4299      	cmp	r1, r3
 800ac0c:	d118      	bne.n	800ac40 <_strtod_l+0x8d0>
 800ac0e:	4b2a      	ldr	r3, [pc, #168]	; (800acb8 <_strtod_l+0x948>)
 800ac10:	459a      	cmp	sl, r3
 800ac12:	d102      	bne.n	800ac1a <_strtod_l+0x8aa>
 800ac14:	3101      	adds	r1, #1
 800ac16:	f43f adef 	beq.w	800a7f8 <_strtod_l+0x488>
 800ac1a:	4b24      	ldr	r3, [pc, #144]	; (800acac <_strtod_l+0x93c>)
 800ac1c:	ea0a 0303 	and.w	r3, sl, r3
 800ac20:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800ac24:	f04f 0800 	mov.w	r8, #0
 800ac28:	9b04      	ldr	r3, [sp, #16]
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d1a2      	bne.n	800ab74 <_strtod_l+0x804>
 800ac2e:	e5ed      	b.n	800a80c <_strtod_l+0x49c>
 800ac30:	f04f 33ff 	mov.w	r3, #4294967295
 800ac34:	e7e9      	b.n	800ac0a <_strtod_l+0x89a>
 800ac36:	4613      	mov	r3, r2
 800ac38:	e7e7      	b.n	800ac0a <_strtod_l+0x89a>
 800ac3a:	ea53 0308 	orrs.w	r3, r3, r8
 800ac3e:	d08a      	beq.n	800ab56 <_strtod_l+0x7e6>
 800ac40:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac42:	b1e3      	cbz	r3, 800ac7e <_strtod_l+0x90e>
 800ac44:	ea13 0f0a 	tst.w	r3, sl
 800ac48:	d0ee      	beq.n	800ac28 <_strtod_l+0x8b8>
 800ac4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ac4c:	9a04      	ldr	r2, [sp, #16]
 800ac4e:	4640      	mov	r0, r8
 800ac50:	4649      	mov	r1, r9
 800ac52:	b1c3      	cbz	r3, 800ac86 <_strtod_l+0x916>
 800ac54:	f7ff fb6d 	bl	800a332 <sulp>
 800ac58:	4602      	mov	r2, r0
 800ac5a:	460b      	mov	r3, r1
 800ac5c:	ec51 0b18 	vmov	r0, r1, d8
 800ac60:	f7f5 fb24 	bl	80002ac <__adddf3>
 800ac64:	4680      	mov	r8, r0
 800ac66:	4689      	mov	r9, r1
 800ac68:	e7de      	b.n	800ac28 <_strtod_l+0x8b8>
 800ac6a:	4013      	ands	r3, r2
 800ac6c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ac70:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800ac74:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800ac78:	f04f 38ff 	mov.w	r8, #4294967295
 800ac7c:	e7d4      	b.n	800ac28 <_strtod_l+0x8b8>
 800ac7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ac80:	ea13 0f08 	tst.w	r3, r8
 800ac84:	e7e0      	b.n	800ac48 <_strtod_l+0x8d8>
 800ac86:	f7ff fb54 	bl	800a332 <sulp>
 800ac8a:	4602      	mov	r2, r0
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	ec51 0b18 	vmov	r0, r1, d8
 800ac92:	f7f5 fb09 	bl	80002a8 <__aeabi_dsub>
 800ac96:	2200      	movs	r2, #0
 800ac98:	2300      	movs	r3, #0
 800ac9a:	4680      	mov	r8, r0
 800ac9c:	4689      	mov	r9, r1
 800ac9e:	f7f5 ff23 	bl	8000ae8 <__aeabi_dcmpeq>
 800aca2:	2800      	cmp	r0, #0
 800aca4:	d0c0      	beq.n	800ac28 <_strtod_l+0x8b8>
 800aca6:	e618      	b.n	800a8da <_strtod_l+0x56a>
 800aca8:	fffffc02 	.word	0xfffffc02
 800acac:	7ff00000 	.word	0x7ff00000
 800acb0:	39500000 	.word	0x39500000
 800acb4:	000fffff 	.word	0x000fffff
 800acb8:	7fefffff 	.word	0x7fefffff
 800acbc:	0800e560 	.word	0x0800e560
 800acc0:	4659      	mov	r1, fp
 800acc2:	4628      	mov	r0, r5
 800acc4:	f002 fde6 	bl	800d894 <__ratio>
 800acc8:	ec57 6b10 	vmov	r6, r7, d0
 800accc:	ee10 0a10 	vmov	r0, s0
 800acd0:	2200      	movs	r2, #0
 800acd2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800acd6:	4639      	mov	r1, r7
 800acd8:	f7f5 ff1a 	bl	8000b10 <__aeabi_dcmple>
 800acdc:	2800      	cmp	r0, #0
 800acde:	d071      	beq.n	800adc4 <_strtod_l+0xa54>
 800ace0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d17c      	bne.n	800ade0 <_strtod_l+0xa70>
 800ace6:	f1b8 0f00 	cmp.w	r8, #0
 800acea:	d15a      	bne.n	800ada2 <_strtod_l+0xa32>
 800acec:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d15d      	bne.n	800adb0 <_strtod_l+0xa40>
 800acf4:	4b90      	ldr	r3, [pc, #576]	; (800af38 <_strtod_l+0xbc8>)
 800acf6:	2200      	movs	r2, #0
 800acf8:	4630      	mov	r0, r6
 800acfa:	4639      	mov	r1, r7
 800acfc:	f7f5 fefe 	bl	8000afc <__aeabi_dcmplt>
 800ad00:	2800      	cmp	r0, #0
 800ad02:	d15c      	bne.n	800adbe <_strtod_l+0xa4e>
 800ad04:	4630      	mov	r0, r6
 800ad06:	4639      	mov	r1, r7
 800ad08:	4b8c      	ldr	r3, [pc, #560]	; (800af3c <_strtod_l+0xbcc>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	f7f5 fc84 	bl	8000618 <__aeabi_dmul>
 800ad10:	4606      	mov	r6, r0
 800ad12:	460f      	mov	r7, r1
 800ad14:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800ad18:	9606      	str	r6, [sp, #24]
 800ad1a:	9307      	str	r3, [sp, #28]
 800ad1c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad20:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ad24:	4b86      	ldr	r3, [pc, #536]	; (800af40 <_strtod_l+0xbd0>)
 800ad26:	ea0a 0303 	and.w	r3, sl, r3
 800ad2a:	930d      	str	r3, [sp, #52]	; 0x34
 800ad2c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ad2e:	4b85      	ldr	r3, [pc, #532]	; (800af44 <_strtod_l+0xbd4>)
 800ad30:	429a      	cmp	r2, r3
 800ad32:	f040 8090 	bne.w	800ae56 <_strtod_l+0xae6>
 800ad36:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800ad3a:	ec49 8b10 	vmov	d0, r8, r9
 800ad3e:	f002 fcdf 	bl	800d700 <__ulp>
 800ad42:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ad46:	ec51 0b10 	vmov	r0, r1, d0
 800ad4a:	f7f5 fc65 	bl	8000618 <__aeabi_dmul>
 800ad4e:	4642      	mov	r2, r8
 800ad50:	464b      	mov	r3, r9
 800ad52:	f7f5 faab 	bl	80002ac <__adddf3>
 800ad56:	460b      	mov	r3, r1
 800ad58:	4979      	ldr	r1, [pc, #484]	; (800af40 <_strtod_l+0xbd0>)
 800ad5a:	4a7b      	ldr	r2, [pc, #492]	; (800af48 <_strtod_l+0xbd8>)
 800ad5c:	4019      	ands	r1, r3
 800ad5e:	4291      	cmp	r1, r2
 800ad60:	4680      	mov	r8, r0
 800ad62:	d944      	bls.n	800adee <_strtod_l+0xa7e>
 800ad64:	ee18 2a90 	vmov	r2, s17
 800ad68:	4b78      	ldr	r3, [pc, #480]	; (800af4c <_strtod_l+0xbdc>)
 800ad6a:	429a      	cmp	r2, r3
 800ad6c:	d104      	bne.n	800ad78 <_strtod_l+0xa08>
 800ad6e:	ee18 3a10 	vmov	r3, s16
 800ad72:	3301      	adds	r3, #1
 800ad74:	f43f ad40 	beq.w	800a7f8 <_strtod_l+0x488>
 800ad78:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800af4c <_strtod_l+0xbdc>
 800ad7c:	f04f 38ff 	mov.w	r8, #4294967295
 800ad80:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ad82:	4620      	mov	r0, r4
 800ad84:	f002 f990 	bl	800d0a8 <_Bfree>
 800ad88:	9905      	ldr	r1, [sp, #20]
 800ad8a:	4620      	mov	r0, r4
 800ad8c:	f002 f98c 	bl	800d0a8 <_Bfree>
 800ad90:	4659      	mov	r1, fp
 800ad92:	4620      	mov	r0, r4
 800ad94:	f002 f988 	bl	800d0a8 <_Bfree>
 800ad98:	4629      	mov	r1, r5
 800ad9a:	4620      	mov	r0, r4
 800ad9c:	f002 f984 	bl	800d0a8 <_Bfree>
 800ada0:	e609      	b.n	800a9b6 <_strtod_l+0x646>
 800ada2:	f1b8 0f01 	cmp.w	r8, #1
 800ada6:	d103      	bne.n	800adb0 <_strtod_l+0xa40>
 800ada8:	f1b9 0f00 	cmp.w	r9, #0
 800adac:	f43f ad95 	beq.w	800a8da <_strtod_l+0x56a>
 800adb0:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800af08 <_strtod_l+0xb98>
 800adb4:	4f60      	ldr	r7, [pc, #384]	; (800af38 <_strtod_l+0xbc8>)
 800adb6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800adba:	2600      	movs	r6, #0
 800adbc:	e7ae      	b.n	800ad1c <_strtod_l+0x9ac>
 800adbe:	4f5f      	ldr	r7, [pc, #380]	; (800af3c <_strtod_l+0xbcc>)
 800adc0:	2600      	movs	r6, #0
 800adc2:	e7a7      	b.n	800ad14 <_strtod_l+0x9a4>
 800adc4:	4b5d      	ldr	r3, [pc, #372]	; (800af3c <_strtod_l+0xbcc>)
 800adc6:	4630      	mov	r0, r6
 800adc8:	4639      	mov	r1, r7
 800adca:	2200      	movs	r2, #0
 800adcc:	f7f5 fc24 	bl	8000618 <__aeabi_dmul>
 800add0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800add2:	4606      	mov	r6, r0
 800add4:	460f      	mov	r7, r1
 800add6:	2b00      	cmp	r3, #0
 800add8:	d09c      	beq.n	800ad14 <_strtod_l+0x9a4>
 800adda:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800adde:	e79d      	b.n	800ad1c <_strtod_l+0x9ac>
 800ade0:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800af10 <_strtod_l+0xba0>
 800ade4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ade8:	ec57 6b17 	vmov	r6, r7, d7
 800adec:	e796      	b.n	800ad1c <_strtod_l+0x9ac>
 800adee:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800adf2:	9b04      	ldr	r3, [sp, #16]
 800adf4:	46ca      	mov	sl, r9
 800adf6:	2b00      	cmp	r3, #0
 800adf8:	d1c2      	bne.n	800ad80 <_strtod_l+0xa10>
 800adfa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800adfe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ae00:	0d1b      	lsrs	r3, r3, #20
 800ae02:	051b      	lsls	r3, r3, #20
 800ae04:	429a      	cmp	r2, r3
 800ae06:	d1bb      	bne.n	800ad80 <_strtod_l+0xa10>
 800ae08:	4630      	mov	r0, r6
 800ae0a:	4639      	mov	r1, r7
 800ae0c:	f7f5 fefc 	bl	8000c08 <__aeabi_d2lz>
 800ae10:	f7f5 fbd4 	bl	80005bc <__aeabi_l2d>
 800ae14:	4602      	mov	r2, r0
 800ae16:	460b      	mov	r3, r1
 800ae18:	4630      	mov	r0, r6
 800ae1a:	4639      	mov	r1, r7
 800ae1c:	f7f5 fa44 	bl	80002a8 <__aeabi_dsub>
 800ae20:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800ae22:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ae26:	ea43 0308 	orr.w	r3, r3, r8
 800ae2a:	4313      	orrs	r3, r2
 800ae2c:	4606      	mov	r6, r0
 800ae2e:	460f      	mov	r7, r1
 800ae30:	d054      	beq.n	800aedc <_strtod_l+0xb6c>
 800ae32:	a339      	add	r3, pc, #228	; (adr r3, 800af18 <_strtod_l+0xba8>)
 800ae34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae38:	f7f5 fe60 	bl	8000afc <__aeabi_dcmplt>
 800ae3c:	2800      	cmp	r0, #0
 800ae3e:	f47f ace5 	bne.w	800a80c <_strtod_l+0x49c>
 800ae42:	a337      	add	r3, pc, #220	; (adr r3, 800af20 <_strtod_l+0xbb0>)
 800ae44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae48:	4630      	mov	r0, r6
 800ae4a:	4639      	mov	r1, r7
 800ae4c:	f7f5 fe74 	bl	8000b38 <__aeabi_dcmpgt>
 800ae50:	2800      	cmp	r0, #0
 800ae52:	d095      	beq.n	800ad80 <_strtod_l+0xa10>
 800ae54:	e4da      	b.n	800a80c <_strtod_l+0x49c>
 800ae56:	9b04      	ldr	r3, [sp, #16]
 800ae58:	b333      	cbz	r3, 800aea8 <_strtod_l+0xb38>
 800ae5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ae5c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ae60:	d822      	bhi.n	800aea8 <_strtod_l+0xb38>
 800ae62:	a331      	add	r3, pc, #196	; (adr r3, 800af28 <_strtod_l+0xbb8>)
 800ae64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae68:	4630      	mov	r0, r6
 800ae6a:	4639      	mov	r1, r7
 800ae6c:	f7f5 fe50 	bl	8000b10 <__aeabi_dcmple>
 800ae70:	b1a0      	cbz	r0, 800ae9c <_strtod_l+0xb2c>
 800ae72:	4639      	mov	r1, r7
 800ae74:	4630      	mov	r0, r6
 800ae76:	f7f5 fea7 	bl	8000bc8 <__aeabi_d2uiz>
 800ae7a:	2801      	cmp	r0, #1
 800ae7c:	bf38      	it	cc
 800ae7e:	2001      	movcc	r0, #1
 800ae80:	f7f5 fb50 	bl	8000524 <__aeabi_ui2d>
 800ae84:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ae86:	4606      	mov	r6, r0
 800ae88:	460f      	mov	r7, r1
 800ae8a:	bb23      	cbnz	r3, 800aed6 <_strtod_l+0xb66>
 800ae8c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ae90:	9010      	str	r0, [sp, #64]	; 0x40
 800ae92:	9311      	str	r3, [sp, #68]	; 0x44
 800ae94:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ae98:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ae9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ae9e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800aea0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800aea4:	1a9b      	subs	r3, r3, r2
 800aea6:	930f      	str	r3, [sp, #60]	; 0x3c
 800aea8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800aeac:	eeb0 0a48 	vmov.f32	s0, s16
 800aeb0:	eef0 0a68 	vmov.f32	s1, s17
 800aeb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800aeb8:	f002 fc22 	bl	800d700 <__ulp>
 800aebc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800aec0:	ec53 2b10 	vmov	r2, r3, d0
 800aec4:	f7f5 fba8 	bl	8000618 <__aeabi_dmul>
 800aec8:	ec53 2b18 	vmov	r2, r3, d8
 800aecc:	f7f5 f9ee 	bl	80002ac <__adddf3>
 800aed0:	4680      	mov	r8, r0
 800aed2:	4689      	mov	r9, r1
 800aed4:	e78d      	b.n	800adf2 <_strtod_l+0xa82>
 800aed6:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800aeda:	e7db      	b.n	800ae94 <_strtod_l+0xb24>
 800aedc:	a314      	add	r3, pc, #80	; (adr r3, 800af30 <_strtod_l+0xbc0>)
 800aede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aee2:	f7f5 fe0b 	bl	8000afc <__aeabi_dcmplt>
 800aee6:	e7b3      	b.n	800ae50 <_strtod_l+0xae0>
 800aee8:	2300      	movs	r3, #0
 800aeea:	930a      	str	r3, [sp, #40]	; 0x28
 800aeec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aeee:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800aef0:	6013      	str	r3, [r2, #0]
 800aef2:	f7ff ba7c 	b.w	800a3ee <_strtod_l+0x7e>
 800aef6:	2a65      	cmp	r2, #101	; 0x65
 800aef8:	f43f ab75 	beq.w	800a5e6 <_strtod_l+0x276>
 800aefc:	2a45      	cmp	r2, #69	; 0x45
 800aefe:	f43f ab72 	beq.w	800a5e6 <_strtod_l+0x276>
 800af02:	2301      	movs	r3, #1
 800af04:	f7ff bbaa 	b.w	800a65c <_strtod_l+0x2ec>
 800af08:	00000000 	.word	0x00000000
 800af0c:	bff00000 	.word	0xbff00000
 800af10:	00000000 	.word	0x00000000
 800af14:	3ff00000 	.word	0x3ff00000
 800af18:	94a03595 	.word	0x94a03595
 800af1c:	3fdfffff 	.word	0x3fdfffff
 800af20:	35afe535 	.word	0x35afe535
 800af24:	3fe00000 	.word	0x3fe00000
 800af28:	ffc00000 	.word	0xffc00000
 800af2c:	41dfffff 	.word	0x41dfffff
 800af30:	94a03595 	.word	0x94a03595
 800af34:	3fcfffff 	.word	0x3fcfffff
 800af38:	3ff00000 	.word	0x3ff00000
 800af3c:	3fe00000 	.word	0x3fe00000
 800af40:	7ff00000 	.word	0x7ff00000
 800af44:	7fe00000 	.word	0x7fe00000
 800af48:	7c9fffff 	.word	0x7c9fffff
 800af4c:	7fefffff 	.word	0x7fefffff

0800af50 <strtod>:
 800af50:	460a      	mov	r2, r1
 800af52:	4601      	mov	r1, r0
 800af54:	4802      	ldr	r0, [pc, #8]	; (800af60 <strtod+0x10>)
 800af56:	4b03      	ldr	r3, [pc, #12]	; (800af64 <strtod+0x14>)
 800af58:	6800      	ldr	r0, [r0, #0]
 800af5a:	f7ff ba09 	b.w	800a370 <_strtod_l>
 800af5e:	bf00      	nop
 800af60:	2000023c 	.word	0x2000023c
 800af64:	20000084 	.word	0x20000084

0800af68 <__cvt>:
 800af68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800af6c:	ec55 4b10 	vmov	r4, r5, d0
 800af70:	2d00      	cmp	r5, #0
 800af72:	460e      	mov	r6, r1
 800af74:	4619      	mov	r1, r3
 800af76:	462b      	mov	r3, r5
 800af78:	bfbb      	ittet	lt
 800af7a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800af7e:	461d      	movlt	r5, r3
 800af80:	2300      	movge	r3, #0
 800af82:	232d      	movlt	r3, #45	; 0x2d
 800af84:	700b      	strb	r3, [r1, #0]
 800af86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800af88:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800af8c:	4691      	mov	r9, r2
 800af8e:	f023 0820 	bic.w	r8, r3, #32
 800af92:	bfbc      	itt	lt
 800af94:	4622      	movlt	r2, r4
 800af96:	4614      	movlt	r4, r2
 800af98:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800af9c:	d005      	beq.n	800afaa <__cvt+0x42>
 800af9e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800afa2:	d100      	bne.n	800afa6 <__cvt+0x3e>
 800afa4:	3601      	adds	r6, #1
 800afa6:	2102      	movs	r1, #2
 800afa8:	e000      	b.n	800afac <__cvt+0x44>
 800afaa:	2103      	movs	r1, #3
 800afac:	ab03      	add	r3, sp, #12
 800afae:	9301      	str	r3, [sp, #4]
 800afb0:	ab02      	add	r3, sp, #8
 800afb2:	9300      	str	r3, [sp, #0]
 800afb4:	ec45 4b10 	vmov	d0, r4, r5
 800afb8:	4653      	mov	r3, sl
 800afba:	4632      	mov	r2, r6
 800afbc:	f000 fe8c 	bl	800bcd8 <_dtoa_r>
 800afc0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800afc4:	4607      	mov	r7, r0
 800afc6:	d102      	bne.n	800afce <__cvt+0x66>
 800afc8:	f019 0f01 	tst.w	r9, #1
 800afcc:	d022      	beq.n	800b014 <__cvt+0xac>
 800afce:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800afd2:	eb07 0906 	add.w	r9, r7, r6
 800afd6:	d110      	bne.n	800affa <__cvt+0x92>
 800afd8:	783b      	ldrb	r3, [r7, #0]
 800afda:	2b30      	cmp	r3, #48	; 0x30
 800afdc:	d10a      	bne.n	800aff4 <__cvt+0x8c>
 800afde:	2200      	movs	r2, #0
 800afe0:	2300      	movs	r3, #0
 800afe2:	4620      	mov	r0, r4
 800afe4:	4629      	mov	r1, r5
 800afe6:	f7f5 fd7f 	bl	8000ae8 <__aeabi_dcmpeq>
 800afea:	b918      	cbnz	r0, 800aff4 <__cvt+0x8c>
 800afec:	f1c6 0601 	rsb	r6, r6, #1
 800aff0:	f8ca 6000 	str.w	r6, [sl]
 800aff4:	f8da 3000 	ldr.w	r3, [sl]
 800aff8:	4499      	add	r9, r3
 800affa:	2200      	movs	r2, #0
 800affc:	2300      	movs	r3, #0
 800affe:	4620      	mov	r0, r4
 800b000:	4629      	mov	r1, r5
 800b002:	f7f5 fd71 	bl	8000ae8 <__aeabi_dcmpeq>
 800b006:	b108      	cbz	r0, 800b00c <__cvt+0xa4>
 800b008:	f8cd 900c 	str.w	r9, [sp, #12]
 800b00c:	2230      	movs	r2, #48	; 0x30
 800b00e:	9b03      	ldr	r3, [sp, #12]
 800b010:	454b      	cmp	r3, r9
 800b012:	d307      	bcc.n	800b024 <__cvt+0xbc>
 800b014:	9b03      	ldr	r3, [sp, #12]
 800b016:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b018:	1bdb      	subs	r3, r3, r7
 800b01a:	4638      	mov	r0, r7
 800b01c:	6013      	str	r3, [r2, #0]
 800b01e:	b004      	add	sp, #16
 800b020:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b024:	1c59      	adds	r1, r3, #1
 800b026:	9103      	str	r1, [sp, #12]
 800b028:	701a      	strb	r2, [r3, #0]
 800b02a:	e7f0      	b.n	800b00e <__cvt+0xa6>

0800b02c <__exponent>:
 800b02c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b02e:	4603      	mov	r3, r0
 800b030:	2900      	cmp	r1, #0
 800b032:	bfb8      	it	lt
 800b034:	4249      	neglt	r1, r1
 800b036:	f803 2b02 	strb.w	r2, [r3], #2
 800b03a:	bfb4      	ite	lt
 800b03c:	222d      	movlt	r2, #45	; 0x2d
 800b03e:	222b      	movge	r2, #43	; 0x2b
 800b040:	2909      	cmp	r1, #9
 800b042:	7042      	strb	r2, [r0, #1]
 800b044:	dd2a      	ble.n	800b09c <__exponent+0x70>
 800b046:	f10d 0207 	add.w	r2, sp, #7
 800b04a:	4617      	mov	r7, r2
 800b04c:	260a      	movs	r6, #10
 800b04e:	4694      	mov	ip, r2
 800b050:	fb91 f5f6 	sdiv	r5, r1, r6
 800b054:	fb06 1415 	mls	r4, r6, r5, r1
 800b058:	3430      	adds	r4, #48	; 0x30
 800b05a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b05e:	460c      	mov	r4, r1
 800b060:	2c63      	cmp	r4, #99	; 0x63
 800b062:	f102 32ff 	add.w	r2, r2, #4294967295
 800b066:	4629      	mov	r1, r5
 800b068:	dcf1      	bgt.n	800b04e <__exponent+0x22>
 800b06a:	3130      	adds	r1, #48	; 0x30
 800b06c:	f1ac 0402 	sub.w	r4, ip, #2
 800b070:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b074:	1c41      	adds	r1, r0, #1
 800b076:	4622      	mov	r2, r4
 800b078:	42ba      	cmp	r2, r7
 800b07a:	d30a      	bcc.n	800b092 <__exponent+0x66>
 800b07c:	f10d 0209 	add.w	r2, sp, #9
 800b080:	eba2 020c 	sub.w	r2, r2, ip
 800b084:	42bc      	cmp	r4, r7
 800b086:	bf88      	it	hi
 800b088:	2200      	movhi	r2, #0
 800b08a:	4413      	add	r3, r2
 800b08c:	1a18      	subs	r0, r3, r0
 800b08e:	b003      	add	sp, #12
 800b090:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b092:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b096:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b09a:	e7ed      	b.n	800b078 <__exponent+0x4c>
 800b09c:	2330      	movs	r3, #48	; 0x30
 800b09e:	3130      	adds	r1, #48	; 0x30
 800b0a0:	7083      	strb	r3, [r0, #2]
 800b0a2:	70c1      	strb	r1, [r0, #3]
 800b0a4:	1d03      	adds	r3, r0, #4
 800b0a6:	e7f1      	b.n	800b08c <__exponent+0x60>

0800b0a8 <_printf_float>:
 800b0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0ac:	ed2d 8b02 	vpush	{d8}
 800b0b0:	b08d      	sub	sp, #52	; 0x34
 800b0b2:	460c      	mov	r4, r1
 800b0b4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b0b8:	4616      	mov	r6, r2
 800b0ba:	461f      	mov	r7, r3
 800b0bc:	4605      	mov	r5, r0
 800b0be:	f000 fce7 	bl	800ba90 <_localeconv_r>
 800b0c2:	f8d0 a000 	ldr.w	sl, [r0]
 800b0c6:	4650      	mov	r0, sl
 800b0c8:	f7f5 f8e2 	bl	8000290 <strlen>
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	930a      	str	r3, [sp, #40]	; 0x28
 800b0d0:	6823      	ldr	r3, [r4, #0]
 800b0d2:	9305      	str	r3, [sp, #20]
 800b0d4:	f8d8 3000 	ldr.w	r3, [r8]
 800b0d8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b0dc:	3307      	adds	r3, #7
 800b0de:	f023 0307 	bic.w	r3, r3, #7
 800b0e2:	f103 0208 	add.w	r2, r3, #8
 800b0e6:	f8c8 2000 	str.w	r2, [r8]
 800b0ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b0ee:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b0f2:	9307      	str	r3, [sp, #28]
 800b0f4:	f8cd 8018 	str.w	r8, [sp, #24]
 800b0f8:	ee08 0a10 	vmov	s16, r0
 800b0fc:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b100:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b104:	4b9e      	ldr	r3, [pc, #632]	; (800b380 <_printf_float+0x2d8>)
 800b106:	f04f 32ff 	mov.w	r2, #4294967295
 800b10a:	f7f5 fd1f 	bl	8000b4c <__aeabi_dcmpun>
 800b10e:	bb88      	cbnz	r0, 800b174 <_printf_float+0xcc>
 800b110:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b114:	4b9a      	ldr	r3, [pc, #616]	; (800b380 <_printf_float+0x2d8>)
 800b116:	f04f 32ff 	mov.w	r2, #4294967295
 800b11a:	f7f5 fcf9 	bl	8000b10 <__aeabi_dcmple>
 800b11e:	bb48      	cbnz	r0, 800b174 <_printf_float+0xcc>
 800b120:	2200      	movs	r2, #0
 800b122:	2300      	movs	r3, #0
 800b124:	4640      	mov	r0, r8
 800b126:	4649      	mov	r1, r9
 800b128:	f7f5 fce8 	bl	8000afc <__aeabi_dcmplt>
 800b12c:	b110      	cbz	r0, 800b134 <_printf_float+0x8c>
 800b12e:	232d      	movs	r3, #45	; 0x2d
 800b130:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b134:	4a93      	ldr	r2, [pc, #588]	; (800b384 <_printf_float+0x2dc>)
 800b136:	4b94      	ldr	r3, [pc, #592]	; (800b388 <_printf_float+0x2e0>)
 800b138:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b13c:	bf94      	ite	ls
 800b13e:	4690      	movls	r8, r2
 800b140:	4698      	movhi	r8, r3
 800b142:	2303      	movs	r3, #3
 800b144:	6123      	str	r3, [r4, #16]
 800b146:	9b05      	ldr	r3, [sp, #20]
 800b148:	f023 0304 	bic.w	r3, r3, #4
 800b14c:	6023      	str	r3, [r4, #0]
 800b14e:	f04f 0900 	mov.w	r9, #0
 800b152:	9700      	str	r7, [sp, #0]
 800b154:	4633      	mov	r3, r6
 800b156:	aa0b      	add	r2, sp, #44	; 0x2c
 800b158:	4621      	mov	r1, r4
 800b15a:	4628      	mov	r0, r5
 800b15c:	f000 f9da 	bl	800b514 <_printf_common>
 800b160:	3001      	adds	r0, #1
 800b162:	f040 8090 	bne.w	800b286 <_printf_float+0x1de>
 800b166:	f04f 30ff 	mov.w	r0, #4294967295
 800b16a:	b00d      	add	sp, #52	; 0x34
 800b16c:	ecbd 8b02 	vpop	{d8}
 800b170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b174:	4642      	mov	r2, r8
 800b176:	464b      	mov	r3, r9
 800b178:	4640      	mov	r0, r8
 800b17a:	4649      	mov	r1, r9
 800b17c:	f7f5 fce6 	bl	8000b4c <__aeabi_dcmpun>
 800b180:	b140      	cbz	r0, 800b194 <_printf_float+0xec>
 800b182:	464b      	mov	r3, r9
 800b184:	2b00      	cmp	r3, #0
 800b186:	bfbc      	itt	lt
 800b188:	232d      	movlt	r3, #45	; 0x2d
 800b18a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b18e:	4a7f      	ldr	r2, [pc, #508]	; (800b38c <_printf_float+0x2e4>)
 800b190:	4b7f      	ldr	r3, [pc, #508]	; (800b390 <_printf_float+0x2e8>)
 800b192:	e7d1      	b.n	800b138 <_printf_float+0x90>
 800b194:	6863      	ldr	r3, [r4, #4]
 800b196:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b19a:	9206      	str	r2, [sp, #24]
 800b19c:	1c5a      	adds	r2, r3, #1
 800b19e:	d13f      	bne.n	800b220 <_printf_float+0x178>
 800b1a0:	2306      	movs	r3, #6
 800b1a2:	6063      	str	r3, [r4, #4]
 800b1a4:	9b05      	ldr	r3, [sp, #20]
 800b1a6:	6861      	ldr	r1, [r4, #4]
 800b1a8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	9303      	str	r3, [sp, #12]
 800b1b0:	ab0a      	add	r3, sp, #40	; 0x28
 800b1b2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b1b6:	ab09      	add	r3, sp, #36	; 0x24
 800b1b8:	ec49 8b10 	vmov	d0, r8, r9
 800b1bc:	9300      	str	r3, [sp, #0]
 800b1be:	6022      	str	r2, [r4, #0]
 800b1c0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b1c4:	4628      	mov	r0, r5
 800b1c6:	f7ff fecf 	bl	800af68 <__cvt>
 800b1ca:	9b06      	ldr	r3, [sp, #24]
 800b1cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b1ce:	2b47      	cmp	r3, #71	; 0x47
 800b1d0:	4680      	mov	r8, r0
 800b1d2:	d108      	bne.n	800b1e6 <_printf_float+0x13e>
 800b1d4:	1cc8      	adds	r0, r1, #3
 800b1d6:	db02      	blt.n	800b1de <_printf_float+0x136>
 800b1d8:	6863      	ldr	r3, [r4, #4]
 800b1da:	4299      	cmp	r1, r3
 800b1dc:	dd41      	ble.n	800b262 <_printf_float+0x1ba>
 800b1de:	f1ab 0302 	sub.w	r3, fp, #2
 800b1e2:	fa5f fb83 	uxtb.w	fp, r3
 800b1e6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b1ea:	d820      	bhi.n	800b22e <_printf_float+0x186>
 800b1ec:	3901      	subs	r1, #1
 800b1ee:	465a      	mov	r2, fp
 800b1f0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b1f4:	9109      	str	r1, [sp, #36]	; 0x24
 800b1f6:	f7ff ff19 	bl	800b02c <__exponent>
 800b1fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b1fc:	1813      	adds	r3, r2, r0
 800b1fe:	2a01      	cmp	r2, #1
 800b200:	4681      	mov	r9, r0
 800b202:	6123      	str	r3, [r4, #16]
 800b204:	dc02      	bgt.n	800b20c <_printf_float+0x164>
 800b206:	6822      	ldr	r2, [r4, #0]
 800b208:	07d2      	lsls	r2, r2, #31
 800b20a:	d501      	bpl.n	800b210 <_printf_float+0x168>
 800b20c:	3301      	adds	r3, #1
 800b20e:	6123      	str	r3, [r4, #16]
 800b210:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b214:	2b00      	cmp	r3, #0
 800b216:	d09c      	beq.n	800b152 <_printf_float+0xaa>
 800b218:	232d      	movs	r3, #45	; 0x2d
 800b21a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b21e:	e798      	b.n	800b152 <_printf_float+0xaa>
 800b220:	9a06      	ldr	r2, [sp, #24]
 800b222:	2a47      	cmp	r2, #71	; 0x47
 800b224:	d1be      	bne.n	800b1a4 <_printf_float+0xfc>
 800b226:	2b00      	cmp	r3, #0
 800b228:	d1bc      	bne.n	800b1a4 <_printf_float+0xfc>
 800b22a:	2301      	movs	r3, #1
 800b22c:	e7b9      	b.n	800b1a2 <_printf_float+0xfa>
 800b22e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b232:	d118      	bne.n	800b266 <_printf_float+0x1be>
 800b234:	2900      	cmp	r1, #0
 800b236:	6863      	ldr	r3, [r4, #4]
 800b238:	dd0b      	ble.n	800b252 <_printf_float+0x1aa>
 800b23a:	6121      	str	r1, [r4, #16]
 800b23c:	b913      	cbnz	r3, 800b244 <_printf_float+0x19c>
 800b23e:	6822      	ldr	r2, [r4, #0]
 800b240:	07d0      	lsls	r0, r2, #31
 800b242:	d502      	bpl.n	800b24a <_printf_float+0x1a2>
 800b244:	3301      	adds	r3, #1
 800b246:	440b      	add	r3, r1
 800b248:	6123      	str	r3, [r4, #16]
 800b24a:	65a1      	str	r1, [r4, #88]	; 0x58
 800b24c:	f04f 0900 	mov.w	r9, #0
 800b250:	e7de      	b.n	800b210 <_printf_float+0x168>
 800b252:	b913      	cbnz	r3, 800b25a <_printf_float+0x1b2>
 800b254:	6822      	ldr	r2, [r4, #0]
 800b256:	07d2      	lsls	r2, r2, #31
 800b258:	d501      	bpl.n	800b25e <_printf_float+0x1b6>
 800b25a:	3302      	adds	r3, #2
 800b25c:	e7f4      	b.n	800b248 <_printf_float+0x1a0>
 800b25e:	2301      	movs	r3, #1
 800b260:	e7f2      	b.n	800b248 <_printf_float+0x1a0>
 800b262:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b266:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b268:	4299      	cmp	r1, r3
 800b26a:	db05      	blt.n	800b278 <_printf_float+0x1d0>
 800b26c:	6823      	ldr	r3, [r4, #0]
 800b26e:	6121      	str	r1, [r4, #16]
 800b270:	07d8      	lsls	r0, r3, #31
 800b272:	d5ea      	bpl.n	800b24a <_printf_float+0x1a2>
 800b274:	1c4b      	adds	r3, r1, #1
 800b276:	e7e7      	b.n	800b248 <_printf_float+0x1a0>
 800b278:	2900      	cmp	r1, #0
 800b27a:	bfd4      	ite	le
 800b27c:	f1c1 0202 	rsble	r2, r1, #2
 800b280:	2201      	movgt	r2, #1
 800b282:	4413      	add	r3, r2
 800b284:	e7e0      	b.n	800b248 <_printf_float+0x1a0>
 800b286:	6823      	ldr	r3, [r4, #0]
 800b288:	055a      	lsls	r2, r3, #21
 800b28a:	d407      	bmi.n	800b29c <_printf_float+0x1f4>
 800b28c:	6923      	ldr	r3, [r4, #16]
 800b28e:	4642      	mov	r2, r8
 800b290:	4631      	mov	r1, r6
 800b292:	4628      	mov	r0, r5
 800b294:	47b8      	blx	r7
 800b296:	3001      	adds	r0, #1
 800b298:	d12c      	bne.n	800b2f4 <_printf_float+0x24c>
 800b29a:	e764      	b.n	800b166 <_printf_float+0xbe>
 800b29c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b2a0:	f240 80e0 	bls.w	800b464 <_printf_float+0x3bc>
 800b2a4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	2300      	movs	r3, #0
 800b2ac:	f7f5 fc1c 	bl	8000ae8 <__aeabi_dcmpeq>
 800b2b0:	2800      	cmp	r0, #0
 800b2b2:	d034      	beq.n	800b31e <_printf_float+0x276>
 800b2b4:	4a37      	ldr	r2, [pc, #220]	; (800b394 <_printf_float+0x2ec>)
 800b2b6:	2301      	movs	r3, #1
 800b2b8:	4631      	mov	r1, r6
 800b2ba:	4628      	mov	r0, r5
 800b2bc:	47b8      	blx	r7
 800b2be:	3001      	adds	r0, #1
 800b2c0:	f43f af51 	beq.w	800b166 <_printf_float+0xbe>
 800b2c4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	db02      	blt.n	800b2d2 <_printf_float+0x22a>
 800b2cc:	6823      	ldr	r3, [r4, #0]
 800b2ce:	07d8      	lsls	r0, r3, #31
 800b2d0:	d510      	bpl.n	800b2f4 <_printf_float+0x24c>
 800b2d2:	ee18 3a10 	vmov	r3, s16
 800b2d6:	4652      	mov	r2, sl
 800b2d8:	4631      	mov	r1, r6
 800b2da:	4628      	mov	r0, r5
 800b2dc:	47b8      	blx	r7
 800b2de:	3001      	adds	r0, #1
 800b2e0:	f43f af41 	beq.w	800b166 <_printf_float+0xbe>
 800b2e4:	f04f 0800 	mov.w	r8, #0
 800b2e8:	f104 091a 	add.w	r9, r4, #26
 800b2ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b2ee:	3b01      	subs	r3, #1
 800b2f0:	4543      	cmp	r3, r8
 800b2f2:	dc09      	bgt.n	800b308 <_printf_float+0x260>
 800b2f4:	6823      	ldr	r3, [r4, #0]
 800b2f6:	079b      	lsls	r3, r3, #30
 800b2f8:	f100 8107 	bmi.w	800b50a <_printf_float+0x462>
 800b2fc:	68e0      	ldr	r0, [r4, #12]
 800b2fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b300:	4298      	cmp	r0, r3
 800b302:	bfb8      	it	lt
 800b304:	4618      	movlt	r0, r3
 800b306:	e730      	b.n	800b16a <_printf_float+0xc2>
 800b308:	2301      	movs	r3, #1
 800b30a:	464a      	mov	r2, r9
 800b30c:	4631      	mov	r1, r6
 800b30e:	4628      	mov	r0, r5
 800b310:	47b8      	blx	r7
 800b312:	3001      	adds	r0, #1
 800b314:	f43f af27 	beq.w	800b166 <_printf_float+0xbe>
 800b318:	f108 0801 	add.w	r8, r8, #1
 800b31c:	e7e6      	b.n	800b2ec <_printf_float+0x244>
 800b31e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b320:	2b00      	cmp	r3, #0
 800b322:	dc39      	bgt.n	800b398 <_printf_float+0x2f0>
 800b324:	4a1b      	ldr	r2, [pc, #108]	; (800b394 <_printf_float+0x2ec>)
 800b326:	2301      	movs	r3, #1
 800b328:	4631      	mov	r1, r6
 800b32a:	4628      	mov	r0, r5
 800b32c:	47b8      	blx	r7
 800b32e:	3001      	adds	r0, #1
 800b330:	f43f af19 	beq.w	800b166 <_printf_float+0xbe>
 800b334:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b338:	4313      	orrs	r3, r2
 800b33a:	d102      	bne.n	800b342 <_printf_float+0x29a>
 800b33c:	6823      	ldr	r3, [r4, #0]
 800b33e:	07d9      	lsls	r1, r3, #31
 800b340:	d5d8      	bpl.n	800b2f4 <_printf_float+0x24c>
 800b342:	ee18 3a10 	vmov	r3, s16
 800b346:	4652      	mov	r2, sl
 800b348:	4631      	mov	r1, r6
 800b34a:	4628      	mov	r0, r5
 800b34c:	47b8      	blx	r7
 800b34e:	3001      	adds	r0, #1
 800b350:	f43f af09 	beq.w	800b166 <_printf_float+0xbe>
 800b354:	f04f 0900 	mov.w	r9, #0
 800b358:	f104 0a1a 	add.w	sl, r4, #26
 800b35c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b35e:	425b      	negs	r3, r3
 800b360:	454b      	cmp	r3, r9
 800b362:	dc01      	bgt.n	800b368 <_printf_float+0x2c0>
 800b364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b366:	e792      	b.n	800b28e <_printf_float+0x1e6>
 800b368:	2301      	movs	r3, #1
 800b36a:	4652      	mov	r2, sl
 800b36c:	4631      	mov	r1, r6
 800b36e:	4628      	mov	r0, r5
 800b370:	47b8      	blx	r7
 800b372:	3001      	adds	r0, #1
 800b374:	f43f aef7 	beq.w	800b166 <_printf_float+0xbe>
 800b378:	f109 0901 	add.w	r9, r9, #1
 800b37c:	e7ee      	b.n	800b35c <_printf_float+0x2b4>
 800b37e:	bf00      	nop
 800b380:	7fefffff 	.word	0x7fefffff
 800b384:	0800e689 	.word	0x0800e689
 800b388:	0800e68d 	.word	0x0800e68d
 800b38c:	0800e691 	.word	0x0800e691
 800b390:	0800e695 	.word	0x0800e695
 800b394:	0800e699 	.word	0x0800e699
 800b398:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b39a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b39c:	429a      	cmp	r2, r3
 800b39e:	bfa8      	it	ge
 800b3a0:	461a      	movge	r2, r3
 800b3a2:	2a00      	cmp	r2, #0
 800b3a4:	4691      	mov	r9, r2
 800b3a6:	dc37      	bgt.n	800b418 <_printf_float+0x370>
 800b3a8:	f04f 0b00 	mov.w	fp, #0
 800b3ac:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3b0:	f104 021a 	add.w	r2, r4, #26
 800b3b4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b3b6:	9305      	str	r3, [sp, #20]
 800b3b8:	eba3 0309 	sub.w	r3, r3, r9
 800b3bc:	455b      	cmp	r3, fp
 800b3be:	dc33      	bgt.n	800b428 <_printf_float+0x380>
 800b3c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3c4:	429a      	cmp	r2, r3
 800b3c6:	db3b      	blt.n	800b440 <_printf_float+0x398>
 800b3c8:	6823      	ldr	r3, [r4, #0]
 800b3ca:	07da      	lsls	r2, r3, #31
 800b3cc:	d438      	bmi.n	800b440 <_printf_float+0x398>
 800b3ce:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b3d2:	eba2 0903 	sub.w	r9, r2, r3
 800b3d6:	9b05      	ldr	r3, [sp, #20]
 800b3d8:	1ad2      	subs	r2, r2, r3
 800b3da:	4591      	cmp	r9, r2
 800b3dc:	bfa8      	it	ge
 800b3de:	4691      	movge	r9, r2
 800b3e0:	f1b9 0f00 	cmp.w	r9, #0
 800b3e4:	dc35      	bgt.n	800b452 <_printf_float+0x3aa>
 800b3e6:	f04f 0800 	mov.w	r8, #0
 800b3ea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b3ee:	f104 0a1a 	add.w	sl, r4, #26
 800b3f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b3f6:	1a9b      	subs	r3, r3, r2
 800b3f8:	eba3 0309 	sub.w	r3, r3, r9
 800b3fc:	4543      	cmp	r3, r8
 800b3fe:	f77f af79 	ble.w	800b2f4 <_printf_float+0x24c>
 800b402:	2301      	movs	r3, #1
 800b404:	4652      	mov	r2, sl
 800b406:	4631      	mov	r1, r6
 800b408:	4628      	mov	r0, r5
 800b40a:	47b8      	blx	r7
 800b40c:	3001      	adds	r0, #1
 800b40e:	f43f aeaa 	beq.w	800b166 <_printf_float+0xbe>
 800b412:	f108 0801 	add.w	r8, r8, #1
 800b416:	e7ec      	b.n	800b3f2 <_printf_float+0x34a>
 800b418:	4613      	mov	r3, r2
 800b41a:	4631      	mov	r1, r6
 800b41c:	4642      	mov	r2, r8
 800b41e:	4628      	mov	r0, r5
 800b420:	47b8      	blx	r7
 800b422:	3001      	adds	r0, #1
 800b424:	d1c0      	bne.n	800b3a8 <_printf_float+0x300>
 800b426:	e69e      	b.n	800b166 <_printf_float+0xbe>
 800b428:	2301      	movs	r3, #1
 800b42a:	4631      	mov	r1, r6
 800b42c:	4628      	mov	r0, r5
 800b42e:	9205      	str	r2, [sp, #20]
 800b430:	47b8      	blx	r7
 800b432:	3001      	adds	r0, #1
 800b434:	f43f ae97 	beq.w	800b166 <_printf_float+0xbe>
 800b438:	9a05      	ldr	r2, [sp, #20]
 800b43a:	f10b 0b01 	add.w	fp, fp, #1
 800b43e:	e7b9      	b.n	800b3b4 <_printf_float+0x30c>
 800b440:	ee18 3a10 	vmov	r3, s16
 800b444:	4652      	mov	r2, sl
 800b446:	4631      	mov	r1, r6
 800b448:	4628      	mov	r0, r5
 800b44a:	47b8      	blx	r7
 800b44c:	3001      	adds	r0, #1
 800b44e:	d1be      	bne.n	800b3ce <_printf_float+0x326>
 800b450:	e689      	b.n	800b166 <_printf_float+0xbe>
 800b452:	9a05      	ldr	r2, [sp, #20]
 800b454:	464b      	mov	r3, r9
 800b456:	4442      	add	r2, r8
 800b458:	4631      	mov	r1, r6
 800b45a:	4628      	mov	r0, r5
 800b45c:	47b8      	blx	r7
 800b45e:	3001      	adds	r0, #1
 800b460:	d1c1      	bne.n	800b3e6 <_printf_float+0x33e>
 800b462:	e680      	b.n	800b166 <_printf_float+0xbe>
 800b464:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b466:	2a01      	cmp	r2, #1
 800b468:	dc01      	bgt.n	800b46e <_printf_float+0x3c6>
 800b46a:	07db      	lsls	r3, r3, #31
 800b46c:	d53a      	bpl.n	800b4e4 <_printf_float+0x43c>
 800b46e:	2301      	movs	r3, #1
 800b470:	4642      	mov	r2, r8
 800b472:	4631      	mov	r1, r6
 800b474:	4628      	mov	r0, r5
 800b476:	47b8      	blx	r7
 800b478:	3001      	adds	r0, #1
 800b47a:	f43f ae74 	beq.w	800b166 <_printf_float+0xbe>
 800b47e:	ee18 3a10 	vmov	r3, s16
 800b482:	4652      	mov	r2, sl
 800b484:	4631      	mov	r1, r6
 800b486:	4628      	mov	r0, r5
 800b488:	47b8      	blx	r7
 800b48a:	3001      	adds	r0, #1
 800b48c:	f43f ae6b 	beq.w	800b166 <_printf_float+0xbe>
 800b490:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b494:	2200      	movs	r2, #0
 800b496:	2300      	movs	r3, #0
 800b498:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800b49c:	f7f5 fb24 	bl	8000ae8 <__aeabi_dcmpeq>
 800b4a0:	b9d8      	cbnz	r0, 800b4da <_printf_float+0x432>
 800b4a2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800b4a6:	f108 0201 	add.w	r2, r8, #1
 800b4aa:	4631      	mov	r1, r6
 800b4ac:	4628      	mov	r0, r5
 800b4ae:	47b8      	blx	r7
 800b4b0:	3001      	adds	r0, #1
 800b4b2:	d10e      	bne.n	800b4d2 <_printf_float+0x42a>
 800b4b4:	e657      	b.n	800b166 <_printf_float+0xbe>
 800b4b6:	2301      	movs	r3, #1
 800b4b8:	4652      	mov	r2, sl
 800b4ba:	4631      	mov	r1, r6
 800b4bc:	4628      	mov	r0, r5
 800b4be:	47b8      	blx	r7
 800b4c0:	3001      	adds	r0, #1
 800b4c2:	f43f ae50 	beq.w	800b166 <_printf_float+0xbe>
 800b4c6:	f108 0801 	add.w	r8, r8, #1
 800b4ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b4cc:	3b01      	subs	r3, #1
 800b4ce:	4543      	cmp	r3, r8
 800b4d0:	dcf1      	bgt.n	800b4b6 <_printf_float+0x40e>
 800b4d2:	464b      	mov	r3, r9
 800b4d4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b4d8:	e6da      	b.n	800b290 <_printf_float+0x1e8>
 800b4da:	f04f 0800 	mov.w	r8, #0
 800b4de:	f104 0a1a 	add.w	sl, r4, #26
 800b4e2:	e7f2      	b.n	800b4ca <_printf_float+0x422>
 800b4e4:	2301      	movs	r3, #1
 800b4e6:	4642      	mov	r2, r8
 800b4e8:	e7df      	b.n	800b4aa <_printf_float+0x402>
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	464a      	mov	r2, r9
 800b4ee:	4631      	mov	r1, r6
 800b4f0:	4628      	mov	r0, r5
 800b4f2:	47b8      	blx	r7
 800b4f4:	3001      	adds	r0, #1
 800b4f6:	f43f ae36 	beq.w	800b166 <_printf_float+0xbe>
 800b4fa:	f108 0801 	add.w	r8, r8, #1
 800b4fe:	68e3      	ldr	r3, [r4, #12]
 800b500:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b502:	1a5b      	subs	r3, r3, r1
 800b504:	4543      	cmp	r3, r8
 800b506:	dcf0      	bgt.n	800b4ea <_printf_float+0x442>
 800b508:	e6f8      	b.n	800b2fc <_printf_float+0x254>
 800b50a:	f04f 0800 	mov.w	r8, #0
 800b50e:	f104 0919 	add.w	r9, r4, #25
 800b512:	e7f4      	b.n	800b4fe <_printf_float+0x456>

0800b514 <_printf_common>:
 800b514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b518:	4616      	mov	r6, r2
 800b51a:	4699      	mov	r9, r3
 800b51c:	688a      	ldr	r2, [r1, #8]
 800b51e:	690b      	ldr	r3, [r1, #16]
 800b520:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b524:	4293      	cmp	r3, r2
 800b526:	bfb8      	it	lt
 800b528:	4613      	movlt	r3, r2
 800b52a:	6033      	str	r3, [r6, #0]
 800b52c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b530:	4607      	mov	r7, r0
 800b532:	460c      	mov	r4, r1
 800b534:	b10a      	cbz	r2, 800b53a <_printf_common+0x26>
 800b536:	3301      	adds	r3, #1
 800b538:	6033      	str	r3, [r6, #0]
 800b53a:	6823      	ldr	r3, [r4, #0]
 800b53c:	0699      	lsls	r1, r3, #26
 800b53e:	bf42      	ittt	mi
 800b540:	6833      	ldrmi	r3, [r6, #0]
 800b542:	3302      	addmi	r3, #2
 800b544:	6033      	strmi	r3, [r6, #0]
 800b546:	6825      	ldr	r5, [r4, #0]
 800b548:	f015 0506 	ands.w	r5, r5, #6
 800b54c:	d106      	bne.n	800b55c <_printf_common+0x48>
 800b54e:	f104 0a19 	add.w	sl, r4, #25
 800b552:	68e3      	ldr	r3, [r4, #12]
 800b554:	6832      	ldr	r2, [r6, #0]
 800b556:	1a9b      	subs	r3, r3, r2
 800b558:	42ab      	cmp	r3, r5
 800b55a:	dc26      	bgt.n	800b5aa <_printf_common+0x96>
 800b55c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b560:	1e13      	subs	r3, r2, #0
 800b562:	6822      	ldr	r2, [r4, #0]
 800b564:	bf18      	it	ne
 800b566:	2301      	movne	r3, #1
 800b568:	0692      	lsls	r2, r2, #26
 800b56a:	d42b      	bmi.n	800b5c4 <_printf_common+0xb0>
 800b56c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b570:	4649      	mov	r1, r9
 800b572:	4638      	mov	r0, r7
 800b574:	47c0      	blx	r8
 800b576:	3001      	adds	r0, #1
 800b578:	d01e      	beq.n	800b5b8 <_printf_common+0xa4>
 800b57a:	6823      	ldr	r3, [r4, #0]
 800b57c:	6922      	ldr	r2, [r4, #16]
 800b57e:	f003 0306 	and.w	r3, r3, #6
 800b582:	2b04      	cmp	r3, #4
 800b584:	bf02      	ittt	eq
 800b586:	68e5      	ldreq	r5, [r4, #12]
 800b588:	6833      	ldreq	r3, [r6, #0]
 800b58a:	1aed      	subeq	r5, r5, r3
 800b58c:	68a3      	ldr	r3, [r4, #8]
 800b58e:	bf0c      	ite	eq
 800b590:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b594:	2500      	movne	r5, #0
 800b596:	4293      	cmp	r3, r2
 800b598:	bfc4      	itt	gt
 800b59a:	1a9b      	subgt	r3, r3, r2
 800b59c:	18ed      	addgt	r5, r5, r3
 800b59e:	2600      	movs	r6, #0
 800b5a0:	341a      	adds	r4, #26
 800b5a2:	42b5      	cmp	r5, r6
 800b5a4:	d11a      	bne.n	800b5dc <_printf_common+0xc8>
 800b5a6:	2000      	movs	r0, #0
 800b5a8:	e008      	b.n	800b5bc <_printf_common+0xa8>
 800b5aa:	2301      	movs	r3, #1
 800b5ac:	4652      	mov	r2, sl
 800b5ae:	4649      	mov	r1, r9
 800b5b0:	4638      	mov	r0, r7
 800b5b2:	47c0      	blx	r8
 800b5b4:	3001      	adds	r0, #1
 800b5b6:	d103      	bne.n	800b5c0 <_printf_common+0xac>
 800b5b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b5bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5c0:	3501      	adds	r5, #1
 800b5c2:	e7c6      	b.n	800b552 <_printf_common+0x3e>
 800b5c4:	18e1      	adds	r1, r4, r3
 800b5c6:	1c5a      	adds	r2, r3, #1
 800b5c8:	2030      	movs	r0, #48	; 0x30
 800b5ca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b5ce:	4422      	add	r2, r4
 800b5d0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b5d4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b5d8:	3302      	adds	r3, #2
 800b5da:	e7c7      	b.n	800b56c <_printf_common+0x58>
 800b5dc:	2301      	movs	r3, #1
 800b5de:	4622      	mov	r2, r4
 800b5e0:	4649      	mov	r1, r9
 800b5e2:	4638      	mov	r0, r7
 800b5e4:	47c0      	blx	r8
 800b5e6:	3001      	adds	r0, #1
 800b5e8:	d0e6      	beq.n	800b5b8 <_printf_common+0xa4>
 800b5ea:	3601      	adds	r6, #1
 800b5ec:	e7d9      	b.n	800b5a2 <_printf_common+0x8e>
	...

0800b5f0 <_printf_i>:
 800b5f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b5f4:	7e0f      	ldrb	r7, [r1, #24]
 800b5f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b5f8:	2f78      	cmp	r7, #120	; 0x78
 800b5fa:	4691      	mov	r9, r2
 800b5fc:	4680      	mov	r8, r0
 800b5fe:	460c      	mov	r4, r1
 800b600:	469a      	mov	sl, r3
 800b602:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b606:	d807      	bhi.n	800b618 <_printf_i+0x28>
 800b608:	2f62      	cmp	r7, #98	; 0x62
 800b60a:	d80a      	bhi.n	800b622 <_printf_i+0x32>
 800b60c:	2f00      	cmp	r7, #0
 800b60e:	f000 80d4 	beq.w	800b7ba <_printf_i+0x1ca>
 800b612:	2f58      	cmp	r7, #88	; 0x58
 800b614:	f000 80c0 	beq.w	800b798 <_printf_i+0x1a8>
 800b618:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b61c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b620:	e03a      	b.n	800b698 <_printf_i+0xa8>
 800b622:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b626:	2b15      	cmp	r3, #21
 800b628:	d8f6      	bhi.n	800b618 <_printf_i+0x28>
 800b62a:	a101      	add	r1, pc, #4	; (adr r1, 800b630 <_printf_i+0x40>)
 800b62c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b630:	0800b689 	.word	0x0800b689
 800b634:	0800b69d 	.word	0x0800b69d
 800b638:	0800b619 	.word	0x0800b619
 800b63c:	0800b619 	.word	0x0800b619
 800b640:	0800b619 	.word	0x0800b619
 800b644:	0800b619 	.word	0x0800b619
 800b648:	0800b69d 	.word	0x0800b69d
 800b64c:	0800b619 	.word	0x0800b619
 800b650:	0800b619 	.word	0x0800b619
 800b654:	0800b619 	.word	0x0800b619
 800b658:	0800b619 	.word	0x0800b619
 800b65c:	0800b7a1 	.word	0x0800b7a1
 800b660:	0800b6c9 	.word	0x0800b6c9
 800b664:	0800b75b 	.word	0x0800b75b
 800b668:	0800b619 	.word	0x0800b619
 800b66c:	0800b619 	.word	0x0800b619
 800b670:	0800b7c3 	.word	0x0800b7c3
 800b674:	0800b619 	.word	0x0800b619
 800b678:	0800b6c9 	.word	0x0800b6c9
 800b67c:	0800b619 	.word	0x0800b619
 800b680:	0800b619 	.word	0x0800b619
 800b684:	0800b763 	.word	0x0800b763
 800b688:	682b      	ldr	r3, [r5, #0]
 800b68a:	1d1a      	adds	r2, r3, #4
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	602a      	str	r2, [r5, #0]
 800b690:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b694:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b698:	2301      	movs	r3, #1
 800b69a:	e09f      	b.n	800b7dc <_printf_i+0x1ec>
 800b69c:	6820      	ldr	r0, [r4, #0]
 800b69e:	682b      	ldr	r3, [r5, #0]
 800b6a0:	0607      	lsls	r7, r0, #24
 800b6a2:	f103 0104 	add.w	r1, r3, #4
 800b6a6:	6029      	str	r1, [r5, #0]
 800b6a8:	d501      	bpl.n	800b6ae <_printf_i+0xbe>
 800b6aa:	681e      	ldr	r6, [r3, #0]
 800b6ac:	e003      	b.n	800b6b6 <_printf_i+0xc6>
 800b6ae:	0646      	lsls	r6, r0, #25
 800b6b0:	d5fb      	bpl.n	800b6aa <_printf_i+0xba>
 800b6b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 800b6b6:	2e00      	cmp	r6, #0
 800b6b8:	da03      	bge.n	800b6c2 <_printf_i+0xd2>
 800b6ba:	232d      	movs	r3, #45	; 0x2d
 800b6bc:	4276      	negs	r6, r6
 800b6be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b6c2:	485a      	ldr	r0, [pc, #360]	; (800b82c <_printf_i+0x23c>)
 800b6c4:	230a      	movs	r3, #10
 800b6c6:	e012      	b.n	800b6ee <_printf_i+0xfe>
 800b6c8:	682b      	ldr	r3, [r5, #0]
 800b6ca:	6820      	ldr	r0, [r4, #0]
 800b6cc:	1d19      	adds	r1, r3, #4
 800b6ce:	6029      	str	r1, [r5, #0]
 800b6d0:	0605      	lsls	r5, r0, #24
 800b6d2:	d501      	bpl.n	800b6d8 <_printf_i+0xe8>
 800b6d4:	681e      	ldr	r6, [r3, #0]
 800b6d6:	e002      	b.n	800b6de <_printf_i+0xee>
 800b6d8:	0641      	lsls	r1, r0, #25
 800b6da:	d5fb      	bpl.n	800b6d4 <_printf_i+0xe4>
 800b6dc:	881e      	ldrh	r6, [r3, #0]
 800b6de:	4853      	ldr	r0, [pc, #332]	; (800b82c <_printf_i+0x23c>)
 800b6e0:	2f6f      	cmp	r7, #111	; 0x6f
 800b6e2:	bf0c      	ite	eq
 800b6e4:	2308      	moveq	r3, #8
 800b6e6:	230a      	movne	r3, #10
 800b6e8:	2100      	movs	r1, #0
 800b6ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b6ee:	6865      	ldr	r5, [r4, #4]
 800b6f0:	60a5      	str	r5, [r4, #8]
 800b6f2:	2d00      	cmp	r5, #0
 800b6f4:	bfa2      	ittt	ge
 800b6f6:	6821      	ldrge	r1, [r4, #0]
 800b6f8:	f021 0104 	bicge.w	r1, r1, #4
 800b6fc:	6021      	strge	r1, [r4, #0]
 800b6fe:	b90e      	cbnz	r6, 800b704 <_printf_i+0x114>
 800b700:	2d00      	cmp	r5, #0
 800b702:	d04b      	beq.n	800b79c <_printf_i+0x1ac>
 800b704:	4615      	mov	r5, r2
 800b706:	fbb6 f1f3 	udiv	r1, r6, r3
 800b70a:	fb03 6711 	mls	r7, r3, r1, r6
 800b70e:	5dc7      	ldrb	r7, [r0, r7]
 800b710:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b714:	4637      	mov	r7, r6
 800b716:	42bb      	cmp	r3, r7
 800b718:	460e      	mov	r6, r1
 800b71a:	d9f4      	bls.n	800b706 <_printf_i+0x116>
 800b71c:	2b08      	cmp	r3, #8
 800b71e:	d10b      	bne.n	800b738 <_printf_i+0x148>
 800b720:	6823      	ldr	r3, [r4, #0]
 800b722:	07de      	lsls	r6, r3, #31
 800b724:	d508      	bpl.n	800b738 <_printf_i+0x148>
 800b726:	6923      	ldr	r3, [r4, #16]
 800b728:	6861      	ldr	r1, [r4, #4]
 800b72a:	4299      	cmp	r1, r3
 800b72c:	bfde      	ittt	le
 800b72e:	2330      	movle	r3, #48	; 0x30
 800b730:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b734:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b738:	1b52      	subs	r2, r2, r5
 800b73a:	6122      	str	r2, [r4, #16]
 800b73c:	f8cd a000 	str.w	sl, [sp]
 800b740:	464b      	mov	r3, r9
 800b742:	aa03      	add	r2, sp, #12
 800b744:	4621      	mov	r1, r4
 800b746:	4640      	mov	r0, r8
 800b748:	f7ff fee4 	bl	800b514 <_printf_common>
 800b74c:	3001      	adds	r0, #1
 800b74e:	d14a      	bne.n	800b7e6 <_printf_i+0x1f6>
 800b750:	f04f 30ff 	mov.w	r0, #4294967295
 800b754:	b004      	add	sp, #16
 800b756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b75a:	6823      	ldr	r3, [r4, #0]
 800b75c:	f043 0320 	orr.w	r3, r3, #32
 800b760:	6023      	str	r3, [r4, #0]
 800b762:	4833      	ldr	r0, [pc, #204]	; (800b830 <_printf_i+0x240>)
 800b764:	2778      	movs	r7, #120	; 0x78
 800b766:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800b76a:	6823      	ldr	r3, [r4, #0]
 800b76c:	6829      	ldr	r1, [r5, #0]
 800b76e:	061f      	lsls	r7, r3, #24
 800b770:	f851 6b04 	ldr.w	r6, [r1], #4
 800b774:	d402      	bmi.n	800b77c <_printf_i+0x18c>
 800b776:	065f      	lsls	r7, r3, #25
 800b778:	bf48      	it	mi
 800b77a:	b2b6      	uxthmi	r6, r6
 800b77c:	07df      	lsls	r7, r3, #31
 800b77e:	bf48      	it	mi
 800b780:	f043 0320 	orrmi.w	r3, r3, #32
 800b784:	6029      	str	r1, [r5, #0]
 800b786:	bf48      	it	mi
 800b788:	6023      	strmi	r3, [r4, #0]
 800b78a:	b91e      	cbnz	r6, 800b794 <_printf_i+0x1a4>
 800b78c:	6823      	ldr	r3, [r4, #0]
 800b78e:	f023 0320 	bic.w	r3, r3, #32
 800b792:	6023      	str	r3, [r4, #0]
 800b794:	2310      	movs	r3, #16
 800b796:	e7a7      	b.n	800b6e8 <_printf_i+0xf8>
 800b798:	4824      	ldr	r0, [pc, #144]	; (800b82c <_printf_i+0x23c>)
 800b79a:	e7e4      	b.n	800b766 <_printf_i+0x176>
 800b79c:	4615      	mov	r5, r2
 800b79e:	e7bd      	b.n	800b71c <_printf_i+0x12c>
 800b7a0:	682b      	ldr	r3, [r5, #0]
 800b7a2:	6826      	ldr	r6, [r4, #0]
 800b7a4:	6961      	ldr	r1, [r4, #20]
 800b7a6:	1d18      	adds	r0, r3, #4
 800b7a8:	6028      	str	r0, [r5, #0]
 800b7aa:	0635      	lsls	r5, r6, #24
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	d501      	bpl.n	800b7b4 <_printf_i+0x1c4>
 800b7b0:	6019      	str	r1, [r3, #0]
 800b7b2:	e002      	b.n	800b7ba <_printf_i+0x1ca>
 800b7b4:	0670      	lsls	r0, r6, #25
 800b7b6:	d5fb      	bpl.n	800b7b0 <_printf_i+0x1c0>
 800b7b8:	8019      	strh	r1, [r3, #0]
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	6123      	str	r3, [r4, #16]
 800b7be:	4615      	mov	r5, r2
 800b7c0:	e7bc      	b.n	800b73c <_printf_i+0x14c>
 800b7c2:	682b      	ldr	r3, [r5, #0]
 800b7c4:	1d1a      	adds	r2, r3, #4
 800b7c6:	602a      	str	r2, [r5, #0]
 800b7c8:	681d      	ldr	r5, [r3, #0]
 800b7ca:	6862      	ldr	r2, [r4, #4]
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	4628      	mov	r0, r5
 800b7d0:	f7f4 fd0e 	bl	80001f0 <memchr>
 800b7d4:	b108      	cbz	r0, 800b7da <_printf_i+0x1ea>
 800b7d6:	1b40      	subs	r0, r0, r5
 800b7d8:	6060      	str	r0, [r4, #4]
 800b7da:	6863      	ldr	r3, [r4, #4]
 800b7dc:	6123      	str	r3, [r4, #16]
 800b7de:	2300      	movs	r3, #0
 800b7e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b7e4:	e7aa      	b.n	800b73c <_printf_i+0x14c>
 800b7e6:	6923      	ldr	r3, [r4, #16]
 800b7e8:	462a      	mov	r2, r5
 800b7ea:	4649      	mov	r1, r9
 800b7ec:	4640      	mov	r0, r8
 800b7ee:	47d0      	blx	sl
 800b7f0:	3001      	adds	r0, #1
 800b7f2:	d0ad      	beq.n	800b750 <_printf_i+0x160>
 800b7f4:	6823      	ldr	r3, [r4, #0]
 800b7f6:	079b      	lsls	r3, r3, #30
 800b7f8:	d413      	bmi.n	800b822 <_printf_i+0x232>
 800b7fa:	68e0      	ldr	r0, [r4, #12]
 800b7fc:	9b03      	ldr	r3, [sp, #12]
 800b7fe:	4298      	cmp	r0, r3
 800b800:	bfb8      	it	lt
 800b802:	4618      	movlt	r0, r3
 800b804:	e7a6      	b.n	800b754 <_printf_i+0x164>
 800b806:	2301      	movs	r3, #1
 800b808:	4632      	mov	r2, r6
 800b80a:	4649      	mov	r1, r9
 800b80c:	4640      	mov	r0, r8
 800b80e:	47d0      	blx	sl
 800b810:	3001      	adds	r0, #1
 800b812:	d09d      	beq.n	800b750 <_printf_i+0x160>
 800b814:	3501      	adds	r5, #1
 800b816:	68e3      	ldr	r3, [r4, #12]
 800b818:	9903      	ldr	r1, [sp, #12]
 800b81a:	1a5b      	subs	r3, r3, r1
 800b81c:	42ab      	cmp	r3, r5
 800b81e:	dcf2      	bgt.n	800b806 <_printf_i+0x216>
 800b820:	e7eb      	b.n	800b7fa <_printf_i+0x20a>
 800b822:	2500      	movs	r5, #0
 800b824:	f104 0619 	add.w	r6, r4, #25
 800b828:	e7f5      	b.n	800b816 <_printf_i+0x226>
 800b82a:	bf00      	nop
 800b82c:	0800e69b 	.word	0x0800e69b
 800b830:	0800e6ac 	.word	0x0800e6ac

0800b834 <std>:
 800b834:	2300      	movs	r3, #0
 800b836:	b510      	push	{r4, lr}
 800b838:	4604      	mov	r4, r0
 800b83a:	e9c0 3300 	strd	r3, r3, [r0]
 800b83e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b842:	6083      	str	r3, [r0, #8]
 800b844:	8181      	strh	r1, [r0, #12]
 800b846:	6643      	str	r3, [r0, #100]	; 0x64
 800b848:	81c2      	strh	r2, [r0, #14]
 800b84a:	6183      	str	r3, [r0, #24]
 800b84c:	4619      	mov	r1, r3
 800b84e:	2208      	movs	r2, #8
 800b850:	305c      	adds	r0, #92	; 0x5c
 800b852:	f000 f902 	bl	800ba5a <memset>
 800b856:	4b05      	ldr	r3, [pc, #20]	; (800b86c <std+0x38>)
 800b858:	6263      	str	r3, [r4, #36]	; 0x24
 800b85a:	4b05      	ldr	r3, [pc, #20]	; (800b870 <std+0x3c>)
 800b85c:	62a3      	str	r3, [r4, #40]	; 0x28
 800b85e:	4b05      	ldr	r3, [pc, #20]	; (800b874 <std+0x40>)
 800b860:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b862:	4b05      	ldr	r3, [pc, #20]	; (800b878 <std+0x44>)
 800b864:	6224      	str	r4, [r4, #32]
 800b866:	6323      	str	r3, [r4, #48]	; 0x30
 800b868:	bd10      	pop	{r4, pc}
 800b86a:	bf00      	nop
 800b86c:	0800b9d5 	.word	0x0800b9d5
 800b870:	0800b9f7 	.word	0x0800b9f7
 800b874:	0800ba2f 	.word	0x0800ba2f
 800b878:	0800ba53 	.word	0x0800ba53

0800b87c <stdio_exit_handler>:
 800b87c:	4a02      	ldr	r2, [pc, #8]	; (800b888 <stdio_exit_handler+0xc>)
 800b87e:	4903      	ldr	r1, [pc, #12]	; (800b88c <stdio_exit_handler+0x10>)
 800b880:	4803      	ldr	r0, [pc, #12]	; (800b890 <stdio_exit_handler+0x14>)
 800b882:	f000 b869 	b.w	800b958 <_fwalk_sglue>
 800b886:	bf00      	nop
 800b888:	20000078 	.word	0x20000078
 800b88c:	0800dd69 	.word	0x0800dd69
 800b890:	200001f0 	.word	0x200001f0

0800b894 <cleanup_stdio>:
 800b894:	6841      	ldr	r1, [r0, #4]
 800b896:	4b0c      	ldr	r3, [pc, #48]	; (800b8c8 <cleanup_stdio+0x34>)
 800b898:	4299      	cmp	r1, r3
 800b89a:	b510      	push	{r4, lr}
 800b89c:	4604      	mov	r4, r0
 800b89e:	d001      	beq.n	800b8a4 <cleanup_stdio+0x10>
 800b8a0:	f002 fa62 	bl	800dd68 <_fflush_r>
 800b8a4:	68a1      	ldr	r1, [r4, #8]
 800b8a6:	4b09      	ldr	r3, [pc, #36]	; (800b8cc <cleanup_stdio+0x38>)
 800b8a8:	4299      	cmp	r1, r3
 800b8aa:	d002      	beq.n	800b8b2 <cleanup_stdio+0x1e>
 800b8ac:	4620      	mov	r0, r4
 800b8ae:	f002 fa5b 	bl	800dd68 <_fflush_r>
 800b8b2:	68e1      	ldr	r1, [r4, #12]
 800b8b4:	4b06      	ldr	r3, [pc, #24]	; (800b8d0 <cleanup_stdio+0x3c>)
 800b8b6:	4299      	cmp	r1, r3
 800b8b8:	d004      	beq.n	800b8c4 <cleanup_stdio+0x30>
 800b8ba:	4620      	mov	r0, r4
 800b8bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8c0:	f002 ba52 	b.w	800dd68 <_fflush_r>
 800b8c4:	bd10      	pop	{r4, pc}
 800b8c6:	bf00      	nop
 800b8c8:	20000a48 	.word	0x20000a48
 800b8cc:	20000ab0 	.word	0x20000ab0
 800b8d0:	20000b18 	.word	0x20000b18

0800b8d4 <global_stdio_init.part.0>:
 800b8d4:	b510      	push	{r4, lr}
 800b8d6:	4b0b      	ldr	r3, [pc, #44]	; (800b904 <global_stdio_init.part.0+0x30>)
 800b8d8:	4c0b      	ldr	r4, [pc, #44]	; (800b908 <global_stdio_init.part.0+0x34>)
 800b8da:	4a0c      	ldr	r2, [pc, #48]	; (800b90c <global_stdio_init.part.0+0x38>)
 800b8dc:	601a      	str	r2, [r3, #0]
 800b8de:	4620      	mov	r0, r4
 800b8e0:	2200      	movs	r2, #0
 800b8e2:	2104      	movs	r1, #4
 800b8e4:	f7ff ffa6 	bl	800b834 <std>
 800b8e8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b8ec:	2201      	movs	r2, #1
 800b8ee:	2109      	movs	r1, #9
 800b8f0:	f7ff ffa0 	bl	800b834 <std>
 800b8f4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b8f8:	2202      	movs	r2, #2
 800b8fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8fe:	2112      	movs	r1, #18
 800b900:	f7ff bf98 	b.w	800b834 <std>
 800b904:	20000b80 	.word	0x20000b80
 800b908:	20000a48 	.word	0x20000a48
 800b90c:	0800b87d 	.word	0x0800b87d

0800b910 <__sfp_lock_acquire>:
 800b910:	4801      	ldr	r0, [pc, #4]	; (800b918 <__sfp_lock_acquire+0x8>)
 800b912:	f000 b941 	b.w	800bb98 <__retarget_lock_acquire_recursive>
 800b916:	bf00      	nop
 800b918:	20000b89 	.word	0x20000b89

0800b91c <__sfp_lock_release>:
 800b91c:	4801      	ldr	r0, [pc, #4]	; (800b924 <__sfp_lock_release+0x8>)
 800b91e:	f000 b93c 	b.w	800bb9a <__retarget_lock_release_recursive>
 800b922:	bf00      	nop
 800b924:	20000b89 	.word	0x20000b89

0800b928 <__sinit>:
 800b928:	b510      	push	{r4, lr}
 800b92a:	4604      	mov	r4, r0
 800b92c:	f7ff fff0 	bl	800b910 <__sfp_lock_acquire>
 800b930:	6a23      	ldr	r3, [r4, #32]
 800b932:	b11b      	cbz	r3, 800b93c <__sinit+0x14>
 800b934:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b938:	f7ff bff0 	b.w	800b91c <__sfp_lock_release>
 800b93c:	4b04      	ldr	r3, [pc, #16]	; (800b950 <__sinit+0x28>)
 800b93e:	6223      	str	r3, [r4, #32]
 800b940:	4b04      	ldr	r3, [pc, #16]	; (800b954 <__sinit+0x2c>)
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d1f5      	bne.n	800b934 <__sinit+0xc>
 800b948:	f7ff ffc4 	bl	800b8d4 <global_stdio_init.part.0>
 800b94c:	e7f2      	b.n	800b934 <__sinit+0xc>
 800b94e:	bf00      	nop
 800b950:	0800b895 	.word	0x0800b895
 800b954:	20000b80 	.word	0x20000b80

0800b958 <_fwalk_sglue>:
 800b958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b95c:	4607      	mov	r7, r0
 800b95e:	4688      	mov	r8, r1
 800b960:	4614      	mov	r4, r2
 800b962:	2600      	movs	r6, #0
 800b964:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b968:	f1b9 0901 	subs.w	r9, r9, #1
 800b96c:	d505      	bpl.n	800b97a <_fwalk_sglue+0x22>
 800b96e:	6824      	ldr	r4, [r4, #0]
 800b970:	2c00      	cmp	r4, #0
 800b972:	d1f7      	bne.n	800b964 <_fwalk_sglue+0xc>
 800b974:	4630      	mov	r0, r6
 800b976:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b97a:	89ab      	ldrh	r3, [r5, #12]
 800b97c:	2b01      	cmp	r3, #1
 800b97e:	d907      	bls.n	800b990 <_fwalk_sglue+0x38>
 800b980:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b984:	3301      	adds	r3, #1
 800b986:	d003      	beq.n	800b990 <_fwalk_sglue+0x38>
 800b988:	4629      	mov	r1, r5
 800b98a:	4638      	mov	r0, r7
 800b98c:	47c0      	blx	r8
 800b98e:	4306      	orrs	r6, r0
 800b990:	3568      	adds	r5, #104	; 0x68
 800b992:	e7e9      	b.n	800b968 <_fwalk_sglue+0x10>

0800b994 <siprintf>:
 800b994:	b40e      	push	{r1, r2, r3}
 800b996:	b500      	push	{lr}
 800b998:	b09c      	sub	sp, #112	; 0x70
 800b99a:	ab1d      	add	r3, sp, #116	; 0x74
 800b99c:	9002      	str	r0, [sp, #8]
 800b99e:	9006      	str	r0, [sp, #24]
 800b9a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b9a4:	4809      	ldr	r0, [pc, #36]	; (800b9cc <siprintf+0x38>)
 800b9a6:	9107      	str	r1, [sp, #28]
 800b9a8:	9104      	str	r1, [sp, #16]
 800b9aa:	4909      	ldr	r1, [pc, #36]	; (800b9d0 <siprintf+0x3c>)
 800b9ac:	f853 2b04 	ldr.w	r2, [r3], #4
 800b9b0:	9105      	str	r1, [sp, #20]
 800b9b2:	6800      	ldr	r0, [r0, #0]
 800b9b4:	9301      	str	r3, [sp, #4]
 800b9b6:	a902      	add	r1, sp, #8
 800b9b8:	f002 f852 	bl	800da60 <_svfiprintf_r>
 800b9bc:	9b02      	ldr	r3, [sp, #8]
 800b9be:	2200      	movs	r2, #0
 800b9c0:	701a      	strb	r2, [r3, #0]
 800b9c2:	b01c      	add	sp, #112	; 0x70
 800b9c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b9c8:	b003      	add	sp, #12
 800b9ca:	4770      	bx	lr
 800b9cc:	2000023c 	.word	0x2000023c
 800b9d0:	ffff0208 	.word	0xffff0208

0800b9d4 <__sread>:
 800b9d4:	b510      	push	{r4, lr}
 800b9d6:	460c      	mov	r4, r1
 800b9d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b9dc:	f000 f87e 	bl	800badc <_read_r>
 800b9e0:	2800      	cmp	r0, #0
 800b9e2:	bfab      	itete	ge
 800b9e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b9e6:	89a3      	ldrhlt	r3, [r4, #12]
 800b9e8:	181b      	addge	r3, r3, r0
 800b9ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b9ee:	bfac      	ite	ge
 800b9f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800b9f2:	81a3      	strhlt	r3, [r4, #12]
 800b9f4:	bd10      	pop	{r4, pc}

0800b9f6 <__swrite>:
 800b9f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9fa:	461f      	mov	r7, r3
 800b9fc:	898b      	ldrh	r3, [r1, #12]
 800b9fe:	05db      	lsls	r3, r3, #23
 800ba00:	4605      	mov	r5, r0
 800ba02:	460c      	mov	r4, r1
 800ba04:	4616      	mov	r6, r2
 800ba06:	d505      	bpl.n	800ba14 <__swrite+0x1e>
 800ba08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba0c:	2302      	movs	r3, #2
 800ba0e:	2200      	movs	r2, #0
 800ba10:	f000 f852 	bl	800bab8 <_lseek_r>
 800ba14:	89a3      	ldrh	r3, [r4, #12]
 800ba16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ba1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ba1e:	81a3      	strh	r3, [r4, #12]
 800ba20:	4632      	mov	r2, r6
 800ba22:	463b      	mov	r3, r7
 800ba24:	4628      	mov	r0, r5
 800ba26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba2a:	f000 b879 	b.w	800bb20 <_write_r>

0800ba2e <__sseek>:
 800ba2e:	b510      	push	{r4, lr}
 800ba30:	460c      	mov	r4, r1
 800ba32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba36:	f000 f83f 	bl	800bab8 <_lseek_r>
 800ba3a:	1c43      	adds	r3, r0, #1
 800ba3c:	89a3      	ldrh	r3, [r4, #12]
 800ba3e:	bf15      	itete	ne
 800ba40:	6560      	strne	r0, [r4, #84]	; 0x54
 800ba42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ba46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ba4a:	81a3      	strheq	r3, [r4, #12]
 800ba4c:	bf18      	it	ne
 800ba4e:	81a3      	strhne	r3, [r4, #12]
 800ba50:	bd10      	pop	{r4, pc}

0800ba52 <__sclose>:
 800ba52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba56:	f000 b81f 	b.w	800ba98 <_close_r>

0800ba5a <memset>:
 800ba5a:	4402      	add	r2, r0
 800ba5c:	4603      	mov	r3, r0
 800ba5e:	4293      	cmp	r3, r2
 800ba60:	d100      	bne.n	800ba64 <memset+0xa>
 800ba62:	4770      	bx	lr
 800ba64:	f803 1b01 	strb.w	r1, [r3], #1
 800ba68:	e7f9      	b.n	800ba5e <memset+0x4>

0800ba6a <strncmp>:
 800ba6a:	b510      	push	{r4, lr}
 800ba6c:	b16a      	cbz	r2, 800ba8a <strncmp+0x20>
 800ba6e:	3901      	subs	r1, #1
 800ba70:	1884      	adds	r4, r0, r2
 800ba72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ba76:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ba7a:	429a      	cmp	r2, r3
 800ba7c:	d103      	bne.n	800ba86 <strncmp+0x1c>
 800ba7e:	42a0      	cmp	r0, r4
 800ba80:	d001      	beq.n	800ba86 <strncmp+0x1c>
 800ba82:	2a00      	cmp	r2, #0
 800ba84:	d1f5      	bne.n	800ba72 <strncmp+0x8>
 800ba86:	1ad0      	subs	r0, r2, r3
 800ba88:	bd10      	pop	{r4, pc}
 800ba8a:	4610      	mov	r0, r2
 800ba8c:	e7fc      	b.n	800ba88 <strncmp+0x1e>
	...

0800ba90 <_localeconv_r>:
 800ba90:	4800      	ldr	r0, [pc, #0]	; (800ba94 <_localeconv_r+0x4>)
 800ba92:	4770      	bx	lr
 800ba94:	20000174 	.word	0x20000174

0800ba98 <_close_r>:
 800ba98:	b538      	push	{r3, r4, r5, lr}
 800ba9a:	4d06      	ldr	r5, [pc, #24]	; (800bab4 <_close_r+0x1c>)
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	4604      	mov	r4, r0
 800baa0:	4608      	mov	r0, r1
 800baa2:	602b      	str	r3, [r5, #0]
 800baa4:	f7f7 fdc7 	bl	8003636 <_close>
 800baa8:	1c43      	adds	r3, r0, #1
 800baaa:	d102      	bne.n	800bab2 <_close_r+0x1a>
 800baac:	682b      	ldr	r3, [r5, #0]
 800baae:	b103      	cbz	r3, 800bab2 <_close_r+0x1a>
 800bab0:	6023      	str	r3, [r4, #0]
 800bab2:	bd38      	pop	{r3, r4, r5, pc}
 800bab4:	20000b84 	.word	0x20000b84

0800bab8 <_lseek_r>:
 800bab8:	b538      	push	{r3, r4, r5, lr}
 800baba:	4d07      	ldr	r5, [pc, #28]	; (800bad8 <_lseek_r+0x20>)
 800babc:	4604      	mov	r4, r0
 800babe:	4608      	mov	r0, r1
 800bac0:	4611      	mov	r1, r2
 800bac2:	2200      	movs	r2, #0
 800bac4:	602a      	str	r2, [r5, #0]
 800bac6:	461a      	mov	r2, r3
 800bac8:	f7f7 fddc 	bl	8003684 <_lseek>
 800bacc:	1c43      	adds	r3, r0, #1
 800bace:	d102      	bne.n	800bad6 <_lseek_r+0x1e>
 800bad0:	682b      	ldr	r3, [r5, #0]
 800bad2:	b103      	cbz	r3, 800bad6 <_lseek_r+0x1e>
 800bad4:	6023      	str	r3, [r4, #0]
 800bad6:	bd38      	pop	{r3, r4, r5, pc}
 800bad8:	20000b84 	.word	0x20000b84

0800badc <_read_r>:
 800badc:	b538      	push	{r3, r4, r5, lr}
 800bade:	4d07      	ldr	r5, [pc, #28]	; (800bafc <_read_r+0x20>)
 800bae0:	4604      	mov	r4, r0
 800bae2:	4608      	mov	r0, r1
 800bae4:	4611      	mov	r1, r2
 800bae6:	2200      	movs	r2, #0
 800bae8:	602a      	str	r2, [r5, #0]
 800baea:	461a      	mov	r2, r3
 800baec:	f7f7 fd6a 	bl	80035c4 <_read>
 800baf0:	1c43      	adds	r3, r0, #1
 800baf2:	d102      	bne.n	800bafa <_read_r+0x1e>
 800baf4:	682b      	ldr	r3, [r5, #0]
 800baf6:	b103      	cbz	r3, 800bafa <_read_r+0x1e>
 800baf8:	6023      	str	r3, [r4, #0]
 800bafa:	bd38      	pop	{r3, r4, r5, pc}
 800bafc:	20000b84 	.word	0x20000b84

0800bb00 <_sbrk_r>:
 800bb00:	b538      	push	{r3, r4, r5, lr}
 800bb02:	4d06      	ldr	r5, [pc, #24]	; (800bb1c <_sbrk_r+0x1c>)
 800bb04:	2300      	movs	r3, #0
 800bb06:	4604      	mov	r4, r0
 800bb08:	4608      	mov	r0, r1
 800bb0a:	602b      	str	r3, [r5, #0]
 800bb0c:	f7f7 fdc8 	bl	80036a0 <_sbrk>
 800bb10:	1c43      	adds	r3, r0, #1
 800bb12:	d102      	bne.n	800bb1a <_sbrk_r+0x1a>
 800bb14:	682b      	ldr	r3, [r5, #0]
 800bb16:	b103      	cbz	r3, 800bb1a <_sbrk_r+0x1a>
 800bb18:	6023      	str	r3, [r4, #0]
 800bb1a:	bd38      	pop	{r3, r4, r5, pc}
 800bb1c:	20000b84 	.word	0x20000b84

0800bb20 <_write_r>:
 800bb20:	b538      	push	{r3, r4, r5, lr}
 800bb22:	4d07      	ldr	r5, [pc, #28]	; (800bb40 <_write_r+0x20>)
 800bb24:	4604      	mov	r4, r0
 800bb26:	4608      	mov	r0, r1
 800bb28:	4611      	mov	r1, r2
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	602a      	str	r2, [r5, #0]
 800bb2e:	461a      	mov	r2, r3
 800bb30:	f7f7 fd65 	bl	80035fe <_write>
 800bb34:	1c43      	adds	r3, r0, #1
 800bb36:	d102      	bne.n	800bb3e <_write_r+0x1e>
 800bb38:	682b      	ldr	r3, [r5, #0]
 800bb3a:	b103      	cbz	r3, 800bb3e <_write_r+0x1e>
 800bb3c:	6023      	str	r3, [r4, #0]
 800bb3e:	bd38      	pop	{r3, r4, r5, pc}
 800bb40:	20000b84 	.word	0x20000b84

0800bb44 <__errno>:
 800bb44:	4b01      	ldr	r3, [pc, #4]	; (800bb4c <__errno+0x8>)
 800bb46:	6818      	ldr	r0, [r3, #0]
 800bb48:	4770      	bx	lr
 800bb4a:	bf00      	nop
 800bb4c:	2000023c 	.word	0x2000023c

0800bb50 <__libc_init_array>:
 800bb50:	b570      	push	{r4, r5, r6, lr}
 800bb52:	4d0d      	ldr	r5, [pc, #52]	; (800bb88 <__libc_init_array+0x38>)
 800bb54:	4c0d      	ldr	r4, [pc, #52]	; (800bb8c <__libc_init_array+0x3c>)
 800bb56:	1b64      	subs	r4, r4, r5
 800bb58:	10a4      	asrs	r4, r4, #2
 800bb5a:	2600      	movs	r6, #0
 800bb5c:	42a6      	cmp	r6, r4
 800bb5e:	d109      	bne.n	800bb74 <__libc_init_array+0x24>
 800bb60:	4d0b      	ldr	r5, [pc, #44]	; (800bb90 <__libc_init_array+0x40>)
 800bb62:	4c0c      	ldr	r4, [pc, #48]	; (800bb94 <__libc_init_array+0x44>)
 800bb64:	f002 fc30 	bl	800e3c8 <_init>
 800bb68:	1b64      	subs	r4, r4, r5
 800bb6a:	10a4      	asrs	r4, r4, #2
 800bb6c:	2600      	movs	r6, #0
 800bb6e:	42a6      	cmp	r6, r4
 800bb70:	d105      	bne.n	800bb7e <__libc_init_array+0x2e>
 800bb72:	bd70      	pop	{r4, r5, r6, pc}
 800bb74:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb78:	4798      	blx	r3
 800bb7a:	3601      	adds	r6, #1
 800bb7c:	e7ee      	b.n	800bb5c <__libc_init_array+0xc>
 800bb7e:	f855 3b04 	ldr.w	r3, [r5], #4
 800bb82:	4798      	blx	r3
 800bb84:	3601      	adds	r6, #1
 800bb86:	e7f2      	b.n	800bb6e <__libc_init_array+0x1e>
 800bb88:	0800e95c 	.word	0x0800e95c
 800bb8c:	0800e95c 	.word	0x0800e95c
 800bb90:	0800e95c 	.word	0x0800e95c
 800bb94:	0800e960 	.word	0x0800e960

0800bb98 <__retarget_lock_acquire_recursive>:
 800bb98:	4770      	bx	lr

0800bb9a <__retarget_lock_release_recursive>:
 800bb9a:	4770      	bx	lr

0800bb9c <memcpy>:
 800bb9c:	440a      	add	r2, r1
 800bb9e:	4291      	cmp	r1, r2
 800bba0:	f100 33ff 	add.w	r3, r0, #4294967295
 800bba4:	d100      	bne.n	800bba8 <memcpy+0xc>
 800bba6:	4770      	bx	lr
 800bba8:	b510      	push	{r4, lr}
 800bbaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bbae:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bbb2:	4291      	cmp	r1, r2
 800bbb4:	d1f9      	bne.n	800bbaa <memcpy+0xe>
 800bbb6:	bd10      	pop	{r4, pc}

0800bbb8 <nan>:
 800bbb8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bbc0 <nan+0x8>
 800bbbc:	4770      	bx	lr
 800bbbe:	bf00      	nop
 800bbc0:	00000000 	.word	0x00000000
 800bbc4:	7ff80000 	.word	0x7ff80000

0800bbc8 <quorem>:
 800bbc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbcc:	6903      	ldr	r3, [r0, #16]
 800bbce:	690c      	ldr	r4, [r1, #16]
 800bbd0:	42a3      	cmp	r3, r4
 800bbd2:	4607      	mov	r7, r0
 800bbd4:	db7e      	blt.n	800bcd4 <quorem+0x10c>
 800bbd6:	3c01      	subs	r4, #1
 800bbd8:	f101 0814 	add.w	r8, r1, #20
 800bbdc:	f100 0514 	add.w	r5, r0, #20
 800bbe0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bbe4:	9301      	str	r3, [sp, #4]
 800bbe6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bbea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bbee:	3301      	adds	r3, #1
 800bbf0:	429a      	cmp	r2, r3
 800bbf2:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bbf6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bbfa:	fbb2 f6f3 	udiv	r6, r2, r3
 800bbfe:	d331      	bcc.n	800bc64 <quorem+0x9c>
 800bc00:	f04f 0e00 	mov.w	lr, #0
 800bc04:	4640      	mov	r0, r8
 800bc06:	46ac      	mov	ip, r5
 800bc08:	46f2      	mov	sl, lr
 800bc0a:	f850 2b04 	ldr.w	r2, [r0], #4
 800bc0e:	b293      	uxth	r3, r2
 800bc10:	fb06 e303 	mla	r3, r6, r3, lr
 800bc14:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc18:	0c1a      	lsrs	r2, r3, #16
 800bc1a:	b29b      	uxth	r3, r3
 800bc1c:	ebaa 0303 	sub.w	r3, sl, r3
 800bc20:	f8dc a000 	ldr.w	sl, [ip]
 800bc24:	fa13 f38a 	uxtah	r3, r3, sl
 800bc28:	fb06 220e 	mla	r2, r6, lr, r2
 800bc2c:	9300      	str	r3, [sp, #0]
 800bc2e:	9b00      	ldr	r3, [sp, #0]
 800bc30:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc34:	b292      	uxth	r2, r2
 800bc36:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bc3a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc3e:	f8bd 3000 	ldrh.w	r3, [sp]
 800bc42:	4581      	cmp	r9, r0
 800bc44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc48:	f84c 3b04 	str.w	r3, [ip], #4
 800bc4c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bc50:	d2db      	bcs.n	800bc0a <quorem+0x42>
 800bc52:	f855 300b 	ldr.w	r3, [r5, fp]
 800bc56:	b92b      	cbnz	r3, 800bc64 <quorem+0x9c>
 800bc58:	9b01      	ldr	r3, [sp, #4]
 800bc5a:	3b04      	subs	r3, #4
 800bc5c:	429d      	cmp	r5, r3
 800bc5e:	461a      	mov	r2, r3
 800bc60:	d32c      	bcc.n	800bcbc <quorem+0xf4>
 800bc62:	613c      	str	r4, [r7, #16]
 800bc64:	4638      	mov	r0, r7
 800bc66:	f001 fca5 	bl	800d5b4 <__mcmp>
 800bc6a:	2800      	cmp	r0, #0
 800bc6c:	db22      	blt.n	800bcb4 <quorem+0xec>
 800bc6e:	3601      	adds	r6, #1
 800bc70:	4629      	mov	r1, r5
 800bc72:	2000      	movs	r0, #0
 800bc74:	f858 2b04 	ldr.w	r2, [r8], #4
 800bc78:	f8d1 c000 	ldr.w	ip, [r1]
 800bc7c:	b293      	uxth	r3, r2
 800bc7e:	1ac3      	subs	r3, r0, r3
 800bc80:	0c12      	lsrs	r2, r2, #16
 800bc82:	fa13 f38c 	uxtah	r3, r3, ip
 800bc86:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800bc8a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc8e:	b29b      	uxth	r3, r3
 800bc90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc94:	45c1      	cmp	r9, r8
 800bc96:	f841 3b04 	str.w	r3, [r1], #4
 800bc9a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bc9e:	d2e9      	bcs.n	800bc74 <quorem+0xac>
 800bca0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bca4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bca8:	b922      	cbnz	r2, 800bcb4 <quorem+0xec>
 800bcaa:	3b04      	subs	r3, #4
 800bcac:	429d      	cmp	r5, r3
 800bcae:	461a      	mov	r2, r3
 800bcb0:	d30a      	bcc.n	800bcc8 <quorem+0x100>
 800bcb2:	613c      	str	r4, [r7, #16]
 800bcb4:	4630      	mov	r0, r6
 800bcb6:	b003      	add	sp, #12
 800bcb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcbc:	6812      	ldr	r2, [r2, #0]
 800bcbe:	3b04      	subs	r3, #4
 800bcc0:	2a00      	cmp	r2, #0
 800bcc2:	d1ce      	bne.n	800bc62 <quorem+0x9a>
 800bcc4:	3c01      	subs	r4, #1
 800bcc6:	e7c9      	b.n	800bc5c <quorem+0x94>
 800bcc8:	6812      	ldr	r2, [r2, #0]
 800bcca:	3b04      	subs	r3, #4
 800bccc:	2a00      	cmp	r2, #0
 800bcce:	d1f0      	bne.n	800bcb2 <quorem+0xea>
 800bcd0:	3c01      	subs	r4, #1
 800bcd2:	e7eb      	b.n	800bcac <quorem+0xe4>
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	e7ee      	b.n	800bcb6 <quorem+0xee>

0800bcd8 <_dtoa_r>:
 800bcd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcdc:	ed2d 8b04 	vpush	{d8-d9}
 800bce0:	69c5      	ldr	r5, [r0, #28]
 800bce2:	b093      	sub	sp, #76	; 0x4c
 800bce4:	ed8d 0b02 	vstr	d0, [sp, #8]
 800bce8:	ec57 6b10 	vmov	r6, r7, d0
 800bcec:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bcf0:	9107      	str	r1, [sp, #28]
 800bcf2:	4604      	mov	r4, r0
 800bcf4:	920a      	str	r2, [sp, #40]	; 0x28
 800bcf6:	930d      	str	r3, [sp, #52]	; 0x34
 800bcf8:	b975      	cbnz	r5, 800bd18 <_dtoa_r+0x40>
 800bcfa:	2010      	movs	r0, #16
 800bcfc:	f7fe fa26 	bl	800a14c <malloc>
 800bd00:	4602      	mov	r2, r0
 800bd02:	61e0      	str	r0, [r4, #28]
 800bd04:	b920      	cbnz	r0, 800bd10 <_dtoa_r+0x38>
 800bd06:	4bae      	ldr	r3, [pc, #696]	; (800bfc0 <_dtoa_r+0x2e8>)
 800bd08:	21ef      	movs	r1, #239	; 0xef
 800bd0a:	48ae      	ldr	r0, [pc, #696]	; (800bfc4 <_dtoa_r+0x2ec>)
 800bd0c:	f002 f86e 	bl	800ddec <__assert_func>
 800bd10:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bd14:	6005      	str	r5, [r0, #0]
 800bd16:	60c5      	str	r5, [r0, #12]
 800bd18:	69e3      	ldr	r3, [r4, #28]
 800bd1a:	6819      	ldr	r1, [r3, #0]
 800bd1c:	b151      	cbz	r1, 800bd34 <_dtoa_r+0x5c>
 800bd1e:	685a      	ldr	r2, [r3, #4]
 800bd20:	604a      	str	r2, [r1, #4]
 800bd22:	2301      	movs	r3, #1
 800bd24:	4093      	lsls	r3, r2
 800bd26:	608b      	str	r3, [r1, #8]
 800bd28:	4620      	mov	r0, r4
 800bd2a:	f001 f9bd 	bl	800d0a8 <_Bfree>
 800bd2e:	69e3      	ldr	r3, [r4, #28]
 800bd30:	2200      	movs	r2, #0
 800bd32:	601a      	str	r2, [r3, #0]
 800bd34:	1e3b      	subs	r3, r7, #0
 800bd36:	bfbb      	ittet	lt
 800bd38:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bd3c:	9303      	strlt	r3, [sp, #12]
 800bd3e:	2300      	movge	r3, #0
 800bd40:	2201      	movlt	r2, #1
 800bd42:	bfac      	ite	ge
 800bd44:	f8c8 3000 	strge.w	r3, [r8]
 800bd48:	f8c8 2000 	strlt.w	r2, [r8]
 800bd4c:	4b9e      	ldr	r3, [pc, #632]	; (800bfc8 <_dtoa_r+0x2f0>)
 800bd4e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800bd52:	ea33 0308 	bics.w	r3, r3, r8
 800bd56:	d11b      	bne.n	800bd90 <_dtoa_r+0xb8>
 800bd58:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bd5a:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd5e:	6013      	str	r3, [r2, #0]
 800bd60:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bd64:	4333      	orrs	r3, r6
 800bd66:	f000 8593 	beq.w	800c890 <_dtoa_r+0xbb8>
 800bd6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd6c:	b963      	cbnz	r3, 800bd88 <_dtoa_r+0xb0>
 800bd6e:	4b97      	ldr	r3, [pc, #604]	; (800bfcc <_dtoa_r+0x2f4>)
 800bd70:	e027      	b.n	800bdc2 <_dtoa_r+0xea>
 800bd72:	4b97      	ldr	r3, [pc, #604]	; (800bfd0 <_dtoa_r+0x2f8>)
 800bd74:	9300      	str	r3, [sp, #0]
 800bd76:	3308      	adds	r3, #8
 800bd78:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bd7a:	6013      	str	r3, [r2, #0]
 800bd7c:	9800      	ldr	r0, [sp, #0]
 800bd7e:	b013      	add	sp, #76	; 0x4c
 800bd80:	ecbd 8b04 	vpop	{d8-d9}
 800bd84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd88:	4b90      	ldr	r3, [pc, #576]	; (800bfcc <_dtoa_r+0x2f4>)
 800bd8a:	9300      	str	r3, [sp, #0]
 800bd8c:	3303      	adds	r3, #3
 800bd8e:	e7f3      	b.n	800bd78 <_dtoa_r+0xa0>
 800bd90:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bd94:	2200      	movs	r2, #0
 800bd96:	ec51 0b17 	vmov	r0, r1, d7
 800bd9a:	eeb0 8a47 	vmov.f32	s16, s14
 800bd9e:	eef0 8a67 	vmov.f32	s17, s15
 800bda2:	2300      	movs	r3, #0
 800bda4:	f7f4 fea0 	bl	8000ae8 <__aeabi_dcmpeq>
 800bda8:	4681      	mov	r9, r0
 800bdaa:	b160      	cbz	r0, 800bdc6 <_dtoa_r+0xee>
 800bdac:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800bdae:	2301      	movs	r3, #1
 800bdb0:	6013      	str	r3, [r2, #0]
 800bdb2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	f000 8568 	beq.w	800c88a <_dtoa_r+0xbb2>
 800bdba:	4b86      	ldr	r3, [pc, #536]	; (800bfd4 <_dtoa_r+0x2fc>)
 800bdbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bdbe:	6013      	str	r3, [r2, #0]
 800bdc0:	3b01      	subs	r3, #1
 800bdc2:	9300      	str	r3, [sp, #0]
 800bdc4:	e7da      	b.n	800bd7c <_dtoa_r+0xa4>
 800bdc6:	aa10      	add	r2, sp, #64	; 0x40
 800bdc8:	a911      	add	r1, sp, #68	; 0x44
 800bdca:	4620      	mov	r0, r4
 800bdcc:	eeb0 0a48 	vmov.f32	s0, s16
 800bdd0:	eef0 0a68 	vmov.f32	s1, s17
 800bdd4:	f001 fd04 	bl	800d7e0 <__d2b>
 800bdd8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800bddc:	4682      	mov	sl, r0
 800bdde:	2d00      	cmp	r5, #0
 800bde0:	d07f      	beq.n	800bee2 <_dtoa_r+0x20a>
 800bde2:	ee18 3a90 	vmov	r3, s17
 800bde6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bdea:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800bdee:	ec51 0b18 	vmov	r0, r1, d8
 800bdf2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800bdf6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bdfa:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800bdfe:	4619      	mov	r1, r3
 800be00:	2200      	movs	r2, #0
 800be02:	4b75      	ldr	r3, [pc, #468]	; (800bfd8 <_dtoa_r+0x300>)
 800be04:	f7f4 fa50 	bl	80002a8 <__aeabi_dsub>
 800be08:	a367      	add	r3, pc, #412	; (adr r3, 800bfa8 <_dtoa_r+0x2d0>)
 800be0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0e:	f7f4 fc03 	bl	8000618 <__aeabi_dmul>
 800be12:	a367      	add	r3, pc, #412	; (adr r3, 800bfb0 <_dtoa_r+0x2d8>)
 800be14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be18:	f7f4 fa48 	bl	80002ac <__adddf3>
 800be1c:	4606      	mov	r6, r0
 800be1e:	4628      	mov	r0, r5
 800be20:	460f      	mov	r7, r1
 800be22:	f7f4 fb8f 	bl	8000544 <__aeabi_i2d>
 800be26:	a364      	add	r3, pc, #400	; (adr r3, 800bfb8 <_dtoa_r+0x2e0>)
 800be28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2c:	f7f4 fbf4 	bl	8000618 <__aeabi_dmul>
 800be30:	4602      	mov	r2, r0
 800be32:	460b      	mov	r3, r1
 800be34:	4630      	mov	r0, r6
 800be36:	4639      	mov	r1, r7
 800be38:	f7f4 fa38 	bl	80002ac <__adddf3>
 800be3c:	4606      	mov	r6, r0
 800be3e:	460f      	mov	r7, r1
 800be40:	f7f4 fe9a 	bl	8000b78 <__aeabi_d2iz>
 800be44:	2200      	movs	r2, #0
 800be46:	4683      	mov	fp, r0
 800be48:	2300      	movs	r3, #0
 800be4a:	4630      	mov	r0, r6
 800be4c:	4639      	mov	r1, r7
 800be4e:	f7f4 fe55 	bl	8000afc <__aeabi_dcmplt>
 800be52:	b148      	cbz	r0, 800be68 <_dtoa_r+0x190>
 800be54:	4658      	mov	r0, fp
 800be56:	f7f4 fb75 	bl	8000544 <__aeabi_i2d>
 800be5a:	4632      	mov	r2, r6
 800be5c:	463b      	mov	r3, r7
 800be5e:	f7f4 fe43 	bl	8000ae8 <__aeabi_dcmpeq>
 800be62:	b908      	cbnz	r0, 800be68 <_dtoa_r+0x190>
 800be64:	f10b 3bff 	add.w	fp, fp, #4294967295
 800be68:	f1bb 0f16 	cmp.w	fp, #22
 800be6c:	d857      	bhi.n	800bf1e <_dtoa_r+0x246>
 800be6e:	4b5b      	ldr	r3, [pc, #364]	; (800bfdc <_dtoa_r+0x304>)
 800be70:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800be74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be78:	ec51 0b18 	vmov	r0, r1, d8
 800be7c:	f7f4 fe3e 	bl	8000afc <__aeabi_dcmplt>
 800be80:	2800      	cmp	r0, #0
 800be82:	d04e      	beq.n	800bf22 <_dtoa_r+0x24a>
 800be84:	f10b 3bff 	add.w	fp, fp, #4294967295
 800be88:	2300      	movs	r3, #0
 800be8a:	930c      	str	r3, [sp, #48]	; 0x30
 800be8c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800be8e:	1b5b      	subs	r3, r3, r5
 800be90:	1e5a      	subs	r2, r3, #1
 800be92:	bf45      	ittet	mi
 800be94:	f1c3 0301 	rsbmi	r3, r3, #1
 800be98:	9305      	strmi	r3, [sp, #20]
 800be9a:	2300      	movpl	r3, #0
 800be9c:	2300      	movmi	r3, #0
 800be9e:	9206      	str	r2, [sp, #24]
 800bea0:	bf54      	ite	pl
 800bea2:	9305      	strpl	r3, [sp, #20]
 800bea4:	9306      	strmi	r3, [sp, #24]
 800bea6:	f1bb 0f00 	cmp.w	fp, #0
 800beaa:	db3c      	blt.n	800bf26 <_dtoa_r+0x24e>
 800beac:	9b06      	ldr	r3, [sp, #24]
 800beae:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800beb2:	445b      	add	r3, fp
 800beb4:	9306      	str	r3, [sp, #24]
 800beb6:	2300      	movs	r3, #0
 800beb8:	9308      	str	r3, [sp, #32]
 800beba:	9b07      	ldr	r3, [sp, #28]
 800bebc:	2b09      	cmp	r3, #9
 800bebe:	d868      	bhi.n	800bf92 <_dtoa_r+0x2ba>
 800bec0:	2b05      	cmp	r3, #5
 800bec2:	bfc4      	itt	gt
 800bec4:	3b04      	subgt	r3, #4
 800bec6:	9307      	strgt	r3, [sp, #28]
 800bec8:	9b07      	ldr	r3, [sp, #28]
 800beca:	f1a3 0302 	sub.w	r3, r3, #2
 800bece:	bfcc      	ite	gt
 800bed0:	2500      	movgt	r5, #0
 800bed2:	2501      	movle	r5, #1
 800bed4:	2b03      	cmp	r3, #3
 800bed6:	f200 8085 	bhi.w	800bfe4 <_dtoa_r+0x30c>
 800beda:	e8df f003 	tbb	[pc, r3]
 800bede:	3b2e      	.short	0x3b2e
 800bee0:	5839      	.short	0x5839
 800bee2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bee6:	441d      	add	r5, r3
 800bee8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800beec:	2b20      	cmp	r3, #32
 800beee:	bfc1      	itttt	gt
 800bef0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bef4:	fa08 f803 	lslgt.w	r8, r8, r3
 800bef8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800befc:	fa26 f303 	lsrgt.w	r3, r6, r3
 800bf00:	bfd6      	itet	le
 800bf02:	f1c3 0320 	rsble	r3, r3, #32
 800bf06:	ea48 0003 	orrgt.w	r0, r8, r3
 800bf0a:	fa06 f003 	lslle.w	r0, r6, r3
 800bf0e:	f7f4 fb09 	bl	8000524 <__aeabi_ui2d>
 800bf12:	2201      	movs	r2, #1
 800bf14:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800bf18:	3d01      	subs	r5, #1
 800bf1a:	920e      	str	r2, [sp, #56]	; 0x38
 800bf1c:	e76f      	b.n	800bdfe <_dtoa_r+0x126>
 800bf1e:	2301      	movs	r3, #1
 800bf20:	e7b3      	b.n	800be8a <_dtoa_r+0x1b2>
 800bf22:	900c      	str	r0, [sp, #48]	; 0x30
 800bf24:	e7b2      	b.n	800be8c <_dtoa_r+0x1b4>
 800bf26:	9b05      	ldr	r3, [sp, #20]
 800bf28:	eba3 030b 	sub.w	r3, r3, fp
 800bf2c:	9305      	str	r3, [sp, #20]
 800bf2e:	f1cb 0300 	rsb	r3, fp, #0
 800bf32:	9308      	str	r3, [sp, #32]
 800bf34:	2300      	movs	r3, #0
 800bf36:	930b      	str	r3, [sp, #44]	; 0x2c
 800bf38:	e7bf      	b.n	800beba <_dtoa_r+0x1e2>
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	9309      	str	r3, [sp, #36]	; 0x24
 800bf3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	dc52      	bgt.n	800bfea <_dtoa_r+0x312>
 800bf44:	2301      	movs	r3, #1
 800bf46:	9301      	str	r3, [sp, #4]
 800bf48:	9304      	str	r3, [sp, #16]
 800bf4a:	461a      	mov	r2, r3
 800bf4c:	920a      	str	r2, [sp, #40]	; 0x28
 800bf4e:	e00b      	b.n	800bf68 <_dtoa_r+0x290>
 800bf50:	2301      	movs	r3, #1
 800bf52:	e7f3      	b.n	800bf3c <_dtoa_r+0x264>
 800bf54:	2300      	movs	r3, #0
 800bf56:	9309      	str	r3, [sp, #36]	; 0x24
 800bf58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bf5a:	445b      	add	r3, fp
 800bf5c:	9301      	str	r3, [sp, #4]
 800bf5e:	3301      	adds	r3, #1
 800bf60:	2b01      	cmp	r3, #1
 800bf62:	9304      	str	r3, [sp, #16]
 800bf64:	bfb8      	it	lt
 800bf66:	2301      	movlt	r3, #1
 800bf68:	69e0      	ldr	r0, [r4, #28]
 800bf6a:	2100      	movs	r1, #0
 800bf6c:	2204      	movs	r2, #4
 800bf6e:	f102 0614 	add.w	r6, r2, #20
 800bf72:	429e      	cmp	r6, r3
 800bf74:	d93d      	bls.n	800bff2 <_dtoa_r+0x31a>
 800bf76:	6041      	str	r1, [r0, #4]
 800bf78:	4620      	mov	r0, r4
 800bf7a:	f001 f855 	bl	800d028 <_Balloc>
 800bf7e:	9000      	str	r0, [sp, #0]
 800bf80:	2800      	cmp	r0, #0
 800bf82:	d139      	bne.n	800bff8 <_dtoa_r+0x320>
 800bf84:	4b16      	ldr	r3, [pc, #88]	; (800bfe0 <_dtoa_r+0x308>)
 800bf86:	4602      	mov	r2, r0
 800bf88:	f240 11af 	movw	r1, #431	; 0x1af
 800bf8c:	e6bd      	b.n	800bd0a <_dtoa_r+0x32>
 800bf8e:	2301      	movs	r3, #1
 800bf90:	e7e1      	b.n	800bf56 <_dtoa_r+0x27e>
 800bf92:	2501      	movs	r5, #1
 800bf94:	2300      	movs	r3, #0
 800bf96:	9307      	str	r3, [sp, #28]
 800bf98:	9509      	str	r5, [sp, #36]	; 0x24
 800bf9a:	f04f 33ff 	mov.w	r3, #4294967295
 800bf9e:	9301      	str	r3, [sp, #4]
 800bfa0:	9304      	str	r3, [sp, #16]
 800bfa2:	2200      	movs	r2, #0
 800bfa4:	2312      	movs	r3, #18
 800bfa6:	e7d1      	b.n	800bf4c <_dtoa_r+0x274>
 800bfa8:	636f4361 	.word	0x636f4361
 800bfac:	3fd287a7 	.word	0x3fd287a7
 800bfb0:	8b60c8b3 	.word	0x8b60c8b3
 800bfb4:	3fc68a28 	.word	0x3fc68a28
 800bfb8:	509f79fb 	.word	0x509f79fb
 800bfbc:	3fd34413 	.word	0x3fd34413
 800bfc0:	0800e6d2 	.word	0x0800e6d2
 800bfc4:	0800e6e9 	.word	0x0800e6e9
 800bfc8:	7ff00000 	.word	0x7ff00000
 800bfcc:	0800e6ce 	.word	0x0800e6ce
 800bfd0:	0800e6c5 	.word	0x0800e6c5
 800bfd4:	0800e69a 	.word	0x0800e69a
 800bfd8:	3ff80000 	.word	0x3ff80000
 800bfdc:	0800e838 	.word	0x0800e838
 800bfe0:	0800e741 	.word	0x0800e741
 800bfe4:	2301      	movs	r3, #1
 800bfe6:	9309      	str	r3, [sp, #36]	; 0x24
 800bfe8:	e7d7      	b.n	800bf9a <_dtoa_r+0x2c2>
 800bfea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bfec:	9301      	str	r3, [sp, #4]
 800bfee:	9304      	str	r3, [sp, #16]
 800bff0:	e7ba      	b.n	800bf68 <_dtoa_r+0x290>
 800bff2:	3101      	adds	r1, #1
 800bff4:	0052      	lsls	r2, r2, #1
 800bff6:	e7ba      	b.n	800bf6e <_dtoa_r+0x296>
 800bff8:	69e3      	ldr	r3, [r4, #28]
 800bffa:	9a00      	ldr	r2, [sp, #0]
 800bffc:	601a      	str	r2, [r3, #0]
 800bffe:	9b04      	ldr	r3, [sp, #16]
 800c000:	2b0e      	cmp	r3, #14
 800c002:	f200 80a8 	bhi.w	800c156 <_dtoa_r+0x47e>
 800c006:	2d00      	cmp	r5, #0
 800c008:	f000 80a5 	beq.w	800c156 <_dtoa_r+0x47e>
 800c00c:	f1bb 0f00 	cmp.w	fp, #0
 800c010:	dd38      	ble.n	800c084 <_dtoa_r+0x3ac>
 800c012:	4bc0      	ldr	r3, [pc, #768]	; (800c314 <_dtoa_r+0x63c>)
 800c014:	f00b 020f 	and.w	r2, fp, #15
 800c018:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c01c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c020:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c024:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c028:	d019      	beq.n	800c05e <_dtoa_r+0x386>
 800c02a:	4bbb      	ldr	r3, [pc, #748]	; (800c318 <_dtoa_r+0x640>)
 800c02c:	ec51 0b18 	vmov	r0, r1, d8
 800c030:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c034:	f7f4 fc1a 	bl	800086c <__aeabi_ddiv>
 800c038:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c03c:	f008 080f 	and.w	r8, r8, #15
 800c040:	2503      	movs	r5, #3
 800c042:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800c318 <_dtoa_r+0x640>
 800c046:	f1b8 0f00 	cmp.w	r8, #0
 800c04a:	d10a      	bne.n	800c062 <_dtoa_r+0x38a>
 800c04c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c050:	4632      	mov	r2, r6
 800c052:	463b      	mov	r3, r7
 800c054:	f7f4 fc0a 	bl	800086c <__aeabi_ddiv>
 800c058:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c05c:	e02b      	b.n	800c0b6 <_dtoa_r+0x3de>
 800c05e:	2502      	movs	r5, #2
 800c060:	e7ef      	b.n	800c042 <_dtoa_r+0x36a>
 800c062:	f018 0f01 	tst.w	r8, #1
 800c066:	d008      	beq.n	800c07a <_dtoa_r+0x3a2>
 800c068:	4630      	mov	r0, r6
 800c06a:	4639      	mov	r1, r7
 800c06c:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c070:	f7f4 fad2 	bl	8000618 <__aeabi_dmul>
 800c074:	3501      	adds	r5, #1
 800c076:	4606      	mov	r6, r0
 800c078:	460f      	mov	r7, r1
 800c07a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c07e:	f109 0908 	add.w	r9, r9, #8
 800c082:	e7e0      	b.n	800c046 <_dtoa_r+0x36e>
 800c084:	f000 809f 	beq.w	800c1c6 <_dtoa_r+0x4ee>
 800c088:	f1cb 0600 	rsb	r6, fp, #0
 800c08c:	4ba1      	ldr	r3, [pc, #644]	; (800c314 <_dtoa_r+0x63c>)
 800c08e:	4fa2      	ldr	r7, [pc, #648]	; (800c318 <_dtoa_r+0x640>)
 800c090:	f006 020f 	and.w	r2, r6, #15
 800c094:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c09c:	ec51 0b18 	vmov	r0, r1, d8
 800c0a0:	f7f4 faba 	bl	8000618 <__aeabi_dmul>
 800c0a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0a8:	1136      	asrs	r6, r6, #4
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	2502      	movs	r5, #2
 800c0ae:	2e00      	cmp	r6, #0
 800c0b0:	d17e      	bne.n	800c1b0 <_dtoa_r+0x4d8>
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d1d0      	bne.n	800c058 <_dtoa_r+0x380>
 800c0b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c0b8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	f000 8084 	beq.w	800c1ca <_dtoa_r+0x4f2>
 800c0c2:	4b96      	ldr	r3, [pc, #600]	; (800c31c <_dtoa_r+0x644>)
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	4640      	mov	r0, r8
 800c0c8:	4649      	mov	r1, r9
 800c0ca:	f7f4 fd17 	bl	8000afc <__aeabi_dcmplt>
 800c0ce:	2800      	cmp	r0, #0
 800c0d0:	d07b      	beq.n	800c1ca <_dtoa_r+0x4f2>
 800c0d2:	9b04      	ldr	r3, [sp, #16]
 800c0d4:	2b00      	cmp	r3, #0
 800c0d6:	d078      	beq.n	800c1ca <_dtoa_r+0x4f2>
 800c0d8:	9b01      	ldr	r3, [sp, #4]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	dd39      	ble.n	800c152 <_dtoa_r+0x47a>
 800c0de:	4b90      	ldr	r3, [pc, #576]	; (800c320 <_dtoa_r+0x648>)
 800c0e0:	2200      	movs	r2, #0
 800c0e2:	4640      	mov	r0, r8
 800c0e4:	4649      	mov	r1, r9
 800c0e6:	f7f4 fa97 	bl	8000618 <__aeabi_dmul>
 800c0ea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0ee:	9e01      	ldr	r6, [sp, #4]
 800c0f0:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c0f4:	3501      	adds	r5, #1
 800c0f6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c0fa:	4628      	mov	r0, r5
 800c0fc:	f7f4 fa22 	bl	8000544 <__aeabi_i2d>
 800c100:	4642      	mov	r2, r8
 800c102:	464b      	mov	r3, r9
 800c104:	f7f4 fa88 	bl	8000618 <__aeabi_dmul>
 800c108:	4b86      	ldr	r3, [pc, #536]	; (800c324 <_dtoa_r+0x64c>)
 800c10a:	2200      	movs	r2, #0
 800c10c:	f7f4 f8ce 	bl	80002ac <__adddf3>
 800c110:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c114:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c118:	9303      	str	r3, [sp, #12]
 800c11a:	2e00      	cmp	r6, #0
 800c11c:	d158      	bne.n	800c1d0 <_dtoa_r+0x4f8>
 800c11e:	4b82      	ldr	r3, [pc, #520]	; (800c328 <_dtoa_r+0x650>)
 800c120:	2200      	movs	r2, #0
 800c122:	4640      	mov	r0, r8
 800c124:	4649      	mov	r1, r9
 800c126:	f7f4 f8bf 	bl	80002a8 <__aeabi_dsub>
 800c12a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c12e:	4680      	mov	r8, r0
 800c130:	4689      	mov	r9, r1
 800c132:	f7f4 fd01 	bl	8000b38 <__aeabi_dcmpgt>
 800c136:	2800      	cmp	r0, #0
 800c138:	f040 8296 	bne.w	800c668 <_dtoa_r+0x990>
 800c13c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c140:	4640      	mov	r0, r8
 800c142:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c146:	4649      	mov	r1, r9
 800c148:	f7f4 fcd8 	bl	8000afc <__aeabi_dcmplt>
 800c14c:	2800      	cmp	r0, #0
 800c14e:	f040 8289 	bne.w	800c664 <_dtoa_r+0x98c>
 800c152:	ed8d 8b02 	vstr	d8, [sp, #8]
 800c156:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c158:	2b00      	cmp	r3, #0
 800c15a:	f2c0 814e 	blt.w	800c3fa <_dtoa_r+0x722>
 800c15e:	f1bb 0f0e 	cmp.w	fp, #14
 800c162:	f300 814a 	bgt.w	800c3fa <_dtoa_r+0x722>
 800c166:	4b6b      	ldr	r3, [pc, #428]	; (800c314 <_dtoa_r+0x63c>)
 800c168:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c16c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c170:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c172:	2b00      	cmp	r3, #0
 800c174:	f280 80dc 	bge.w	800c330 <_dtoa_r+0x658>
 800c178:	9b04      	ldr	r3, [sp, #16]
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	f300 80d8 	bgt.w	800c330 <_dtoa_r+0x658>
 800c180:	f040 826f 	bne.w	800c662 <_dtoa_r+0x98a>
 800c184:	4b68      	ldr	r3, [pc, #416]	; (800c328 <_dtoa_r+0x650>)
 800c186:	2200      	movs	r2, #0
 800c188:	4640      	mov	r0, r8
 800c18a:	4649      	mov	r1, r9
 800c18c:	f7f4 fa44 	bl	8000618 <__aeabi_dmul>
 800c190:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c194:	f7f4 fcc6 	bl	8000b24 <__aeabi_dcmpge>
 800c198:	9e04      	ldr	r6, [sp, #16]
 800c19a:	4637      	mov	r7, r6
 800c19c:	2800      	cmp	r0, #0
 800c19e:	f040 8245 	bne.w	800c62c <_dtoa_r+0x954>
 800c1a2:	9d00      	ldr	r5, [sp, #0]
 800c1a4:	2331      	movs	r3, #49	; 0x31
 800c1a6:	f805 3b01 	strb.w	r3, [r5], #1
 800c1aa:	f10b 0b01 	add.w	fp, fp, #1
 800c1ae:	e241      	b.n	800c634 <_dtoa_r+0x95c>
 800c1b0:	07f2      	lsls	r2, r6, #31
 800c1b2:	d505      	bpl.n	800c1c0 <_dtoa_r+0x4e8>
 800c1b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1b8:	f7f4 fa2e 	bl	8000618 <__aeabi_dmul>
 800c1bc:	3501      	adds	r5, #1
 800c1be:	2301      	movs	r3, #1
 800c1c0:	1076      	asrs	r6, r6, #1
 800c1c2:	3708      	adds	r7, #8
 800c1c4:	e773      	b.n	800c0ae <_dtoa_r+0x3d6>
 800c1c6:	2502      	movs	r5, #2
 800c1c8:	e775      	b.n	800c0b6 <_dtoa_r+0x3de>
 800c1ca:	9e04      	ldr	r6, [sp, #16]
 800c1cc:	465f      	mov	r7, fp
 800c1ce:	e792      	b.n	800c0f6 <_dtoa_r+0x41e>
 800c1d0:	9900      	ldr	r1, [sp, #0]
 800c1d2:	4b50      	ldr	r3, [pc, #320]	; (800c314 <_dtoa_r+0x63c>)
 800c1d4:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c1d8:	4431      	add	r1, r6
 800c1da:	9102      	str	r1, [sp, #8]
 800c1dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c1de:	eeb0 9a47 	vmov.f32	s18, s14
 800c1e2:	eef0 9a67 	vmov.f32	s19, s15
 800c1e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c1ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c1ee:	2900      	cmp	r1, #0
 800c1f0:	d044      	beq.n	800c27c <_dtoa_r+0x5a4>
 800c1f2:	494e      	ldr	r1, [pc, #312]	; (800c32c <_dtoa_r+0x654>)
 800c1f4:	2000      	movs	r0, #0
 800c1f6:	f7f4 fb39 	bl	800086c <__aeabi_ddiv>
 800c1fa:	ec53 2b19 	vmov	r2, r3, d9
 800c1fe:	f7f4 f853 	bl	80002a8 <__aeabi_dsub>
 800c202:	9d00      	ldr	r5, [sp, #0]
 800c204:	ec41 0b19 	vmov	d9, r0, r1
 800c208:	4649      	mov	r1, r9
 800c20a:	4640      	mov	r0, r8
 800c20c:	f7f4 fcb4 	bl	8000b78 <__aeabi_d2iz>
 800c210:	4606      	mov	r6, r0
 800c212:	f7f4 f997 	bl	8000544 <__aeabi_i2d>
 800c216:	4602      	mov	r2, r0
 800c218:	460b      	mov	r3, r1
 800c21a:	4640      	mov	r0, r8
 800c21c:	4649      	mov	r1, r9
 800c21e:	f7f4 f843 	bl	80002a8 <__aeabi_dsub>
 800c222:	3630      	adds	r6, #48	; 0x30
 800c224:	f805 6b01 	strb.w	r6, [r5], #1
 800c228:	ec53 2b19 	vmov	r2, r3, d9
 800c22c:	4680      	mov	r8, r0
 800c22e:	4689      	mov	r9, r1
 800c230:	f7f4 fc64 	bl	8000afc <__aeabi_dcmplt>
 800c234:	2800      	cmp	r0, #0
 800c236:	d164      	bne.n	800c302 <_dtoa_r+0x62a>
 800c238:	4642      	mov	r2, r8
 800c23a:	464b      	mov	r3, r9
 800c23c:	4937      	ldr	r1, [pc, #220]	; (800c31c <_dtoa_r+0x644>)
 800c23e:	2000      	movs	r0, #0
 800c240:	f7f4 f832 	bl	80002a8 <__aeabi_dsub>
 800c244:	ec53 2b19 	vmov	r2, r3, d9
 800c248:	f7f4 fc58 	bl	8000afc <__aeabi_dcmplt>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	f040 80b6 	bne.w	800c3be <_dtoa_r+0x6e6>
 800c252:	9b02      	ldr	r3, [sp, #8]
 800c254:	429d      	cmp	r5, r3
 800c256:	f43f af7c 	beq.w	800c152 <_dtoa_r+0x47a>
 800c25a:	4b31      	ldr	r3, [pc, #196]	; (800c320 <_dtoa_r+0x648>)
 800c25c:	ec51 0b19 	vmov	r0, r1, d9
 800c260:	2200      	movs	r2, #0
 800c262:	f7f4 f9d9 	bl	8000618 <__aeabi_dmul>
 800c266:	4b2e      	ldr	r3, [pc, #184]	; (800c320 <_dtoa_r+0x648>)
 800c268:	ec41 0b19 	vmov	d9, r0, r1
 800c26c:	2200      	movs	r2, #0
 800c26e:	4640      	mov	r0, r8
 800c270:	4649      	mov	r1, r9
 800c272:	f7f4 f9d1 	bl	8000618 <__aeabi_dmul>
 800c276:	4680      	mov	r8, r0
 800c278:	4689      	mov	r9, r1
 800c27a:	e7c5      	b.n	800c208 <_dtoa_r+0x530>
 800c27c:	ec51 0b17 	vmov	r0, r1, d7
 800c280:	f7f4 f9ca 	bl	8000618 <__aeabi_dmul>
 800c284:	9b02      	ldr	r3, [sp, #8]
 800c286:	9d00      	ldr	r5, [sp, #0]
 800c288:	930f      	str	r3, [sp, #60]	; 0x3c
 800c28a:	ec41 0b19 	vmov	d9, r0, r1
 800c28e:	4649      	mov	r1, r9
 800c290:	4640      	mov	r0, r8
 800c292:	f7f4 fc71 	bl	8000b78 <__aeabi_d2iz>
 800c296:	4606      	mov	r6, r0
 800c298:	f7f4 f954 	bl	8000544 <__aeabi_i2d>
 800c29c:	3630      	adds	r6, #48	; 0x30
 800c29e:	4602      	mov	r2, r0
 800c2a0:	460b      	mov	r3, r1
 800c2a2:	4640      	mov	r0, r8
 800c2a4:	4649      	mov	r1, r9
 800c2a6:	f7f3 ffff 	bl	80002a8 <__aeabi_dsub>
 800c2aa:	f805 6b01 	strb.w	r6, [r5], #1
 800c2ae:	9b02      	ldr	r3, [sp, #8]
 800c2b0:	429d      	cmp	r5, r3
 800c2b2:	4680      	mov	r8, r0
 800c2b4:	4689      	mov	r9, r1
 800c2b6:	f04f 0200 	mov.w	r2, #0
 800c2ba:	d124      	bne.n	800c306 <_dtoa_r+0x62e>
 800c2bc:	4b1b      	ldr	r3, [pc, #108]	; (800c32c <_dtoa_r+0x654>)
 800c2be:	ec51 0b19 	vmov	r0, r1, d9
 800c2c2:	f7f3 fff3 	bl	80002ac <__adddf3>
 800c2c6:	4602      	mov	r2, r0
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	4640      	mov	r0, r8
 800c2cc:	4649      	mov	r1, r9
 800c2ce:	f7f4 fc33 	bl	8000b38 <__aeabi_dcmpgt>
 800c2d2:	2800      	cmp	r0, #0
 800c2d4:	d173      	bne.n	800c3be <_dtoa_r+0x6e6>
 800c2d6:	ec53 2b19 	vmov	r2, r3, d9
 800c2da:	4914      	ldr	r1, [pc, #80]	; (800c32c <_dtoa_r+0x654>)
 800c2dc:	2000      	movs	r0, #0
 800c2de:	f7f3 ffe3 	bl	80002a8 <__aeabi_dsub>
 800c2e2:	4602      	mov	r2, r0
 800c2e4:	460b      	mov	r3, r1
 800c2e6:	4640      	mov	r0, r8
 800c2e8:	4649      	mov	r1, r9
 800c2ea:	f7f4 fc07 	bl	8000afc <__aeabi_dcmplt>
 800c2ee:	2800      	cmp	r0, #0
 800c2f0:	f43f af2f 	beq.w	800c152 <_dtoa_r+0x47a>
 800c2f4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c2f6:	1e6b      	subs	r3, r5, #1
 800c2f8:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2fa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c2fe:	2b30      	cmp	r3, #48	; 0x30
 800c300:	d0f8      	beq.n	800c2f4 <_dtoa_r+0x61c>
 800c302:	46bb      	mov	fp, r7
 800c304:	e04a      	b.n	800c39c <_dtoa_r+0x6c4>
 800c306:	4b06      	ldr	r3, [pc, #24]	; (800c320 <_dtoa_r+0x648>)
 800c308:	f7f4 f986 	bl	8000618 <__aeabi_dmul>
 800c30c:	4680      	mov	r8, r0
 800c30e:	4689      	mov	r9, r1
 800c310:	e7bd      	b.n	800c28e <_dtoa_r+0x5b6>
 800c312:	bf00      	nop
 800c314:	0800e838 	.word	0x0800e838
 800c318:	0800e810 	.word	0x0800e810
 800c31c:	3ff00000 	.word	0x3ff00000
 800c320:	40240000 	.word	0x40240000
 800c324:	401c0000 	.word	0x401c0000
 800c328:	40140000 	.word	0x40140000
 800c32c:	3fe00000 	.word	0x3fe00000
 800c330:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c334:	9d00      	ldr	r5, [sp, #0]
 800c336:	4642      	mov	r2, r8
 800c338:	464b      	mov	r3, r9
 800c33a:	4630      	mov	r0, r6
 800c33c:	4639      	mov	r1, r7
 800c33e:	f7f4 fa95 	bl	800086c <__aeabi_ddiv>
 800c342:	f7f4 fc19 	bl	8000b78 <__aeabi_d2iz>
 800c346:	9001      	str	r0, [sp, #4]
 800c348:	f7f4 f8fc 	bl	8000544 <__aeabi_i2d>
 800c34c:	4642      	mov	r2, r8
 800c34e:	464b      	mov	r3, r9
 800c350:	f7f4 f962 	bl	8000618 <__aeabi_dmul>
 800c354:	4602      	mov	r2, r0
 800c356:	460b      	mov	r3, r1
 800c358:	4630      	mov	r0, r6
 800c35a:	4639      	mov	r1, r7
 800c35c:	f7f3 ffa4 	bl	80002a8 <__aeabi_dsub>
 800c360:	9e01      	ldr	r6, [sp, #4]
 800c362:	9f04      	ldr	r7, [sp, #16]
 800c364:	3630      	adds	r6, #48	; 0x30
 800c366:	f805 6b01 	strb.w	r6, [r5], #1
 800c36a:	9e00      	ldr	r6, [sp, #0]
 800c36c:	1bae      	subs	r6, r5, r6
 800c36e:	42b7      	cmp	r7, r6
 800c370:	4602      	mov	r2, r0
 800c372:	460b      	mov	r3, r1
 800c374:	d134      	bne.n	800c3e0 <_dtoa_r+0x708>
 800c376:	f7f3 ff99 	bl	80002ac <__adddf3>
 800c37a:	4642      	mov	r2, r8
 800c37c:	464b      	mov	r3, r9
 800c37e:	4606      	mov	r6, r0
 800c380:	460f      	mov	r7, r1
 800c382:	f7f4 fbd9 	bl	8000b38 <__aeabi_dcmpgt>
 800c386:	b9c8      	cbnz	r0, 800c3bc <_dtoa_r+0x6e4>
 800c388:	4642      	mov	r2, r8
 800c38a:	464b      	mov	r3, r9
 800c38c:	4630      	mov	r0, r6
 800c38e:	4639      	mov	r1, r7
 800c390:	f7f4 fbaa 	bl	8000ae8 <__aeabi_dcmpeq>
 800c394:	b110      	cbz	r0, 800c39c <_dtoa_r+0x6c4>
 800c396:	9b01      	ldr	r3, [sp, #4]
 800c398:	07db      	lsls	r3, r3, #31
 800c39a:	d40f      	bmi.n	800c3bc <_dtoa_r+0x6e4>
 800c39c:	4651      	mov	r1, sl
 800c39e:	4620      	mov	r0, r4
 800c3a0:	f000 fe82 	bl	800d0a8 <_Bfree>
 800c3a4:	2300      	movs	r3, #0
 800c3a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c3a8:	702b      	strb	r3, [r5, #0]
 800c3aa:	f10b 0301 	add.w	r3, fp, #1
 800c3ae:	6013      	str	r3, [r2, #0]
 800c3b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	f43f ace2 	beq.w	800bd7c <_dtoa_r+0xa4>
 800c3b8:	601d      	str	r5, [r3, #0]
 800c3ba:	e4df      	b.n	800bd7c <_dtoa_r+0xa4>
 800c3bc:	465f      	mov	r7, fp
 800c3be:	462b      	mov	r3, r5
 800c3c0:	461d      	mov	r5, r3
 800c3c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3c6:	2a39      	cmp	r2, #57	; 0x39
 800c3c8:	d106      	bne.n	800c3d8 <_dtoa_r+0x700>
 800c3ca:	9a00      	ldr	r2, [sp, #0]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d1f7      	bne.n	800c3c0 <_dtoa_r+0x6e8>
 800c3d0:	9900      	ldr	r1, [sp, #0]
 800c3d2:	2230      	movs	r2, #48	; 0x30
 800c3d4:	3701      	adds	r7, #1
 800c3d6:	700a      	strb	r2, [r1, #0]
 800c3d8:	781a      	ldrb	r2, [r3, #0]
 800c3da:	3201      	adds	r2, #1
 800c3dc:	701a      	strb	r2, [r3, #0]
 800c3de:	e790      	b.n	800c302 <_dtoa_r+0x62a>
 800c3e0:	4ba3      	ldr	r3, [pc, #652]	; (800c670 <_dtoa_r+0x998>)
 800c3e2:	2200      	movs	r2, #0
 800c3e4:	f7f4 f918 	bl	8000618 <__aeabi_dmul>
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	4606      	mov	r6, r0
 800c3ee:	460f      	mov	r7, r1
 800c3f0:	f7f4 fb7a 	bl	8000ae8 <__aeabi_dcmpeq>
 800c3f4:	2800      	cmp	r0, #0
 800c3f6:	d09e      	beq.n	800c336 <_dtoa_r+0x65e>
 800c3f8:	e7d0      	b.n	800c39c <_dtoa_r+0x6c4>
 800c3fa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c3fc:	2a00      	cmp	r2, #0
 800c3fe:	f000 80ca 	beq.w	800c596 <_dtoa_r+0x8be>
 800c402:	9a07      	ldr	r2, [sp, #28]
 800c404:	2a01      	cmp	r2, #1
 800c406:	f300 80ad 	bgt.w	800c564 <_dtoa_r+0x88c>
 800c40a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c40c:	2a00      	cmp	r2, #0
 800c40e:	f000 80a5 	beq.w	800c55c <_dtoa_r+0x884>
 800c412:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c416:	9e08      	ldr	r6, [sp, #32]
 800c418:	9d05      	ldr	r5, [sp, #20]
 800c41a:	9a05      	ldr	r2, [sp, #20]
 800c41c:	441a      	add	r2, r3
 800c41e:	9205      	str	r2, [sp, #20]
 800c420:	9a06      	ldr	r2, [sp, #24]
 800c422:	2101      	movs	r1, #1
 800c424:	441a      	add	r2, r3
 800c426:	4620      	mov	r0, r4
 800c428:	9206      	str	r2, [sp, #24]
 800c42a:	f000 ff3d 	bl	800d2a8 <__i2b>
 800c42e:	4607      	mov	r7, r0
 800c430:	b165      	cbz	r5, 800c44c <_dtoa_r+0x774>
 800c432:	9b06      	ldr	r3, [sp, #24]
 800c434:	2b00      	cmp	r3, #0
 800c436:	dd09      	ble.n	800c44c <_dtoa_r+0x774>
 800c438:	42ab      	cmp	r3, r5
 800c43a:	9a05      	ldr	r2, [sp, #20]
 800c43c:	bfa8      	it	ge
 800c43e:	462b      	movge	r3, r5
 800c440:	1ad2      	subs	r2, r2, r3
 800c442:	9205      	str	r2, [sp, #20]
 800c444:	9a06      	ldr	r2, [sp, #24]
 800c446:	1aed      	subs	r5, r5, r3
 800c448:	1ad3      	subs	r3, r2, r3
 800c44a:	9306      	str	r3, [sp, #24]
 800c44c:	9b08      	ldr	r3, [sp, #32]
 800c44e:	b1f3      	cbz	r3, 800c48e <_dtoa_r+0x7b6>
 800c450:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c452:	2b00      	cmp	r3, #0
 800c454:	f000 80a3 	beq.w	800c59e <_dtoa_r+0x8c6>
 800c458:	2e00      	cmp	r6, #0
 800c45a:	dd10      	ble.n	800c47e <_dtoa_r+0x7a6>
 800c45c:	4639      	mov	r1, r7
 800c45e:	4632      	mov	r2, r6
 800c460:	4620      	mov	r0, r4
 800c462:	f000 ffe1 	bl	800d428 <__pow5mult>
 800c466:	4652      	mov	r2, sl
 800c468:	4601      	mov	r1, r0
 800c46a:	4607      	mov	r7, r0
 800c46c:	4620      	mov	r0, r4
 800c46e:	f000 ff31 	bl	800d2d4 <__multiply>
 800c472:	4651      	mov	r1, sl
 800c474:	4680      	mov	r8, r0
 800c476:	4620      	mov	r0, r4
 800c478:	f000 fe16 	bl	800d0a8 <_Bfree>
 800c47c:	46c2      	mov	sl, r8
 800c47e:	9b08      	ldr	r3, [sp, #32]
 800c480:	1b9a      	subs	r2, r3, r6
 800c482:	d004      	beq.n	800c48e <_dtoa_r+0x7b6>
 800c484:	4651      	mov	r1, sl
 800c486:	4620      	mov	r0, r4
 800c488:	f000 ffce 	bl	800d428 <__pow5mult>
 800c48c:	4682      	mov	sl, r0
 800c48e:	2101      	movs	r1, #1
 800c490:	4620      	mov	r0, r4
 800c492:	f000 ff09 	bl	800d2a8 <__i2b>
 800c496:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c498:	2b00      	cmp	r3, #0
 800c49a:	4606      	mov	r6, r0
 800c49c:	f340 8081 	ble.w	800c5a2 <_dtoa_r+0x8ca>
 800c4a0:	461a      	mov	r2, r3
 800c4a2:	4601      	mov	r1, r0
 800c4a4:	4620      	mov	r0, r4
 800c4a6:	f000 ffbf 	bl	800d428 <__pow5mult>
 800c4aa:	9b07      	ldr	r3, [sp, #28]
 800c4ac:	2b01      	cmp	r3, #1
 800c4ae:	4606      	mov	r6, r0
 800c4b0:	dd7a      	ble.n	800c5a8 <_dtoa_r+0x8d0>
 800c4b2:	f04f 0800 	mov.w	r8, #0
 800c4b6:	6933      	ldr	r3, [r6, #16]
 800c4b8:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c4bc:	6918      	ldr	r0, [r3, #16]
 800c4be:	f000 fea5 	bl	800d20c <__hi0bits>
 800c4c2:	f1c0 0020 	rsb	r0, r0, #32
 800c4c6:	9b06      	ldr	r3, [sp, #24]
 800c4c8:	4418      	add	r0, r3
 800c4ca:	f010 001f 	ands.w	r0, r0, #31
 800c4ce:	f000 8094 	beq.w	800c5fa <_dtoa_r+0x922>
 800c4d2:	f1c0 0320 	rsb	r3, r0, #32
 800c4d6:	2b04      	cmp	r3, #4
 800c4d8:	f340 8085 	ble.w	800c5e6 <_dtoa_r+0x90e>
 800c4dc:	9b05      	ldr	r3, [sp, #20]
 800c4de:	f1c0 001c 	rsb	r0, r0, #28
 800c4e2:	4403      	add	r3, r0
 800c4e4:	9305      	str	r3, [sp, #20]
 800c4e6:	9b06      	ldr	r3, [sp, #24]
 800c4e8:	4403      	add	r3, r0
 800c4ea:	4405      	add	r5, r0
 800c4ec:	9306      	str	r3, [sp, #24]
 800c4ee:	9b05      	ldr	r3, [sp, #20]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	dd05      	ble.n	800c500 <_dtoa_r+0x828>
 800c4f4:	4651      	mov	r1, sl
 800c4f6:	461a      	mov	r2, r3
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	f000 ffef 	bl	800d4dc <__lshift>
 800c4fe:	4682      	mov	sl, r0
 800c500:	9b06      	ldr	r3, [sp, #24]
 800c502:	2b00      	cmp	r3, #0
 800c504:	dd05      	ble.n	800c512 <_dtoa_r+0x83a>
 800c506:	4631      	mov	r1, r6
 800c508:	461a      	mov	r2, r3
 800c50a:	4620      	mov	r0, r4
 800c50c:	f000 ffe6 	bl	800d4dc <__lshift>
 800c510:	4606      	mov	r6, r0
 800c512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c514:	2b00      	cmp	r3, #0
 800c516:	d072      	beq.n	800c5fe <_dtoa_r+0x926>
 800c518:	4631      	mov	r1, r6
 800c51a:	4650      	mov	r0, sl
 800c51c:	f001 f84a 	bl	800d5b4 <__mcmp>
 800c520:	2800      	cmp	r0, #0
 800c522:	da6c      	bge.n	800c5fe <_dtoa_r+0x926>
 800c524:	2300      	movs	r3, #0
 800c526:	4651      	mov	r1, sl
 800c528:	220a      	movs	r2, #10
 800c52a:	4620      	mov	r0, r4
 800c52c:	f000 fdde 	bl	800d0ec <__multadd>
 800c530:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c532:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c536:	4682      	mov	sl, r0
 800c538:	2b00      	cmp	r3, #0
 800c53a:	f000 81b0 	beq.w	800c89e <_dtoa_r+0xbc6>
 800c53e:	2300      	movs	r3, #0
 800c540:	4639      	mov	r1, r7
 800c542:	220a      	movs	r2, #10
 800c544:	4620      	mov	r0, r4
 800c546:	f000 fdd1 	bl	800d0ec <__multadd>
 800c54a:	9b01      	ldr	r3, [sp, #4]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	4607      	mov	r7, r0
 800c550:	f300 8096 	bgt.w	800c680 <_dtoa_r+0x9a8>
 800c554:	9b07      	ldr	r3, [sp, #28]
 800c556:	2b02      	cmp	r3, #2
 800c558:	dc59      	bgt.n	800c60e <_dtoa_r+0x936>
 800c55a:	e091      	b.n	800c680 <_dtoa_r+0x9a8>
 800c55c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c55e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c562:	e758      	b.n	800c416 <_dtoa_r+0x73e>
 800c564:	9b04      	ldr	r3, [sp, #16]
 800c566:	1e5e      	subs	r6, r3, #1
 800c568:	9b08      	ldr	r3, [sp, #32]
 800c56a:	42b3      	cmp	r3, r6
 800c56c:	bfbf      	itttt	lt
 800c56e:	9b08      	ldrlt	r3, [sp, #32]
 800c570:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800c572:	9608      	strlt	r6, [sp, #32]
 800c574:	1af3      	sublt	r3, r6, r3
 800c576:	bfb4      	ite	lt
 800c578:	18d2      	addlt	r2, r2, r3
 800c57a:	1b9e      	subge	r6, r3, r6
 800c57c:	9b04      	ldr	r3, [sp, #16]
 800c57e:	bfbc      	itt	lt
 800c580:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800c582:	2600      	movlt	r6, #0
 800c584:	2b00      	cmp	r3, #0
 800c586:	bfb7      	itett	lt
 800c588:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800c58c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800c590:	1a9d      	sublt	r5, r3, r2
 800c592:	2300      	movlt	r3, #0
 800c594:	e741      	b.n	800c41a <_dtoa_r+0x742>
 800c596:	9e08      	ldr	r6, [sp, #32]
 800c598:	9d05      	ldr	r5, [sp, #20]
 800c59a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c59c:	e748      	b.n	800c430 <_dtoa_r+0x758>
 800c59e:	9a08      	ldr	r2, [sp, #32]
 800c5a0:	e770      	b.n	800c484 <_dtoa_r+0x7ac>
 800c5a2:	9b07      	ldr	r3, [sp, #28]
 800c5a4:	2b01      	cmp	r3, #1
 800c5a6:	dc19      	bgt.n	800c5dc <_dtoa_r+0x904>
 800c5a8:	9b02      	ldr	r3, [sp, #8]
 800c5aa:	b9bb      	cbnz	r3, 800c5dc <_dtoa_r+0x904>
 800c5ac:	9b03      	ldr	r3, [sp, #12]
 800c5ae:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5b2:	b99b      	cbnz	r3, 800c5dc <_dtoa_r+0x904>
 800c5b4:	9b03      	ldr	r3, [sp, #12]
 800c5b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c5ba:	0d1b      	lsrs	r3, r3, #20
 800c5bc:	051b      	lsls	r3, r3, #20
 800c5be:	b183      	cbz	r3, 800c5e2 <_dtoa_r+0x90a>
 800c5c0:	9b05      	ldr	r3, [sp, #20]
 800c5c2:	3301      	adds	r3, #1
 800c5c4:	9305      	str	r3, [sp, #20]
 800c5c6:	9b06      	ldr	r3, [sp, #24]
 800c5c8:	3301      	adds	r3, #1
 800c5ca:	9306      	str	r3, [sp, #24]
 800c5cc:	f04f 0801 	mov.w	r8, #1
 800c5d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	f47f af6f 	bne.w	800c4b6 <_dtoa_r+0x7de>
 800c5d8:	2001      	movs	r0, #1
 800c5da:	e774      	b.n	800c4c6 <_dtoa_r+0x7ee>
 800c5dc:	f04f 0800 	mov.w	r8, #0
 800c5e0:	e7f6      	b.n	800c5d0 <_dtoa_r+0x8f8>
 800c5e2:	4698      	mov	r8, r3
 800c5e4:	e7f4      	b.n	800c5d0 <_dtoa_r+0x8f8>
 800c5e6:	d082      	beq.n	800c4ee <_dtoa_r+0x816>
 800c5e8:	9a05      	ldr	r2, [sp, #20]
 800c5ea:	331c      	adds	r3, #28
 800c5ec:	441a      	add	r2, r3
 800c5ee:	9205      	str	r2, [sp, #20]
 800c5f0:	9a06      	ldr	r2, [sp, #24]
 800c5f2:	441a      	add	r2, r3
 800c5f4:	441d      	add	r5, r3
 800c5f6:	9206      	str	r2, [sp, #24]
 800c5f8:	e779      	b.n	800c4ee <_dtoa_r+0x816>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	e7f4      	b.n	800c5e8 <_dtoa_r+0x910>
 800c5fe:	9b04      	ldr	r3, [sp, #16]
 800c600:	2b00      	cmp	r3, #0
 800c602:	dc37      	bgt.n	800c674 <_dtoa_r+0x99c>
 800c604:	9b07      	ldr	r3, [sp, #28]
 800c606:	2b02      	cmp	r3, #2
 800c608:	dd34      	ble.n	800c674 <_dtoa_r+0x99c>
 800c60a:	9b04      	ldr	r3, [sp, #16]
 800c60c:	9301      	str	r3, [sp, #4]
 800c60e:	9b01      	ldr	r3, [sp, #4]
 800c610:	b963      	cbnz	r3, 800c62c <_dtoa_r+0x954>
 800c612:	4631      	mov	r1, r6
 800c614:	2205      	movs	r2, #5
 800c616:	4620      	mov	r0, r4
 800c618:	f000 fd68 	bl	800d0ec <__multadd>
 800c61c:	4601      	mov	r1, r0
 800c61e:	4606      	mov	r6, r0
 800c620:	4650      	mov	r0, sl
 800c622:	f000 ffc7 	bl	800d5b4 <__mcmp>
 800c626:	2800      	cmp	r0, #0
 800c628:	f73f adbb 	bgt.w	800c1a2 <_dtoa_r+0x4ca>
 800c62c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c62e:	9d00      	ldr	r5, [sp, #0]
 800c630:	ea6f 0b03 	mvn.w	fp, r3
 800c634:	f04f 0800 	mov.w	r8, #0
 800c638:	4631      	mov	r1, r6
 800c63a:	4620      	mov	r0, r4
 800c63c:	f000 fd34 	bl	800d0a8 <_Bfree>
 800c640:	2f00      	cmp	r7, #0
 800c642:	f43f aeab 	beq.w	800c39c <_dtoa_r+0x6c4>
 800c646:	f1b8 0f00 	cmp.w	r8, #0
 800c64a:	d005      	beq.n	800c658 <_dtoa_r+0x980>
 800c64c:	45b8      	cmp	r8, r7
 800c64e:	d003      	beq.n	800c658 <_dtoa_r+0x980>
 800c650:	4641      	mov	r1, r8
 800c652:	4620      	mov	r0, r4
 800c654:	f000 fd28 	bl	800d0a8 <_Bfree>
 800c658:	4639      	mov	r1, r7
 800c65a:	4620      	mov	r0, r4
 800c65c:	f000 fd24 	bl	800d0a8 <_Bfree>
 800c660:	e69c      	b.n	800c39c <_dtoa_r+0x6c4>
 800c662:	2600      	movs	r6, #0
 800c664:	4637      	mov	r7, r6
 800c666:	e7e1      	b.n	800c62c <_dtoa_r+0x954>
 800c668:	46bb      	mov	fp, r7
 800c66a:	4637      	mov	r7, r6
 800c66c:	e599      	b.n	800c1a2 <_dtoa_r+0x4ca>
 800c66e:	bf00      	nop
 800c670:	40240000 	.word	0x40240000
 800c674:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c676:	2b00      	cmp	r3, #0
 800c678:	f000 80c8 	beq.w	800c80c <_dtoa_r+0xb34>
 800c67c:	9b04      	ldr	r3, [sp, #16]
 800c67e:	9301      	str	r3, [sp, #4]
 800c680:	2d00      	cmp	r5, #0
 800c682:	dd05      	ble.n	800c690 <_dtoa_r+0x9b8>
 800c684:	4639      	mov	r1, r7
 800c686:	462a      	mov	r2, r5
 800c688:	4620      	mov	r0, r4
 800c68a:	f000 ff27 	bl	800d4dc <__lshift>
 800c68e:	4607      	mov	r7, r0
 800c690:	f1b8 0f00 	cmp.w	r8, #0
 800c694:	d05b      	beq.n	800c74e <_dtoa_r+0xa76>
 800c696:	6879      	ldr	r1, [r7, #4]
 800c698:	4620      	mov	r0, r4
 800c69a:	f000 fcc5 	bl	800d028 <_Balloc>
 800c69e:	4605      	mov	r5, r0
 800c6a0:	b928      	cbnz	r0, 800c6ae <_dtoa_r+0x9d6>
 800c6a2:	4b83      	ldr	r3, [pc, #524]	; (800c8b0 <_dtoa_r+0xbd8>)
 800c6a4:	4602      	mov	r2, r0
 800c6a6:	f240 21ef 	movw	r1, #751	; 0x2ef
 800c6aa:	f7ff bb2e 	b.w	800bd0a <_dtoa_r+0x32>
 800c6ae:	693a      	ldr	r2, [r7, #16]
 800c6b0:	3202      	adds	r2, #2
 800c6b2:	0092      	lsls	r2, r2, #2
 800c6b4:	f107 010c 	add.w	r1, r7, #12
 800c6b8:	300c      	adds	r0, #12
 800c6ba:	f7ff fa6f 	bl	800bb9c <memcpy>
 800c6be:	2201      	movs	r2, #1
 800c6c0:	4629      	mov	r1, r5
 800c6c2:	4620      	mov	r0, r4
 800c6c4:	f000 ff0a 	bl	800d4dc <__lshift>
 800c6c8:	9b00      	ldr	r3, [sp, #0]
 800c6ca:	3301      	adds	r3, #1
 800c6cc:	9304      	str	r3, [sp, #16]
 800c6ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c6d2:	4413      	add	r3, r2
 800c6d4:	9308      	str	r3, [sp, #32]
 800c6d6:	9b02      	ldr	r3, [sp, #8]
 800c6d8:	f003 0301 	and.w	r3, r3, #1
 800c6dc:	46b8      	mov	r8, r7
 800c6de:	9306      	str	r3, [sp, #24]
 800c6e0:	4607      	mov	r7, r0
 800c6e2:	9b04      	ldr	r3, [sp, #16]
 800c6e4:	4631      	mov	r1, r6
 800c6e6:	3b01      	subs	r3, #1
 800c6e8:	4650      	mov	r0, sl
 800c6ea:	9301      	str	r3, [sp, #4]
 800c6ec:	f7ff fa6c 	bl	800bbc8 <quorem>
 800c6f0:	4641      	mov	r1, r8
 800c6f2:	9002      	str	r0, [sp, #8]
 800c6f4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c6f8:	4650      	mov	r0, sl
 800c6fa:	f000 ff5b 	bl	800d5b4 <__mcmp>
 800c6fe:	463a      	mov	r2, r7
 800c700:	9005      	str	r0, [sp, #20]
 800c702:	4631      	mov	r1, r6
 800c704:	4620      	mov	r0, r4
 800c706:	f000 ff71 	bl	800d5ec <__mdiff>
 800c70a:	68c2      	ldr	r2, [r0, #12]
 800c70c:	4605      	mov	r5, r0
 800c70e:	bb02      	cbnz	r2, 800c752 <_dtoa_r+0xa7a>
 800c710:	4601      	mov	r1, r0
 800c712:	4650      	mov	r0, sl
 800c714:	f000 ff4e 	bl	800d5b4 <__mcmp>
 800c718:	4602      	mov	r2, r0
 800c71a:	4629      	mov	r1, r5
 800c71c:	4620      	mov	r0, r4
 800c71e:	9209      	str	r2, [sp, #36]	; 0x24
 800c720:	f000 fcc2 	bl	800d0a8 <_Bfree>
 800c724:	9b07      	ldr	r3, [sp, #28]
 800c726:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c728:	9d04      	ldr	r5, [sp, #16]
 800c72a:	ea43 0102 	orr.w	r1, r3, r2
 800c72e:	9b06      	ldr	r3, [sp, #24]
 800c730:	4319      	orrs	r1, r3
 800c732:	d110      	bne.n	800c756 <_dtoa_r+0xa7e>
 800c734:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c738:	d029      	beq.n	800c78e <_dtoa_r+0xab6>
 800c73a:	9b05      	ldr	r3, [sp, #20]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	dd02      	ble.n	800c746 <_dtoa_r+0xa6e>
 800c740:	9b02      	ldr	r3, [sp, #8]
 800c742:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800c746:	9b01      	ldr	r3, [sp, #4]
 800c748:	f883 9000 	strb.w	r9, [r3]
 800c74c:	e774      	b.n	800c638 <_dtoa_r+0x960>
 800c74e:	4638      	mov	r0, r7
 800c750:	e7ba      	b.n	800c6c8 <_dtoa_r+0x9f0>
 800c752:	2201      	movs	r2, #1
 800c754:	e7e1      	b.n	800c71a <_dtoa_r+0xa42>
 800c756:	9b05      	ldr	r3, [sp, #20]
 800c758:	2b00      	cmp	r3, #0
 800c75a:	db04      	blt.n	800c766 <_dtoa_r+0xa8e>
 800c75c:	9907      	ldr	r1, [sp, #28]
 800c75e:	430b      	orrs	r3, r1
 800c760:	9906      	ldr	r1, [sp, #24]
 800c762:	430b      	orrs	r3, r1
 800c764:	d120      	bne.n	800c7a8 <_dtoa_r+0xad0>
 800c766:	2a00      	cmp	r2, #0
 800c768:	dded      	ble.n	800c746 <_dtoa_r+0xa6e>
 800c76a:	4651      	mov	r1, sl
 800c76c:	2201      	movs	r2, #1
 800c76e:	4620      	mov	r0, r4
 800c770:	f000 feb4 	bl	800d4dc <__lshift>
 800c774:	4631      	mov	r1, r6
 800c776:	4682      	mov	sl, r0
 800c778:	f000 ff1c 	bl	800d5b4 <__mcmp>
 800c77c:	2800      	cmp	r0, #0
 800c77e:	dc03      	bgt.n	800c788 <_dtoa_r+0xab0>
 800c780:	d1e1      	bne.n	800c746 <_dtoa_r+0xa6e>
 800c782:	f019 0f01 	tst.w	r9, #1
 800c786:	d0de      	beq.n	800c746 <_dtoa_r+0xa6e>
 800c788:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c78c:	d1d8      	bne.n	800c740 <_dtoa_r+0xa68>
 800c78e:	9a01      	ldr	r2, [sp, #4]
 800c790:	2339      	movs	r3, #57	; 0x39
 800c792:	7013      	strb	r3, [r2, #0]
 800c794:	462b      	mov	r3, r5
 800c796:	461d      	mov	r5, r3
 800c798:	3b01      	subs	r3, #1
 800c79a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c79e:	2a39      	cmp	r2, #57	; 0x39
 800c7a0:	d06c      	beq.n	800c87c <_dtoa_r+0xba4>
 800c7a2:	3201      	adds	r2, #1
 800c7a4:	701a      	strb	r2, [r3, #0]
 800c7a6:	e747      	b.n	800c638 <_dtoa_r+0x960>
 800c7a8:	2a00      	cmp	r2, #0
 800c7aa:	dd07      	ble.n	800c7bc <_dtoa_r+0xae4>
 800c7ac:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800c7b0:	d0ed      	beq.n	800c78e <_dtoa_r+0xab6>
 800c7b2:	9a01      	ldr	r2, [sp, #4]
 800c7b4:	f109 0301 	add.w	r3, r9, #1
 800c7b8:	7013      	strb	r3, [r2, #0]
 800c7ba:	e73d      	b.n	800c638 <_dtoa_r+0x960>
 800c7bc:	9b04      	ldr	r3, [sp, #16]
 800c7be:	9a08      	ldr	r2, [sp, #32]
 800c7c0:	f803 9c01 	strb.w	r9, [r3, #-1]
 800c7c4:	4293      	cmp	r3, r2
 800c7c6:	d043      	beq.n	800c850 <_dtoa_r+0xb78>
 800c7c8:	4651      	mov	r1, sl
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	220a      	movs	r2, #10
 800c7ce:	4620      	mov	r0, r4
 800c7d0:	f000 fc8c 	bl	800d0ec <__multadd>
 800c7d4:	45b8      	cmp	r8, r7
 800c7d6:	4682      	mov	sl, r0
 800c7d8:	f04f 0300 	mov.w	r3, #0
 800c7dc:	f04f 020a 	mov.w	r2, #10
 800c7e0:	4641      	mov	r1, r8
 800c7e2:	4620      	mov	r0, r4
 800c7e4:	d107      	bne.n	800c7f6 <_dtoa_r+0xb1e>
 800c7e6:	f000 fc81 	bl	800d0ec <__multadd>
 800c7ea:	4680      	mov	r8, r0
 800c7ec:	4607      	mov	r7, r0
 800c7ee:	9b04      	ldr	r3, [sp, #16]
 800c7f0:	3301      	adds	r3, #1
 800c7f2:	9304      	str	r3, [sp, #16]
 800c7f4:	e775      	b.n	800c6e2 <_dtoa_r+0xa0a>
 800c7f6:	f000 fc79 	bl	800d0ec <__multadd>
 800c7fa:	4639      	mov	r1, r7
 800c7fc:	4680      	mov	r8, r0
 800c7fe:	2300      	movs	r3, #0
 800c800:	220a      	movs	r2, #10
 800c802:	4620      	mov	r0, r4
 800c804:	f000 fc72 	bl	800d0ec <__multadd>
 800c808:	4607      	mov	r7, r0
 800c80a:	e7f0      	b.n	800c7ee <_dtoa_r+0xb16>
 800c80c:	9b04      	ldr	r3, [sp, #16]
 800c80e:	9301      	str	r3, [sp, #4]
 800c810:	9d00      	ldr	r5, [sp, #0]
 800c812:	4631      	mov	r1, r6
 800c814:	4650      	mov	r0, sl
 800c816:	f7ff f9d7 	bl	800bbc8 <quorem>
 800c81a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800c81e:	9b00      	ldr	r3, [sp, #0]
 800c820:	f805 9b01 	strb.w	r9, [r5], #1
 800c824:	1aea      	subs	r2, r5, r3
 800c826:	9b01      	ldr	r3, [sp, #4]
 800c828:	4293      	cmp	r3, r2
 800c82a:	dd07      	ble.n	800c83c <_dtoa_r+0xb64>
 800c82c:	4651      	mov	r1, sl
 800c82e:	2300      	movs	r3, #0
 800c830:	220a      	movs	r2, #10
 800c832:	4620      	mov	r0, r4
 800c834:	f000 fc5a 	bl	800d0ec <__multadd>
 800c838:	4682      	mov	sl, r0
 800c83a:	e7ea      	b.n	800c812 <_dtoa_r+0xb3a>
 800c83c:	9b01      	ldr	r3, [sp, #4]
 800c83e:	2b00      	cmp	r3, #0
 800c840:	bfc8      	it	gt
 800c842:	461d      	movgt	r5, r3
 800c844:	9b00      	ldr	r3, [sp, #0]
 800c846:	bfd8      	it	le
 800c848:	2501      	movle	r5, #1
 800c84a:	441d      	add	r5, r3
 800c84c:	f04f 0800 	mov.w	r8, #0
 800c850:	4651      	mov	r1, sl
 800c852:	2201      	movs	r2, #1
 800c854:	4620      	mov	r0, r4
 800c856:	f000 fe41 	bl	800d4dc <__lshift>
 800c85a:	4631      	mov	r1, r6
 800c85c:	4682      	mov	sl, r0
 800c85e:	f000 fea9 	bl	800d5b4 <__mcmp>
 800c862:	2800      	cmp	r0, #0
 800c864:	dc96      	bgt.n	800c794 <_dtoa_r+0xabc>
 800c866:	d102      	bne.n	800c86e <_dtoa_r+0xb96>
 800c868:	f019 0f01 	tst.w	r9, #1
 800c86c:	d192      	bne.n	800c794 <_dtoa_r+0xabc>
 800c86e:	462b      	mov	r3, r5
 800c870:	461d      	mov	r5, r3
 800c872:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c876:	2a30      	cmp	r2, #48	; 0x30
 800c878:	d0fa      	beq.n	800c870 <_dtoa_r+0xb98>
 800c87a:	e6dd      	b.n	800c638 <_dtoa_r+0x960>
 800c87c:	9a00      	ldr	r2, [sp, #0]
 800c87e:	429a      	cmp	r2, r3
 800c880:	d189      	bne.n	800c796 <_dtoa_r+0xabe>
 800c882:	f10b 0b01 	add.w	fp, fp, #1
 800c886:	2331      	movs	r3, #49	; 0x31
 800c888:	e796      	b.n	800c7b8 <_dtoa_r+0xae0>
 800c88a:	4b0a      	ldr	r3, [pc, #40]	; (800c8b4 <_dtoa_r+0xbdc>)
 800c88c:	f7ff ba99 	b.w	800bdc2 <_dtoa_r+0xea>
 800c890:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c892:	2b00      	cmp	r3, #0
 800c894:	f47f aa6d 	bne.w	800bd72 <_dtoa_r+0x9a>
 800c898:	4b07      	ldr	r3, [pc, #28]	; (800c8b8 <_dtoa_r+0xbe0>)
 800c89a:	f7ff ba92 	b.w	800bdc2 <_dtoa_r+0xea>
 800c89e:	9b01      	ldr	r3, [sp, #4]
 800c8a0:	2b00      	cmp	r3, #0
 800c8a2:	dcb5      	bgt.n	800c810 <_dtoa_r+0xb38>
 800c8a4:	9b07      	ldr	r3, [sp, #28]
 800c8a6:	2b02      	cmp	r3, #2
 800c8a8:	f73f aeb1 	bgt.w	800c60e <_dtoa_r+0x936>
 800c8ac:	e7b0      	b.n	800c810 <_dtoa_r+0xb38>
 800c8ae:	bf00      	nop
 800c8b0:	0800e741 	.word	0x0800e741
 800c8b4:	0800e699 	.word	0x0800e699
 800c8b8:	0800e6c5 	.word	0x0800e6c5

0800c8bc <_free_r>:
 800c8bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c8be:	2900      	cmp	r1, #0
 800c8c0:	d044      	beq.n	800c94c <_free_r+0x90>
 800c8c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8c6:	9001      	str	r0, [sp, #4]
 800c8c8:	2b00      	cmp	r3, #0
 800c8ca:	f1a1 0404 	sub.w	r4, r1, #4
 800c8ce:	bfb8      	it	lt
 800c8d0:	18e4      	addlt	r4, r4, r3
 800c8d2:	f7fd fceb 	bl	800a2ac <__malloc_lock>
 800c8d6:	4a1e      	ldr	r2, [pc, #120]	; (800c950 <_free_r+0x94>)
 800c8d8:	9801      	ldr	r0, [sp, #4]
 800c8da:	6813      	ldr	r3, [r2, #0]
 800c8dc:	b933      	cbnz	r3, 800c8ec <_free_r+0x30>
 800c8de:	6063      	str	r3, [r4, #4]
 800c8e0:	6014      	str	r4, [r2, #0]
 800c8e2:	b003      	add	sp, #12
 800c8e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c8e8:	f7fd bce6 	b.w	800a2b8 <__malloc_unlock>
 800c8ec:	42a3      	cmp	r3, r4
 800c8ee:	d908      	bls.n	800c902 <_free_r+0x46>
 800c8f0:	6825      	ldr	r5, [r4, #0]
 800c8f2:	1961      	adds	r1, r4, r5
 800c8f4:	428b      	cmp	r3, r1
 800c8f6:	bf01      	itttt	eq
 800c8f8:	6819      	ldreq	r1, [r3, #0]
 800c8fa:	685b      	ldreq	r3, [r3, #4]
 800c8fc:	1949      	addeq	r1, r1, r5
 800c8fe:	6021      	streq	r1, [r4, #0]
 800c900:	e7ed      	b.n	800c8de <_free_r+0x22>
 800c902:	461a      	mov	r2, r3
 800c904:	685b      	ldr	r3, [r3, #4]
 800c906:	b10b      	cbz	r3, 800c90c <_free_r+0x50>
 800c908:	42a3      	cmp	r3, r4
 800c90a:	d9fa      	bls.n	800c902 <_free_r+0x46>
 800c90c:	6811      	ldr	r1, [r2, #0]
 800c90e:	1855      	adds	r5, r2, r1
 800c910:	42a5      	cmp	r5, r4
 800c912:	d10b      	bne.n	800c92c <_free_r+0x70>
 800c914:	6824      	ldr	r4, [r4, #0]
 800c916:	4421      	add	r1, r4
 800c918:	1854      	adds	r4, r2, r1
 800c91a:	42a3      	cmp	r3, r4
 800c91c:	6011      	str	r1, [r2, #0]
 800c91e:	d1e0      	bne.n	800c8e2 <_free_r+0x26>
 800c920:	681c      	ldr	r4, [r3, #0]
 800c922:	685b      	ldr	r3, [r3, #4]
 800c924:	6053      	str	r3, [r2, #4]
 800c926:	440c      	add	r4, r1
 800c928:	6014      	str	r4, [r2, #0]
 800c92a:	e7da      	b.n	800c8e2 <_free_r+0x26>
 800c92c:	d902      	bls.n	800c934 <_free_r+0x78>
 800c92e:	230c      	movs	r3, #12
 800c930:	6003      	str	r3, [r0, #0]
 800c932:	e7d6      	b.n	800c8e2 <_free_r+0x26>
 800c934:	6825      	ldr	r5, [r4, #0]
 800c936:	1961      	adds	r1, r4, r5
 800c938:	428b      	cmp	r3, r1
 800c93a:	bf04      	itt	eq
 800c93c:	6819      	ldreq	r1, [r3, #0]
 800c93e:	685b      	ldreq	r3, [r3, #4]
 800c940:	6063      	str	r3, [r4, #4]
 800c942:	bf04      	itt	eq
 800c944:	1949      	addeq	r1, r1, r5
 800c946:	6021      	streq	r1, [r4, #0]
 800c948:	6054      	str	r4, [r2, #4]
 800c94a:	e7ca      	b.n	800c8e2 <_free_r+0x26>
 800c94c:	b003      	add	sp, #12
 800c94e:	bd30      	pop	{r4, r5, pc}
 800c950:	20000a40 	.word	0x20000a40

0800c954 <rshift>:
 800c954:	6903      	ldr	r3, [r0, #16]
 800c956:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c95a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c95e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c962:	f100 0414 	add.w	r4, r0, #20
 800c966:	dd45      	ble.n	800c9f4 <rshift+0xa0>
 800c968:	f011 011f 	ands.w	r1, r1, #31
 800c96c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c970:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c974:	d10c      	bne.n	800c990 <rshift+0x3c>
 800c976:	f100 0710 	add.w	r7, r0, #16
 800c97a:	4629      	mov	r1, r5
 800c97c:	42b1      	cmp	r1, r6
 800c97e:	d334      	bcc.n	800c9ea <rshift+0x96>
 800c980:	1a9b      	subs	r3, r3, r2
 800c982:	009b      	lsls	r3, r3, #2
 800c984:	1eea      	subs	r2, r5, #3
 800c986:	4296      	cmp	r6, r2
 800c988:	bf38      	it	cc
 800c98a:	2300      	movcc	r3, #0
 800c98c:	4423      	add	r3, r4
 800c98e:	e015      	b.n	800c9bc <rshift+0x68>
 800c990:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c994:	f1c1 0820 	rsb	r8, r1, #32
 800c998:	40cf      	lsrs	r7, r1
 800c99a:	f105 0e04 	add.w	lr, r5, #4
 800c99e:	46a1      	mov	r9, r4
 800c9a0:	4576      	cmp	r6, lr
 800c9a2:	46f4      	mov	ip, lr
 800c9a4:	d815      	bhi.n	800c9d2 <rshift+0x7e>
 800c9a6:	1a9a      	subs	r2, r3, r2
 800c9a8:	0092      	lsls	r2, r2, #2
 800c9aa:	3a04      	subs	r2, #4
 800c9ac:	3501      	adds	r5, #1
 800c9ae:	42ae      	cmp	r6, r5
 800c9b0:	bf38      	it	cc
 800c9b2:	2200      	movcc	r2, #0
 800c9b4:	18a3      	adds	r3, r4, r2
 800c9b6:	50a7      	str	r7, [r4, r2]
 800c9b8:	b107      	cbz	r7, 800c9bc <rshift+0x68>
 800c9ba:	3304      	adds	r3, #4
 800c9bc:	1b1a      	subs	r2, r3, r4
 800c9be:	42a3      	cmp	r3, r4
 800c9c0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c9c4:	bf08      	it	eq
 800c9c6:	2300      	moveq	r3, #0
 800c9c8:	6102      	str	r2, [r0, #16]
 800c9ca:	bf08      	it	eq
 800c9cc:	6143      	streq	r3, [r0, #20]
 800c9ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c9d2:	f8dc c000 	ldr.w	ip, [ip]
 800c9d6:	fa0c fc08 	lsl.w	ip, ip, r8
 800c9da:	ea4c 0707 	orr.w	r7, ip, r7
 800c9de:	f849 7b04 	str.w	r7, [r9], #4
 800c9e2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c9e6:	40cf      	lsrs	r7, r1
 800c9e8:	e7da      	b.n	800c9a0 <rshift+0x4c>
 800c9ea:	f851 cb04 	ldr.w	ip, [r1], #4
 800c9ee:	f847 cf04 	str.w	ip, [r7, #4]!
 800c9f2:	e7c3      	b.n	800c97c <rshift+0x28>
 800c9f4:	4623      	mov	r3, r4
 800c9f6:	e7e1      	b.n	800c9bc <rshift+0x68>

0800c9f8 <__hexdig_fun>:
 800c9f8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c9fc:	2b09      	cmp	r3, #9
 800c9fe:	d802      	bhi.n	800ca06 <__hexdig_fun+0xe>
 800ca00:	3820      	subs	r0, #32
 800ca02:	b2c0      	uxtb	r0, r0
 800ca04:	4770      	bx	lr
 800ca06:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ca0a:	2b05      	cmp	r3, #5
 800ca0c:	d801      	bhi.n	800ca12 <__hexdig_fun+0x1a>
 800ca0e:	3847      	subs	r0, #71	; 0x47
 800ca10:	e7f7      	b.n	800ca02 <__hexdig_fun+0xa>
 800ca12:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ca16:	2b05      	cmp	r3, #5
 800ca18:	d801      	bhi.n	800ca1e <__hexdig_fun+0x26>
 800ca1a:	3827      	subs	r0, #39	; 0x27
 800ca1c:	e7f1      	b.n	800ca02 <__hexdig_fun+0xa>
 800ca1e:	2000      	movs	r0, #0
 800ca20:	4770      	bx	lr
	...

0800ca24 <__gethex>:
 800ca24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca28:	4617      	mov	r7, r2
 800ca2a:	680a      	ldr	r2, [r1, #0]
 800ca2c:	b085      	sub	sp, #20
 800ca2e:	f102 0b02 	add.w	fp, r2, #2
 800ca32:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ca36:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ca3a:	4681      	mov	r9, r0
 800ca3c:	468a      	mov	sl, r1
 800ca3e:	9302      	str	r3, [sp, #8]
 800ca40:	32fe      	adds	r2, #254	; 0xfe
 800ca42:	eb02 030b 	add.w	r3, r2, fp
 800ca46:	46d8      	mov	r8, fp
 800ca48:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800ca4c:	9301      	str	r3, [sp, #4]
 800ca4e:	2830      	cmp	r0, #48	; 0x30
 800ca50:	d0f7      	beq.n	800ca42 <__gethex+0x1e>
 800ca52:	f7ff ffd1 	bl	800c9f8 <__hexdig_fun>
 800ca56:	4604      	mov	r4, r0
 800ca58:	2800      	cmp	r0, #0
 800ca5a:	d138      	bne.n	800cace <__gethex+0xaa>
 800ca5c:	49a7      	ldr	r1, [pc, #668]	; (800ccfc <__gethex+0x2d8>)
 800ca5e:	2201      	movs	r2, #1
 800ca60:	4640      	mov	r0, r8
 800ca62:	f7ff f802 	bl	800ba6a <strncmp>
 800ca66:	4606      	mov	r6, r0
 800ca68:	2800      	cmp	r0, #0
 800ca6a:	d169      	bne.n	800cb40 <__gethex+0x11c>
 800ca6c:	f898 0001 	ldrb.w	r0, [r8, #1]
 800ca70:	465d      	mov	r5, fp
 800ca72:	f7ff ffc1 	bl	800c9f8 <__hexdig_fun>
 800ca76:	2800      	cmp	r0, #0
 800ca78:	d064      	beq.n	800cb44 <__gethex+0x120>
 800ca7a:	465a      	mov	r2, fp
 800ca7c:	7810      	ldrb	r0, [r2, #0]
 800ca7e:	2830      	cmp	r0, #48	; 0x30
 800ca80:	4690      	mov	r8, r2
 800ca82:	f102 0201 	add.w	r2, r2, #1
 800ca86:	d0f9      	beq.n	800ca7c <__gethex+0x58>
 800ca88:	f7ff ffb6 	bl	800c9f8 <__hexdig_fun>
 800ca8c:	2301      	movs	r3, #1
 800ca8e:	fab0 f480 	clz	r4, r0
 800ca92:	0964      	lsrs	r4, r4, #5
 800ca94:	465e      	mov	r6, fp
 800ca96:	9301      	str	r3, [sp, #4]
 800ca98:	4642      	mov	r2, r8
 800ca9a:	4615      	mov	r5, r2
 800ca9c:	3201      	adds	r2, #1
 800ca9e:	7828      	ldrb	r0, [r5, #0]
 800caa0:	f7ff ffaa 	bl	800c9f8 <__hexdig_fun>
 800caa4:	2800      	cmp	r0, #0
 800caa6:	d1f8      	bne.n	800ca9a <__gethex+0x76>
 800caa8:	4994      	ldr	r1, [pc, #592]	; (800ccfc <__gethex+0x2d8>)
 800caaa:	2201      	movs	r2, #1
 800caac:	4628      	mov	r0, r5
 800caae:	f7fe ffdc 	bl	800ba6a <strncmp>
 800cab2:	b978      	cbnz	r0, 800cad4 <__gethex+0xb0>
 800cab4:	b946      	cbnz	r6, 800cac8 <__gethex+0xa4>
 800cab6:	1c6e      	adds	r6, r5, #1
 800cab8:	4632      	mov	r2, r6
 800caba:	4615      	mov	r5, r2
 800cabc:	3201      	adds	r2, #1
 800cabe:	7828      	ldrb	r0, [r5, #0]
 800cac0:	f7ff ff9a 	bl	800c9f8 <__hexdig_fun>
 800cac4:	2800      	cmp	r0, #0
 800cac6:	d1f8      	bne.n	800caba <__gethex+0x96>
 800cac8:	1b73      	subs	r3, r6, r5
 800caca:	009e      	lsls	r6, r3, #2
 800cacc:	e004      	b.n	800cad8 <__gethex+0xb4>
 800cace:	2400      	movs	r4, #0
 800cad0:	4626      	mov	r6, r4
 800cad2:	e7e1      	b.n	800ca98 <__gethex+0x74>
 800cad4:	2e00      	cmp	r6, #0
 800cad6:	d1f7      	bne.n	800cac8 <__gethex+0xa4>
 800cad8:	782b      	ldrb	r3, [r5, #0]
 800cada:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cade:	2b50      	cmp	r3, #80	; 0x50
 800cae0:	d13d      	bne.n	800cb5e <__gethex+0x13a>
 800cae2:	786b      	ldrb	r3, [r5, #1]
 800cae4:	2b2b      	cmp	r3, #43	; 0x2b
 800cae6:	d02f      	beq.n	800cb48 <__gethex+0x124>
 800cae8:	2b2d      	cmp	r3, #45	; 0x2d
 800caea:	d031      	beq.n	800cb50 <__gethex+0x12c>
 800caec:	1c69      	adds	r1, r5, #1
 800caee:	f04f 0b00 	mov.w	fp, #0
 800caf2:	7808      	ldrb	r0, [r1, #0]
 800caf4:	f7ff ff80 	bl	800c9f8 <__hexdig_fun>
 800caf8:	1e42      	subs	r2, r0, #1
 800cafa:	b2d2      	uxtb	r2, r2
 800cafc:	2a18      	cmp	r2, #24
 800cafe:	d82e      	bhi.n	800cb5e <__gethex+0x13a>
 800cb00:	f1a0 0210 	sub.w	r2, r0, #16
 800cb04:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cb08:	f7ff ff76 	bl	800c9f8 <__hexdig_fun>
 800cb0c:	f100 3cff 	add.w	ip, r0, #4294967295
 800cb10:	fa5f fc8c 	uxtb.w	ip, ip
 800cb14:	f1bc 0f18 	cmp.w	ip, #24
 800cb18:	d91d      	bls.n	800cb56 <__gethex+0x132>
 800cb1a:	f1bb 0f00 	cmp.w	fp, #0
 800cb1e:	d000      	beq.n	800cb22 <__gethex+0xfe>
 800cb20:	4252      	negs	r2, r2
 800cb22:	4416      	add	r6, r2
 800cb24:	f8ca 1000 	str.w	r1, [sl]
 800cb28:	b1dc      	cbz	r4, 800cb62 <__gethex+0x13e>
 800cb2a:	9b01      	ldr	r3, [sp, #4]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	bf14      	ite	ne
 800cb30:	f04f 0800 	movne.w	r8, #0
 800cb34:	f04f 0806 	moveq.w	r8, #6
 800cb38:	4640      	mov	r0, r8
 800cb3a:	b005      	add	sp, #20
 800cb3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb40:	4645      	mov	r5, r8
 800cb42:	4626      	mov	r6, r4
 800cb44:	2401      	movs	r4, #1
 800cb46:	e7c7      	b.n	800cad8 <__gethex+0xb4>
 800cb48:	f04f 0b00 	mov.w	fp, #0
 800cb4c:	1ca9      	adds	r1, r5, #2
 800cb4e:	e7d0      	b.n	800caf2 <__gethex+0xce>
 800cb50:	f04f 0b01 	mov.w	fp, #1
 800cb54:	e7fa      	b.n	800cb4c <__gethex+0x128>
 800cb56:	230a      	movs	r3, #10
 800cb58:	fb03 0002 	mla	r0, r3, r2, r0
 800cb5c:	e7d0      	b.n	800cb00 <__gethex+0xdc>
 800cb5e:	4629      	mov	r1, r5
 800cb60:	e7e0      	b.n	800cb24 <__gethex+0x100>
 800cb62:	eba5 0308 	sub.w	r3, r5, r8
 800cb66:	3b01      	subs	r3, #1
 800cb68:	4621      	mov	r1, r4
 800cb6a:	2b07      	cmp	r3, #7
 800cb6c:	dc0a      	bgt.n	800cb84 <__gethex+0x160>
 800cb6e:	4648      	mov	r0, r9
 800cb70:	f000 fa5a 	bl	800d028 <_Balloc>
 800cb74:	4604      	mov	r4, r0
 800cb76:	b940      	cbnz	r0, 800cb8a <__gethex+0x166>
 800cb78:	4b61      	ldr	r3, [pc, #388]	; (800cd00 <__gethex+0x2dc>)
 800cb7a:	4602      	mov	r2, r0
 800cb7c:	21e4      	movs	r1, #228	; 0xe4
 800cb7e:	4861      	ldr	r0, [pc, #388]	; (800cd04 <__gethex+0x2e0>)
 800cb80:	f001 f934 	bl	800ddec <__assert_func>
 800cb84:	3101      	adds	r1, #1
 800cb86:	105b      	asrs	r3, r3, #1
 800cb88:	e7ef      	b.n	800cb6a <__gethex+0x146>
 800cb8a:	f100 0a14 	add.w	sl, r0, #20
 800cb8e:	2300      	movs	r3, #0
 800cb90:	495a      	ldr	r1, [pc, #360]	; (800ccfc <__gethex+0x2d8>)
 800cb92:	f8cd a004 	str.w	sl, [sp, #4]
 800cb96:	469b      	mov	fp, r3
 800cb98:	45a8      	cmp	r8, r5
 800cb9a:	d342      	bcc.n	800cc22 <__gethex+0x1fe>
 800cb9c:	9801      	ldr	r0, [sp, #4]
 800cb9e:	f840 bb04 	str.w	fp, [r0], #4
 800cba2:	eba0 000a 	sub.w	r0, r0, sl
 800cba6:	1080      	asrs	r0, r0, #2
 800cba8:	6120      	str	r0, [r4, #16]
 800cbaa:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800cbae:	4658      	mov	r0, fp
 800cbb0:	f000 fb2c 	bl	800d20c <__hi0bits>
 800cbb4:	683d      	ldr	r5, [r7, #0]
 800cbb6:	eba8 0000 	sub.w	r0, r8, r0
 800cbba:	42a8      	cmp	r0, r5
 800cbbc:	dd59      	ble.n	800cc72 <__gethex+0x24e>
 800cbbe:	eba0 0805 	sub.w	r8, r0, r5
 800cbc2:	4641      	mov	r1, r8
 800cbc4:	4620      	mov	r0, r4
 800cbc6:	f000 febb 	bl	800d940 <__any_on>
 800cbca:	4683      	mov	fp, r0
 800cbcc:	b1b8      	cbz	r0, 800cbfe <__gethex+0x1da>
 800cbce:	f108 33ff 	add.w	r3, r8, #4294967295
 800cbd2:	1159      	asrs	r1, r3, #5
 800cbd4:	f003 021f 	and.w	r2, r3, #31
 800cbd8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800cbdc:	f04f 0b01 	mov.w	fp, #1
 800cbe0:	fa0b f202 	lsl.w	r2, fp, r2
 800cbe4:	420a      	tst	r2, r1
 800cbe6:	d00a      	beq.n	800cbfe <__gethex+0x1da>
 800cbe8:	455b      	cmp	r3, fp
 800cbea:	dd06      	ble.n	800cbfa <__gethex+0x1d6>
 800cbec:	f1a8 0102 	sub.w	r1, r8, #2
 800cbf0:	4620      	mov	r0, r4
 800cbf2:	f000 fea5 	bl	800d940 <__any_on>
 800cbf6:	2800      	cmp	r0, #0
 800cbf8:	d138      	bne.n	800cc6c <__gethex+0x248>
 800cbfa:	f04f 0b02 	mov.w	fp, #2
 800cbfe:	4641      	mov	r1, r8
 800cc00:	4620      	mov	r0, r4
 800cc02:	f7ff fea7 	bl	800c954 <rshift>
 800cc06:	4446      	add	r6, r8
 800cc08:	68bb      	ldr	r3, [r7, #8]
 800cc0a:	42b3      	cmp	r3, r6
 800cc0c:	da41      	bge.n	800cc92 <__gethex+0x26e>
 800cc0e:	4621      	mov	r1, r4
 800cc10:	4648      	mov	r0, r9
 800cc12:	f000 fa49 	bl	800d0a8 <_Bfree>
 800cc16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cc18:	2300      	movs	r3, #0
 800cc1a:	6013      	str	r3, [r2, #0]
 800cc1c:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800cc20:	e78a      	b.n	800cb38 <__gethex+0x114>
 800cc22:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800cc26:	2a2e      	cmp	r2, #46	; 0x2e
 800cc28:	d014      	beq.n	800cc54 <__gethex+0x230>
 800cc2a:	2b20      	cmp	r3, #32
 800cc2c:	d106      	bne.n	800cc3c <__gethex+0x218>
 800cc2e:	9b01      	ldr	r3, [sp, #4]
 800cc30:	f843 bb04 	str.w	fp, [r3], #4
 800cc34:	f04f 0b00 	mov.w	fp, #0
 800cc38:	9301      	str	r3, [sp, #4]
 800cc3a:	465b      	mov	r3, fp
 800cc3c:	7828      	ldrb	r0, [r5, #0]
 800cc3e:	9303      	str	r3, [sp, #12]
 800cc40:	f7ff feda 	bl	800c9f8 <__hexdig_fun>
 800cc44:	9b03      	ldr	r3, [sp, #12]
 800cc46:	f000 000f 	and.w	r0, r0, #15
 800cc4a:	4098      	lsls	r0, r3
 800cc4c:	ea4b 0b00 	orr.w	fp, fp, r0
 800cc50:	3304      	adds	r3, #4
 800cc52:	e7a1      	b.n	800cb98 <__gethex+0x174>
 800cc54:	45a8      	cmp	r8, r5
 800cc56:	d8e8      	bhi.n	800cc2a <__gethex+0x206>
 800cc58:	2201      	movs	r2, #1
 800cc5a:	4628      	mov	r0, r5
 800cc5c:	9303      	str	r3, [sp, #12]
 800cc5e:	f7fe ff04 	bl	800ba6a <strncmp>
 800cc62:	4926      	ldr	r1, [pc, #152]	; (800ccfc <__gethex+0x2d8>)
 800cc64:	9b03      	ldr	r3, [sp, #12]
 800cc66:	2800      	cmp	r0, #0
 800cc68:	d1df      	bne.n	800cc2a <__gethex+0x206>
 800cc6a:	e795      	b.n	800cb98 <__gethex+0x174>
 800cc6c:	f04f 0b03 	mov.w	fp, #3
 800cc70:	e7c5      	b.n	800cbfe <__gethex+0x1da>
 800cc72:	da0b      	bge.n	800cc8c <__gethex+0x268>
 800cc74:	eba5 0800 	sub.w	r8, r5, r0
 800cc78:	4621      	mov	r1, r4
 800cc7a:	4642      	mov	r2, r8
 800cc7c:	4648      	mov	r0, r9
 800cc7e:	f000 fc2d 	bl	800d4dc <__lshift>
 800cc82:	eba6 0608 	sub.w	r6, r6, r8
 800cc86:	4604      	mov	r4, r0
 800cc88:	f100 0a14 	add.w	sl, r0, #20
 800cc8c:	f04f 0b00 	mov.w	fp, #0
 800cc90:	e7ba      	b.n	800cc08 <__gethex+0x1e4>
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	42b3      	cmp	r3, r6
 800cc96:	dd73      	ble.n	800cd80 <__gethex+0x35c>
 800cc98:	1b9e      	subs	r6, r3, r6
 800cc9a:	42b5      	cmp	r5, r6
 800cc9c:	dc34      	bgt.n	800cd08 <__gethex+0x2e4>
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	2b02      	cmp	r3, #2
 800cca2:	d023      	beq.n	800ccec <__gethex+0x2c8>
 800cca4:	2b03      	cmp	r3, #3
 800cca6:	d025      	beq.n	800ccf4 <__gethex+0x2d0>
 800cca8:	2b01      	cmp	r3, #1
 800ccaa:	d115      	bne.n	800ccd8 <__gethex+0x2b4>
 800ccac:	42b5      	cmp	r5, r6
 800ccae:	d113      	bne.n	800ccd8 <__gethex+0x2b4>
 800ccb0:	2d01      	cmp	r5, #1
 800ccb2:	d10b      	bne.n	800cccc <__gethex+0x2a8>
 800ccb4:	9a02      	ldr	r2, [sp, #8]
 800ccb6:	687b      	ldr	r3, [r7, #4]
 800ccb8:	6013      	str	r3, [r2, #0]
 800ccba:	2301      	movs	r3, #1
 800ccbc:	6123      	str	r3, [r4, #16]
 800ccbe:	f8ca 3000 	str.w	r3, [sl]
 800ccc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800ccc4:	f04f 0862 	mov.w	r8, #98	; 0x62
 800ccc8:	601c      	str	r4, [r3, #0]
 800ccca:	e735      	b.n	800cb38 <__gethex+0x114>
 800cccc:	1e69      	subs	r1, r5, #1
 800ccce:	4620      	mov	r0, r4
 800ccd0:	f000 fe36 	bl	800d940 <__any_on>
 800ccd4:	2800      	cmp	r0, #0
 800ccd6:	d1ed      	bne.n	800ccb4 <__gethex+0x290>
 800ccd8:	4621      	mov	r1, r4
 800ccda:	4648      	mov	r0, r9
 800ccdc:	f000 f9e4 	bl	800d0a8 <_Bfree>
 800cce0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cce2:	2300      	movs	r3, #0
 800cce4:	6013      	str	r3, [r2, #0]
 800cce6:	f04f 0850 	mov.w	r8, #80	; 0x50
 800ccea:	e725      	b.n	800cb38 <__gethex+0x114>
 800ccec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d1f2      	bne.n	800ccd8 <__gethex+0x2b4>
 800ccf2:	e7df      	b.n	800ccb4 <__gethex+0x290>
 800ccf4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d1dc      	bne.n	800ccb4 <__gethex+0x290>
 800ccfa:	e7ed      	b.n	800ccd8 <__gethex+0x2b4>
 800ccfc:	0800e534 	.word	0x0800e534
 800cd00:	0800e741 	.word	0x0800e741
 800cd04:	0800e752 	.word	0x0800e752
 800cd08:	f106 38ff 	add.w	r8, r6, #4294967295
 800cd0c:	f1bb 0f00 	cmp.w	fp, #0
 800cd10:	d133      	bne.n	800cd7a <__gethex+0x356>
 800cd12:	f1b8 0f00 	cmp.w	r8, #0
 800cd16:	d004      	beq.n	800cd22 <__gethex+0x2fe>
 800cd18:	4641      	mov	r1, r8
 800cd1a:	4620      	mov	r0, r4
 800cd1c:	f000 fe10 	bl	800d940 <__any_on>
 800cd20:	4683      	mov	fp, r0
 800cd22:	ea4f 1268 	mov.w	r2, r8, asr #5
 800cd26:	2301      	movs	r3, #1
 800cd28:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800cd2c:	f008 081f 	and.w	r8, r8, #31
 800cd30:	fa03 f308 	lsl.w	r3, r3, r8
 800cd34:	4213      	tst	r3, r2
 800cd36:	4631      	mov	r1, r6
 800cd38:	4620      	mov	r0, r4
 800cd3a:	bf18      	it	ne
 800cd3c:	f04b 0b02 	orrne.w	fp, fp, #2
 800cd40:	1bad      	subs	r5, r5, r6
 800cd42:	f7ff fe07 	bl	800c954 <rshift>
 800cd46:	687e      	ldr	r6, [r7, #4]
 800cd48:	f04f 0802 	mov.w	r8, #2
 800cd4c:	f1bb 0f00 	cmp.w	fp, #0
 800cd50:	d04a      	beq.n	800cde8 <__gethex+0x3c4>
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	2b02      	cmp	r3, #2
 800cd56:	d016      	beq.n	800cd86 <__gethex+0x362>
 800cd58:	2b03      	cmp	r3, #3
 800cd5a:	d018      	beq.n	800cd8e <__gethex+0x36a>
 800cd5c:	2b01      	cmp	r3, #1
 800cd5e:	d109      	bne.n	800cd74 <__gethex+0x350>
 800cd60:	f01b 0f02 	tst.w	fp, #2
 800cd64:	d006      	beq.n	800cd74 <__gethex+0x350>
 800cd66:	f8da 3000 	ldr.w	r3, [sl]
 800cd6a:	ea4b 0b03 	orr.w	fp, fp, r3
 800cd6e:	f01b 0f01 	tst.w	fp, #1
 800cd72:	d10f      	bne.n	800cd94 <__gethex+0x370>
 800cd74:	f048 0810 	orr.w	r8, r8, #16
 800cd78:	e036      	b.n	800cde8 <__gethex+0x3c4>
 800cd7a:	f04f 0b01 	mov.w	fp, #1
 800cd7e:	e7d0      	b.n	800cd22 <__gethex+0x2fe>
 800cd80:	f04f 0801 	mov.w	r8, #1
 800cd84:	e7e2      	b.n	800cd4c <__gethex+0x328>
 800cd86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd88:	f1c3 0301 	rsb	r3, r3, #1
 800cd8c:	930f      	str	r3, [sp, #60]	; 0x3c
 800cd8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cd90:	2b00      	cmp	r3, #0
 800cd92:	d0ef      	beq.n	800cd74 <__gethex+0x350>
 800cd94:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cd98:	f104 0214 	add.w	r2, r4, #20
 800cd9c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800cda0:	9301      	str	r3, [sp, #4]
 800cda2:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800cda6:	2300      	movs	r3, #0
 800cda8:	4694      	mov	ip, r2
 800cdaa:	f852 1b04 	ldr.w	r1, [r2], #4
 800cdae:	f1b1 3fff 	cmp.w	r1, #4294967295
 800cdb2:	d01e      	beq.n	800cdf2 <__gethex+0x3ce>
 800cdb4:	3101      	adds	r1, #1
 800cdb6:	f8cc 1000 	str.w	r1, [ip]
 800cdba:	f1b8 0f02 	cmp.w	r8, #2
 800cdbe:	f104 0214 	add.w	r2, r4, #20
 800cdc2:	d13d      	bne.n	800ce40 <__gethex+0x41c>
 800cdc4:	683b      	ldr	r3, [r7, #0]
 800cdc6:	3b01      	subs	r3, #1
 800cdc8:	42ab      	cmp	r3, r5
 800cdca:	d10b      	bne.n	800cde4 <__gethex+0x3c0>
 800cdcc:	1169      	asrs	r1, r5, #5
 800cdce:	2301      	movs	r3, #1
 800cdd0:	f005 051f 	and.w	r5, r5, #31
 800cdd4:	fa03 f505 	lsl.w	r5, r3, r5
 800cdd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cddc:	421d      	tst	r5, r3
 800cdde:	bf18      	it	ne
 800cde0:	f04f 0801 	movne.w	r8, #1
 800cde4:	f048 0820 	orr.w	r8, r8, #32
 800cde8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cdea:	601c      	str	r4, [r3, #0]
 800cdec:	9b02      	ldr	r3, [sp, #8]
 800cdee:	601e      	str	r6, [r3, #0]
 800cdf0:	e6a2      	b.n	800cb38 <__gethex+0x114>
 800cdf2:	4290      	cmp	r0, r2
 800cdf4:	f842 3c04 	str.w	r3, [r2, #-4]
 800cdf8:	d8d6      	bhi.n	800cda8 <__gethex+0x384>
 800cdfa:	68a2      	ldr	r2, [r4, #8]
 800cdfc:	4593      	cmp	fp, r2
 800cdfe:	db17      	blt.n	800ce30 <__gethex+0x40c>
 800ce00:	6861      	ldr	r1, [r4, #4]
 800ce02:	4648      	mov	r0, r9
 800ce04:	3101      	adds	r1, #1
 800ce06:	f000 f90f 	bl	800d028 <_Balloc>
 800ce0a:	4682      	mov	sl, r0
 800ce0c:	b918      	cbnz	r0, 800ce16 <__gethex+0x3f2>
 800ce0e:	4b1b      	ldr	r3, [pc, #108]	; (800ce7c <__gethex+0x458>)
 800ce10:	4602      	mov	r2, r0
 800ce12:	2184      	movs	r1, #132	; 0x84
 800ce14:	e6b3      	b.n	800cb7e <__gethex+0x15a>
 800ce16:	6922      	ldr	r2, [r4, #16]
 800ce18:	3202      	adds	r2, #2
 800ce1a:	f104 010c 	add.w	r1, r4, #12
 800ce1e:	0092      	lsls	r2, r2, #2
 800ce20:	300c      	adds	r0, #12
 800ce22:	f7fe febb 	bl	800bb9c <memcpy>
 800ce26:	4621      	mov	r1, r4
 800ce28:	4648      	mov	r0, r9
 800ce2a:	f000 f93d 	bl	800d0a8 <_Bfree>
 800ce2e:	4654      	mov	r4, sl
 800ce30:	6922      	ldr	r2, [r4, #16]
 800ce32:	1c51      	adds	r1, r2, #1
 800ce34:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800ce38:	6121      	str	r1, [r4, #16]
 800ce3a:	2101      	movs	r1, #1
 800ce3c:	6151      	str	r1, [r2, #20]
 800ce3e:	e7bc      	b.n	800cdba <__gethex+0x396>
 800ce40:	6921      	ldr	r1, [r4, #16]
 800ce42:	4559      	cmp	r1, fp
 800ce44:	dd0b      	ble.n	800ce5e <__gethex+0x43a>
 800ce46:	2101      	movs	r1, #1
 800ce48:	4620      	mov	r0, r4
 800ce4a:	f7ff fd83 	bl	800c954 <rshift>
 800ce4e:	68bb      	ldr	r3, [r7, #8]
 800ce50:	3601      	adds	r6, #1
 800ce52:	42b3      	cmp	r3, r6
 800ce54:	f6ff aedb 	blt.w	800cc0e <__gethex+0x1ea>
 800ce58:	f04f 0801 	mov.w	r8, #1
 800ce5c:	e7c2      	b.n	800cde4 <__gethex+0x3c0>
 800ce5e:	f015 051f 	ands.w	r5, r5, #31
 800ce62:	d0f9      	beq.n	800ce58 <__gethex+0x434>
 800ce64:	9b01      	ldr	r3, [sp, #4]
 800ce66:	441a      	add	r2, r3
 800ce68:	f1c5 0520 	rsb	r5, r5, #32
 800ce6c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800ce70:	f000 f9cc 	bl	800d20c <__hi0bits>
 800ce74:	42a8      	cmp	r0, r5
 800ce76:	dbe6      	blt.n	800ce46 <__gethex+0x422>
 800ce78:	e7ee      	b.n	800ce58 <__gethex+0x434>
 800ce7a:	bf00      	nop
 800ce7c:	0800e741 	.word	0x0800e741

0800ce80 <L_shift>:
 800ce80:	f1c2 0208 	rsb	r2, r2, #8
 800ce84:	0092      	lsls	r2, r2, #2
 800ce86:	b570      	push	{r4, r5, r6, lr}
 800ce88:	f1c2 0620 	rsb	r6, r2, #32
 800ce8c:	6843      	ldr	r3, [r0, #4]
 800ce8e:	6804      	ldr	r4, [r0, #0]
 800ce90:	fa03 f506 	lsl.w	r5, r3, r6
 800ce94:	432c      	orrs	r4, r5
 800ce96:	40d3      	lsrs	r3, r2
 800ce98:	6004      	str	r4, [r0, #0]
 800ce9a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ce9e:	4288      	cmp	r0, r1
 800cea0:	d3f4      	bcc.n	800ce8c <L_shift+0xc>
 800cea2:	bd70      	pop	{r4, r5, r6, pc}

0800cea4 <__match>:
 800cea4:	b530      	push	{r4, r5, lr}
 800cea6:	6803      	ldr	r3, [r0, #0]
 800cea8:	3301      	adds	r3, #1
 800ceaa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ceae:	b914      	cbnz	r4, 800ceb6 <__match+0x12>
 800ceb0:	6003      	str	r3, [r0, #0]
 800ceb2:	2001      	movs	r0, #1
 800ceb4:	bd30      	pop	{r4, r5, pc}
 800ceb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ceba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cebe:	2d19      	cmp	r5, #25
 800cec0:	bf98      	it	ls
 800cec2:	3220      	addls	r2, #32
 800cec4:	42a2      	cmp	r2, r4
 800cec6:	d0f0      	beq.n	800ceaa <__match+0x6>
 800cec8:	2000      	movs	r0, #0
 800ceca:	e7f3      	b.n	800ceb4 <__match+0x10>

0800cecc <__hexnan>:
 800cecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ced0:	680b      	ldr	r3, [r1, #0]
 800ced2:	6801      	ldr	r1, [r0, #0]
 800ced4:	115e      	asrs	r6, r3, #5
 800ced6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ceda:	f013 031f 	ands.w	r3, r3, #31
 800cede:	b087      	sub	sp, #28
 800cee0:	bf18      	it	ne
 800cee2:	3604      	addne	r6, #4
 800cee4:	2500      	movs	r5, #0
 800cee6:	1f37      	subs	r7, r6, #4
 800cee8:	4682      	mov	sl, r0
 800ceea:	4690      	mov	r8, r2
 800ceec:	9301      	str	r3, [sp, #4]
 800ceee:	f846 5c04 	str.w	r5, [r6, #-4]
 800cef2:	46b9      	mov	r9, r7
 800cef4:	463c      	mov	r4, r7
 800cef6:	9502      	str	r5, [sp, #8]
 800cef8:	46ab      	mov	fp, r5
 800cefa:	784a      	ldrb	r2, [r1, #1]
 800cefc:	1c4b      	adds	r3, r1, #1
 800cefe:	9303      	str	r3, [sp, #12]
 800cf00:	b342      	cbz	r2, 800cf54 <__hexnan+0x88>
 800cf02:	4610      	mov	r0, r2
 800cf04:	9105      	str	r1, [sp, #20]
 800cf06:	9204      	str	r2, [sp, #16]
 800cf08:	f7ff fd76 	bl	800c9f8 <__hexdig_fun>
 800cf0c:	2800      	cmp	r0, #0
 800cf0e:	d14f      	bne.n	800cfb0 <__hexnan+0xe4>
 800cf10:	9a04      	ldr	r2, [sp, #16]
 800cf12:	9905      	ldr	r1, [sp, #20]
 800cf14:	2a20      	cmp	r2, #32
 800cf16:	d818      	bhi.n	800cf4a <__hexnan+0x7e>
 800cf18:	9b02      	ldr	r3, [sp, #8]
 800cf1a:	459b      	cmp	fp, r3
 800cf1c:	dd13      	ble.n	800cf46 <__hexnan+0x7a>
 800cf1e:	454c      	cmp	r4, r9
 800cf20:	d206      	bcs.n	800cf30 <__hexnan+0x64>
 800cf22:	2d07      	cmp	r5, #7
 800cf24:	dc04      	bgt.n	800cf30 <__hexnan+0x64>
 800cf26:	462a      	mov	r2, r5
 800cf28:	4649      	mov	r1, r9
 800cf2a:	4620      	mov	r0, r4
 800cf2c:	f7ff ffa8 	bl	800ce80 <L_shift>
 800cf30:	4544      	cmp	r4, r8
 800cf32:	d950      	bls.n	800cfd6 <__hexnan+0x10a>
 800cf34:	2300      	movs	r3, #0
 800cf36:	f1a4 0904 	sub.w	r9, r4, #4
 800cf3a:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf3e:	f8cd b008 	str.w	fp, [sp, #8]
 800cf42:	464c      	mov	r4, r9
 800cf44:	461d      	mov	r5, r3
 800cf46:	9903      	ldr	r1, [sp, #12]
 800cf48:	e7d7      	b.n	800cefa <__hexnan+0x2e>
 800cf4a:	2a29      	cmp	r2, #41	; 0x29
 800cf4c:	d155      	bne.n	800cffa <__hexnan+0x12e>
 800cf4e:	3102      	adds	r1, #2
 800cf50:	f8ca 1000 	str.w	r1, [sl]
 800cf54:	f1bb 0f00 	cmp.w	fp, #0
 800cf58:	d04f      	beq.n	800cffa <__hexnan+0x12e>
 800cf5a:	454c      	cmp	r4, r9
 800cf5c:	d206      	bcs.n	800cf6c <__hexnan+0xa0>
 800cf5e:	2d07      	cmp	r5, #7
 800cf60:	dc04      	bgt.n	800cf6c <__hexnan+0xa0>
 800cf62:	462a      	mov	r2, r5
 800cf64:	4649      	mov	r1, r9
 800cf66:	4620      	mov	r0, r4
 800cf68:	f7ff ff8a 	bl	800ce80 <L_shift>
 800cf6c:	4544      	cmp	r4, r8
 800cf6e:	d934      	bls.n	800cfda <__hexnan+0x10e>
 800cf70:	f1a8 0204 	sub.w	r2, r8, #4
 800cf74:	4623      	mov	r3, r4
 800cf76:	f853 1b04 	ldr.w	r1, [r3], #4
 800cf7a:	f842 1f04 	str.w	r1, [r2, #4]!
 800cf7e:	429f      	cmp	r7, r3
 800cf80:	d2f9      	bcs.n	800cf76 <__hexnan+0xaa>
 800cf82:	1b3b      	subs	r3, r7, r4
 800cf84:	f023 0303 	bic.w	r3, r3, #3
 800cf88:	3304      	adds	r3, #4
 800cf8a:	3e03      	subs	r6, #3
 800cf8c:	3401      	adds	r4, #1
 800cf8e:	42a6      	cmp	r6, r4
 800cf90:	bf38      	it	cc
 800cf92:	2304      	movcc	r3, #4
 800cf94:	4443      	add	r3, r8
 800cf96:	2200      	movs	r2, #0
 800cf98:	f843 2b04 	str.w	r2, [r3], #4
 800cf9c:	429f      	cmp	r7, r3
 800cf9e:	d2fb      	bcs.n	800cf98 <__hexnan+0xcc>
 800cfa0:	683b      	ldr	r3, [r7, #0]
 800cfa2:	b91b      	cbnz	r3, 800cfac <__hexnan+0xe0>
 800cfa4:	4547      	cmp	r7, r8
 800cfa6:	d126      	bne.n	800cff6 <__hexnan+0x12a>
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	603b      	str	r3, [r7, #0]
 800cfac:	2005      	movs	r0, #5
 800cfae:	e025      	b.n	800cffc <__hexnan+0x130>
 800cfb0:	3501      	adds	r5, #1
 800cfb2:	2d08      	cmp	r5, #8
 800cfb4:	f10b 0b01 	add.w	fp, fp, #1
 800cfb8:	dd06      	ble.n	800cfc8 <__hexnan+0xfc>
 800cfba:	4544      	cmp	r4, r8
 800cfbc:	d9c3      	bls.n	800cf46 <__hexnan+0x7a>
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	f844 3c04 	str.w	r3, [r4, #-4]
 800cfc4:	2501      	movs	r5, #1
 800cfc6:	3c04      	subs	r4, #4
 800cfc8:	6822      	ldr	r2, [r4, #0]
 800cfca:	f000 000f 	and.w	r0, r0, #15
 800cfce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800cfd2:	6020      	str	r0, [r4, #0]
 800cfd4:	e7b7      	b.n	800cf46 <__hexnan+0x7a>
 800cfd6:	2508      	movs	r5, #8
 800cfd8:	e7b5      	b.n	800cf46 <__hexnan+0x7a>
 800cfda:	9b01      	ldr	r3, [sp, #4]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	d0df      	beq.n	800cfa0 <__hexnan+0xd4>
 800cfe0:	f1c3 0320 	rsb	r3, r3, #32
 800cfe4:	f04f 32ff 	mov.w	r2, #4294967295
 800cfe8:	40da      	lsrs	r2, r3
 800cfea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800cfee:	4013      	ands	r3, r2
 800cff0:	f846 3c04 	str.w	r3, [r6, #-4]
 800cff4:	e7d4      	b.n	800cfa0 <__hexnan+0xd4>
 800cff6:	3f04      	subs	r7, #4
 800cff8:	e7d2      	b.n	800cfa0 <__hexnan+0xd4>
 800cffa:	2004      	movs	r0, #4
 800cffc:	b007      	add	sp, #28
 800cffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d002 <__ascii_mbtowc>:
 800d002:	b082      	sub	sp, #8
 800d004:	b901      	cbnz	r1, 800d008 <__ascii_mbtowc+0x6>
 800d006:	a901      	add	r1, sp, #4
 800d008:	b142      	cbz	r2, 800d01c <__ascii_mbtowc+0x1a>
 800d00a:	b14b      	cbz	r3, 800d020 <__ascii_mbtowc+0x1e>
 800d00c:	7813      	ldrb	r3, [r2, #0]
 800d00e:	600b      	str	r3, [r1, #0]
 800d010:	7812      	ldrb	r2, [r2, #0]
 800d012:	1e10      	subs	r0, r2, #0
 800d014:	bf18      	it	ne
 800d016:	2001      	movne	r0, #1
 800d018:	b002      	add	sp, #8
 800d01a:	4770      	bx	lr
 800d01c:	4610      	mov	r0, r2
 800d01e:	e7fb      	b.n	800d018 <__ascii_mbtowc+0x16>
 800d020:	f06f 0001 	mvn.w	r0, #1
 800d024:	e7f8      	b.n	800d018 <__ascii_mbtowc+0x16>
	...

0800d028 <_Balloc>:
 800d028:	b570      	push	{r4, r5, r6, lr}
 800d02a:	69c6      	ldr	r6, [r0, #28]
 800d02c:	4604      	mov	r4, r0
 800d02e:	460d      	mov	r5, r1
 800d030:	b976      	cbnz	r6, 800d050 <_Balloc+0x28>
 800d032:	2010      	movs	r0, #16
 800d034:	f7fd f88a 	bl	800a14c <malloc>
 800d038:	4602      	mov	r2, r0
 800d03a:	61e0      	str	r0, [r4, #28]
 800d03c:	b920      	cbnz	r0, 800d048 <_Balloc+0x20>
 800d03e:	4b18      	ldr	r3, [pc, #96]	; (800d0a0 <_Balloc+0x78>)
 800d040:	4818      	ldr	r0, [pc, #96]	; (800d0a4 <_Balloc+0x7c>)
 800d042:	216b      	movs	r1, #107	; 0x6b
 800d044:	f000 fed2 	bl	800ddec <__assert_func>
 800d048:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d04c:	6006      	str	r6, [r0, #0]
 800d04e:	60c6      	str	r6, [r0, #12]
 800d050:	69e6      	ldr	r6, [r4, #28]
 800d052:	68f3      	ldr	r3, [r6, #12]
 800d054:	b183      	cbz	r3, 800d078 <_Balloc+0x50>
 800d056:	69e3      	ldr	r3, [r4, #28]
 800d058:	68db      	ldr	r3, [r3, #12]
 800d05a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d05e:	b9b8      	cbnz	r0, 800d090 <_Balloc+0x68>
 800d060:	2101      	movs	r1, #1
 800d062:	fa01 f605 	lsl.w	r6, r1, r5
 800d066:	1d72      	adds	r2, r6, #5
 800d068:	0092      	lsls	r2, r2, #2
 800d06a:	4620      	mov	r0, r4
 800d06c:	f000 fedc 	bl	800de28 <_calloc_r>
 800d070:	b160      	cbz	r0, 800d08c <_Balloc+0x64>
 800d072:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d076:	e00e      	b.n	800d096 <_Balloc+0x6e>
 800d078:	2221      	movs	r2, #33	; 0x21
 800d07a:	2104      	movs	r1, #4
 800d07c:	4620      	mov	r0, r4
 800d07e:	f000 fed3 	bl	800de28 <_calloc_r>
 800d082:	69e3      	ldr	r3, [r4, #28]
 800d084:	60f0      	str	r0, [r6, #12]
 800d086:	68db      	ldr	r3, [r3, #12]
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d1e4      	bne.n	800d056 <_Balloc+0x2e>
 800d08c:	2000      	movs	r0, #0
 800d08e:	bd70      	pop	{r4, r5, r6, pc}
 800d090:	6802      	ldr	r2, [r0, #0]
 800d092:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d096:	2300      	movs	r3, #0
 800d098:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d09c:	e7f7      	b.n	800d08e <_Balloc+0x66>
 800d09e:	bf00      	nop
 800d0a0:	0800e6d2 	.word	0x0800e6d2
 800d0a4:	0800e7b2 	.word	0x0800e7b2

0800d0a8 <_Bfree>:
 800d0a8:	b570      	push	{r4, r5, r6, lr}
 800d0aa:	69c6      	ldr	r6, [r0, #28]
 800d0ac:	4605      	mov	r5, r0
 800d0ae:	460c      	mov	r4, r1
 800d0b0:	b976      	cbnz	r6, 800d0d0 <_Bfree+0x28>
 800d0b2:	2010      	movs	r0, #16
 800d0b4:	f7fd f84a 	bl	800a14c <malloc>
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	61e8      	str	r0, [r5, #28]
 800d0bc:	b920      	cbnz	r0, 800d0c8 <_Bfree+0x20>
 800d0be:	4b09      	ldr	r3, [pc, #36]	; (800d0e4 <_Bfree+0x3c>)
 800d0c0:	4809      	ldr	r0, [pc, #36]	; (800d0e8 <_Bfree+0x40>)
 800d0c2:	218f      	movs	r1, #143	; 0x8f
 800d0c4:	f000 fe92 	bl	800ddec <__assert_func>
 800d0c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d0cc:	6006      	str	r6, [r0, #0]
 800d0ce:	60c6      	str	r6, [r0, #12]
 800d0d0:	b13c      	cbz	r4, 800d0e2 <_Bfree+0x3a>
 800d0d2:	69eb      	ldr	r3, [r5, #28]
 800d0d4:	6862      	ldr	r2, [r4, #4]
 800d0d6:	68db      	ldr	r3, [r3, #12]
 800d0d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d0dc:	6021      	str	r1, [r4, #0]
 800d0de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d0e2:	bd70      	pop	{r4, r5, r6, pc}
 800d0e4:	0800e6d2 	.word	0x0800e6d2
 800d0e8:	0800e7b2 	.word	0x0800e7b2

0800d0ec <__multadd>:
 800d0ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0f0:	690d      	ldr	r5, [r1, #16]
 800d0f2:	4607      	mov	r7, r0
 800d0f4:	460c      	mov	r4, r1
 800d0f6:	461e      	mov	r6, r3
 800d0f8:	f101 0c14 	add.w	ip, r1, #20
 800d0fc:	2000      	movs	r0, #0
 800d0fe:	f8dc 3000 	ldr.w	r3, [ip]
 800d102:	b299      	uxth	r1, r3
 800d104:	fb02 6101 	mla	r1, r2, r1, r6
 800d108:	0c1e      	lsrs	r6, r3, #16
 800d10a:	0c0b      	lsrs	r3, r1, #16
 800d10c:	fb02 3306 	mla	r3, r2, r6, r3
 800d110:	b289      	uxth	r1, r1
 800d112:	3001      	adds	r0, #1
 800d114:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d118:	4285      	cmp	r5, r0
 800d11a:	f84c 1b04 	str.w	r1, [ip], #4
 800d11e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d122:	dcec      	bgt.n	800d0fe <__multadd+0x12>
 800d124:	b30e      	cbz	r6, 800d16a <__multadd+0x7e>
 800d126:	68a3      	ldr	r3, [r4, #8]
 800d128:	42ab      	cmp	r3, r5
 800d12a:	dc19      	bgt.n	800d160 <__multadd+0x74>
 800d12c:	6861      	ldr	r1, [r4, #4]
 800d12e:	4638      	mov	r0, r7
 800d130:	3101      	adds	r1, #1
 800d132:	f7ff ff79 	bl	800d028 <_Balloc>
 800d136:	4680      	mov	r8, r0
 800d138:	b928      	cbnz	r0, 800d146 <__multadd+0x5a>
 800d13a:	4602      	mov	r2, r0
 800d13c:	4b0c      	ldr	r3, [pc, #48]	; (800d170 <__multadd+0x84>)
 800d13e:	480d      	ldr	r0, [pc, #52]	; (800d174 <__multadd+0x88>)
 800d140:	21ba      	movs	r1, #186	; 0xba
 800d142:	f000 fe53 	bl	800ddec <__assert_func>
 800d146:	6922      	ldr	r2, [r4, #16]
 800d148:	3202      	adds	r2, #2
 800d14a:	f104 010c 	add.w	r1, r4, #12
 800d14e:	0092      	lsls	r2, r2, #2
 800d150:	300c      	adds	r0, #12
 800d152:	f7fe fd23 	bl	800bb9c <memcpy>
 800d156:	4621      	mov	r1, r4
 800d158:	4638      	mov	r0, r7
 800d15a:	f7ff ffa5 	bl	800d0a8 <_Bfree>
 800d15e:	4644      	mov	r4, r8
 800d160:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d164:	3501      	adds	r5, #1
 800d166:	615e      	str	r6, [r3, #20]
 800d168:	6125      	str	r5, [r4, #16]
 800d16a:	4620      	mov	r0, r4
 800d16c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d170:	0800e741 	.word	0x0800e741
 800d174:	0800e7b2 	.word	0x0800e7b2

0800d178 <__s2b>:
 800d178:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d17c:	460c      	mov	r4, r1
 800d17e:	4615      	mov	r5, r2
 800d180:	461f      	mov	r7, r3
 800d182:	2209      	movs	r2, #9
 800d184:	3308      	adds	r3, #8
 800d186:	4606      	mov	r6, r0
 800d188:	fb93 f3f2 	sdiv	r3, r3, r2
 800d18c:	2100      	movs	r1, #0
 800d18e:	2201      	movs	r2, #1
 800d190:	429a      	cmp	r2, r3
 800d192:	db09      	blt.n	800d1a8 <__s2b+0x30>
 800d194:	4630      	mov	r0, r6
 800d196:	f7ff ff47 	bl	800d028 <_Balloc>
 800d19a:	b940      	cbnz	r0, 800d1ae <__s2b+0x36>
 800d19c:	4602      	mov	r2, r0
 800d19e:	4b19      	ldr	r3, [pc, #100]	; (800d204 <__s2b+0x8c>)
 800d1a0:	4819      	ldr	r0, [pc, #100]	; (800d208 <__s2b+0x90>)
 800d1a2:	21d3      	movs	r1, #211	; 0xd3
 800d1a4:	f000 fe22 	bl	800ddec <__assert_func>
 800d1a8:	0052      	lsls	r2, r2, #1
 800d1aa:	3101      	adds	r1, #1
 800d1ac:	e7f0      	b.n	800d190 <__s2b+0x18>
 800d1ae:	9b08      	ldr	r3, [sp, #32]
 800d1b0:	6143      	str	r3, [r0, #20]
 800d1b2:	2d09      	cmp	r5, #9
 800d1b4:	f04f 0301 	mov.w	r3, #1
 800d1b8:	6103      	str	r3, [r0, #16]
 800d1ba:	dd16      	ble.n	800d1ea <__s2b+0x72>
 800d1bc:	f104 0909 	add.w	r9, r4, #9
 800d1c0:	46c8      	mov	r8, r9
 800d1c2:	442c      	add	r4, r5
 800d1c4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d1c8:	4601      	mov	r1, r0
 800d1ca:	3b30      	subs	r3, #48	; 0x30
 800d1cc:	220a      	movs	r2, #10
 800d1ce:	4630      	mov	r0, r6
 800d1d0:	f7ff ff8c 	bl	800d0ec <__multadd>
 800d1d4:	45a0      	cmp	r8, r4
 800d1d6:	d1f5      	bne.n	800d1c4 <__s2b+0x4c>
 800d1d8:	f1a5 0408 	sub.w	r4, r5, #8
 800d1dc:	444c      	add	r4, r9
 800d1de:	1b2d      	subs	r5, r5, r4
 800d1e0:	1963      	adds	r3, r4, r5
 800d1e2:	42bb      	cmp	r3, r7
 800d1e4:	db04      	blt.n	800d1f0 <__s2b+0x78>
 800d1e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1ea:	340a      	adds	r4, #10
 800d1ec:	2509      	movs	r5, #9
 800d1ee:	e7f6      	b.n	800d1de <__s2b+0x66>
 800d1f0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d1f4:	4601      	mov	r1, r0
 800d1f6:	3b30      	subs	r3, #48	; 0x30
 800d1f8:	220a      	movs	r2, #10
 800d1fa:	4630      	mov	r0, r6
 800d1fc:	f7ff ff76 	bl	800d0ec <__multadd>
 800d200:	e7ee      	b.n	800d1e0 <__s2b+0x68>
 800d202:	bf00      	nop
 800d204:	0800e741 	.word	0x0800e741
 800d208:	0800e7b2 	.word	0x0800e7b2

0800d20c <__hi0bits>:
 800d20c:	0c03      	lsrs	r3, r0, #16
 800d20e:	041b      	lsls	r3, r3, #16
 800d210:	b9d3      	cbnz	r3, 800d248 <__hi0bits+0x3c>
 800d212:	0400      	lsls	r0, r0, #16
 800d214:	2310      	movs	r3, #16
 800d216:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d21a:	bf04      	itt	eq
 800d21c:	0200      	lsleq	r0, r0, #8
 800d21e:	3308      	addeq	r3, #8
 800d220:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d224:	bf04      	itt	eq
 800d226:	0100      	lsleq	r0, r0, #4
 800d228:	3304      	addeq	r3, #4
 800d22a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d22e:	bf04      	itt	eq
 800d230:	0080      	lsleq	r0, r0, #2
 800d232:	3302      	addeq	r3, #2
 800d234:	2800      	cmp	r0, #0
 800d236:	db05      	blt.n	800d244 <__hi0bits+0x38>
 800d238:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d23c:	f103 0301 	add.w	r3, r3, #1
 800d240:	bf08      	it	eq
 800d242:	2320      	moveq	r3, #32
 800d244:	4618      	mov	r0, r3
 800d246:	4770      	bx	lr
 800d248:	2300      	movs	r3, #0
 800d24a:	e7e4      	b.n	800d216 <__hi0bits+0xa>

0800d24c <__lo0bits>:
 800d24c:	6803      	ldr	r3, [r0, #0]
 800d24e:	f013 0207 	ands.w	r2, r3, #7
 800d252:	d00c      	beq.n	800d26e <__lo0bits+0x22>
 800d254:	07d9      	lsls	r1, r3, #31
 800d256:	d422      	bmi.n	800d29e <__lo0bits+0x52>
 800d258:	079a      	lsls	r2, r3, #30
 800d25a:	bf49      	itett	mi
 800d25c:	085b      	lsrmi	r3, r3, #1
 800d25e:	089b      	lsrpl	r3, r3, #2
 800d260:	6003      	strmi	r3, [r0, #0]
 800d262:	2201      	movmi	r2, #1
 800d264:	bf5c      	itt	pl
 800d266:	6003      	strpl	r3, [r0, #0]
 800d268:	2202      	movpl	r2, #2
 800d26a:	4610      	mov	r0, r2
 800d26c:	4770      	bx	lr
 800d26e:	b299      	uxth	r1, r3
 800d270:	b909      	cbnz	r1, 800d276 <__lo0bits+0x2a>
 800d272:	0c1b      	lsrs	r3, r3, #16
 800d274:	2210      	movs	r2, #16
 800d276:	b2d9      	uxtb	r1, r3
 800d278:	b909      	cbnz	r1, 800d27e <__lo0bits+0x32>
 800d27a:	3208      	adds	r2, #8
 800d27c:	0a1b      	lsrs	r3, r3, #8
 800d27e:	0719      	lsls	r1, r3, #28
 800d280:	bf04      	itt	eq
 800d282:	091b      	lsreq	r3, r3, #4
 800d284:	3204      	addeq	r2, #4
 800d286:	0799      	lsls	r1, r3, #30
 800d288:	bf04      	itt	eq
 800d28a:	089b      	lsreq	r3, r3, #2
 800d28c:	3202      	addeq	r2, #2
 800d28e:	07d9      	lsls	r1, r3, #31
 800d290:	d403      	bmi.n	800d29a <__lo0bits+0x4e>
 800d292:	085b      	lsrs	r3, r3, #1
 800d294:	f102 0201 	add.w	r2, r2, #1
 800d298:	d003      	beq.n	800d2a2 <__lo0bits+0x56>
 800d29a:	6003      	str	r3, [r0, #0]
 800d29c:	e7e5      	b.n	800d26a <__lo0bits+0x1e>
 800d29e:	2200      	movs	r2, #0
 800d2a0:	e7e3      	b.n	800d26a <__lo0bits+0x1e>
 800d2a2:	2220      	movs	r2, #32
 800d2a4:	e7e1      	b.n	800d26a <__lo0bits+0x1e>
	...

0800d2a8 <__i2b>:
 800d2a8:	b510      	push	{r4, lr}
 800d2aa:	460c      	mov	r4, r1
 800d2ac:	2101      	movs	r1, #1
 800d2ae:	f7ff febb 	bl	800d028 <_Balloc>
 800d2b2:	4602      	mov	r2, r0
 800d2b4:	b928      	cbnz	r0, 800d2c2 <__i2b+0x1a>
 800d2b6:	4b05      	ldr	r3, [pc, #20]	; (800d2cc <__i2b+0x24>)
 800d2b8:	4805      	ldr	r0, [pc, #20]	; (800d2d0 <__i2b+0x28>)
 800d2ba:	f240 1145 	movw	r1, #325	; 0x145
 800d2be:	f000 fd95 	bl	800ddec <__assert_func>
 800d2c2:	2301      	movs	r3, #1
 800d2c4:	6144      	str	r4, [r0, #20]
 800d2c6:	6103      	str	r3, [r0, #16]
 800d2c8:	bd10      	pop	{r4, pc}
 800d2ca:	bf00      	nop
 800d2cc:	0800e741 	.word	0x0800e741
 800d2d0:	0800e7b2 	.word	0x0800e7b2

0800d2d4 <__multiply>:
 800d2d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2d8:	4691      	mov	r9, r2
 800d2da:	690a      	ldr	r2, [r1, #16]
 800d2dc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d2e0:	429a      	cmp	r2, r3
 800d2e2:	bfb8      	it	lt
 800d2e4:	460b      	movlt	r3, r1
 800d2e6:	460c      	mov	r4, r1
 800d2e8:	bfbc      	itt	lt
 800d2ea:	464c      	movlt	r4, r9
 800d2ec:	4699      	movlt	r9, r3
 800d2ee:	6927      	ldr	r7, [r4, #16]
 800d2f0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d2f4:	68a3      	ldr	r3, [r4, #8]
 800d2f6:	6861      	ldr	r1, [r4, #4]
 800d2f8:	eb07 060a 	add.w	r6, r7, sl
 800d2fc:	42b3      	cmp	r3, r6
 800d2fe:	b085      	sub	sp, #20
 800d300:	bfb8      	it	lt
 800d302:	3101      	addlt	r1, #1
 800d304:	f7ff fe90 	bl	800d028 <_Balloc>
 800d308:	b930      	cbnz	r0, 800d318 <__multiply+0x44>
 800d30a:	4602      	mov	r2, r0
 800d30c:	4b44      	ldr	r3, [pc, #272]	; (800d420 <__multiply+0x14c>)
 800d30e:	4845      	ldr	r0, [pc, #276]	; (800d424 <__multiply+0x150>)
 800d310:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d314:	f000 fd6a 	bl	800ddec <__assert_func>
 800d318:	f100 0514 	add.w	r5, r0, #20
 800d31c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d320:	462b      	mov	r3, r5
 800d322:	2200      	movs	r2, #0
 800d324:	4543      	cmp	r3, r8
 800d326:	d321      	bcc.n	800d36c <__multiply+0x98>
 800d328:	f104 0314 	add.w	r3, r4, #20
 800d32c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d330:	f109 0314 	add.w	r3, r9, #20
 800d334:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d338:	9202      	str	r2, [sp, #8]
 800d33a:	1b3a      	subs	r2, r7, r4
 800d33c:	3a15      	subs	r2, #21
 800d33e:	f022 0203 	bic.w	r2, r2, #3
 800d342:	3204      	adds	r2, #4
 800d344:	f104 0115 	add.w	r1, r4, #21
 800d348:	428f      	cmp	r7, r1
 800d34a:	bf38      	it	cc
 800d34c:	2204      	movcc	r2, #4
 800d34e:	9201      	str	r2, [sp, #4]
 800d350:	9a02      	ldr	r2, [sp, #8]
 800d352:	9303      	str	r3, [sp, #12]
 800d354:	429a      	cmp	r2, r3
 800d356:	d80c      	bhi.n	800d372 <__multiply+0x9e>
 800d358:	2e00      	cmp	r6, #0
 800d35a:	dd03      	ble.n	800d364 <__multiply+0x90>
 800d35c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d360:	2b00      	cmp	r3, #0
 800d362:	d05b      	beq.n	800d41c <__multiply+0x148>
 800d364:	6106      	str	r6, [r0, #16]
 800d366:	b005      	add	sp, #20
 800d368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d36c:	f843 2b04 	str.w	r2, [r3], #4
 800d370:	e7d8      	b.n	800d324 <__multiply+0x50>
 800d372:	f8b3 a000 	ldrh.w	sl, [r3]
 800d376:	f1ba 0f00 	cmp.w	sl, #0
 800d37a:	d024      	beq.n	800d3c6 <__multiply+0xf2>
 800d37c:	f104 0e14 	add.w	lr, r4, #20
 800d380:	46a9      	mov	r9, r5
 800d382:	f04f 0c00 	mov.w	ip, #0
 800d386:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d38a:	f8d9 1000 	ldr.w	r1, [r9]
 800d38e:	fa1f fb82 	uxth.w	fp, r2
 800d392:	b289      	uxth	r1, r1
 800d394:	fb0a 110b 	mla	r1, sl, fp, r1
 800d398:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d39c:	f8d9 2000 	ldr.w	r2, [r9]
 800d3a0:	4461      	add	r1, ip
 800d3a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d3a6:	fb0a c20b 	mla	r2, sl, fp, ip
 800d3aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d3ae:	b289      	uxth	r1, r1
 800d3b0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d3b4:	4577      	cmp	r7, lr
 800d3b6:	f849 1b04 	str.w	r1, [r9], #4
 800d3ba:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d3be:	d8e2      	bhi.n	800d386 <__multiply+0xb2>
 800d3c0:	9a01      	ldr	r2, [sp, #4]
 800d3c2:	f845 c002 	str.w	ip, [r5, r2]
 800d3c6:	9a03      	ldr	r2, [sp, #12]
 800d3c8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d3cc:	3304      	adds	r3, #4
 800d3ce:	f1b9 0f00 	cmp.w	r9, #0
 800d3d2:	d021      	beq.n	800d418 <__multiply+0x144>
 800d3d4:	6829      	ldr	r1, [r5, #0]
 800d3d6:	f104 0c14 	add.w	ip, r4, #20
 800d3da:	46ae      	mov	lr, r5
 800d3dc:	f04f 0a00 	mov.w	sl, #0
 800d3e0:	f8bc b000 	ldrh.w	fp, [ip]
 800d3e4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d3e8:	fb09 220b 	mla	r2, r9, fp, r2
 800d3ec:	4452      	add	r2, sl
 800d3ee:	b289      	uxth	r1, r1
 800d3f0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d3f4:	f84e 1b04 	str.w	r1, [lr], #4
 800d3f8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800d3fc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d400:	f8be 1000 	ldrh.w	r1, [lr]
 800d404:	fb09 110a 	mla	r1, r9, sl, r1
 800d408:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800d40c:	4567      	cmp	r7, ip
 800d40e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d412:	d8e5      	bhi.n	800d3e0 <__multiply+0x10c>
 800d414:	9a01      	ldr	r2, [sp, #4]
 800d416:	50a9      	str	r1, [r5, r2]
 800d418:	3504      	adds	r5, #4
 800d41a:	e799      	b.n	800d350 <__multiply+0x7c>
 800d41c:	3e01      	subs	r6, #1
 800d41e:	e79b      	b.n	800d358 <__multiply+0x84>
 800d420:	0800e741 	.word	0x0800e741
 800d424:	0800e7b2 	.word	0x0800e7b2

0800d428 <__pow5mult>:
 800d428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d42c:	4615      	mov	r5, r2
 800d42e:	f012 0203 	ands.w	r2, r2, #3
 800d432:	4606      	mov	r6, r0
 800d434:	460f      	mov	r7, r1
 800d436:	d007      	beq.n	800d448 <__pow5mult+0x20>
 800d438:	4c25      	ldr	r4, [pc, #148]	; (800d4d0 <__pow5mult+0xa8>)
 800d43a:	3a01      	subs	r2, #1
 800d43c:	2300      	movs	r3, #0
 800d43e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d442:	f7ff fe53 	bl	800d0ec <__multadd>
 800d446:	4607      	mov	r7, r0
 800d448:	10ad      	asrs	r5, r5, #2
 800d44a:	d03d      	beq.n	800d4c8 <__pow5mult+0xa0>
 800d44c:	69f4      	ldr	r4, [r6, #28]
 800d44e:	b97c      	cbnz	r4, 800d470 <__pow5mult+0x48>
 800d450:	2010      	movs	r0, #16
 800d452:	f7fc fe7b 	bl	800a14c <malloc>
 800d456:	4602      	mov	r2, r0
 800d458:	61f0      	str	r0, [r6, #28]
 800d45a:	b928      	cbnz	r0, 800d468 <__pow5mult+0x40>
 800d45c:	4b1d      	ldr	r3, [pc, #116]	; (800d4d4 <__pow5mult+0xac>)
 800d45e:	481e      	ldr	r0, [pc, #120]	; (800d4d8 <__pow5mult+0xb0>)
 800d460:	f240 11b3 	movw	r1, #435	; 0x1b3
 800d464:	f000 fcc2 	bl	800ddec <__assert_func>
 800d468:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d46c:	6004      	str	r4, [r0, #0]
 800d46e:	60c4      	str	r4, [r0, #12]
 800d470:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800d474:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d478:	b94c      	cbnz	r4, 800d48e <__pow5mult+0x66>
 800d47a:	f240 2171 	movw	r1, #625	; 0x271
 800d47e:	4630      	mov	r0, r6
 800d480:	f7ff ff12 	bl	800d2a8 <__i2b>
 800d484:	2300      	movs	r3, #0
 800d486:	f8c8 0008 	str.w	r0, [r8, #8]
 800d48a:	4604      	mov	r4, r0
 800d48c:	6003      	str	r3, [r0, #0]
 800d48e:	f04f 0900 	mov.w	r9, #0
 800d492:	07eb      	lsls	r3, r5, #31
 800d494:	d50a      	bpl.n	800d4ac <__pow5mult+0x84>
 800d496:	4639      	mov	r1, r7
 800d498:	4622      	mov	r2, r4
 800d49a:	4630      	mov	r0, r6
 800d49c:	f7ff ff1a 	bl	800d2d4 <__multiply>
 800d4a0:	4639      	mov	r1, r7
 800d4a2:	4680      	mov	r8, r0
 800d4a4:	4630      	mov	r0, r6
 800d4a6:	f7ff fdff 	bl	800d0a8 <_Bfree>
 800d4aa:	4647      	mov	r7, r8
 800d4ac:	106d      	asrs	r5, r5, #1
 800d4ae:	d00b      	beq.n	800d4c8 <__pow5mult+0xa0>
 800d4b0:	6820      	ldr	r0, [r4, #0]
 800d4b2:	b938      	cbnz	r0, 800d4c4 <__pow5mult+0x9c>
 800d4b4:	4622      	mov	r2, r4
 800d4b6:	4621      	mov	r1, r4
 800d4b8:	4630      	mov	r0, r6
 800d4ba:	f7ff ff0b 	bl	800d2d4 <__multiply>
 800d4be:	6020      	str	r0, [r4, #0]
 800d4c0:	f8c0 9000 	str.w	r9, [r0]
 800d4c4:	4604      	mov	r4, r0
 800d4c6:	e7e4      	b.n	800d492 <__pow5mult+0x6a>
 800d4c8:	4638      	mov	r0, r7
 800d4ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4ce:	bf00      	nop
 800d4d0:	0800e900 	.word	0x0800e900
 800d4d4:	0800e6d2 	.word	0x0800e6d2
 800d4d8:	0800e7b2 	.word	0x0800e7b2

0800d4dc <__lshift>:
 800d4dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4e0:	460c      	mov	r4, r1
 800d4e2:	6849      	ldr	r1, [r1, #4]
 800d4e4:	6923      	ldr	r3, [r4, #16]
 800d4e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d4ea:	68a3      	ldr	r3, [r4, #8]
 800d4ec:	4607      	mov	r7, r0
 800d4ee:	4691      	mov	r9, r2
 800d4f0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d4f4:	f108 0601 	add.w	r6, r8, #1
 800d4f8:	42b3      	cmp	r3, r6
 800d4fa:	db0b      	blt.n	800d514 <__lshift+0x38>
 800d4fc:	4638      	mov	r0, r7
 800d4fe:	f7ff fd93 	bl	800d028 <_Balloc>
 800d502:	4605      	mov	r5, r0
 800d504:	b948      	cbnz	r0, 800d51a <__lshift+0x3e>
 800d506:	4602      	mov	r2, r0
 800d508:	4b28      	ldr	r3, [pc, #160]	; (800d5ac <__lshift+0xd0>)
 800d50a:	4829      	ldr	r0, [pc, #164]	; (800d5b0 <__lshift+0xd4>)
 800d50c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d510:	f000 fc6c 	bl	800ddec <__assert_func>
 800d514:	3101      	adds	r1, #1
 800d516:	005b      	lsls	r3, r3, #1
 800d518:	e7ee      	b.n	800d4f8 <__lshift+0x1c>
 800d51a:	2300      	movs	r3, #0
 800d51c:	f100 0114 	add.w	r1, r0, #20
 800d520:	f100 0210 	add.w	r2, r0, #16
 800d524:	4618      	mov	r0, r3
 800d526:	4553      	cmp	r3, sl
 800d528:	db33      	blt.n	800d592 <__lshift+0xb6>
 800d52a:	6920      	ldr	r0, [r4, #16]
 800d52c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d530:	f104 0314 	add.w	r3, r4, #20
 800d534:	f019 091f 	ands.w	r9, r9, #31
 800d538:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d53c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d540:	d02b      	beq.n	800d59a <__lshift+0xbe>
 800d542:	f1c9 0e20 	rsb	lr, r9, #32
 800d546:	468a      	mov	sl, r1
 800d548:	2200      	movs	r2, #0
 800d54a:	6818      	ldr	r0, [r3, #0]
 800d54c:	fa00 f009 	lsl.w	r0, r0, r9
 800d550:	4310      	orrs	r0, r2
 800d552:	f84a 0b04 	str.w	r0, [sl], #4
 800d556:	f853 2b04 	ldr.w	r2, [r3], #4
 800d55a:	459c      	cmp	ip, r3
 800d55c:	fa22 f20e 	lsr.w	r2, r2, lr
 800d560:	d8f3      	bhi.n	800d54a <__lshift+0x6e>
 800d562:	ebac 0304 	sub.w	r3, ip, r4
 800d566:	3b15      	subs	r3, #21
 800d568:	f023 0303 	bic.w	r3, r3, #3
 800d56c:	3304      	adds	r3, #4
 800d56e:	f104 0015 	add.w	r0, r4, #21
 800d572:	4584      	cmp	ip, r0
 800d574:	bf38      	it	cc
 800d576:	2304      	movcc	r3, #4
 800d578:	50ca      	str	r2, [r1, r3]
 800d57a:	b10a      	cbz	r2, 800d580 <__lshift+0xa4>
 800d57c:	f108 0602 	add.w	r6, r8, #2
 800d580:	3e01      	subs	r6, #1
 800d582:	4638      	mov	r0, r7
 800d584:	612e      	str	r6, [r5, #16]
 800d586:	4621      	mov	r1, r4
 800d588:	f7ff fd8e 	bl	800d0a8 <_Bfree>
 800d58c:	4628      	mov	r0, r5
 800d58e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d592:	f842 0f04 	str.w	r0, [r2, #4]!
 800d596:	3301      	adds	r3, #1
 800d598:	e7c5      	b.n	800d526 <__lshift+0x4a>
 800d59a:	3904      	subs	r1, #4
 800d59c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5a0:	f841 2f04 	str.w	r2, [r1, #4]!
 800d5a4:	459c      	cmp	ip, r3
 800d5a6:	d8f9      	bhi.n	800d59c <__lshift+0xc0>
 800d5a8:	e7ea      	b.n	800d580 <__lshift+0xa4>
 800d5aa:	bf00      	nop
 800d5ac:	0800e741 	.word	0x0800e741
 800d5b0:	0800e7b2 	.word	0x0800e7b2

0800d5b4 <__mcmp>:
 800d5b4:	b530      	push	{r4, r5, lr}
 800d5b6:	6902      	ldr	r2, [r0, #16]
 800d5b8:	690c      	ldr	r4, [r1, #16]
 800d5ba:	1b12      	subs	r2, r2, r4
 800d5bc:	d10e      	bne.n	800d5dc <__mcmp+0x28>
 800d5be:	f100 0314 	add.w	r3, r0, #20
 800d5c2:	3114      	adds	r1, #20
 800d5c4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d5c8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d5cc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d5d0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d5d4:	42a5      	cmp	r5, r4
 800d5d6:	d003      	beq.n	800d5e0 <__mcmp+0x2c>
 800d5d8:	d305      	bcc.n	800d5e6 <__mcmp+0x32>
 800d5da:	2201      	movs	r2, #1
 800d5dc:	4610      	mov	r0, r2
 800d5de:	bd30      	pop	{r4, r5, pc}
 800d5e0:	4283      	cmp	r3, r0
 800d5e2:	d3f3      	bcc.n	800d5cc <__mcmp+0x18>
 800d5e4:	e7fa      	b.n	800d5dc <__mcmp+0x28>
 800d5e6:	f04f 32ff 	mov.w	r2, #4294967295
 800d5ea:	e7f7      	b.n	800d5dc <__mcmp+0x28>

0800d5ec <__mdiff>:
 800d5ec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5f0:	460c      	mov	r4, r1
 800d5f2:	4606      	mov	r6, r0
 800d5f4:	4611      	mov	r1, r2
 800d5f6:	4620      	mov	r0, r4
 800d5f8:	4690      	mov	r8, r2
 800d5fa:	f7ff ffdb 	bl	800d5b4 <__mcmp>
 800d5fe:	1e05      	subs	r5, r0, #0
 800d600:	d110      	bne.n	800d624 <__mdiff+0x38>
 800d602:	4629      	mov	r1, r5
 800d604:	4630      	mov	r0, r6
 800d606:	f7ff fd0f 	bl	800d028 <_Balloc>
 800d60a:	b930      	cbnz	r0, 800d61a <__mdiff+0x2e>
 800d60c:	4b3a      	ldr	r3, [pc, #232]	; (800d6f8 <__mdiff+0x10c>)
 800d60e:	4602      	mov	r2, r0
 800d610:	f240 2137 	movw	r1, #567	; 0x237
 800d614:	4839      	ldr	r0, [pc, #228]	; (800d6fc <__mdiff+0x110>)
 800d616:	f000 fbe9 	bl	800ddec <__assert_func>
 800d61a:	2301      	movs	r3, #1
 800d61c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d620:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d624:	bfa4      	itt	ge
 800d626:	4643      	movge	r3, r8
 800d628:	46a0      	movge	r8, r4
 800d62a:	4630      	mov	r0, r6
 800d62c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d630:	bfa6      	itte	ge
 800d632:	461c      	movge	r4, r3
 800d634:	2500      	movge	r5, #0
 800d636:	2501      	movlt	r5, #1
 800d638:	f7ff fcf6 	bl	800d028 <_Balloc>
 800d63c:	b920      	cbnz	r0, 800d648 <__mdiff+0x5c>
 800d63e:	4b2e      	ldr	r3, [pc, #184]	; (800d6f8 <__mdiff+0x10c>)
 800d640:	4602      	mov	r2, r0
 800d642:	f240 2145 	movw	r1, #581	; 0x245
 800d646:	e7e5      	b.n	800d614 <__mdiff+0x28>
 800d648:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d64c:	6926      	ldr	r6, [r4, #16]
 800d64e:	60c5      	str	r5, [r0, #12]
 800d650:	f104 0914 	add.w	r9, r4, #20
 800d654:	f108 0514 	add.w	r5, r8, #20
 800d658:	f100 0e14 	add.w	lr, r0, #20
 800d65c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d660:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d664:	f108 0210 	add.w	r2, r8, #16
 800d668:	46f2      	mov	sl, lr
 800d66a:	2100      	movs	r1, #0
 800d66c:	f859 3b04 	ldr.w	r3, [r9], #4
 800d670:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d674:	fa11 f88b 	uxtah	r8, r1, fp
 800d678:	b299      	uxth	r1, r3
 800d67a:	0c1b      	lsrs	r3, r3, #16
 800d67c:	eba8 0801 	sub.w	r8, r8, r1
 800d680:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d684:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d688:	fa1f f888 	uxth.w	r8, r8
 800d68c:	1419      	asrs	r1, r3, #16
 800d68e:	454e      	cmp	r6, r9
 800d690:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d694:	f84a 3b04 	str.w	r3, [sl], #4
 800d698:	d8e8      	bhi.n	800d66c <__mdiff+0x80>
 800d69a:	1b33      	subs	r3, r6, r4
 800d69c:	3b15      	subs	r3, #21
 800d69e:	f023 0303 	bic.w	r3, r3, #3
 800d6a2:	3304      	adds	r3, #4
 800d6a4:	3415      	adds	r4, #21
 800d6a6:	42a6      	cmp	r6, r4
 800d6a8:	bf38      	it	cc
 800d6aa:	2304      	movcc	r3, #4
 800d6ac:	441d      	add	r5, r3
 800d6ae:	4473      	add	r3, lr
 800d6b0:	469e      	mov	lr, r3
 800d6b2:	462e      	mov	r6, r5
 800d6b4:	4566      	cmp	r6, ip
 800d6b6:	d30e      	bcc.n	800d6d6 <__mdiff+0xea>
 800d6b8:	f10c 0203 	add.w	r2, ip, #3
 800d6bc:	1b52      	subs	r2, r2, r5
 800d6be:	f022 0203 	bic.w	r2, r2, #3
 800d6c2:	3d03      	subs	r5, #3
 800d6c4:	45ac      	cmp	ip, r5
 800d6c6:	bf38      	it	cc
 800d6c8:	2200      	movcc	r2, #0
 800d6ca:	4413      	add	r3, r2
 800d6cc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d6d0:	b17a      	cbz	r2, 800d6f2 <__mdiff+0x106>
 800d6d2:	6107      	str	r7, [r0, #16]
 800d6d4:	e7a4      	b.n	800d620 <__mdiff+0x34>
 800d6d6:	f856 8b04 	ldr.w	r8, [r6], #4
 800d6da:	fa11 f288 	uxtah	r2, r1, r8
 800d6de:	1414      	asrs	r4, r2, #16
 800d6e0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d6e4:	b292      	uxth	r2, r2
 800d6e6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d6ea:	f84e 2b04 	str.w	r2, [lr], #4
 800d6ee:	1421      	asrs	r1, r4, #16
 800d6f0:	e7e0      	b.n	800d6b4 <__mdiff+0xc8>
 800d6f2:	3f01      	subs	r7, #1
 800d6f4:	e7ea      	b.n	800d6cc <__mdiff+0xe0>
 800d6f6:	bf00      	nop
 800d6f8:	0800e741 	.word	0x0800e741
 800d6fc:	0800e7b2 	.word	0x0800e7b2

0800d700 <__ulp>:
 800d700:	b082      	sub	sp, #8
 800d702:	ed8d 0b00 	vstr	d0, [sp]
 800d706:	9a01      	ldr	r2, [sp, #4]
 800d708:	4b0f      	ldr	r3, [pc, #60]	; (800d748 <__ulp+0x48>)
 800d70a:	4013      	ands	r3, r2
 800d70c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d710:	2b00      	cmp	r3, #0
 800d712:	dc08      	bgt.n	800d726 <__ulp+0x26>
 800d714:	425b      	negs	r3, r3
 800d716:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d71a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d71e:	da04      	bge.n	800d72a <__ulp+0x2a>
 800d720:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d724:	4113      	asrs	r3, r2
 800d726:	2200      	movs	r2, #0
 800d728:	e008      	b.n	800d73c <__ulp+0x3c>
 800d72a:	f1a2 0314 	sub.w	r3, r2, #20
 800d72e:	2b1e      	cmp	r3, #30
 800d730:	bfda      	itte	le
 800d732:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800d736:	40da      	lsrle	r2, r3
 800d738:	2201      	movgt	r2, #1
 800d73a:	2300      	movs	r3, #0
 800d73c:	4619      	mov	r1, r3
 800d73e:	4610      	mov	r0, r2
 800d740:	ec41 0b10 	vmov	d0, r0, r1
 800d744:	b002      	add	sp, #8
 800d746:	4770      	bx	lr
 800d748:	7ff00000 	.word	0x7ff00000

0800d74c <__b2d>:
 800d74c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d750:	6906      	ldr	r6, [r0, #16]
 800d752:	f100 0814 	add.w	r8, r0, #20
 800d756:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d75a:	1f37      	subs	r7, r6, #4
 800d75c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d760:	4610      	mov	r0, r2
 800d762:	f7ff fd53 	bl	800d20c <__hi0bits>
 800d766:	f1c0 0320 	rsb	r3, r0, #32
 800d76a:	280a      	cmp	r0, #10
 800d76c:	600b      	str	r3, [r1, #0]
 800d76e:	491b      	ldr	r1, [pc, #108]	; (800d7dc <__b2d+0x90>)
 800d770:	dc15      	bgt.n	800d79e <__b2d+0x52>
 800d772:	f1c0 0c0b 	rsb	ip, r0, #11
 800d776:	fa22 f30c 	lsr.w	r3, r2, ip
 800d77a:	45b8      	cmp	r8, r7
 800d77c:	ea43 0501 	orr.w	r5, r3, r1
 800d780:	bf34      	ite	cc
 800d782:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d786:	2300      	movcs	r3, #0
 800d788:	3015      	adds	r0, #21
 800d78a:	fa02 f000 	lsl.w	r0, r2, r0
 800d78e:	fa23 f30c 	lsr.w	r3, r3, ip
 800d792:	4303      	orrs	r3, r0
 800d794:	461c      	mov	r4, r3
 800d796:	ec45 4b10 	vmov	d0, r4, r5
 800d79a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d79e:	45b8      	cmp	r8, r7
 800d7a0:	bf3a      	itte	cc
 800d7a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d7a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800d7aa:	2300      	movcs	r3, #0
 800d7ac:	380b      	subs	r0, #11
 800d7ae:	d012      	beq.n	800d7d6 <__b2d+0x8a>
 800d7b0:	f1c0 0120 	rsb	r1, r0, #32
 800d7b4:	fa23 f401 	lsr.w	r4, r3, r1
 800d7b8:	4082      	lsls	r2, r0
 800d7ba:	4322      	orrs	r2, r4
 800d7bc:	4547      	cmp	r7, r8
 800d7be:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800d7c2:	bf8c      	ite	hi
 800d7c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d7c8:	2200      	movls	r2, #0
 800d7ca:	4083      	lsls	r3, r0
 800d7cc:	40ca      	lsrs	r2, r1
 800d7ce:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d7d2:	4313      	orrs	r3, r2
 800d7d4:	e7de      	b.n	800d794 <__b2d+0x48>
 800d7d6:	ea42 0501 	orr.w	r5, r2, r1
 800d7da:	e7db      	b.n	800d794 <__b2d+0x48>
 800d7dc:	3ff00000 	.word	0x3ff00000

0800d7e0 <__d2b>:
 800d7e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d7e4:	460f      	mov	r7, r1
 800d7e6:	2101      	movs	r1, #1
 800d7e8:	ec59 8b10 	vmov	r8, r9, d0
 800d7ec:	4616      	mov	r6, r2
 800d7ee:	f7ff fc1b 	bl	800d028 <_Balloc>
 800d7f2:	4604      	mov	r4, r0
 800d7f4:	b930      	cbnz	r0, 800d804 <__d2b+0x24>
 800d7f6:	4602      	mov	r2, r0
 800d7f8:	4b24      	ldr	r3, [pc, #144]	; (800d88c <__d2b+0xac>)
 800d7fa:	4825      	ldr	r0, [pc, #148]	; (800d890 <__d2b+0xb0>)
 800d7fc:	f240 310f 	movw	r1, #783	; 0x30f
 800d800:	f000 faf4 	bl	800ddec <__assert_func>
 800d804:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d808:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d80c:	bb2d      	cbnz	r5, 800d85a <__d2b+0x7a>
 800d80e:	9301      	str	r3, [sp, #4]
 800d810:	f1b8 0300 	subs.w	r3, r8, #0
 800d814:	d026      	beq.n	800d864 <__d2b+0x84>
 800d816:	4668      	mov	r0, sp
 800d818:	9300      	str	r3, [sp, #0]
 800d81a:	f7ff fd17 	bl	800d24c <__lo0bits>
 800d81e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d822:	b1e8      	cbz	r0, 800d860 <__d2b+0x80>
 800d824:	f1c0 0320 	rsb	r3, r0, #32
 800d828:	fa02 f303 	lsl.w	r3, r2, r3
 800d82c:	430b      	orrs	r3, r1
 800d82e:	40c2      	lsrs	r2, r0
 800d830:	6163      	str	r3, [r4, #20]
 800d832:	9201      	str	r2, [sp, #4]
 800d834:	9b01      	ldr	r3, [sp, #4]
 800d836:	61a3      	str	r3, [r4, #24]
 800d838:	2b00      	cmp	r3, #0
 800d83a:	bf14      	ite	ne
 800d83c:	2202      	movne	r2, #2
 800d83e:	2201      	moveq	r2, #1
 800d840:	6122      	str	r2, [r4, #16]
 800d842:	b1bd      	cbz	r5, 800d874 <__d2b+0x94>
 800d844:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d848:	4405      	add	r5, r0
 800d84a:	603d      	str	r5, [r7, #0]
 800d84c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d850:	6030      	str	r0, [r6, #0]
 800d852:	4620      	mov	r0, r4
 800d854:	b003      	add	sp, #12
 800d856:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d85a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d85e:	e7d6      	b.n	800d80e <__d2b+0x2e>
 800d860:	6161      	str	r1, [r4, #20]
 800d862:	e7e7      	b.n	800d834 <__d2b+0x54>
 800d864:	a801      	add	r0, sp, #4
 800d866:	f7ff fcf1 	bl	800d24c <__lo0bits>
 800d86a:	9b01      	ldr	r3, [sp, #4]
 800d86c:	6163      	str	r3, [r4, #20]
 800d86e:	3020      	adds	r0, #32
 800d870:	2201      	movs	r2, #1
 800d872:	e7e5      	b.n	800d840 <__d2b+0x60>
 800d874:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d878:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d87c:	6038      	str	r0, [r7, #0]
 800d87e:	6918      	ldr	r0, [r3, #16]
 800d880:	f7ff fcc4 	bl	800d20c <__hi0bits>
 800d884:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d888:	e7e2      	b.n	800d850 <__d2b+0x70>
 800d88a:	bf00      	nop
 800d88c:	0800e741 	.word	0x0800e741
 800d890:	0800e7b2 	.word	0x0800e7b2

0800d894 <__ratio>:
 800d894:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d898:	4688      	mov	r8, r1
 800d89a:	4669      	mov	r1, sp
 800d89c:	4681      	mov	r9, r0
 800d89e:	f7ff ff55 	bl	800d74c <__b2d>
 800d8a2:	a901      	add	r1, sp, #4
 800d8a4:	4640      	mov	r0, r8
 800d8a6:	ec55 4b10 	vmov	r4, r5, d0
 800d8aa:	f7ff ff4f 	bl	800d74c <__b2d>
 800d8ae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d8b2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d8b6:	eba3 0c02 	sub.w	ip, r3, r2
 800d8ba:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d8be:	1a9b      	subs	r3, r3, r2
 800d8c0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d8c4:	ec51 0b10 	vmov	r0, r1, d0
 800d8c8:	2b00      	cmp	r3, #0
 800d8ca:	bfd6      	itet	le
 800d8cc:	460a      	movle	r2, r1
 800d8ce:	462a      	movgt	r2, r5
 800d8d0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d8d4:	468b      	mov	fp, r1
 800d8d6:	462f      	mov	r7, r5
 800d8d8:	bfd4      	ite	le
 800d8da:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d8de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d8e2:	4620      	mov	r0, r4
 800d8e4:	ee10 2a10 	vmov	r2, s0
 800d8e8:	465b      	mov	r3, fp
 800d8ea:	4639      	mov	r1, r7
 800d8ec:	f7f2 ffbe 	bl	800086c <__aeabi_ddiv>
 800d8f0:	ec41 0b10 	vmov	d0, r0, r1
 800d8f4:	b003      	add	sp, #12
 800d8f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d8fa <__copybits>:
 800d8fa:	3901      	subs	r1, #1
 800d8fc:	b570      	push	{r4, r5, r6, lr}
 800d8fe:	1149      	asrs	r1, r1, #5
 800d900:	6914      	ldr	r4, [r2, #16]
 800d902:	3101      	adds	r1, #1
 800d904:	f102 0314 	add.w	r3, r2, #20
 800d908:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d90c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d910:	1f05      	subs	r5, r0, #4
 800d912:	42a3      	cmp	r3, r4
 800d914:	d30c      	bcc.n	800d930 <__copybits+0x36>
 800d916:	1aa3      	subs	r3, r4, r2
 800d918:	3b11      	subs	r3, #17
 800d91a:	f023 0303 	bic.w	r3, r3, #3
 800d91e:	3211      	adds	r2, #17
 800d920:	42a2      	cmp	r2, r4
 800d922:	bf88      	it	hi
 800d924:	2300      	movhi	r3, #0
 800d926:	4418      	add	r0, r3
 800d928:	2300      	movs	r3, #0
 800d92a:	4288      	cmp	r0, r1
 800d92c:	d305      	bcc.n	800d93a <__copybits+0x40>
 800d92e:	bd70      	pop	{r4, r5, r6, pc}
 800d930:	f853 6b04 	ldr.w	r6, [r3], #4
 800d934:	f845 6f04 	str.w	r6, [r5, #4]!
 800d938:	e7eb      	b.n	800d912 <__copybits+0x18>
 800d93a:	f840 3b04 	str.w	r3, [r0], #4
 800d93e:	e7f4      	b.n	800d92a <__copybits+0x30>

0800d940 <__any_on>:
 800d940:	f100 0214 	add.w	r2, r0, #20
 800d944:	6900      	ldr	r0, [r0, #16]
 800d946:	114b      	asrs	r3, r1, #5
 800d948:	4298      	cmp	r0, r3
 800d94a:	b510      	push	{r4, lr}
 800d94c:	db11      	blt.n	800d972 <__any_on+0x32>
 800d94e:	dd0a      	ble.n	800d966 <__any_on+0x26>
 800d950:	f011 011f 	ands.w	r1, r1, #31
 800d954:	d007      	beq.n	800d966 <__any_on+0x26>
 800d956:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d95a:	fa24 f001 	lsr.w	r0, r4, r1
 800d95e:	fa00 f101 	lsl.w	r1, r0, r1
 800d962:	428c      	cmp	r4, r1
 800d964:	d10b      	bne.n	800d97e <__any_on+0x3e>
 800d966:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d96a:	4293      	cmp	r3, r2
 800d96c:	d803      	bhi.n	800d976 <__any_on+0x36>
 800d96e:	2000      	movs	r0, #0
 800d970:	bd10      	pop	{r4, pc}
 800d972:	4603      	mov	r3, r0
 800d974:	e7f7      	b.n	800d966 <__any_on+0x26>
 800d976:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d97a:	2900      	cmp	r1, #0
 800d97c:	d0f5      	beq.n	800d96a <__any_on+0x2a>
 800d97e:	2001      	movs	r0, #1
 800d980:	e7f6      	b.n	800d970 <__any_on+0x30>

0800d982 <_malloc_usable_size_r>:
 800d982:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d986:	1f18      	subs	r0, r3, #4
 800d988:	2b00      	cmp	r3, #0
 800d98a:	bfbc      	itt	lt
 800d98c:	580b      	ldrlt	r3, [r1, r0]
 800d98e:	18c0      	addlt	r0, r0, r3
 800d990:	4770      	bx	lr

0800d992 <__ascii_wctomb>:
 800d992:	b149      	cbz	r1, 800d9a8 <__ascii_wctomb+0x16>
 800d994:	2aff      	cmp	r2, #255	; 0xff
 800d996:	bf85      	ittet	hi
 800d998:	238a      	movhi	r3, #138	; 0x8a
 800d99a:	6003      	strhi	r3, [r0, #0]
 800d99c:	700a      	strbls	r2, [r1, #0]
 800d99e:	f04f 30ff 	movhi.w	r0, #4294967295
 800d9a2:	bf98      	it	ls
 800d9a4:	2001      	movls	r0, #1
 800d9a6:	4770      	bx	lr
 800d9a8:	4608      	mov	r0, r1
 800d9aa:	4770      	bx	lr

0800d9ac <__ssputs_r>:
 800d9ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9b0:	688e      	ldr	r6, [r1, #8]
 800d9b2:	461f      	mov	r7, r3
 800d9b4:	42be      	cmp	r6, r7
 800d9b6:	680b      	ldr	r3, [r1, #0]
 800d9b8:	4682      	mov	sl, r0
 800d9ba:	460c      	mov	r4, r1
 800d9bc:	4690      	mov	r8, r2
 800d9be:	d82c      	bhi.n	800da1a <__ssputs_r+0x6e>
 800d9c0:	898a      	ldrh	r2, [r1, #12]
 800d9c2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d9c6:	d026      	beq.n	800da16 <__ssputs_r+0x6a>
 800d9c8:	6965      	ldr	r5, [r4, #20]
 800d9ca:	6909      	ldr	r1, [r1, #16]
 800d9cc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d9d0:	eba3 0901 	sub.w	r9, r3, r1
 800d9d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d9d8:	1c7b      	adds	r3, r7, #1
 800d9da:	444b      	add	r3, r9
 800d9dc:	106d      	asrs	r5, r5, #1
 800d9de:	429d      	cmp	r5, r3
 800d9e0:	bf38      	it	cc
 800d9e2:	461d      	movcc	r5, r3
 800d9e4:	0553      	lsls	r3, r2, #21
 800d9e6:	d527      	bpl.n	800da38 <__ssputs_r+0x8c>
 800d9e8:	4629      	mov	r1, r5
 800d9ea:	f7fc fbdf 	bl	800a1ac <_malloc_r>
 800d9ee:	4606      	mov	r6, r0
 800d9f0:	b360      	cbz	r0, 800da4c <__ssputs_r+0xa0>
 800d9f2:	6921      	ldr	r1, [r4, #16]
 800d9f4:	464a      	mov	r2, r9
 800d9f6:	f7fe f8d1 	bl	800bb9c <memcpy>
 800d9fa:	89a3      	ldrh	r3, [r4, #12]
 800d9fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800da00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800da04:	81a3      	strh	r3, [r4, #12]
 800da06:	6126      	str	r6, [r4, #16]
 800da08:	6165      	str	r5, [r4, #20]
 800da0a:	444e      	add	r6, r9
 800da0c:	eba5 0509 	sub.w	r5, r5, r9
 800da10:	6026      	str	r6, [r4, #0]
 800da12:	60a5      	str	r5, [r4, #8]
 800da14:	463e      	mov	r6, r7
 800da16:	42be      	cmp	r6, r7
 800da18:	d900      	bls.n	800da1c <__ssputs_r+0x70>
 800da1a:	463e      	mov	r6, r7
 800da1c:	6820      	ldr	r0, [r4, #0]
 800da1e:	4632      	mov	r2, r6
 800da20:	4641      	mov	r1, r8
 800da22:	f000 f9c9 	bl	800ddb8 <memmove>
 800da26:	68a3      	ldr	r3, [r4, #8]
 800da28:	1b9b      	subs	r3, r3, r6
 800da2a:	60a3      	str	r3, [r4, #8]
 800da2c:	6823      	ldr	r3, [r4, #0]
 800da2e:	4433      	add	r3, r6
 800da30:	6023      	str	r3, [r4, #0]
 800da32:	2000      	movs	r0, #0
 800da34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da38:	462a      	mov	r2, r5
 800da3a:	f7fc fc4b 	bl	800a2d4 <_realloc_r>
 800da3e:	4606      	mov	r6, r0
 800da40:	2800      	cmp	r0, #0
 800da42:	d1e0      	bne.n	800da06 <__ssputs_r+0x5a>
 800da44:	6921      	ldr	r1, [r4, #16]
 800da46:	4650      	mov	r0, sl
 800da48:	f7fe ff38 	bl	800c8bc <_free_r>
 800da4c:	230c      	movs	r3, #12
 800da4e:	f8ca 3000 	str.w	r3, [sl]
 800da52:	89a3      	ldrh	r3, [r4, #12]
 800da54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da58:	81a3      	strh	r3, [r4, #12]
 800da5a:	f04f 30ff 	mov.w	r0, #4294967295
 800da5e:	e7e9      	b.n	800da34 <__ssputs_r+0x88>

0800da60 <_svfiprintf_r>:
 800da60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da64:	4698      	mov	r8, r3
 800da66:	898b      	ldrh	r3, [r1, #12]
 800da68:	061b      	lsls	r3, r3, #24
 800da6a:	b09d      	sub	sp, #116	; 0x74
 800da6c:	4607      	mov	r7, r0
 800da6e:	460d      	mov	r5, r1
 800da70:	4614      	mov	r4, r2
 800da72:	d50e      	bpl.n	800da92 <_svfiprintf_r+0x32>
 800da74:	690b      	ldr	r3, [r1, #16]
 800da76:	b963      	cbnz	r3, 800da92 <_svfiprintf_r+0x32>
 800da78:	2140      	movs	r1, #64	; 0x40
 800da7a:	f7fc fb97 	bl	800a1ac <_malloc_r>
 800da7e:	6028      	str	r0, [r5, #0]
 800da80:	6128      	str	r0, [r5, #16]
 800da82:	b920      	cbnz	r0, 800da8e <_svfiprintf_r+0x2e>
 800da84:	230c      	movs	r3, #12
 800da86:	603b      	str	r3, [r7, #0]
 800da88:	f04f 30ff 	mov.w	r0, #4294967295
 800da8c:	e0d0      	b.n	800dc30 <_svfiprintf_r+0x1d0>
 800da8e:	2340      	movs	r3, #64	; 0x40
 800da90:	616b      	str	r3, [r5, #20]
 800da92:	2300      	movs	r3, #0
 800da94:	9309      	str	r3, [sp, #36]	; 0x24
 800da96:	2320      	movs	r3, #32
 800da98:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800da9c:	f8cd 800c 	str.w	r8, [sp, #12]
 800daa0:	2330      	movs	r3, #48	; 0x30
 800daa2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800dc48 <_svfiprintf_r+0x1e8>
 800daa6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800daaa:	f04f 0901 	mov.w	r9, #1
 800daae:	4623      	mov	r3, r4
 800dab0:	469a      	mov	sl, r3
 800dab2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dab6:	b10a      	cbz	r2, 800dabc <_svfiprintf_r+0x5c>
 800dab8:	2a25      	cmp	r2, #37	; 0x25
 800daba:	d1f9      	bne.n	800dab0 <_svfiprintf_r+0x50>
 800dabc:	ebba 0b04 	subs.w	fp, sl, r4
 800dac0:	d00b      	beq.n	800dada <_svfiprintf_r+0x7a>
 800dac2:	465b      	mov	r3, fp
 800dac4:	4622      	mov	r2, r4
 800dac6:	4629      	mov	r1, r5
 800dac8:	4638      	mov	r0, r7
 800daca:	f7ff ff6f 	bl	800d9ac <__ssputs_r>
 800dace:	3001      	adds	r0, #1
 800dad0:	f000 80a9 	beq.w	800dc26 <_svfiprintf_r+0x1c6>
 800dad4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dad6:	445a      	add	r2, fp
 800dad8:	9209      	str	r2, [sp, #36]	; 0x24
 800dada:	f89a 3000 	ldrb.w	r3, [sl]
 800dade:	2b00      	cmp	r3, #0
 800dae0:	f000 80a1 	beq.w	800dc26 <_svfiprintf_r+0x1c6>
 800dae4:	2300      	movs	r3, #0
 800dae6:	f04f 32ff 	mov.w	r2, #4294967295
 800daea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800daee:	f10a 0a01 	add.w	sl, sl, #1
 800daf2:	9304      	str	r3, [sp, #16]
 800daf4:	9307      	str	r3, [sp, #28]
 800daf6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dafa:	931a      	str	r3, [sp, #104]	; 0x68
 800dafc:	4654      	mov	r4, sl
 800dafe:	2205      	movs	r2, #5
 800db00:	f814 1b01 	ldrb.w	r1, [r4], #1
 800db04:	4850      	ldr	r0, [pc, #320]	; (800dc48 <_svfiprintf_r+0x1e8>)
 800db06:	f7f2 fb73 	bl	80001f0 <memchr>
 800db0a:	9a04      	ldr	r2, [sp, #16]
 800db0c:	b9d8      	cbnz	r0, 800db46 <_svfiprintf_r+0xe6>
 800db0e:	06d0      	lsls	r0, r2, #27
 800db10:	bf44      	itt	mi
 800db12:	2320      	movmi	r3, #32
 800db14:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db18:	0711      	lsls	r1, r2, #28
 800db1a:	bf44      	itt	mi
 800db1c:	232b      	movmi	r3, #43	; 0x2b
 800db1e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800db22:	f89a 3000 	ldrb.w	r3, [sl]
 800db26:	2b2a      	cmp	r3, #42	; 0x2a
 800db28:	d015      	beq.n	800db56 <_svfiprintf_r+0xf6>
 800db2a:	9a07      	ldr	r2, [sp, #28]
 800db2c:	4654      	mov	r4, sl
 800db2e:	2000      	movs	r0, #0
 800db30:	f04f 0c0a 	mov.w	ip, #10
 800db34:	4621      	mov	r1, r4
 800db36:	f811 3b01 	ldrb.w	r3, [r1], #1
 800db3a:	3b30      	subs	r3, #48	; 0x30
 800db3c:	2b09      	cmp	r3, #9
 800db3e:	d94d      	bls.n	800dbdc <_svfiprintf_r+0x17c>
 800db40:	b1b0      	cbz	r0, 800db70 <_svfiprintf_r+0x110>
 800db42:	9207      	str	r2, [sp, #28]
 800db44:	e014      	b.n	800db70 <_svfiprintf_r+0x110>
 800db46:	eba0 0308 	sub.w	r3, r0, r8
 800db4a:	fa09 f303 	lsl.w	r3, r9, r3
 800db4e:	4313      	orrs	r3, r2
 800db50:	9304      	str	r3, [sp, #16]
 800db52:	46a2      	mov	sl, r4
 800db54:	e7d2      	b.n	800dafc <_svfiprintf_r+0x9c>
 800db56:	9b03      	ldr	r3, [sp, #12]
 800db58:	1d19      	adds	r1, r3, #4
 800db5a:	681b      	ldr	r3, [r3, #0]
 800db5c:	9103      	str	r1, [sp, #12]
 800db5e:	2b00      	cmp	r3, #0
 800db60:	bfbb      	ittet	lt
 800db62:	425b      	neglt	r3, r3
 800db64:	f042 0202 	orrlt.w	r2, r2, #2
 800db68:	9307      	strge	r3, [sp, #28]
 800db6a:	9307      	strlt	r3, [sp, #28]
 800db6c:	bfb8      	it	lt
 800db6e:	9204      	strlt	r2, [sp, #16]
 800db70:	7823      	ldrb	r3, [r4, #0]
 800db72:	2b2e      	cmp	r3, #46	; 0x2e
 800db74:	d10c      	bne.n	800db90 <_svfiprintf_r+0x130>
 800db76:	7863      	ldrb	r3, [r4, #1]
 800db78:	2b2a      	cmp	r3, #42	; 0x2a
 800db7a:	d134      	bne.n	800dbe6 <_svfiprintf_r+0x186>
 800db7c:	9b03      	ldr	r3, [sp, #12]
 800db7e:	1d1a      	adds	r2, r3, #4
 800db80:	681b      	ldr	r3, [r3, #0]
 800db82:	9203      	str	r2, [sp, #12]
 800db84:	2b00      	cmp	r3, #0
 800db86:	bfb8      	it	lt
 800db88:	f04f 33ff 	movlt.w	r3, #4294967295
 800db8c:	3402      	adds	r4, #2
 800db8e:	9305      	str	r3, [sp, #20]
 800db90:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800dc58 <_svfiprintf_r+0x1f8>
 800db94:	7821      	ldrb	r1, [r4, #0]
 800db96:	2203      	movs	r2, #3
 800db98:	4650      	mov	r0, sl
 800db9a:	f7f2 fb29 	bl	80001f0 <memchr>
 800db9e:	b138      	cbz	r0, 800dbb0 <_svfiprintf_r+0x150>
 800dba0:	9b04      	ldr	r3, [sp, #16]
 800dba2:	eba0 000a 	sub.w	r0, r0, sl
 800dba6:	2240      	movs	r2, #64	; 0x40
 800dba8:	4082      	lsls	r2, r0
 800dbaa:	4313      	orrs	r3, r2
 800dbac:	3401      	adds	r4, #1
 800dbae:	9304      	str	r3, [sp, #16]
 800dbb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dbb4:	4825      	ldr	r0, [pc, #148]	; (800dc4c <_svfiprintf_r+0x1ec>)
 800dbb6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dbba:	2206      	movs	r2, #6
 800dbbc:	f7f2 fb18 	bl	80001f0 <memchr>
 800dbc0:	2800      	cmp	r0, #0
 800dbc2:	d038      	beq.n	800dc36 <_svfiprintf_r+0x1d6>
 800dbc4:	4b22      	ldr	r3, [pc, #136]	; (800dc50 <_svfiprintf_r+0x1f0>)
 800dbc6:	bb1b      	cbnz	r3, 800dc10 <_svfiprintf_r+0x1b0>
 800dbc8:	9b03      	ldr	r3, [sp, #12]
 800dbca:	3307      	adds	r3, #7
 800dbcc:	f023 0307 	bic.w	r3, r3, #7
 800dbd0:	3308      	adds	r3, #8
 800dbd2:	9303      	str	r3, [sp, #12]
 800dbd4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dbd6:	4433      	add	r3, r6
 800dbd8:	9309      	str	r3, [sp, #36]	; 0x24
 800dbda:	e768      	b.n	800daae <_svfiprintf_r+0x4e>
 800dbdc:	fb0c 3202 	mla	r2, ip, r2, r3
 800dbe0:	460c      	mov	r4, r1
 800dbe2:	2001      	movs	r0, #1
 800dbe4:	e7a6      	b.n	800db34 <_svfiprintf_r+0xd4>
 800dbe6:	2300      	movs	r3, #0
 800dbe8:	3401      	adds	r4, #1
 800dbea:	9305      	str	r3, [sp, #20]
 800dbec:	4619      	mov	r1, r3
 800dbee:	f04f 0c0a 	mov.w	ip, #10
 800dbf2:	4620      	mov	r0, r4
 800dbf4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dbf8:	3a30      	subs	r2, #48	; 0x30
 800dbfa:	2a09      	cmp	r2, #9
 800dbfc:	d903      	bls.n	800dc06 <_svfiprintf_r+0x1a6>
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d0c6      	beq.n	800db90 <_svfiprintf_r+0x130>
 800dc02:	9105      	str	r1, [sp, #20]
 800dc04:	e7c4      	b.n	800db90 <_svfiprintf_r+0x130>
 800dc06:	fb0c 2101 	mla	r1, ip, r1, r2
 800dc0a:	4604      	mov	r4, r0
 800dc0c:	2301      	movs	r3, #1
 800dc0e:	e7f0      	b.n	800dbf2 <_svfiprintf_r+0x192>
 800dc10:	ab03      	add	r3, sp, #12
 800dc12:	9300      	str	r3, [sp, #0]
 800dc14:	462a      	mov	r2, r5
 800dc16:	4b0f      	ldr	r3, [pc, #60]	; (800dc54 <_svfiprintf_r+0x1f4>)
 800dc18:	a904      	add	r1, sp, #16
 800dc1a:	4638      	mov	r0, r7
 800dc1c:	f7fd fa44 	bl	800b0a8 <_printf_float>
 800dc20:	1c42      	adds	r2, r0, #1
 800dc22:	4606      	mov	r6, r0
 800dc24:	d1d6      	bne.n	800dbd4 <_svfiprintf_r+0x174>
 800dc26:	89ab      	ldrh	r3, [r5, #12]
 800dc28:	065b      	lsls	r3, r3, #25
 800dc2a:	f53f af2d 	bmi.w	800da88 <_svfiprintf_r+0x28>
 800dc2e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800dc30:	b01d      	add	sp, #116	; 0x74
 800dc32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc36:	ab03      	add	r3, sp, #12
 800dc38:	9300      	str	r3, [sp, #0]
 800dc3a:	462a      	mov	r2, r5
 800dc3c:	4b05      	ldr	r3, [pc, #20]	; (800dc54 <_svfiprintf_r+0x1f4>)
 800dc3e:	a904      	add	r1, sp, #16
 800dc40:	4638      	mov	r0, r7
 800dc42:	f7fd fcd5 	bl	800b5f0 <_printf_i>
 800dc46:	e7eb      	b.n	800dc20 <_svfiprintf_r+0x1c0>
 800dc48:	0800e90c 	.word	0x0800e90c
 800dc4c:	0800e916 	.word	0x0800e916
 800dc50:	0800b0a9 	.word	0x0800b0a9
 800dc54:	0800d9ad 	.word	0x0800d9ad
 800dc58:	0800e912 	.word	0x0800e912

0800dc5c <__sflush_r>:
 800dc5c:	898a      	ldrh	r2, [r1, #12]
 800dc5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc62:	4605      	mov	r5, r0
 800dc64:	0710      	lsls	r0, r2, #28
 800dc66:	460c      	mov	r4, r1
 800dc68:	d458      	bmi.n	800dd1c <__sflush_r+0xc0>
 800dc6a:	684b      	ldr	r3, [r1, #4]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	dc05      	bgt.n	800dc7c <__sflush_r+0x20>
 800dc70:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	dc02      	bgt.n	800dc7c <__sflush_r+0x20>
 800dc76:	2000      	movs	r0, #0
 800dc78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc7e:	2e00      	cmp	r6, #0
 800dc80:	d0f9      	beq.n	800dc76 <__sflush_r+0x1a>
 800dc82:	2300      	movs	r3, #0
 800dc84:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dc88:	682f      	ldr	r7, [r5, #0]
 800dc8a:	6a21      	ldr	r1, [r4, #32]
 800dc8c:	602b      	str	r3, [r5, #0]
 800dc8e:	d032      	beq.n	800dcf6 <__sflush_r+0x9a>
 800dc90:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dc92:	89a3      	ldrh	r3, [r4, #12]
 800dc94:	075a      	lsls	r2, r3, #29
 800dc96:	d505      	bpl.n	800dca4 <__sflush_r+0x48>
 800dc98:	6863      	ldr	r3, [r4, #4]
 800dc9a:	1ac0      	subs	r0, r0, r3
 800dc9c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dc9e:	b10b      	cbz	r3, 800dca4 <__sflush_r+0x48>
 800dca0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dca2:	1ac0      	subs	r0, r0, r3
 800dca4:	2300      	movs	r3, #0
 800dca6:	4602      	mov	r2, r0
 800dca8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dcaa:	6a21      	ldr	r1, [r4, #32]
 800dcac:	4628      	mov	r0, r5
 800dcae:	47b0      	blx	r6
 800dcb0:	1c43      	adds	r3, r0, #1
 800dcb2:	89a3      	ldrh	r3, [r4, #12]
 800dcb4:	d106      	bne.n	800dcc4 <__sflush_r+0x68>
 800dcb6:	6829      	ldr	r1, [r5, #0]
 800dcb8:	291d      	cmp	r1, #29
 800dcba:	d82b      	bhi.n	800dd14 <__sflush_r+0xb8>
 800dcbc:	4a29      	ldr	r2, [pc, #164]	; (800dd64 <__sflush_r+0x108>)
 800dcbe:	410a      	asrs	r2, r1
 800dcc0:	07d6      	lsls	r6, r2, #31
 800dcc2:	d427      	bmi.n	800dd14 <__sflush_r+0xb8>
 800dcc4:	2200      	movs	r2, #0
 800dcc6:	6062      	str	r2, [r4, #4]
 800dcc8:	04d9      	lsls	r1, r3, #19
 800dcca:	6922      	ldr	r2, [r4, #16]
 800dccc:	6022      	str	r2, [r4, #0]
 800dcce:	d504      	bpl.n	800dcda <__sflush_r+0x7e>
 800dcd0:	1c42      	adds	r2, r0, #1
 800dcd2:	d101      	bne.n	800dcd8 <__sflush_r+0x7c>
 800dcd4:	682b      	ldr	r3, [r5, #0]
 800dcd6:	b903      	cbnz	r3, 800dcda <__sflush_r+0x7e>
 800dcd8:	6560      	str	r0, [r4, #84]	; 0x54
 800dcda:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcdc:	602f      	str	r7, [r5, #0]
 800dcde:	2900      	cmp	r1, #0
 800dce0:	d0c9      	beq.n	800dc76 <__sflush_r+0x1a>
 800dce2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dce6:	4299      	cmp	r1, r3
 800dce8:	d002      	beq.n	800dcf0 <__sflush_r+0x94>
 800dcea:	4628      	mov	r0, r5
 800dcec:	f7fe fde6 	bl	800c8bc <_free_r>
 800dcf0:	2000      	movs	r0, #0
 800dcf2:	6360      	str	r0, [r4, #52]	; 0x34
 800dcf4:	e7c0      	b.n	800dc78 <__sflush_r+0x1c>
 800dcf6:	2301      	movs	r3, #1
 800dcf8:	4628      	mov	r0, r5
 800dcfa:	47b0      	blx	r6
 800dcfc:	1c41      	adds	r1, r0, #1
 800dcfe:	d1c8      	bne.n	800dc92 <__sflush_r+0x36>
 800dd00:	682b      	ldr	r3, [r5, #0]
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d0c5      	beq.n	800dc92 <__sflush_r+0x36>
 800dd06:	2b1d      	cmp	r3, #29
 800dd08:	d001      	beq.n	800dd0e <__sflush_r+0xb2>
 800dd0a:	2b16      	cmp	r3, #22
 800dd0c:	d101      	bne.n	800dd12 <__sflush_r+0xb6>
 800dd0e:	602f      	str	r7, [r5, #0]
 800dd10:	e7b1      	b.n	800dc76 <__sflush_r+0x1a>
 800dd12:	89a3      	ldrh	r3, [r4, #12]
 800dd14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd18:	81a3      	strh	r3, [r4, #12]
 800dd1a:	e7ad      	b.n	800dc78 <__sflush_r+0x1c>
 800dd1c:	690f      	ldr	r7, [r1, #16]
 800dd1e:	2f00      	cmp	r7, #0
 800dd20:	d0a9      	beq.n	800dc76 <__sflush_r+0x1a>
 800dd22:	0793      	lsls	r3, r2, #30
 800dd24:	680e      	ldr	r6, [r1, #0]
 800dd26:	bf08      	it	eq
 800dd28:	694b      	ldreq	r3, [r1, #20]
 800dd2a:	600f      	str	r7, [r1, #0]
 800dd2c:	bf18      	it	ne
 800dd2e:	2300      	movne	r3, #0
 800dd30:	eba6 0807 	sub.w	r8, r6, r7
 800dd34:	608b      	str	r3, [r1, #8]
 800dd36:	f1b8 0f00 	cmp.w	r8, #0
 800dd3a:	dd9c      	ble.n	800dc76 <__sflush_r+0x1a>
 800dd3c:	6a21      	ldr	r1, [r4, #32]
 800dd3e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dd40:	4643      	mov	r3, r8
 800dd42:	463a      	mov	r2, r7
 800dd44:	4628      	mov	r0, r5
 800dd46:	47b0      	blx	r6
 800dd48:	2800      	cmp	r0, #0
 800dd4a:	dc06      	bgt.n	800dd5a <__sflush_r+0xfe>
 800dd4c:	89a3      	ldrh	r3, [r4, #12]
 800dd4e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd52:	81a3      	strh	r3, [r4, #12]
 800dd54:	f04f 30ff 	mov.w	r0, #4294967295
 800dd58:	e78e      	b.n	800dc78 <__sflush_r+0x1c>
 800dd5a:	4407      	add	r7, r0
 800dd5c:	eba8 0800 	sub.w	r8, r8, r0
 800dd60:	e7e9      	b.n	800dd36 <__sflush_r+0xda>
 800dd62:	bf00      	nop
 800dd64:	dfbffffe 	.word	0xdfbffffe

0800dd68 <_fflush_r>:
 800dd68:	b538      	push	{r3, r4, r5, lr}
 800dd6a:	690b      	ldr	r3, [r1, #16]
 800dd6c:	4605      	mov	r5, r0
 800dd6e:	460c      	mov	r4, r1
 800dd70:	b913      	cbnz	r3, 800dd78 <_fflush_r+0x10>
 800dd72:	2500      	movs	r5, #0
 800dd74:	4628      	mov	r0, r5
 800dd76:	bd38      	pop	{r3, r4, r5, pc}
 800dd78:	b118      	cbz	r0, 800dd82 <_fflush_r+0x1a>
 800dd7a:	6a03      	ldr	r3, [r0, #32]
 800dd7c:	b90b      	cbnz	r3, 800dd82 <_fflush_r+0x1a>
 800dd7e:	f7fd fdd3 	bl	800b928 <__sinit>
 800dd82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd86:	2b00      	cmp	r3, #0
 800dd88:	d0f3      	beq.n	800dd72 <_fflush_r+0xa>
 800dd8a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dd8c:	07d0      	lsls	r0, r2, #31
 800dd8e:	d404      	bmi.n	800dd9a <_fflush_r+0x32>
 800dd90:	0599      	lsls	r1, r3, #22
 800dd92:	d402      	bmi.n	800dd9a <_fflush_r+0x32>
 800dd94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dd96:	f7fd feff 	bl	800bb98 <__retarget_lock_acquire_recursive>
 800dd9a:	4628      	mov	r0, r5
 800dd9c:	4621      	mov	r1, r4
 800dd9e:	f7ff ff5d 	bl	800dc5c <__sflush_r>
 800dda2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dda4:	07da      	lsls	r2, r3, #31
 800dda6:	4605      	mov	r5, r0
 800dda8:	d4e4      	bmi.n	800dd74 <_fflush_r+0xc>
 800ddaa:	89a3      	ldrh	r3, [r4, #12]
 800ddac:	059b      	lsls	r3, r3, #22
 800ddae:	d4e1      	bmi.n	800dd74 <_fflush_r+0xc>
 800ddb0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ddb2:	f7fd fef2 	bl	800bb9a <__retarget_lock_release_recursive>
 800ddb6:	e7dd      	b.n	800dd74 <_fflush_r+0xc>

0800ddb8 <memmove>:
 800ddb8:	4288      	cmp	r0, r1
 800ddba:	b510      	push	{r4, lr}
 800ddbc:	eb01 0402 	add.w	r4, r1, r2
 800ddc0:	d902      	bls.n	800ddc8 <memmove+0x10>
 800ddc2:	4284      	cmp	r4, r0
 800ddc4:	4623      	mov	r3, r4
 800ddc6:	d807      	bhi.n	800ddd8 <memmove+0x20>
 800ddc8:	1e43      	subs	r3, r0, #1
 800ddca:	42a1      	cmp	r1, r4
 800ddcc:	d008      	beq.n	800dde0 <memmove+0x28>
 800ddce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ddd2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ddd6:	e7f8      	b.n	800ddca <memmove+0x12>
 800ddd8:	4402      	add	r2, r0
 800ddda:	4601      	mov	r1, r0
 800dddc:	428a      	cmp	r2, r1
 800ddde:	d100      	bne.n	800dde2 <memmove+0x2a>
 800dde0:	bd10      	pop	{r4, pc}
 800dde2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800dde6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ddea:	e7f7      	b.n	800dddc <memmove+0x24>

0800ddec <__assert_func>:
 800ddec:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ddee:	4614      	mov	r4, r2
 800ddf0:	461a      	mov	r2, r3
 800ddf2:	4b09      	ldr	r3, [pc, #36]	; (800de18 <__assert_func+0x2c>)
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	4605      	mov	r5, r0
 800ddf8:	68d8      	ldr	r0, [r3, #12]
 800ddfa:	b14c      	cbz	r4, 800de10 <__assert_func+0x24>
 800ddfc:	4b07      	ldr	r3, [pc, #28]	; (800de1c <__assert_func+0x30>)
 800ddfe:	9100      	str	r1, [sp, #0]
 800de00:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800de04:	4906      	ldr	r1, [pc, #24]	; (800de20 <__assert_func+0x34>)
 800de06:	462b      	mov	r3, r5
 800de08:	f000 f824 	bl	800de54 <fiprintf>
 800de0c:	f000 f834 	bl	800de78 <abort>
 800de10:	4b04      	ldr	r3, [pc, #16]	; (800de24 <__assert_func+0x38>)
 800de12:	461c      	mov	r4, r3
 800de14:	e7f3      	b.n	800ddfe <__assert_func+0x12>
 800de16:	bf00      	nop
 800de18:	2000023c 	.word	0x2000023c
 800de1c:	0800e91d 	.word	0x0800e91d
 800de20:	0800e92a 	.word	0x0800e92a
 800de24:	0800e958 	.word	0x0800e958

0800de28 <_calloc_r>:
 800de28:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800de2a:	fba1 2402 	umull	r2, r4, r1, r2
 800de2e:	b94c      	cbnz	r4, 800de44 <_calloc_r+0x1c>
 800de30:	4611      	mov	r1, r2
 800de32:	9201      	str	r2, [sp, #4]
 800de34:	f7fc f9ba 	bl	800a1ac <_malloc_r>
 800de38:	9a01      	ldr	r2, [sp, #4]
 800de3a:	4605      	mov	r5, r0
 800de3c:	b930      	cbnz	r0, 800de4c <_calloc_r+0x24>
 800de3e:	4628      	mov	r0, r5
 800de40:	b003      	add	sp, #12
 800de42:	bd30      	pop	{r4, r5, pc}
 800de44:	220c      	movs	r2, #12
 800de46:	6002      	str	r2, [r0, #0]
 800de48:	2500      	movs	r5, #0
 800de4a:	e7f8      	b.n	800de3e <_calloc_r+0x16>
 800de4c:	4621      	mov	r1, r4
 800de4e:	f7fd fe04 	bl	800ba5a <memset>
 800de52:	e7f4      	b.n	800de3e <_calloc_r+0x16>

0800de54 <fiprintf>:
 800de54:	b40e      	push	{r1, r2, r3}
 800de56:	b503      	push	{r0, r1, lr}
 800de58:	4601      	mov	r1, r0
 800de5a:	ab03      	add	r3, sp, #12
 800de5c:	4805      	ldr	r0, [pc, #20]	; (800de74 <fiprintf+0x20>)
 800de5e:	f853 2b04 	ldr.w	r2, [r3], #4
 800de62:	6800      	ldr	r0, [r0, #0]
 800de64:	9301      	str	r3, [sp, #4]
 800de66:	f000 f837 	bl	800ded8 <_vfiprintf_r>
 800de6a:	b002      	add	sp, #8
 800de6c:	f85d eb04 	ldr.w	lr, [sp], #4
 800de70:	b003      	add	sp, #12
 800de72:	4770      	bx	lr
 800de74:	2000023c 	.word	0x2000023c

0800de78 <abort>:
 800de78:	b508      	push	{r3, lr}
 800de7a:	2006      	movs	r0, #6
 800de7c:	f000 fa04 	bl	800e288 <raise>
 800de80:	2001      	movs	r0, #1
 800de82:	f7f5 fb95 	bl	80035b0 <_exit>

0800de86 <__sfputc_r>:
 800de86:	6893      	ldr	r3, [r2, #8]
 800de88:	3b01      	subs	r3, #1
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	b410      	push	{r4}
 800de8e:	6093      	str	r3, [r2, #8]
 800de90:	da08      	bge.n	800dea4 <__sfputc_r+0x1e>
 800de92:	6994      	ldr	r4, [r2, #24]
 800de94:	42a3      	cmp	r3, r4
 800de96:	db01      	blt.n	800de9c <__sfputc_r+0x16>
 800de98:	290a      	cmp	r1, #10
 800de9a:	d103      	bne.n	800dea4 <__sfputc_r+0x1e>
 800de9c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dea0:	f000 b934 	b.w	800e10c <__swbuf_r>
 800dea4:	6813      	ldr	r3, [r2, #0]
 800dea6:	1c58      	adds	r0, r3, #1
 800dea8:	6010      	str	r0, [r2, #0]
 800deaa:	7019      	strb	r1, [r3, #0]
 800deac:	4608      	mov	r0, r1
 800deae:	f85d 4b04 	ldr.w	r4, [sp], #4
 800deb2:	4770      	bx	lr

0800deb4 <__sfputs_r>:
 800deb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deb6:	4606      	mov	r6, r0
 800deb8:	460f      	mov	r7, r1
 800deba:	4614      	mov	r4, r2
 800debc:	18d5      	adds	r5, r2, r3
 800debe:	42ac      	cmp	r4, r5
 800dec0:	d101      	bne.n	800dec6 <__sfputs_r+0x12>
 800dec2:	2000      	movs	r0, #0
 800dec4:	e007      	b.n	800ded6 <__sfputs_r+0x22>
 800dec6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800deca:	463a      	mov	r2, r7
 800decc:	4630      	mov	r0, r6
 800dece:	f7ff ffda 	bl	800de86 <__sfputc_r>
 800ded2:	1c43      	adds	r3, r0, #1
 800ded4:	d1f3      	bne.n	800debe <__sfputs_r+0xa>
 800ded6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ded8 <_vfiprintf_r>:
 800ded8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dedc:	460d      	mov	r5, r1
 800dede:	b09d      	sub	sp, #116	; 0x74
 800dee0:	4614      	mov	r4, r2
 800dee2:	4698      	mov	r8, r3
 800dee4:	4606      	mov	r6, r0
 800dee6:	b118      	cbz	r0, 800def0 <_vfiprintf_r+0x18>
 800dee8:	6a03      	ldr	r3, [r0, #32]
 800deea:	b90b      	cbnz	r3, 800def0 <_vfiprintf_r+0x18>
 800deec:	f7fd fd1c 	bl	800b928 <__sinit>
 800def0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800def2:	07d9      	lsls	r1, r3, #31
 800def4:	d405      	bmi.n	800df02 <_vfiprintf_r+0x2a>
 800def6:	89ab      	ldrh	r3, [r5, #12]
 800def8:	059a      	lsls	r2, r3, #22
 800defa:	d402      	bmi.n	800df02 <_vfiprintf_r+0x2a>
 800defc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800defe:	f7fd fe4b 	bl	800bb98 <__retarget_lock_acquire_recursive>
 800df02:	89ab      	ldrh	r3, [r5, #12]
 800df04:	071b      	lsls	r3, r3, #28
 800df06:	d501      	bpl.n	800df0c <_vfiprintf_r+0x34>
 800df08:	692b      	ldr	r3, [r5, #16]
 800df0a:	b99b      	cbnz	r3, 800df34 <_vfiprintf_r+0x5c>
 800df0c:	4629      	mov	r1, r5
 800df0e:	4630      	mov	r0, r6
 800df10:	f000 f93a 	bl	800e188 <__swsetup_r>
 800df14:	b170      	cbz	r0, 800df34 <_vfiprintf_r+0x5c>
 800df16:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df18:	07dc      	lsls	r4, r3, #31
 800df1a:	d504      	bpl.n	800df26 <_vfiprintf_r+0x4e>
 800df1c:	f04f 30ff 	mov.w	r0, #4294967295
 800df20:	b01d      	add	sp, #116	; 0x74
 800df22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df26:	89ab      	ldrh	r3, [r5, #12]
 800df28:	0598      	lsls	r0, r3, #22
 800df2a:	d4f7      	bmi.n	800df1c <_vfiprintf_r+0x44>
 800df2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df2e:	f7fd fe34 	bl	800bb9a <__retarget_lock_release_recursive>
 800df32:	e7f3      	b.n	800df1c <_vfiprintf_r+0x44>
 800df34:	2300      	movs	r3, #0
 800df36:	9309      	str	r3, [sp, #36]	; 0x24
 800df38:	2320      	movs	r3, #32
 800df3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800df3e:	f8cd 800c 	str.w	r8, [sp, #12]
 800df42:	2330      	movs	r3, #48	; 0x30
 800df44:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e0f8 <_vfiprintf_r+0x220>
 800df48:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800df4c:	f04f 0901 	mov.w	r9, #1
 800df50:	4623      	mov	r3, r4
 800df52:	469a      	mov	sl, r3
 800df54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df58:	b10a      	cbz	r2, 800df5e <_vfiprintf_r+0x86>
 800df5a:	2a25      	cmp	r2, #37	; 0x25
 800df5c:	d1f9      	bne.n	800df52 <_vfiprintf_r+0x7a>
 800df5e:	ebba 0b04 	subs.w	fp, sl, r4
 800df62:	d00b      	beq.n	800df7c <_vfiprintf_r+0xa4>
 800df64:	465b      	mov	r3, fp
 800df66:	4622      	mov	r2, r4
 800df68:	4629      	mov	r1, r5
 800df6a:	4630      	mov	r0, r6
 800df6c:	f7ff ffa2 	bl	800deb4 <__sfputs_r>
 800df70:	3001      	adds	r0, #1
 800df72:	f000 80a9 	beq.w	800e0c8 <_vfiprintf_r+0x1f0>
 800df76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df78:	445a      	add	r2, fp
 800df7a:	9209      	str	r2, [sp, #36]	; 0x24
 800df7c:	f89a 3000 	ldrb.w	r3, [sl]
 800df80:	2b00      	cmp	r3, #0
 800df82:	f000 80a1 	beq.w	800e0c8 <_vfiprintf_r+0x1f0>
 800df86:	2300      	movs	r3, #0
 800df88:	f04f 32ff 	mov.w	r2, #4294967295
 800df8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df90:	f10a 0a01 	add.w	sl, sl, #1
 800df94:	9304      	str	r3, [sp, #16]
 800df96:	9307      	str	r3, [sp, #28]
 800df98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800df9c:	931a      	str	r3, [sp, #104]	; 0x68
 800df9e:	4654      	mov	r4, sl
 800dfa0:	2205      	movs	r2, #5
 800dfa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfa6:	4854      	ldr	r0, [pc, #336]	; (800e0f8 <_vfiprintf_r+0x220>)
 800dfa8:	f7f2 f922 	bl	80001f0 <memchr>
 800dfac:	9a04      	ldr	r2, [sp, #16]
 800dfae:	b9d8      	cbnz	r0, 800dfe8 <_vfiprintf_r+0x110>
 800dfb0:	06d1      	lsls	r1, r2, #27
 800dfb2:	bf44      	itt	mi
 800dfb4:	2320      	movmi	r3, #32
 800dfb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfba:	0713      	lsls	r3, r2, #28
 800dfbc:	bf44      	itt	mi
 800dfbe:	232b      	movmi	r3, #43	; 0x2b
 800dfc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfc4:	f89a 3000 	ldrb.w	r3, [sl]
 800dfc8:	2b2a      	cmp	r3, #42	; 0x2a
 800dfca:	d015      	beq.n	800dff8 <_vfiprintf_r+0x120>
 800dfcc:	9a07      	ldr	r2, [sp, #28]
 800dfce:	4654      	mov	r4, sl
 800dfd0:	2000      	movs	r0, #0
 800dfd2:	f04f 0c0a 	mov.w	ip, #10
 800dfd6:	4621      	mov	r1, r4
 800dfd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dfdc:	3b30      	subs	r3, #48	; 0x30
 800dfde:	2b09      	cmp	r3, #9
 800dfe0:	d94d      	bls.n	800e07e <_vfiprintf_r+0x1a6>
 800dfe2:	b1b0      	cbz	r0, 800e012 <_vfiprintf_r+0x13a>
 800dfe4:	9207      	str	r2, [sp, #28]
 800dfe6:	e014      	b.n	800e012 <_vfiprintf_r+0x13a>
 800dfe8:	eba0 0308 	sub.w	r3, r0, r8
 800dfec:	fa09 f303 	lsl.w	r3, r9, r3
 800dff0:	4313      	orrs	r3, r2
 800dff2:	9304      	str	r3, [sp, #16]
 800dff4:	46a2      	mov	sl, r4
 800dff6:	e7d2      	b.n	800df9e <_vfiprintf_r+0xc6>
 800dff8:	9b03      	ldr	r3, [sp, #12]
 800dffa:	1d19      	adds	r1, r3, #4
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	9103      	str	r1, [sp, #12]
 800e000:	2b00      	cmp	r3, #0
 800e002:	bfbb      	ittet	lt
 800e004:	425b      	neglt	r3, r3
 800e006:	f042 0202 	orrlt.w	r2, r2, #2
 800e00a:	9307      	strge	r3, [sp, #28]
 800e00c:	9307      	strlt	r3, [sp, #28]
 800e00e:	bfb8      	it	lt
 800e010:	9204      	strlt	r2, [sp, #16]
 800e012:	7823      	ldrb	r3, [r4, #0]
 800e014:	2b2e      	cmp	r3, #46	; 0x2e
 800e016:	d10c      	bne.n	800e032 <_vfiprintf_r+0x15a>
 800e018:	7863      	ldrb	r3, [r4, #1]
 800e01a:	2b2a      	cmp	r3, #42	; 0x2a
 800e01c:	d134      	bne.n	800e088 <_vfiprintf_r+0x1b0>
 800e01e:	9b03      	ldr	r3, [sp, #12]
 800e020:	1d1a      	adds	r2, r3, #4
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	9203      	str	r2, [sp, #12]
 800e026:	2b00      	cmp	r3, #0
 800e028:	bfb8      	it	lt
 800e02a:	f04f 33ff 	movlt.w	r3, #4294967295
 800e02e:	3402      	adds	r4, #2
 800e030:	9305      	str	r3, [sp, #20]
 800e032:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e108 <_vfiprintf_r+0x230>
 800e036:	7821      	ldrb	r1, [r4, #0]
 800e038:	2203      	movs	r2, #3
 800e03a:	4650      	mov	r0, sl
 800e03c:	f7f2 f8d8 	bl	80001f0 <memchr>
 800e040:	b138      	cbz	r0, 800e052 <_vfiprintf_r+0x17a>
 800e042:	9b04      	ldr	r3, [sp, #16]
 800e044:	eba0 000a 	sub.w	r0, r0, sl
 800e048:	2240      	movs	r2, #64	; 0x40
 800e04a:	4082      	lsls	r2, r0
 800e04c:	4313      	orrs	r3, r2
 800e04e:	3401      	adds	r4, #1
 800e050:	9304      	str	r3, [sp, #16]
 800e052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e056:	4829      	ldr	r0, [pc, #164]	; (800e0fc <_vfiprintf_r+0x224>)
 800e058:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e05c:	2206      	movs	r2, #6
 800e05e:	f7f2 f8c7 	bl	80001f0 <memchr>
 800e062:	2800      	cmp	r0, #0
 800e064:	d03f      	beq.n	800e0e6 <_vfiprintf_r+0x20e>
 800e066:	4b26      	ldr	r3, [pc, #152]	; (800e100 <_vfiprintf_r+0x228>)
 800e068:	bb1b      	cbnz	r3, 800e0b2 <_vfiprintf_r+0x1da>
 800e06a:	9b03      	ldr	r3, [sp, #12]
 800e06c:	3307      	adds	r3, #7
 800e06e:	f023 0307 	bic.w	r3, r3, #7
 800e072:	3308      	adds	r3, #8
 800e074:	9303      	str	r3, [sp, #12]
 800e076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e078:	443b      	add	r3, r7
 800e07a:	9309      	str	r3, [sp, #36]	; 0x24
 800e07c:	e768      	b.n	800df50 <_vfiprintf_r+0x78>
 800e07e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e082:	460c      	mov	r4, r1
 800e084:	2001      	movs	r0, #1
 800e086:	e7a6      	b.n	800dfd6 <_vfiprintf_r+0xfe>
 800e088:	2300      	movs	r3, #0
 800e08a:	3401      	adds	r4, #1
 800e08c:	9305      	str	r3, [sp, #20]
 800e08e:	4619      	mov	r1, r3
 800e090:	f04f 0c0a 	mov.w	ip, #10
 800e094:	4620      	mov	r0, r4
 800e096:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e09a:	3a30      	subs	r2, #48	; 0x30
 800e09c:	2a09      	cmp	r2, #9
 800e09e:	d903      	bls.n	800e0a8 <_vfiprintf_r+0x1d0>
 800e0a0:	2b00      	cmp	r3, #0
 800e0a2:	d0c6      	beq.n	800e032 <_vfiprintf_r+0x15a>
 800e0a4:	9105      	str	r1, [sp, #20]
 800e0a6:	e7c4      	b.n	800e032 <_vfiprintf_r+0x15a>
 800e0a8:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0ac:	4604      	mov	r4, r0
 800e0ae:	2301      	movs	r3, #1
 800e0b0:	e7f0      	b.n	800e094 <_vfiprintf_r+0x1bc>
 800e0b2:	ab03      	add	r3, sp, #12
 800e0b4:	9300      	str	r3, [sp, #0]
 800e0b6:	462a      	mov	r2, r5
 800e0b8:	4b12      	ldr	r3, [pc, #72]	; (800e104 <_vfiprintf_r+0x22c>)
 800e0ba:	a904      	add	r1, sp, #16
 800e0bc:	4630      	mov	r0, r6
 800e0be:	f7fc fff3 	bl	800b0a8 <_printf_float>
 800e0c2:	4607      	mov	r7, r0
 800e0c4:	1c78      	adds	r0, r7, #1
 800e0c6:	d1d6      	bne.n	800e076 <_vfiprintf_r+0x19e>
 800e0c8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e0ca:	07d9      	lsls	r1, r3, #31
 800e0cc:	d405      	bmi.n	800e0da <_vfiprintf_r+0x202>
 800e0ce:	89ab      	ldrh	r3, [r5, #12]
 800e0d0:	059a      	lsls	r2, r3, #22
 800e0d2:	d402      	bmi.n	800e0da <_vfiprintf_r+0x202>
 800e0d4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e0d6:	f7fd fd60 	bl	800bb9a <__retarget_lock_release_recursive>
 800e0da:	89ab      	ldrh	r3, [r5, #12]
 800e0dc:	065b      	lsls	r3, r3, #25
 800e0de:	f53f af1d 	bmi.w	800df1c <_vfiprintf_r+0x44>
 800e0e2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e0e4:	e71c      	b.n	800df20 <_vfiprintf_r+0x48>
 800e0e6:	ab03      	add	r3, sp, #12
 800e0e8:	9300      	str	r3, [sp, #0]
 800e0ea:	462a      	mov	r2, r5
 800e0ec:	4b05      	ldr	r3, [pc, #20]	; (800e104 <_vfiprintf_r+0x22c>)
 800e0ee:	a904      	add	r1, sp, #16
 800e0f0:	4630      	mov	r0, r6
 800e0f2:	f7fd fa7d 	bl	800b5f0 <_printf_i>
 800e0f6:	e7e4      	b.n	800e0c2 <_vfiprintf_r+0x1ea>
 800e0f8:	0800e90c 	.word	0x0800e90c
 800e0fc:	0800e916 	.word	0x0800e916
 800e100:	0800b0a9 	.word	0x0800b0a9
 800e104:	0800deb5 	.word	0x0800deb5
 800e108:	0800e912 	.word	0x0800e912

0800e10c <__swbuf_r>:
 800e10c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e10e:	460e      	mov	r6, r1
 800e110:	4614      	mov	r4, r2
 800e112:	4605      	mov	r5, r0
 800e114:	b118      	cbz	r0, 800e11e <__swbuf_r+0x12>
 800e116:	6a03      	ldr	r3, [r0, #32]
 800e118:	b90b      	cbnz	r3, 800e11e <__swbuf_r+0x12>
 800e11a:	f7fd fc05 	bl	800b928 <__sinit>
 800e11e:	69a3      	ldr	r3, [r4, #24]
 800e120:	60a3      	str	r3, [r4, #8]
 800e122:	89a3      	ldrh	r3, [r4, #12]
 800e124:	071a      	lsls	r2, r3, #28
 800e126:	d525      	bpl.n	800e174 <__swbuf_r+0x68>
 800e128:	6923      	ldr	r3, [r4, #16]
 800e12a:	b31b      	cbz	r3, 800e174 <__swbuf_r+0x68>
 800e12c:	6823      	ldr	r3, [r4, #0]
 800e12e:	6922      	ldr	r2, [r4, #16]
 800e130:	1a98      	subs	r0, r3, r2
 800e132:	6963      	ldr	r3, [r4, #20]
 800e134:	b2f6      	uxtb	r6, r6
 800e136:	4283      	cmp	r3, r0
 800e138:	4637      	mov	r7, r6
 800e13a:	dc04      	bgt.n	800e146 <__swbuf_r+0x3a>
 800e13c:	4621      	mov	r1, r4
 800e13e:	4628      	mov	r0, r5
 800e140:	f7ff fe12 	bl	800dd68 <_fflush_r>
 800e144:	b9e0      	cbnz	r0, 800e180 <__swbuf_r+0x74>
 800e146:	68a3      	ldr	r3, [r4, #8]
 800e148:	3b01      	subs	r3, #1
 800e14a:	60a3      	str	r3, [r4, #8]
 800e14c:	6823      	ldr	r3, [r4, #0]
 800e14e:	1c5a      	adds	r2, r3, #1
 800e150:	6022      	str	r2, [r4, #0]
 800e152:	701e      	strb	r6, [r3, #0]
 800e154:	6962      	ldr	r2, [r4, #20]
 800e156:	1c43      	adds	r3, r0, #1
 800e158:	429a      	cmp	r2, r3
 800e15a:	d004      	beq.n	800e166 <__swbuf_r+0x5a>
 800e15c:	89a3      	ldrh	r3, [r4, #12]
 800e15e:	07db      	lsls	r3, r3, #31
 800e160:	d506      	bpl.n	800e170 <__swbuf_r+0x64>
 800e162:	2e0a      	cmp	r6, #10
 800e164:	d104      	bne.n	800e170 <__swbuf_r+0x64>
 800e166:	4621      	mov	r1, r4
 800e168:	4628      	mov	r0, r5
 800e16a:	f7ff fdfd 	bl	800dd68 <_fflush_r>
 800e16e:	b938      	cbnz	r0, 800e180 <__swbuf_r+0x74>
 800e170:	4638      	mov	r0, r7
 800e172:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e174:	4621      	mov	r1, r4
 800e176:	4628      	mov	r0, r5
 800e178:	f000 f806 	bl	800e188 <__swsetup_r>
 800e17c:	2800      	cmp	r0, #0
 800e17e:	d0d5      	beq.n	800e12c <__swbuf_r+0x20>
 800e180:	f04f 37ff 	mov.w	r7, #4294967295
 800e184:	e7f4      	b.n	800e170 <__swbuf_r+0x64>
	...

0800e188 <__swsetup_r>:
 800e188:	b538      	push	{r3, r4, r5, lr}
 800e18a:	4b2a      	ldr	r3, [pc, #168]	; (800e234 <__swsetup_r+0xac>)
 800e18c:	4605      	mov	r5, r0
 800e18e:	6818      	ldr	r0, [r3, #0]
 800e190:	460c      	mov	r4, r1
 800e192:	b118      	cbz	r0, 800e19c <__swsetup_r+0x14>
 800e194:	6a03      	ldr	r3, [r0, #32]
 800e196:	b90b      	cbnz	r3, 800e19c <__swsetup_r+0x14>
 800e198:	f7fd fbc6 	bl	800b928 <__sinit>
 800e19c:	89a3      	ldrh	r3, [r4, #12]
 800e19e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e1a2:	0718      	lsls	r0, r3, #28
 800e1a4:	d422      	bmi.n	800e1ec <__swsetup_r+0x64>
 800e1a6:	06d9      	lsls	r1, r3, #27
 800e1a8:	d407      	bmi.n	800e1ba <__swsetup_r+0x32>
 800e1aa:	2309      	movs	r3, #9
 800e1ac:	602b      	str	r3, [r5, #0]
 800e1ae:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e1b2:	81a3      	strh	r3, [r4, #12]
 800e1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1b8:	e034      	b.n	800e224 <__swsetup_r+0x9c>
 800e1ba:	0758      	lsls	r0, r3, #29
 800e1bc:	d512      	bpl.n	800e1e4 <__swsetup_r+0x5c>
 800e1be:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e1c0:	b141      	cbz	r1, 800e1d4 <__swsetup_r+0x4c>
 800e1c2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e1c6:	4299      	cmp	r1, r3
 800e1c8:	d002      	beq.n	800e1d0 <__swsetup_r+0x48>
 800e1ca:	4628      	mov	r0, r5
 800e1cc:	f7fe fb76 	bl	800c8bc <_free_r>
 800e1d0:	2300      	movs	r3, #0
 800e1d2:	6363      	str	r3, [r4, #52]	; 0x34
 800e1d4:	89a3      	ldrh	r3, [r4, #12]
 800e1d6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e1da:	81a3      	strh	r3, [r4, #12]
 800e1dc:	2300      	movs	r3, #0
 800e1de:	6063      	str	r3, [r4, #4]
 800e1e0:	6923      	ldr	r3, [r4, #16]
 800e1e2:	6023      	str	r3, [r4, #0]
 800e1e4:	89a3      	ldrh	r3, [r4, #12]
 800e1e6:	f043 0308 	orr.w	r3, r3, #8
 800e1ea:	81a3      	strh	r3, [r4, #12]
 800e1ec:	6923      	ldr	r3, [r4, #16]
 800e1ee:	b94b      	cbnz	r3, 800e204 <__swsetup_r+0x7c>
 800e1f0:	89a3      	ldrh	r3, [r4, #12]
 800e1f2:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e1f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e1fa:	d003      	beq.n	800e204 <__swsetup_r+0x7c>
 800e1fc:	4621      	mov	r1, r4
 800e1fe:	4628      	mov	r0, r5
 800e200:	f000 f884 	bl	800e30c <__smakebuf_r>
 800e204:	89a0      	ldrh	r0, [r4, #12]
 800e206:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e20a:	f010 0301 	ands.w	r3, r0, #1
 800e20e:	d00a      	beq.n	800e226 <__swsetup_r+0x9e>
 800e210:	2300      	movs	r3, #0
 800e212:	60a3      	str	r3, [r4, #8]
 800e214:	6963      	ldr	r3, [r4, #20]
 800e216:	425b      	negs	r3, r3
 800e218:	61a3      	str	r3, [r4, #24]
 800e21a:	6923      	ldr	r3, [r4, #16]
 800e21c:	b943      	cbnz	r3, 800e230 <__swsetup_r+0xa8>
 800e21e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e222:	d1c4      	bne.n	800e1ae <__swsetup_r+0x26>
 800e224:	bd38      	pop	{r3, r4, r5, pc}
 800e226:	0781      	lsls	r1, r0, #30
 800e228:	bf58      	it	pl
 800e22a:	6963      	ldrpl	r3, [r4, #20]
 800e22c:	60a3      	str	r3, [r4, #8]
 800e22e:	e7f4      	b.n	800e21a <__swsetup_r+0x92>
 800e230:	2000      	movs	r0, #0
 800e232:	e7f7      	b.n	800e224 <__swsetup_r+0x9c>
 800e234:	2000023c 	.word	0x2000023c

0800e238 <_raise_r>:
 800e238:	291f      	cmp	r1, #31
 800e23a:	b538      	push	{r3, r4, r5, lr}
 800e23c:	4604      	mov	r4, r0
 800e23e:	460d      	mov	r5, r1
 800e240:	d904      	bls.n	800e24c <_raise_r+0x14>
 800e242:	2316      	movs	r3, #22
 800e244:	6003      	str	r3, [r0, #0]
 800e246:	f04f 30ff 	mov.w	r0, #4294967295
 800e24a:	bd38      	pop	{r3, r4, r5, pc}
 800e24c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e24e:	b112      	cbz	r2, 800e256 <_raise_r+0x1e>
 800e250:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e254:	b94b      	cbnz	r3, 800e26a <_raise_r+0x32>
 800e256:	4620      	mov	r0, r4
 800e258:	f000 f830 	bl	800e2bc <_getpid_r>
 800e25c:	462a      	mov	r2, r5
 800e25e:	4601      	mov	r1, r0
 800e260:	4620      	mov	r0, r4
 800e262:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e266:	f000 b817 	b.w	800e298 <_kill_r>
 800e26a:	2b01      	cmp	r3, #1
 800e26c:	d00a      	beq.n	800e284 <_raise_r+0x4c>
 800e26e:	1c59      	adds	r1, r3, #1
 800e270:	d103      	bne.n	800e27a <_raise_r+0x42>
 800e272:	2316      	movs	r3, #22
 800e274:	6003      	str	r3, [r0, #0]
 800e276:	2001      	movs	r0, #1
 800e278:	e7e7      	b.n	800e24a <_raise_r+0x12>
 800e27a:	2400      	movs	r4, #0
 800e27c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e280:	4628      	mov	r0, r5
 800e282:	4798      	blx	r3
 800e284:	2000      	movs	r0, #0
 800e286:	e7e0      	b.n	800e24a <_raise_r+0x12>

0800e288 <raise>:
 800e288:	4b02      	ldr	r3, [pc, #8]	; (800e294 <raise+0xc>)
 800e28a:	4601      	mov	r1, r0
 800e28c:	6818      	ldr	r0, [r3, #0]
 800e28e:	f7ff bfd3 	b.w	800e238 <_raise_r>
 800e292:	bf00      	nop
 800e294:	2000023c 	.word	0x2000023c

0800e298 <_kill_r>:
 800e298:	b538      	push	{r3, r4, r5, lr}
 800e29a:	4d07      	ldr	r5, [pc, #28]	; (800e2b8 <_kill_r+0x20>)
 800e29c:	2300      	movs	r3, #0
 800e29e:	4604      	mov	r4, r0
 800e2a0:	4608      	mov	r0, r1
 800e2a2:	4611      	mov	r1, r2
 800e2a4:	602b      	str	r3, [r5, #0]
 800e2a6:	f7f5 f973 	bl	8003590 <_kill>
 800e2aa:	1c43      	adds	r3, r0, #1
 800e2ac:	d102      	bne.n	800e2b4 <_kill_r+0x1c>
 800e2ae:	682b      	ldr	r3, [r5, #0]
 800e2b0:	b103      	cbz	r3, 800e2b4 <_kill_r+0x1c>
 800e2b2:	6023      	str	r3, [r4, #0]
 800e2b4:	bd38      	pop	{r3, r4, r5, pc}
 800e2b6:	bf00      	nop
 800e2b8:	20000b84 	.word	0x20000b84

0800e2bc <_getpid_r>:
 800e2bc:	f7f5 b960 	b.w	8003580 <_getpid>

0800e2c0 <__swhatbuf_r>:
 800e2c0:	b570      	push	{r4, r5, r6, lr}
 800e2c2:	460c      	mov	r4, r1
 800e2c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e2c8:	2900      	cmp	r1, #0
 800e2ca:	b096      	sub	sp, #88	; 0x58
 800e2cc:	4615      	mov	r5, r2
 800e2ce:	461e      	mov	r6, r3
 800e2d0:	da0d      	bge.n	800e2ee <__swhatbuf_r+0x2e>
 800e2d2:	89a3      	ldrh	r3, [r4, #12]
 800e2d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e2d8:	f04f 0100 	mov.w	r1, #0
 800e2dc:	bf0c      	ite	eq
 800e2de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e2e2:	2340      	movne	r3, #64	; 0x40
 800e2e4:	2000      	movs	r0, #0
 800e2e6:	6031      	str	r1, [r6, #0]
 800e2e8:	602b      	str	r3, [r5, #0]
 800e2ea:	b016      	add	sp, #88	; 0x58
 800e2ec:	bd70      	pop	{r4, r5, r6, pc}
 800e2ee:	466a      	mov	r2, sp
 800e2f0:	f000 f848 	bl	800e384 <_fstat_r>
 800e2f4:	2800      	cmp	r0, #0
 800e2f6:	dbec      	blt.n	800e2d2 <__swhatbuf_r+0x12>
 800e2f8:	9901      	ldr	r1, [sp, #4]
 800e2fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e2fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e302:	4259      	negs	r1, r3
 800e304:	4159      	adcs	r1, r3
 800e306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e30a:	e7eb      	b.n	800e2e4 <__swhatbuf_r+0x24>

0800e30c <__smakebuf_r>:
 800e30c:	898b      	ldrh	r3, [r1, #12]
 800e30e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e310:	079d      	lsls	r5, r3, #30
 800e312:	4606      	mov	r6, r0
 800e314:	460c      	mov	r4, r1
 800e316:	d507      	bpl.n	800e328 <__smakebuf_r+0x1c>
 800e318:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e31c:	6023      	str	r3, [r4, #0]
 800e31e:	6123      	str	r3, [r4, #16]
 800e320:	2301      	movs	r3, #1
 800e322:	6163      	str	r3, [r4, #20]
 800e324:	b002      	add	sp, #8
 800e326:	bd70      	pop	{r4, r5, r6, pc}
 800e328:	ab01      	add	r3, sp, #4
 800e32a:	466a      	mov	r2, sp
 800e32c:	f7ff ffc8 	bl	800e2c0 <__swhatbuf_r>
 800e330:	9900      	ldr	r1, [sp, #0]
 800e332:	4605      	mov	r5, r0
 800e334:	4630      	mov	r0, r6
 800e336:	f7fb ff39 	bl	800a1ac <_malloc_r>
 800e33a:	b948      	cbnz	r0, 800e350 <__smakebuf_r+0x44>
 800e33c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e340:	059a      	lsls	r2, r3, #22
 800e342:	d4ef      	bmi.n	800e324 <__smakebuf_r+0x18>
 800e344:	f023 0303 	bic.w	r3, r3, #3
 800e348:	f043 0302 	orr.w	r3, r3, #2
 800e34c:	81a3      	strh	r3, [r4, #12]
 800e34e:	e7e3      	b.n	800e318 <__smakebuf_r+0xc>
 800e350:	89a3      	ldrh	r3, [r4, #12]
 800e352:	6020      	str	r0, [r4, #0]
 800e354:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e358:	81a3      	strh	r3, [r4, #12]
 800e35a:	9b00      	ldr	r3, [sp, #0]
 800e35c:	6163      	str	r3, [r4, #20]
 800e35e:	9b01      	ldr	r3, [sp, #4]
 800e360:	6120      	str	r0, [r4, #16]
 800e362:	b15b      	cbz	r3, 800e37c <__smakebuf_r+0x70>
 800e364:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e368:	4630      	mov	r0, r6
 800e36a:	f000 f81d 	bl	800e3a8 <_isatty_r>
 800e36e:	b128      	cbz	r0, 800e37c <__smakebuf_r+0x70>
 800e370:	89a3      	ldrh	r3, [r4, #12]
 800e372:	f023 0303 	bic.w	r3, r3, #3
 800e376:	f043 0301 	orr.w	r3, r3, #1
 800e37a:	81a3      	strh	r3, [r4, #12]
 800e37c:	89a3      	ldrh	r3, [r4, #12]
 800e37e:	431d      	orrs	r5, r3
 800e380:	81a5      	strh	r5, [r4, #12]
 800e382:	e7cf      	b.n	800e324 <__smakebuf_r+0x18>

0800e384 <_fstat_r>:
 800e384:	b538      	push	{r3, r4, r5, lr}
 800e386:	4d07      	ldr	r5, [pc, #28]	; (800e3a4 <_fstat_r+0x20>)
 800e388:	2300      	movs	r3, #0
 800e38a:	4604      	mov	r4, r0
 800e38c:	4608      	mov	r0, r1
 800e38e:	4611      	mov	r1, r2
 800e390:	602b      	str	r3, [r5, #0]
 800e392:	f7f5 f95c 	bl	800364e <_fstat>
 800e396:	1c43      	adds	r3, r0, #1
 800e398:	d102      	bne.n	800e3a0 <_fstat_r+0x1c>
 800e39a:	682b      	ldr	r3, [r5, #0]
 800e39c:	b103      	cbz	r3, 800e3a0 <_fstat_r+0x1c>
 800e39e:	6023      	str	r3, [r4, #0]
 800e3a0:	bd38      	pop	{r3, r4, r5, pc}
 800e3a2:	bf00      	nop
 800e3a4:	20000b84 	.word	0x20000b84

0800e3a8 <_isatty_r>:
 800e3a8:	b538      	push	{r3, r4, r5, lr}
 800e3aa:	4d06      	ldr	r5, [pc, #24]	; (800e3c4 <_isatty_r+0x1c>)
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	4604      	mov	r4, r0
 800e3b0:	4608      	mov	r0, r1
 800e3b2:	602b      	str	r3, [r5, #0]
 800e3b4:	f7f5 f95b 	bl	800366e <_isatty>
 800e3b8:	1c43      	adds	r3, r0, #1
 800e3ba:	d102      	bne.n	800e3c2 <_isatty_r+0x1a>
 800e3bc:	682b      	ldr	r3, [r5, #0]
 800e3be:	b103      	cbz	r3, 800e3c2 <_isatty_r+0x1a>
 800e3c0:	6023      	str	r3, [r4, #0]
 800e3c2:	bd38      	pop	{r3, r4, r5, pc}
 800e3c4:	20000b84 	.word	0x20000b84

0800e3c8 <_init>:
 800e3c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3ca:	bf00      	nop
 800e3cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3ce:	bc08      	pop	{r3}
 800e3d0:	469e      	mov	lr, r3
 800e3d2:	4770      	bx	lr

0800e3d4 <_fini>:
 800e3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e3d6:	bf00      	nop
 800e3d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e3da:	bc08      	pop	{r3}
 800e3dc:	469e      	mov	lr, r3
 800e3de:	4770      	bx	lr
