// Seed: 1724276783
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output id_5,
    output id_6
);
  logic id_7;
endmodule
module module_1 (
    input id_0,
    output id_1,
    input logic id_2,
    output id_3
);
  logic id_7;
  logic id_8;
  assign id_3 = id_0;
  assign id_5 = id_0 ? (id_2 - id_2) == id_0 : 1;
endmodule
