$comment
	File created using the following command:
		vcd file dsf_ALU.msim.vcd -direction
$end
$date
	Sun Jan 21 21:40:47 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module dsf_ALU_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 1 " Ainvert $end
$var reg 4 # b [3:0] $end
$var reg 1 $ Binvert $end
$var reg 1 % CarryIn $end
$var reg 2 & operacao [1:0] $end
$var wire 1 ' CarryOut $end
$var wire 1 ( Result [3] $end
$var wire 1 ) Result [2] $end
$var wire 1 * Result [1] $end
$var wire 1 + Result [0] $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 inst4|Out[3]~1_combout $end
$var wire 1 4 inst7|Out[2]~1_combout $end
$var wire 1 5 inst4|Out[1]~3_combout $end
$var wire 1 6 b[3]~input_o $end
$var wire 1 7 a[3]~input_o $end
$var wire 1 8 a[2]~input_o $end
$var wire 1 9 b[1]~input_o $end
$var wire 1 : CarryOut~output_o $end
$var wire 1 ; Result[3]~output_o $end
$var wire 1 < Result[2]~output_o $end
$var wire 1 = Result[1]~output_o $end
$var wire 1 > Result[0]~output_o $end
$var wire 1 ? a[0]~input_o $end
$var wire 1 @ CarryIn~input_o $end
$var wire 1 A Ainvert~input_o $end
$var wire 1 B b[0]~input_o $end
$var wire 1 C Binvert~input_o $end
$var wire 1 D inst4|Out[0]~0_combout $end
$var wire 1 E inst1|CarryOut~0_combout $end
$var wire 1 F inst7|Out[3]~0_combout $end
$var wire 1 G operacao[0]~input_o $end
$var wire 1 H operacao[1]~input_o $end
$var wire 1 I inst1|Add0~0_combout $end
$var wire 1 J b[2]~input_o $end
$var wire 1 K inst4|Out[2]~2_combout $end
$var wire 1 L a[1]~input_o $end
$var wire 1 M inst7|Out[1]~2_combout $end
$var wire 1 N inst7|Out[0]~3_combout $end
$var wire 1 O inst1|Add0~2_cout $end
$var wire 1 P inst1|Add0~4 $end
$var wire 1 Q inst1|Add0~6 $end
$var wire 1 R inst1|Add0~8 $end
$var wire 1 S inst1|Add0~9_combout $end
$var wire 1 T inst1|Add0~11_combout $end
$var wire 1 U inst1|Add0~7_combout $end
$var wire 1 V inst1|Add0~12_combout $end
$var wire 1 W inst1|Add0~13_combout $end
$var wire 1 X inst1|Add0~14_combout $end
$var wire 1 Y inst1|Add0~5_combout $end
$var wire 1 Z inst1|Add0~15_combout $end
$var wire 1 [ inst1|Add0~16_combout $end
$var wire 1 \ inst1|Add0~3_combout $end
$var wire 1 ] inst1|Add0~17_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
b0 #
1$
0%
b0 &
1'
1+
1*
1)
1(
x,
0-
1.
x/
10
11
12
13
14
15
06
07
08
09
1:
1;
1<
1=
1>
0?
0@
1A
0B
1C
1D
1E
1F
0G
0H
1I
0J
1K
0L
1M
1N
0O
0P
1Q
0R
1S
1T
1U
1V
1W
1X
1Y
1Z
1[
0\
1]
$end
#1000000
