

================================================================
== Vivado HLS Report for 'ALU'
================================================================
* Date:           Tue Mar 19 02:55:40 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        ALU
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.548|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.54>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %inA) nounwind, !map !14"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %inB) nounwind, !map !20"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %op) nounwind, !map !24"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !28"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @ALU_str) nounwind"   --->   Operation 6 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%op_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %op) nounwind"   --->   Operation 7 'read' 'op_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inB) nounwind"   --->   Operation 8 'read' 'inB_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%inA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %inA) nounwind"   --->   Operation 9 'read' 'inA_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.70ns)   --->   "%result = add i32 %inB_read, %inA_read" [ALU/alu.cpp:25]   --->   Operation 10 'add' 'result' <Predicate = (sel_tmp8 & or_cond & or_cond2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.70ns)   --->   "%result_1 = sub i32 %inA_read, %inB_read" [ALU/alu.cpp:28]   --->   Operation 11 'sub' 'result_1' <Predicate = (!sel_tmp8 & or_cond & or_cond2)> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%result_2 = and i32 %inB_read, %inA_read" [ALU/alu.cpp:31]   --->   Operation 12 'and' 'result_2' <Predicate = (sel_tmp4 & !or_cond & or_cond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%result_3 = or i32 %inB_read, %inA_read" [ALU/alu.cpp:34]   --->   Operation 13 'or' 'result_3' <Predicate = (!sel_tmp4 & !or_cond & or_cond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%result_4 = xor i32 %inB_read, %inA_read" [ALU/alu.cpp:37]   --->   Operation 14 'xor' 'result_4' <Predicate = (sel_tmp & !or_cond2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (2.43ns)   --->   "%sel_tmp = icmp eq i32 %op_read, 4"   --->   Operation 15 'icmp' 'sel_tmp' <Predicate = (!or_cond2)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.43ns)   --->   "%sel_tmp2 = icmp eq i32 %op_read, 3"   --->   Operation 16 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (2.43ns)   --->   "%sel_tmp4 = icmp eq i32 %op_read, 2"   --->   Operation 17 'icmp' 'sel_tmp4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (2.43ns)   --->   "%sel_tmp6 = icmp eq i32 %op_read, 1"   --->   Operation 18 'icmp' 'sel_tmp6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (2.43ns)   --->   "%sel_tmp8 = icmp eq i32 %op_read, 0"   --->   Operation 19 'icmp' 'sel_tmp8' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node newSel3)   --->   "%newSel = select i1 %sel_tmp8, i32 %result, i32 %result_1" [ALU/alu.cpp:25]   --->   Operation 20 'select' 'newSel' <Predicate = (or_cond & or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.94ns)   --->   "%or_cond = or i1 %sel_tmp8, %sel_tmp6"   --->   Operation 21 'or' 'or_cond' <Predicate = true> <Delay = 0.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.37ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp4, i32 %result_2, i32 %result_3" [ALU/alu.cpp:31]   --->   Operation 22 'select' 'newSel1' <Predicate = (!or_cond & or_cond2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node result_5)   --->   "%or_cond1 = or i1 %sel_tmp4, %sel_tmp2"   --->   Operation 23 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.37ns) (out node of the LUT)   --->   "%newSel2 = select i1 %sel_tmp, i32 %result_4, i32 0" [ALU/alu.cpp:37]   --->   Operation 24 'select' 'newSel2' <Predicate = (!or_cond2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.37ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond, i32 %newSel, i32 %newSel1" [ALU/alu.cpp:25]   --->   Operation 25 'select' 'newSel3' <Predicate = (or_cond2)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node result_5)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1"   --->   Operation 26 'or' 'or_cond2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.37ns) (out node of the LUT)   --->   "%result_5 = select i1 %or_cond2, i32 %newSel3, i32 %newSel2" [ALU/alu.cpp:25]   --->   Operation 27 'select' 'result_5' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "ret i32 %result_5" [ALU/alu.cpp:45]   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 6.55ns
The critical path consists of the following:
	wire read on port 'op' [9]  (0 ns)
	'icmp' operation ('sel_tmp4') [19]  (2.44 ns)
	'select' operation ('newSel1', ALU/alu.cpp:31) [24]  (1.37 ns)
	'select' operation ('newSel3', ALU/alu.cpp:25) [27]  (1.37 ns)
	'select' operation ('result', ALU/alu.cpp:25) [29]  (1.37 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
