-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_bf16add_fast is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    a_bits : IN STD_LOGIC_VECTOR (15 downto 0);
    b_bits : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of activation_accelerator_bf16add_fast is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv9_B : STD_LOGIC_VECTOR (8 downto 0) := "000001011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_FFFFFFF0 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv16_7F81 : STD_LOGIC_VECTOR (15 downto 0) := "0111111110000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv16_FE : STD_LOGIC_VECTOR (15 downto 0) := "0000000011111110";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv16_7F80 : STD_LOGIC_VECTOR (15 downto 0) := "0111111110000000";
    constant ap_const_lv16_7 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000111";

attribute shreg_extract : string;
    signal b_bits_read_reg_1216 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal b_bits_read_reg_1216_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal a_bits_read_reg_1222 : STD_LOGIC_VECTOR (15 downto 0);
    signal a_bits_read_reg_1222_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_5_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_5_reg_1229_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1236 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_reg_1236_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_reg_1243 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln134_reg_1243_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_fu_176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1251 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_reg_1251_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_1257 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln142_reg_1257_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_fu_220_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_1263 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_reg_1263_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_fu_226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_reg_1268 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln138_reg_1268_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_reg_1273 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln145_reg_1273_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln166_fu_364_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln166_reg_1279 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln166_reg_1279_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_fu_410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_reg_1284 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln172_reg_1284_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_fu_416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln178_reg_1290 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_1_fu_422_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal maxe_1_reg_1296 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_1_fu_438_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal A_1_reg_1301 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln182_fu_456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln182_reg_1306 : STD_LOGIC_VECTOR (0 downto 0);
    signal sticky_fu_512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sticky_reg_1311 : STD_LOGIC_VECTOR (0 downto 0);
    signal B_aln_2_fu_528_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_aln_2_reg_1316 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln203_fu_536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln203_reg_1321 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_fu_632_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal s_reg_1326 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln207_reg_1332 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_6_fu_832_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal maxe_6_reg_1338 : STD_LOGIC_VECTOR (15 downto 0);
    signal frac_keep_reg_1344 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln8_reg_1350 : STD_LOGIC_VECTOR (6 downto 0);
    signal round_up_3_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal round_up_3_reg_1355 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ma_fu_122_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mb_fu_118_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ea_fu_142_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal eb_fu_152_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln1_fu_188_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_fu_198_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln_fu_212_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln2_fu_232_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_1_fu_242_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln1_fu_256_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln158_fu_270_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln3_fu_276_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln129_fu_162_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln158_fu_298_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln158_1_fu_284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln158_1_fu_290_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln129_1_fu_166_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln158_1_fu_314_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln162_fu_330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln163_fu_344_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ea1_fu_336_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal eb1_fu_350_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln166_fu_358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln167_fu_378_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln167_1_fu_382_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_fu_386_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln167_1_fu_392_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal diff_fu_398_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal maxe_fu_370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal A_fu_306_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_fu_322_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_9_fu_446_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal B_1_fu_430_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal lshr_ln_fu_468_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln184_fu_462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln184_fu_478_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167_fu_406_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln191_fu_490_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln191_fu_496_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln191_fu_500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal lost_fu_506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln167cast_fu_518_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_aln_fu_482_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal B_aln_1_fu_522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln182_fu_561_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sa_fu_553_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sb_fu_548_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln181_fu_558_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln178_2_fu_545_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal M_fu_577_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln203_fu_587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal M_1_fu_592_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal M_2_fu_598_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal M_3_fu_604_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln200_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln203_fu_612_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln198_fu_583_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal s_3_fu_616_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal M_4_fu_624_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_10_fu_646_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln5_fu_662_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln178_fu_542_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_ln217_fu_656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_2_fu_676_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal maxe_3_fu_682_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln217_fu_672_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal M_5_fu_694_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln198_fu_702_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_11_fu_714_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln198_1_fu_706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_736_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lz_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln223_fu_756_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln223_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln223_fu_766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lz_1_fu_772_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal M_6_fu_780_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln217_fu_690_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln225_fu_790_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln220_1_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln222_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln220_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln222_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln220_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln222_1_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_4_fu_794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln220_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_5_fu_818_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln198_1_fu_786_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln198_fu_710_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal M_7_fu_840_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sticky_1_fu_566_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln240_fu_884_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_876_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_13_fu_894_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln240_fu_888_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_ln2_fu_904_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln240_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal round_up_fu_848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal round_up_2_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_924_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln138_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln138_fu_946_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln138_1_fu_951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln238_fu_971_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln231_fu_968_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln244_1_fu_977_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rounded_fu_980_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_15_fu_991_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal maxe_7_fu_999_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln244_1_fu_986_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln244_fu_974_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln9_fu_1011_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln247_fu_1021_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal maxe_8_fu_1004_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln_fu_1040_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal m7_fu_1026_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp16_fu_1059_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal shl_ln23_fu_1053_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln142_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln142_1_fu_1074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln145_fu_1084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln172_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln174_fu_963_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln23_1_fu_1068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln172_fu_1103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln207_fu_1108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln250_fu_1034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln207_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln250_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln23_fu_1047_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln172_fu_1095_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln135_fu_1133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln138_fu_956_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln250_fu_1125_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln135_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln142_fu_1155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln135_1_fu_1150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln145_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln145_2_fu_1166_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln135_fu_1137_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln134_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln142_fu_1184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln145_fu_1172_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal xor_ln172_fu_1197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln207_fu_1203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln142_fu_1190_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln207_fu_1208_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal a_bits_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal b_bits_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_int_reg : STD_LOGIC_VECTOR (15 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                    A_1_reg_1301(15 downto 8) <= A_1_fu_438_p3(15 downto 8);
                B_aln_2_reg_1316 <= B_aln_2_fu_528_p3;
                a_bits_read_reg_1222 <= a_bits_int_reg;
                a_bits_read_reg_1222_pp0_iter1_reg <= a_bits_read_reg_1222;
                b_bits_read_reg_1216 <= b_bits_int_reg;
                b_bits_read_reg_1216_pp0_iter1_reg <= b_bits_read_reg_1216;
                frac_keep_reg_1344 <= M_7_fu_840_p3(15 downto 8);
                icmp_ln134_reg_1243 <= icmp_ln134_fu_170_p2;
                icmp_ln134_reg_1243_pp0_iter1_reg <= icmp_ln134_reg_1243;
                icmp_ln135_reg_1251 <= icmp_ln135_fu_176_p2;
                icmp_ln135_reg_1251_pp0_iter1_reg <= icmp_ln135_reg_1251;
                icmp_ln138_reg_1268 <= icmp_ln138_fu_226_p2;
                icmp_ln138_reg_1268_pp0_iter1_reg <= icmp_ln138_reg_1268;
                icmp_ln142_reg_1257 <= icmp_ln142_fu_182_p2;
                icmp_ln142_reg_1257_pp0_iter1_reg <= icmp_ln142_reg_1257;
                icmp_ln144_reg_1263 <= icmp_ln144_fu_220_p2;
                icmp_ln144_reg_1263_pp0_iter1_reg <= icmp_ln144_reg_1263;
                icmp_ln145_reg_1273 <= icmp_ln145_fu_264_p2;
                icmp_ln145_reg_1273_pp0_iter1_reg <= icmp_ln145_reg_1273;
                icmp_ln172_reg_1284 <= icmp_ln172_fu_410_p2;
                icmp_ln172_reg_1284_pp0_iter1_reg <= icmp_ln172_reg_1284;
                icmp_ln178_reg_1290 <= icmp_ln178_fu_416_p2;
                icmp_ln182_reg_1306 <= icmp_ln182_fu_456_p2;
                icmp_ln203_reg_1321 <= icmp_ln203_fu_536_p2;
                icmp_ln207_reg_1332 <= icmp_ln207_fu_640_p2;
                maxe_1_reg_1296 <= maxe_1_fu_422_p3;
                maxe_6_reg_1338 <= maxe_6_fu_832_p3;
                round_up_3_reg_1355 <= round_up_3_fu_932_p2;
                s_reg_1326 <= s_fu_632_p3;
                sticky_reg_1311 <= sticky_fu_512_p2;
                tmp_5_reg_1229 <= a_bits_int_reg(15 downto 15);
                tmp_5_reg_1229_pp0_iter1_reg <= tmp_5_reg_1229;
                tmp_6_reg_1236 <= b_bits_int_reg(15 downto 15);
                tmp_6_reg_1236_pp0_iter1_reg <= tmp_6_reg_1236;
                trunc_ln8_reg_1350 <= M_7_fu_840_p3(14 downto 8);
                xor_ln166_reg_1279 <= xor_ln166_fu_364_p2;
                xor_ln166_reg_1279_pp0_iter1_reg <= xor_ln166_reg_1279;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                a_bits_int_reg <= a_bits;
                b_bits_int_reg <= b_bits;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_int_reg <= select_ln207_fu_1208_p3;
            end if;
        end if;
    end process;
    A_1_reg_1301(7 downto 0) <= "00000000";
    A_1_fu_438_p3 <= 
        B_fu_322_p3 when (icmp_ln178_fu_416_p2(0) = '1') else 
        A_fu_306_p3;
    A_fu_306_p3 <= (select_ln158_fu_298_p3 & ap_const_lv8_0);
    B_1_fu_430_p3 <= 
        A_fu_306_p3 when (icmp_ln178_fu_416_p2(0) = '1') else 
        B_fu_322_p3;
    B_aln_1_fu_522_p2 <= std_logic_vector(shift_right(unsigned(B_1_fu_430_p3),to_integer(unsigned('0' & sext_ln167cast_fu_518_p1(16-1 downto 0)))));
    B_aln_2_fu_528_p3 <= 
        B_aln_fu_482_p3 when (icmp_ln182_fu_456_p2(0) = '1') else 
        B_aln_1_fu_522_p2;
    B_aln_fu_482_p3 <= 
        B_1_fu_430_p3 when (icmp_ln184_fu_462_p2(0) = '1') else 
        zext_ln184_fu_478_p1;
    B_fu_322_p3 <= (select_ln158_1_fu_314_p3 & ap_const_lv8_0);
    M_1_fu_592_p2 <= std_logic_vector(unsigned(zext_ln178_2_fu_545_p1) - unsigned(zext_ln181_fu_558_p1));
    M_2_fu_598_p2 <= std_logic_vector(unsigned(zext_ln181_fu_558_p1) - unsigned(zext_ln178_2_fu_545_p1));
    M_3_fu_604_p3 <= 
        M_1_fu_592_p2 when (xor_ln203_fu_587_p2(0) = '1') else 
        M_2_fu_598_p2;
    M_4_fu_624_p3 <= 
        sext_ln203_fu_612_p1 when (xor_ln200_fu_571_p2(0) = '1') else 
        zext_ln198_fu_583_p1;
    M_5_fu_694_p3 <= 
        sext_ln217_fu_672_p1 when (icmp_ln217_fu_656_p2(0) = '1') else 
        M_4_fu_624_p3;
    M_6_fu_780_p2 <= std_logic_vector(shift_left(unsigned(zext_ln198_1_fu_706_p1),to_integer(unsigned('0' & lz_1_fu_772_p3(31-1 downto 0)))));
    M_7_fu_840_p3 <= 
        trunc_ln198_1_fu_786_p1 when (and_ln222_1_fu_812_p2(0) = '1') else 
        trunc_ln198_fu_710_p1;
    M_fu_577_p2 <= std_logic_vector(unsigned(zext_ln181_fu_558_p1) + unsigned(zext_ln178_2_fu_545_p1));
    add_ln191_fu_500_p2 <= std_logic_vector(unsigned(trunc_ln191_fu_496_p1) + unsigned(ap_const_lv16_FFFF));
    add_ln244_1_fu_986_p2 <= std_logic_vector(unsigned(zext_ln244_1_fu_977_p1) + unsigned(frac_keep_reg_1344));
    add_ln247_fu_1021_p2 <= std_logic_vector(unsigned(zext_ln244_fu_974_p1) + unsigned(trunc_ln8_reg_1350));
    and_ln135_1_fu_1150_p2 <= (xor_ln135_fu_1145_p2 and icmp_ln134_reg_1243_pp0_iter1_reg);
    and_ln135_fu_1133_p2 <= (icmp_ln135_reg_1251_pp0_iter1_reg and icmp_ln134_reg_1243_pp0_iter1_reg);
    and_ln138_1_fu_951_p2 <= (icmp_ln142_reg_1257_pp0_iter1_reg and and_ln138_fu_946_p2);
    and_ln138_fu_946_p2 <= (xor_ln138_fu_942_p2 and icmp_ln138_reg_1268_pp0_iter1_reg);
    and_ln142_fu_1184_p2 <= (xor_ln134_fu_1179_p2 and or_ln142_fu_938_p2);
    and_ln145_fu_1161_p2 <= (xor_ln142_fu_1155_p2 and icmp_ln145_reg_1273_pp0_iter1_reg);
    and_ln172_fu_1090_p2 <= (xor_ln145_fu_1084_p2 and icmp_ln172_reg_1284_pp0_iter1_reg);
    and_ln207_fu_1203_p2 <= (xor_ln172_fu_1197_p2 and icmp_ln207_reg_1332);
    and_ln220_fu_826_p2 <= (icmp_ln220_fu_724_p2 and icmp_ln220_1_fu_730_p2);
    and_ln222_1_fu_812_p2 <= (icmp_ln220_fu_724_p2 and and_ln222_fu_806_p2);
    and_ln222_fu_806_p2 <= (xor_ln220_fu_800_p2 and icmp_ln222_fu_750_p2);
    and_ln250_fu_1119_p2 <= (xor_ln207_fu_1113_p2 and icmp_ln250_fu_1034_p2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_assign_proc : process(select_ln207_fu_1208_p3, ap_ce_reg, ap_return_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return <= ap_return_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return <= select_ln207_fu_1208_p3;
        else 
            ap_return <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    diff_fu_398_p3 <= 
        sub_ln167_fu_386_p2 when (xor_ln166_fu_364_p2(0) = '1') else 
        sub_ln167_1_fu_392_p2;
    ea1_fu_336_p3 <= 
        ap_const_lv8_1 when (icmp_ln162_fu_330_p2(0) = '1') else 
        ea_fu_142_p4;
    ea_fu_142_p4 <= a_bits_int_reg(14 downto 7);
    eb1_fu_350_p3 <= 
        ap_const_lv8_1 when (icmp_ln163_fu_344_p2(0) = '1') else 
        eb_fu_152_p4;
    eb_fu_152_p4 <= b_bits_int_reg(14 downto 7);
    icmp_ln134_fu_170_p2 <= "1" when (ea_fu_142_p4 = ap_const_lv8_FF) else "0";
    icmp_ln135_fu_176_p2 <= "1" when (ma_fu_122_p1 = ap_const_lv7_0) else "0";
    icmp_ln138_fu_226_p2 <= "1" when (mb_fu_118_p1 = ap_const_lv7_0) else "0";
    icmp_ln142_fu_182_p2 <= "1" when (eb_fu_152_p4 = ap_const_lv8_FF) else "0";
    icmp_ln144_fu_220_p2 <= "1" when (or_ln_fu_212_p3 = ap_const_lv8_0) else "0";
    icmp_ln145_fu_264_p2 <= "1" when (or_ln1_fu_256_p3 = ap_const_lv8_0) else "0";
    icmp_ln158_1_fu_284_p2 <= "0" when (eb_fu_152_p4 = ap_const_lv8_0) else "1";
    icmp_ln158_fu_270_p2 <= "0" when (ea_fu_142_p4 = ap_const_lv8_0) else "1";
    icmp_ln162_fu_330_p2 <= "1" when (ea_fu_142_p4 = ap_const_lv8_0) else "0";
    icmp_ln163_fu_344_p2 <= "1" when (eb_fu_152_p4 = ap_const_lv8_0) else "0";
    icmp_ln166_fu_358_p2 <= "1" when (unsigned(ea1_fu_336_p3) < unsigned(eb1_fu_350_p3)) else "0";
    icmp_ln172_fu_410_p2 <= "1" when (signed(diff_fu_398_p3) > signed(ap_const_lv9_B)) else "0";
    icmp_ln178_fu_416_p2 <= "1" when (unsigned(ea1_fu_336_p3) < unsigned(eb1_fu_350_p3)) else "0";
    icmp_ln182_fu_456_p2 <= "1" when (signed(tmp_9_fu_446_p4) < signed(ap_const_lv8_1)) else "0";
    icmp_ln184_fu_462_p2 <= "1" when (diff_fu_398_p3 = ap_const_lv9_0) else "0";
    icmp_ln203_fu_536_p2 <= "1" when (unsigned(A_1_fu_438_p3) < unsigned(B_aln_2_fu_528_p3)) else "0";
    icmp_ln207_fu_640_p2 <= "1" when (M_4_fu_624_p3 = ap_const_lv18_0) else "0";
    icmp_ln217_fu_656_p2 <= "0" when (tmp_10_fu_646_p4 = ap_const_lv2_0) else "1";
    icmp_ln220_1_fu_730_p2 <= "1" when (maxe_3_fu_682_p3 = ap_const_lv9_0) else "0";
    icmp_ln220_fu_724_p2 <= "1" when (tmp_11_fu_714_p4 = ap_const_lv3_0) else "0";
    icmp_ln222_fu_750_p2 <= "1" when (signed(lz_fu_744_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln223_fu_760_p2 <= "1" when (signed(lz_fu_744_p2) < signed(zext_ln223_fu_756_p1)) else "0";
    icmp_ln240_fu_912_p2 <= "0" when (or_ln2_fu_904_p3 = ap_const_lv7_0) else "1";
    icmp_ln250_fu_1034_p2 <= "1" when (unsigned(maxe_8_fu_1004_p3) > unsigned(ap_const_lv16_FE)) else "0";
    lost_fu_506_p2 <= (add_ln191_fu_500_p2 and B_1_fu_430_p3);
    lshr_ln_fu_468_p4 <= B_1_fu_430_p3(15 downto 1);
    lz_1_fu_772_p3 <= 
        zext_ln223_fu_756_p1 when (xor_ln223_fu_766_p2(0) = '1') else 
        lz_fu_744_p2;
    lz_fu_744_p2 <= std_logic_vector(unsigned(tmp_fu_736_p3) + unsigned(ap_const_lv32_FFFFFFF0));
    m7_fu_1026_p3 <= 
        trunc_ln9_fu_1011_p4 when (tmp_15_fu_991_p3(0) = '1') else 
        add_ln247_fu_1021_p2;
    ma_fu_122_p1 <= a_bits_int_reg(7 - 1 downto 0);
    maxe_1_fu_422_p3 <= 
        eb_fu_152_p4 when (icmp_ln178_fu_416_p2(0) = '1') else 
        maxe_fu_370_p3;
    maxe_2_fu_676_p2 <= std_logic_vector(unsigned(zext_ln178_fu_542_p1) + unsigned(ap_const_lv9_1));
    maxe_3_fu_682_p3 <= 
        maxe_2_fu_676_p2 when (icmp_ln217_fu_656_p2(0) = '1') else 
        zext_ln178_fu_542_p1;
    maxe_4_fu_794_p2 <= std_logic_vector(unsigned(zext_ln217_fu_690_p1) - unsigned(trunc_ln225_fu_790_p1));
    maxe_5_fu_818_p3 <= 
        maxe_4_fu_794_p2 when (and_ln222_1_fu_812_p2(0) = '1') else 
        zext_ln217_fu_690_p1;
    maxe_6_fu_832_p3 <= 
        ap_const_lv16_0 when (and_ln220_fu_826_p2(0) = '1') else 
        maxe_5_fu_818_p3;
    maxe_7_fu_999_p2 <= std_logic_vector(unsigned(maxe_6_reg_1338) + unsigned(ap_const_lv16_1));
    maxe_8_fu_1004_p3 <= 
        maxe_7_fu_999_p2 when (tmp_15_fu_991_p3(0) = '1') else 
        maxe_6_reg_1338;
    maxe_fu_370_p3 <= 
        ea_fu_142_p4 when (xor_ln166_fu_364_p2(0) = '1') else 
        eb_fu_152_p4;
    mb_fu_118_p1 <= b_bits_int_reg(7 - 1 downto 0);
    or_ln142_1_fu_1074_p2 <= (or_ln142_fu_938_p2 or icmp_ln134_reg_1243_pp0_iter1_reg);
    or_ln142_fu_938_p2 <= (icmp_ln144_reg_1263_pp0_iter1_reg or icmp_ln142_reg_1257_pp0_iter1_reg);
    or_ln144_fu_198_p2 <= (trunc_ln1_fu_188_p4 or ma_fu_122_p1);
    or_ln145_1_fu_242_p2 <= (trunc_ln2_fu_232_p4 or mb_fu_118_p1);
    or_ln145_2_fu_1166_p2 <= (and_ln145_fu_1161_p2 or and_ln135_1_fu_1150_p2);
    or_ln145_fu_1079_p2 <= (or_ln142_1_fu_1074_p2 or icmp_ln145_reg_1273_pp0_iter1_reg);
    or_ln158_1_fu_290_p3 <= (ap_const_lv1_1 & mb_fu_118_p1);
    or_ln172_fu_1103_p2 <= (or_ln145_fu_1079_p2 or icmp_ln172_reg_1284_pp0_iter1_reg);
    or_ln1_fu_256_p3 <= (tmp_8_fu_248_p3 & or_ln145_1_fu_242_p2);
    or_ln207_fu_1108_p2 <= (or_ln172_fu_1103_p2 or icmp_ln207_reg_1332);
    or_ln23_1_fu_1068_p2 <= (tmp16_fu_1059_p4 or shl_ln23_fu_1053_p2);
    or_ln23_fu_1047_p2 <= (shl_ln_fu_1040_p3 or ap_const_lv16_7F80);
    or_ln240_fu_888_p2 <= (trunc_ln240_fu_884_p1 or tmp_s_fu_876_p3);
    or_ln2_fu_904_p3 <= (tmp_13_fu_894_p4 & or_ln240_fu_888_p2);
    or_ln3_fu_276_p3 <= (ap_const_lv1_1 & ma_fu_122_p1);
    or_ln_fu_212_p3 <= (tmp_7_fu_204_p3 & or_ln144_fu_198_p2);
    round_up_2_fu_918_p2 <= (round_up_fu_848_p3 or icmp_ln240_fu_912_p2);
    round_up_3_fu_932_p2 <= (tmp_14_fu_924_p3 and round_up_2_fu_918_p2);
    round_up_fu_848_p3 <= M_7_fu_840_p3(8 downto 8);
    rounded_fu_980_p2 <= std_logic_vector(unsigned(zext_ln238_fu_971_p1) + unsigned(zext_ln231_fu_968_p1));
    s_3_fu_616_p3 <= 
        sa_fu_553_p3 when (xor_ln203_fu_587_p2(0) = '1') else 
        sb_fu_548_p3;
    s_fu_632_p3 <= 
        s_3_fu_616_p3 when (xor_ln200_fu_571_p2(0) = '1') else 
        sb_fu_548_p3;
    sa_fu_553_p3 <= 
        tmp_6_reg_1236 when (icmp_ln178_reg_1290(0) = '1') else 
        tmp_5_reg_1229;
    sb_fu_548_p3 <= 
        tmp_5_reg_1229 when (icmp_ln178_reg_1290(0) = '1') else 
        tmp_6_reg_1236;
    select_ln135_fu_1137_p3 <= 
        select_ln138_fu_956_p3 when (and_ln135_fu_1133_p2(0) = '1') else 
        select_ln250_fu_1125_p3;
    select_ln138_fu_956_p3 <= 
        ap_const_lv16_7F81 when (and_ln138_1_fu_951_p2(0) = '1') else 
        a_bits_read_reg_1222_pp0_iter1_reg;
    select_ln142_fu_1190_p3 <= 
        b_bits_read_reg_1216_pp0_iter1_reg when (and_ln142_fu_1184_p2(0) = '1') else 
        select_ln145_fu_1172_p3;
    select_ln145_fu_1172_p3 <= 
        a_bits_read_reg_1222_pp0_iter1_reg when (or_ln145_2_fu_1166_p2(0) = '1') else 
        select_ln135_fu_1137_p3;
    select_ln158_1_fu_314_p3 <= 
        or_ln158_1_fu_290_p3 when (icmp_ln158_1_fu_284_p2(0) = '1') else 
        zext_ln129_1_fu_166_p1;
    select_ln158_fu_298_p3 <= 
        or_ln3_fu_276_p3 when (icmp_ln158_fu_270_p2(0) = '1') else 
        zext_ln129_fu_162_p1;
    select_ln172_fu_1095_p3 <= 
        select_ln174_fu_963_p3 when (and_ln172_fu_1090_p2(0) = '1') else 
        or_ln23_1_fu_1068_p2;
    select_ln174_fu_963_p3 <= 
        a_bits_read_reg_1222_pp0_iter1_reg when (xor_ln166_reg_1279_pp0_iter1_reg(0) = '1') else 
        b_bits_read_reg_1216_pp0_iter1_reg;
    select_ln207_fu_1208_p3 <= 
        ap_const_lv16_0 when (and_ln207_fu_1203_p2(0) = '1') else 
        select_ln142_fu_1190_p3;
    select_ln250_fu_1125_p3 <= 
        or_ln23_fu_1047_p2 when (and_ln250_fu_1119_p2(0) = '1') else 
        select_ln172_fu_1095_p3;
        sext_ln167_fu_406_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(diff_fu_398_p3),32));

    sext_ln167cast_fu_518_p1 <= sext_ln167_fu_406_p1(16 - 1 downto 0);
        sext_ln198_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(M_5_fu_694_p3),31));

        sext_ln203_fu_612_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(M_3_fu_604_p3),18));

        sext_ln217_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln5_fu_662_p4),18));

    shl_ln191_fu_490_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv32_1),to_integer(unsigned('0' & sext_ln167_fu_406_p1(31-1 downto 0)))));
    shl_ln23_fu_1053_p2 <= std_logic_vector(shift_left(unsigned(maxe_8_fu_1004_p3),to_integer(unsigned('0' & ap_const_lv16_7(16-1 downto 0)))));
    shl_ln_fu_1040_p3 <= (s_reg_1326 & ap_const_lv15_0);
    sticky_1_fu_566_p2 <= (xor_ln182_fu_561_p2 and sticky_reg_1311);
    sticky_fu_512_p2 <= "0" when (lost_fu_506_p2 = ap_const_lv16_0) else "1";
    sub_ln167_1_fu_392_p2 <= std_logic_vector(unsigned(zext_ln167_1_fu_382_p1) - unsigned(zext_ln167_fu_378_p1));
    sub_ln167_fu_386_p2 <= std_logic_vector(unsigned(zext_ln167_fu_378_p1) - unsigned(zext_ln167_1_fu_382_p1));
    tmp16_fu_1059_p4 <= ((s_reg_1326 & ap_const_lv8_0) & m7_fu_1026_p3);
    tmp_10_fu_646_p4 <= M_4_fu_624_p3(17 downto 16);
    tmp_11_fu_714_p4 <= M_5_fu_694_p3(17 downto 15);
    tmp_13_fu_894_p4 <= M_7_fu_840_p3(6 downto 2);
    tmp_14_fu_924_p3 <= M_7_fu_840_p3(7 downto 7);
    tmp_15_fu_991_p3 <= rounded_fu_980_p2(8 downto 8);
    tmp_7_fu_204_p3 <= a_bits_int_reg(14 downto 14);
    tmp_8_fu_248_p3 <= b_bits_int_reg(14 downto 14);
    tmp_9_fu_446_p4 <= diff_fu_398_p3(8 downto 1);
    
    tmp_fu_736_p3_proc : process(zext_ln198_1_fu_706_p1)
    begin
        tmp_fu_736_p3 <= std_logic_vector(to_unsigned(32, 32));
        for i in 32 - 1 downto 0 loop
            if zext_ln198_1_fu_706_p1(i) = '1' then
                tmp_fu_736_p3 <= std_logic_vector(to_unsigned(32-1-i,32));
                exit;
            end if;
        end loop;
    end process;

    tmp_s_fu_876_p3 <= (ap_const_lv1_0 & sticky_1_fu_566_p2);
    trunc_ln191_fu_496_p1 <= shl_ln191_fu_490_p2(16 - 1 downto 0);
    trunc_ln198_1_fu_786_p1 <= M_6_fu_780_p2(16 - 1 downto 0);
    trunc_ln198_fu_710_p1 <= M_5_fu_694_p3(16 - 1 downto 0);
    trunc_ln1_fu_188_p4 <= a_bits_int_reg(13 downto 7);
    trunc_ln225_fu_790_p1 <= lz_1_fu_772_p3(16 - 1 downto 0);
    trunc_ln240_fu_884_p1 <= M_7_fu_840_p3(2 - 1 downto 0);
    trunc_ln2_fu_232_p4 <= b_bits_int_reg(13 downto 7);
    trunc_ln5_fu_662_p4 <= M_4_fu_624_p3(17 downto 1);
    trunc_ln9_fu_1011_p4 <= add_ln244_1_fu_986_p2(7 downto 1);
    xor_ln134_fu_1179_p2 <= (icmp_ln134_reg_1243_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln135_fu_1145_p2 <= (icmp_ln135_reg_1251_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln138_fu_942_p2 <= (tmp_6_reg_1236_pp0_iter1_reg xor tmp_5_reg_1229_pp0_iter1_reg);
    xor_ln142_fu_1155_p2 <= (or_ln142_1_fu_1074_p2 xor ap_const_lv1_1);
    xor_ln145_fu_1084_p2 <= (or_ln145_fu_1079_p2 xor ap_const_lv1_1);
    xor_ln166_fu_364_p2 <= (icmp_ln166_fu_358_p2 xor ap_const_lv1_1);
    xor_ln172_fu_1197_p2 <= (or_ln172_fu_1103_p2 xor ap_const_lv1_1);
    xor_ln182_fu_561_p2 <= (icmp_ln182_reg_1306 xor ap_const_lv1_1);
    xor_ln200_fu_571_p2 <= (sb_fu_548_p3 xor sa_fu_553_p3);
    xor_ln203_fu_587_p2 <= (icmp_ln203_reg_1321 xor ap_const_lv1_1);
    xor_ln207_fu_1113_p2 <= (or_ln207_fu_1108_p2 xor ap_const_lv1_1);
    xor_ln220_fu_800_p2 <= (icmp_ln220_1_fu_730_p2 xor ap_const_lv1_1);
    xor_ln223_fu_766_p2 <= (icmp_ln223_fu_760_p2 xor ap_const_lv1_1);
    zext_ln129_1_fu_166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mb_fu_118_p1),8));
    zext_ln129_fu_162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ma_fu_122_p1),8));
    zext_ln167_1_fu_382_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(eb1_fu_350_p3),9));
    zext_ln167_fu_378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ea1_fu_336_p3),9));
    zext_ln178_2_fu_545_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(A_1_reg_1301),17));
    zext_ln178_fu_542_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(maxe_1_reg_1296),9));
    zext_ln181_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_aln_2_reg_1316),17));
    zext_ln184_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_468_p4),16));
    zext_ln198_1_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln198_fu_702_p1),32));
    zext_ln198_fu_583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(M_fu_577_p2),18));
    zext_ln217_fu_690_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(maxe_3_fu_682_p3),16));
    zext_ln223_fu_756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(maxe_3_fu_682_p3),32));
    zext_ln231_fu_968_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(frac_keep_reg_1344),9));
    zext_ln238_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(round_up_3_reg_1355),9));
    zext_ln244_1_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(round_up_3_reg_1355),8));
    zext_ln244_fu_974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(round_up_3_reg_1355),7));
end behav;
