Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 785171dfc85240a0b65fa47d7a2396d5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot memory_2_TEST_behav xil_defaultlib.memory_2_TEST -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'ram2' remains a black box since it has no binding entity [E:/TUM/VHDL/Resources/TB_2.vhd:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
