Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 27 11:28:15 2025
| Host         : sodir-HP-Laptop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.103        0.000                      0                 8030        0.032        0.000                      0                 8030        3.500        0.000                       0                  3229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.103        0.000                      0                 8030        0.032        0.000                      0                 8030        3.500        0.000                       0                  3229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.103ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.468ns  (logic 1.718ns (31.419%)  route 3.750ns (68.581%))
  Logic Levels:           7  (LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.904     5.978    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     6.456 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/Q
                         net (fo=104, routed)         1.020     7.476    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.296     7.772 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.437     8.209    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_1
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.421     8.753    design_1_i/uart_top_0/inst/MP_ADDER_INST/oCarry0__2
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.877 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.434     9.312    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_6
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.124     9.436 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.568    10.003    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_8
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.127 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.282    10.409    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_10
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.117    10.526 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.588    11.115    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_12
    SLICE_X52Y93         LUT3 (Prop_lut3_I0_O)        0.331    11.446 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[508]_i_1/O
                         net (fo=1, routed)           0.000    11.446    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[12]
    SLICE_X52Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.466    13.230    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.031    13.549    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[508]
  -------------------------------------------------------------------
                         required time                         13.549    
                         arrival time                         -11.446    
  -------------------------------------------------------------------
                         slack                                  2.103    

Slack (MET) :             2.152ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.463ns  (logic 1.713ns (31.357%)  route 3.750ns (68.643%))
  Logic Levels:           7  (LUT5=4 LUT6=3)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.904     5.978    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     6.456 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/Q
                         net (fo=104, routed)         1.020     7.476    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.296     7.772 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.437     8.209    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_1
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.421     8.753    design_1_i/uart_top_0/inst/MP_ADDER_INST/oCarry0__2
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.877 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.434     9.312    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_6
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.124     9.436 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.568    10.003    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_8
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.127 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.282    10.409    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_10
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.117    10.526 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.588    11.115    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_12
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.326    11.441 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[509]_i_1/O
                         net (fo=1, routed)           0.000    11.441    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[13]
    SLICE_X52Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.466    13.230    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y93         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.075    13.593    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[509]
  -------------------------------------------------------------------
                         required time                         13.593    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                  2.152    

Slack (MET) :             2.228ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.394ns  (logic 2.021ns (37.470%)  route 3.373ns (62.530%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.904     5.978    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     6.456 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/Q
                         net (fo=104, routed)         1.020     7.476    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.296     7.772 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.429     8.201    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.325 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.423     8.748    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_3
    SLICE_X51Y93         LUT5 (Prop_lut5_I0_O)        0.119     8.867 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.640     9.507    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_5
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.358     9.865 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.421    10.285    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_7
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.320    10.605 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.440    11.045    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_9
    SLICE_X50Y95         LUT3 (Prop_lut3_I0_O)        0.326    11.371 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[505]_i_1/O
                         net (fo=1, routed)           0.000    11.371    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[9]
    SLICE_X50Y95         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.466    13.230    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y95         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)        0.081    13.599    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[505]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -11.371    
  -------------------------------------------------------------------
                         slack                                  2.228    

Slack (MET) :             2.259ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.718ns (32.340%)  route 3.594ns (67.660%))
  Logic Levels:           7  (LUT5=3 LUT6=4)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.904     5.978    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     6.456 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/Q
                         net (fo=104, routed)         1.020     7.476    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.296     7.772 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.437     8.209    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_1
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.421     8.753    design_1_i/uart_top_0/inst/MP_ADDER_INST/oCarry0__2
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.877 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.434     9.312    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_6
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.124     9.436 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.568    10.003    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_8
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.127 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.282    10.409    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_10
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.117    10.526 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_2/O
                         net (fo=3, routed)           0.432    10.959    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_12
    SLICE_X53Y94         LUT6 (Prop_lut6_I4_O)        0.331    11.290 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[510]_i_1/O
                         net (fo=1, routed)           0.000    11.290    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[14]
    SLICE_X53Y94         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.466    13.230    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X53Y94         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X53Y94         FDRE (Setup_fdre_C_D)        0.031    13.549    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[510]
  -------------------------------------------------------------------
                         required time                         13.549    
                         arrival time                         -11.290    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.248ns  (logic 1.394ns (26.564%)  route 3.854ns (73.436%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 13.242 - 8.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.904     5.978    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     6.456 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/Q
                         net (fo=104, routed)         1.020     7.476    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.296     7.772 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.437     8.209    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_1
    SLICE_X52Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_6/O
                         net (fo=1, routed)           0.421     8.753    design_1_i/uart_top_0/inst/MP_ADDER_INST/oCarry0__2
    SLICE_X52Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.877 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_4/O
                         net (fo=2, routed)           0.434     9.312    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_6
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.124     9.436 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_3/O
                         net (fo=1, routed)           0.568    10.003    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_8
    SLICE_X50Y95         LUT5 (Prop_lut5_I0_O)        0.124    10.127 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_2/O
                         net (fo=2, routed)           0.282    10.409    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_10
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.124    10.533 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[507]_i_1/O
                         net (fo=1, routed)           0.692    11.225    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[11]
    SLICE_X43Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.478    13.242    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X43Y91         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]/C
                         clock pessimism              0.323    13.565    
                         clock uncertainty           -0.035    13.530    
    SLICE_X43Y91         FDRE (Setup_fdre_C_D)       -0.043    13.487    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[507]
  -------------------------------------------------------------------
                         required time                         13.487    
                         arrival time                         -11.225    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.387ns  (logic 2.014ns (37.389%)  route 3.373ns (62.611%))
  Logic Levels:           6  (LUT5=5 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.230ns = ( 13.230 - 8.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.904     5.978    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     6.456 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/Q
                         net (fo=104, routed)         1.020     7.476    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.296     7.772 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.429     8.201    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.325 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.423     8.748    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_3
    SLICE_X51Y93         LUT5 (Prop_lut5_I0_O)        0.119     8.867 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.640     9.507    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_5
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.358     9.865 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.421    10.285    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_7
    SLICE_X51Y95         LUT5 (Prop_lut5_I0_O)        0.320    10.605 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_2/O
                         net (fo=2, routed)           0.440    11.045    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_9
    SLICE_X50Y95         LUT5 (Prop_lut5_I2_O)        0.319    11.364 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[506]_i_1/O
                         net (fo=1, routed)           0.000    11.364    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[10]
    SLICE_X50Y95         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.466    13.230    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X50Y95         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]/C
                         clock pessimism              0.323    13.553    
                         clock uncertainty           -0.035    13.518    
    SLICE_X50Y95         FDRE (Setup_fdre_C_D)        0.118    13.636    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[506]
  -------------------------------------------------------------------
                         required time                         13.636    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.500ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 1.701ns (34.129%)  route 3.283ns (65.871%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.241ns = ( 13.241 - 8.000 ) 
    Source Clock Delay      (SCD):    5.978ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.904     5.978    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y102        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y102        FDRE (Prop_fdre_C_Q)         0.478     6.456 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5/Q
                         net (fo=104, routed)         1.020     7.476    design_1_i/uart_top_0/inst/MP_ADDER_INST/FSM_sequential_rFSM_current_reg[1]_rep__5_n_0
    SLICE_X52Y95         LUT6 (Prop_lut6_I0_O)        0.296     7.772 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[498]_i_2/O
                         net (fo=4, routed)           0.429     8.201    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_1
    SLICE_X52Y94         LUT5 (Prop_lut5_I0_O)        0.124     8.325 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[500]_i_2/O
                         net (fo=3, routed)           0.423     8.748    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_3
    SLICE_X51Y93         LUT5 (Prop_lut5_I0_O)        0.119     8.867 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[502]_i_2/O
                         net (fo=3, routed)           0.640     9.507    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_5
    SLICE_X51Y94         LUT5 (Prop_lut5_I0_O)        0.358     9.865 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_2/O
                         net (fo=3, routed)           0.421    10.285    design_1_i/uart_top_0/inst/MP_ADDER_INST/ripple_carry_inst/c_7
    SLICE_X51Y95         LUT5 (Prop_lut5_I2_O)        0.326    10.611 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult[504]_i_1/O
                         net (fo=1, routed)           0.350    10.962    design_1_i/uart_top_0/inst/MP_ADDER_INST/result[8]
    SLICE_X48Y95         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.477    13.241    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X48Y95         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]/C
                         clock pessimism              0.323    13.564    
                         clock uncertainty           -0.035    13.529    
    SLICE_X48Y95         FDRE (Setup_fdre_C_D)       -0.067    13.462    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[504]
  -------------------------------------------------------------------
                         required time                         13.462    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  2.500    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[394]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 0.773ns (14.552%)  route 4.539ns (85.448%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.418ns = ( 13.418 - 8.000 ) 
    Source Clock Delay      (SCD):    5.724ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.650     5.724    design_1_i/uart_top_0/inst/iClk
    SLICE_X46Y92         FDRE                                         r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y92         FDRE (Prop_fdre_C_Q)         0.478     6.202 r  design_1_i/uart_top_0/inst/FSM_sequential_rFSM_reg[0]/Q
                         net (fo=546, routed)         4.539    10.741    design_1_i/uart_top_0/inst/rFSM__0[0]
    SLICE_X43Y105        LUT2 (Prop_lut2_I0_O)        0.295    11.036 r  design_1_i/uart_top_0/inst/rA[394]_i_1/O
                         net (fo=1, routed)           0.000    11.036    design_1_i/uart_top_0/inst/rA[394]_i_1_n_0
    SLICE_X43Y105        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[394]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.653    13.418    design_1_i/uart_top_0/inst/iClk
    SLICE_X43Y105        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[394]/C
                         clock pessimism              0.323    13.741    
                         clock uncertainty           -0.035    13.705    
    SLICE_X43Y105        FDRE (Setup_fdre_C_D)        0.031    13.736    design_1_i/uart_top_0/inst/rA_reg[394]
  -------------------------------------------------------------------
                         required time                         13.736    
                         arrival time                         -11.036    
  -------------------------------------------------------------------
                         slack                                  2.701    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[187]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.456ns (10.931%)  route 3.716ns (89.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3211, routed)        3.716    10.301    design_1_i/uart_top_0/inst/iRst
    SLICE_X36Y88         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[187]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.476    13.240    design_1_i/uart_top_0/inst/iClk
    SLICE_X36Y88         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[187]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X36Y88         FDRE (Setup_fdre_C_R)       -0.524    13.004    design_1_i/uart_top_0/inst/rResult_reg[187]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_State_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[195]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.456ns (10.931%)  route 3.716ns (89.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.240ns = ( 13.240 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        2.056     6.130    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X113Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y141       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  design_1_i/Debounce_Switch_0/inst/r_State_reg/Q
                         net (fo=3211, routed)        3.716    10.301    design_1_i/uart_top_0/inst/iRst
    SLICE_X36Y88         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[195]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        1.476    13.240    design_1_i/uart_top_0/inst/iClk
    SLICE_X36Y88         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[195]/C
                         clock pessimism              0.323    13.563    
                         clock uncertainty           -0.035    13.528    
    SLICE_X36Y88         FDRE (Setup_fdre_C_R)       -0.524    13.004    design_1_i/uart_top_0/inst/rResult_reg[195]
  -------------------------------------------------------------------
                         required time                         13.004    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  2.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rResult_reg[511]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rResult_reg[519]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.183ns (45.027%)  route 0.223ns (54.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.551     1.637    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y92         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[511]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  design_1_i/uart_top_0/inst/rResult_reg[511]/Q
                         net (fo=1, routed)           0.223     2.002    design_1_i/uart_top_0/inst/rResult_reg_n_0_[511]
    SLICE_X49Y92         LUT2 (Prop_lut2_I0_O)        0.042     2.044 r  design_1_i/uart_top_0/inst/rResult[519]_i_2/O
                         net (fo=1, routed)           0.000     2.044    design_1_i/uart_top_0/inst/rResult[519]_i_2_n_0
    SLICE_X49Y92         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[519]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.823     2.165    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y92         FDRE                                         r  design_1_i/uart_top_0/inst/rResult_reg[519]/C
                         clock pessimism             -0.261     1.904    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.107     2.011    design_1_i/uart_top_0/inst/rResult_reg[519]
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.214%)  route 0.151ns (44.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.746ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.659     1.746    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X55Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDRE (Prop_fdre_C_Q)         0.141     1.887 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[68]/Q
                         net (fo=1, routed)           0.151     2.037    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[68]
    SLICE_X54Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.082 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[52]_i_1/O
                         net (fo=1, routed)           0.000     2.082    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[52]
    SLICE_X54Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.846     2.188    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X54Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[52]/C
                         clock pessimism             -0.261     1.927    
    SLICE_X54Y99         FDRE (Hold_fdre_C_D)         0.121     2.048    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.567%)  route 0.213ns (53.433%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.252ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.634     1.721    design_1_i/uart_top_0/inst/iClk
    SLICE_X51Y105        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDRE (Prop_fdre_C_Q)         0.141     1.862 r  design_1_i/uart_top_0/inst/rA_reg[198]/Q
                         net (fo=2, routed)           0.213     2.075    design_1_i/uart_top_0/inst/rA_reg_n_0_[198]
    SLICE_X49Y105        LUT2 (Prop_lut2_I1_O)        0.045     2.120 r  design_1_i/uart_top_0/inst/rA[206]_i_1/O
                         net (fo=1, routed)           0.000     2.120    design_1_i/uart_top_0/inst/rA[206]_i_1_n_0
    SLICE_X49Y105        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.910     2.252    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y105        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[206]/C
                         clock pessimism             -0.264     1.988    
    SLICE_X49Y105        FDRE (Hold_fdre_C_D)         0.091     2.079    design_1_i/uart_top_0/inst/rA_reg[206]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.943%)  route 0.193ns (48.057%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.552     1.638    design_1_i/uart_top_0/inst/iClk
    SLICE_X50Y96         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.802 r  design_1_i/uart_top_0/inst/rA_reg[18]/Q
                         net (fo=2, routed)           0.193     1.996    design_1_i/uart_top_0/inst/rA_reg_n_0_[18]
    SLICE_X49Y97         LUT2 (Prop_lut2_I1_O)        0.045     2.041 r  design_1_i/uart_top_0/inst/rA[26]_i_1/O
                         net (fo=1, routed)           0.000     2.041    design_1_i/uart_top_0/inst/rA[26]_i_1_n_0
    SLICE_X49Y97         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.825     2.167    design_1_i/uart_top_0/inst/iClk
    SLICE_X49Y97         FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[26]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.091     1.997    design_1_i/uart_top_0/inst/rA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[207]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.497%)  route 0.235ns (62.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.551     1.637    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y85         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[207]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[207]/Q
                         net (fo=2, routed)           0.235     2.013    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[207]
    SLICE_X51Y86         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.815     2.157    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X51Y86         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[191]/C
                         clock pessimism             -0.261     1.896    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.072     1.968    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[191]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[360]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[344]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.209ns (59.572%)  route 0.142ns (40.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.639     1.726    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X38Y101        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[360]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDRE (Prop_fdre_C_Q)         0.164     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[360]/Q
                         net (fo=1, routed)           0.142     2.031    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg_n_0_[360]
    SLICE_X38Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.076 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[344]_i_1/O
                         net (fo=1, routed)           0.000     2.076    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[344]
    SLICE_X38Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[344]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.825     2.167    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X38Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[344]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121     2.027    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[344]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rB_reg[254]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rB_reg[262]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.225ns (43.340%)  route 0.294ns (56.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.277ns
    Source Clock Delay      (SCD):    1.666ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.580     1.666    design_1_i/uart_top_0/inst/iClk
    SLICE_X67Y99         FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.128     1.794 r  design_1_i/uart_top_0/inst/rB_reg[254]/Q
                         net (fo=2, routed)           0.294     2.088    design_1_i/uart_top_0/inst/rB_reg_n_0_[254]
    SLICE_X67Y101        LUT2 (Prop_lut2_I1_O)        0.097     2.185 r  design_1_i/uart_top_0/inst/rB[262]_i_1/O
                         net (fo=1, routed)           0.000     2.185    design_1_i/uart_top_0/inst/rB[262]_i_1_n_0
    SLICE_X67Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[262]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.935     2.277    design_1_i/uart_top_0/inst/iClk
    SLICE_X67Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rB_reg[262]/C
                         clock pessimism             -0.261     2.016    
    SLICE_X67Y101        FDRE (Hold_fdre_C_D)         0.107     2.123    design_1_i/uart_top_0/inst/rB_reg[262]
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.185    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rA_reg[280]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.579%)  route 0.155ns (45.421%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.167ns
    Source Clock Delay      (SCD):    1.726ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.639     1.726    design_1_i/uart_top_0/inst/iClk
    SLICE_X37Y101        FDRE                                         r  design_1_i/uart_top_0/inst/rA_reg[280]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDRE (Prop_fdre_C_Q)         0.141     1.867 r  design_1_i/uart_top_0/inst/rA_reg[280]/Q
                         net (fo=2, routed)           0.155     2.021    design_1_i/uart_top_0/inst/MP_ADDER_INST/Q[280]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.045     2.066 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q[280]_i_1/O
                         net (fo=1, routed)           0.000     2.066    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxA_Out[280]
    SLICE_X37Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.825     2.167    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X37Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[280]/C
                         clock pessimism             -0.261     1.906    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.998    design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[280]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[492]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[476]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.128ns (35.571%)  route 0.232ns (64.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.551     1.637    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X52Y92         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[492]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.128     1.765 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[492]/Q
                         net (fo=2, routed)           0.232     1.997    design_1_i/uart_top_0/inst/MP_ADDER_INST/wRes[492]
    SLICE_X49Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[476]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.823     2.165    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X49Y90         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[476]/C
                         clock pessimism             -0.261     1.904    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.023     1.927    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[476]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[235]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.683%)  route 0.160ns (46.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.191ns
    Source Clock Delay      (SCD):    1.749ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.662     1.749    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X65Y100        FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_fdre_C_Q)         0.141     1.890 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[251]/Q
                         net (fo=1, routed)           0.160     2.050    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[251]
    SLICE_X64Y99         LUT5 (Prop_lut5_I3_O)        0.045     2.095 r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q[235]_i_1/O
                         net (fo=1, routed)           0.000     2.095    design_1_i/uart_top_0/inst/MP_ADDER_INST/muxB_Out[235]
    SLICE_X64Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[235]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=3228, routed)        0.849     2.191    design_1_i/uart_top_0/inst/MP_ADDER_INST/iClk
    SLICE_X64Y99         FDRE                                         r  design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[235]/C
                         clock pessimism             -0.261     1.930    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.092     2.022    design_1_i/uart_top_0/inst/MP_ADDER_INST/regB_Q_reg[235]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X52Y106   design_1_i/uart_top_0/inst/MP_ADDER_INST/regA_Q_reg[181]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y82    design_1_i/uart_top_0/inst/rResult_reg[164]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y82    design_1_i/uart_top_0/inst/rResult_reg[172]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y82    design_1_i/uart_top_0/inst/rResult_reg[180]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y82    design_1_i/uart_top_0/inst/rResult_reg[188]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[116]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[124]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[132]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[140]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[148]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X47Y82    design_1_i/uart_top_0/inst/MP_ADDER_INST/regResult_reg[156]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C



