

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_192_1'
================================================================
* Date:           Tue Feb 25 14:23:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.299 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9218|     9218|  92.180 us|  92.180 us|  9218|  9218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_192_1  |     9216|     9216|         2|          1|          1|  9216|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      88|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     212|    -|
|Register             |        -|     -|       36|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       36|     300|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |rep_4_fu_249_p2                   |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op39_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln192_fu_243_p2              |      icmp|   0|  0|  39|          32|          32|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  88|          69|          39|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_done_int                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_phi_mux_temp_2_phi_fu_227_p4  |  14|          3|  128|        384|
    |ap_sig_allocacmp_rep_3           |   9|          2|   32|         64|
    |conv3_sild_blk_n                 |   9|          2|    1|          2|
    |fifo_SA_A_16_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_17_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_18_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_19_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_20_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_21_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_22_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_23_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_24_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_25_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_26_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_27_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_28_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_29_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_30_blk_n               |   9|          2|    1|          2|
    |fifo_SA_A_blk_n                  |   9|          2|    1|          2|
    |mm_a_blk_n                       |   9|          2|    1|          2|
    |rep_fu_84                        |   9|          2|   32|         64|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 212|         47|  212|        552|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |icmp_ln192_reg_321       |   1|   0|    1|          0|
    |rep_fu_84                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   36|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_192_1|  return value|
|mm_a_dout            |   in|  128|     ap_fifo|                           mm_a|       pointer|
|mm_a_empty_n         |   in|    1|     ap_fifo|                           mm_a|       pointer|
|mm_a_read            |  out|    1|     ap_fifo|                           mm_a|       pointer|
|conv3_sild_dout      |   in|  128|     ap_fifo|                     conv3_sild|       pointer|
|conv3_sild_empty_n   |   in|    1|     ap_fifo|                     conv3_sild|       pointer|
|conv3_sild_read      |  out|    1|     ap_fifo|                     conv3_sild|       pointer|
|fifo_SA_A_din        |  out|   32|     ap_fifo|                      fifo_SA_A|       pointer|
|fifo_SA_A_full_n     |   in|    1|     ap_fifo|                      fifo_SA_A|       pointer|
|fifo_SA_A_write      |  out|    1|     ap_fifo|                      fifo_SA_A|       pointer|
|fifo_SA_A_16_din     |  out|   32|     ap_fifo|                   fifo_SA_A_16|       pointer|
|fifo_SA_A_16_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_16|       pointer|
|fifo_SA_A_16_write   |  out|    1|     ap_fifo|                   fifo_SA_A_16|       pointer|
|fifo_SA_A_17_din     |  out|   32|     ap_fifo|                   fifo_SA_A_17|       pointer|
|fifo_SA_A_17_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_17|       pointer|
|fifo_SA_A_17_write   |  out|    1|     ap_fifo|                   fifo_SA_A_17|       pointer|
|fifo_SA_A_18_din     |  out|   32|     ap_fifo|                   fifo_SA_A_18|       pointer|
|fifo_SA_A_18_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_18|       pointer|
|fifo_SA_A_18_write   |  out|    1|     ap_fifo|                   fifo_SA_A_18|       pointer|
|fifo_SA_A_19_din     |  out|   32|     ap_fifo|                   fifo_SA_A_19|       pointer|
|fifo_SA_A_19_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_19|       pointer|
|fifo_SA_A_19_write   |  out|    1|     ap_fifo|                   fifo_SA_A_19|       pointer|
|fifo_SA_A_20_din     |  out|   32|     ap_fifo|                   fifo_SA_A_20|       pointer|
|fifo_SA_A_20_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_20|       pointer|
|fifo_SA_A_20_write   |  out|    1|     ap_fifo|                   fifo_SA_A_20|       pointer|
|fifo_SA_A_21_din     |  out|   32|     ap_fifo|                   fifo_SA_A_21|       pointer|
|fifo_SA_A_21_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_21|       pointer|
|fifo_SA_A_21_write   |  out|    1|     ap_fifo|                   fifo_SA_A_21|       pointer|
|fifo_SA_A_22_din     |  out|   32|     ap_fifo|                   fifo_SA_A_22|       pointer|
|fifo_SA_A_22_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_22|       pointer|
|fifo_SA_A_22_write   |  out|    1|     ap_fifo|                   fifo_SA_A_22|       pointer|
|fifo_SA_A_23_din     |  out|   32|     ap_fifo|                   fifo_SA_A_23|       pointer|
|fifo_SA_A_23_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_23|       pointer|
|fifo_SA_A_23_write   |  out|    1|     ap_fifo|                   fifo_SA_A_23|       pointer|
|fifo_SA_A_24_din     |  out|   32|     ap_fifo|                   fifo_SA_A_24|       pointer|
|fifo_SA_A_24_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_24|       pointer|
|fifo_SA_A_24_write   |  out|    1|     ap_fifo|                   fifo_SA_A_24|       pointer|
|fifo_SA_A_25_din     |  out|   32|     ap_fifo|                   fifo_SA_A_25|       pointer|
|fifo_SA_A_25_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_25|       pointer|
|fifo_SA_A_25_write   |  out|    1|     ap_fifo|                   fifo_SA_A_25|       pointer|
|fifo_SA_A_26_din     |  out|   32|     ap_fifo|                   fifo_SA_A_26|       pointer|
|fifo_SA_A_26_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_26|       pointer|
|fifo_SA_A_26_write   |  out|    1|     ap_fifo|                   fifo_SA_A_26|       pointer|
|fifo_SA_A_27_din     |  out|   32|     ap_fifo|                   fifo_SA_A_27|       pointer|
|fifo_SA_A_27_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_27|       pointer|
|fifo_SA_A_27_write   |  out|    1|     ap_fifo|                   fifo_SA_A_27|       pointer|
|fifo_SA_A_28_din     |  out|   32|     ap_fifo|                   fifo_SA_A_28|       pointer|
|fifo_SA_A_28_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_28|       pointer|
|fifo_SA_A_28_write   |  out|    1|     ap_fifo|                   fifo_SA_A_28|       pointer|
|fifo_SA_A_29_din     |  out|   32|     ap_fifo|                   fifo_SA_A_29|       pointer|
|fifo_SA_A_29_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_29|       pointer|
|fifo_SA_A_29_write   |  out|    1|     ap_fifo|                   fifo_SA_A_29|       pointer|
|fifo_SA_A_30_din     |  out|   32|     ap_fifo|                   fifo_SA_A_30|       pointer|
|fifo_SA_A_30_full_n  |   in|    1|     ap_fifo|                   fifo_SA_A_30|       pointer|
|fifo_SA_A_30_write   |  out|    1|     ap_fifo|                   fifo_SA_A_30|       pointer|
|num_a_sa_089         |   in|   32|     ap_none|                   num_a_sa_089|        scalar|
|mode                 |   in|    1|     ap_none|                           mode|        scalar|
+---------------------+-----+-----+------------+-------------------------------+--------------+

