library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity frecuency_divider is

	port(
			clk_50		:	in std_logic;
			clk_o			:	out std_logic
	
					);
end frecuency_divider;

architecture test of frecuency_divider is
signal count:std_logic_vector(27 downto 0);
begin
process(clk_50)
begin

	if (clk_50'event and clk_50='1') then
		count<=count+1;
		if count=25000000 then 
				count<=(others => '0');
				clk_o<='0';
		elsif count=12500000 then 
				clk_o<='1';
		end if;
	end if;
end process;
	
end test;|