# MIPS Pipelined Processor
<p align="center">
  <a style="text-decoration:none" >
    <img src="https://img.shields.io/badge/Parser Language-Python-blue" alt="Parser Badge" />
  </a>
  <a style="text-decoration:none" >
    <img src="https://img.shields.io/badge/Language-VHDL-blue" alt="Language Badge" />
  </a>
  <a style="text-decoration:none" >
    <img src="https://img.shields.io/badge/Simulation Tool-ModelSim-green" alt="Simulation Tool Badge" />
  </a>
</p>

This is a simple pipelined processor that serves as the project for the Computer Architecture course (CMP 3010) taught at Cairo University.

## Implemented Instructions
### ‚òùÔ∏è One Operand
```
NOP
HLT
SETC
NOT Rdst
INC Rdst
OUT Rdst
IN Rdst
```
### ‚úåÔ∏è Two Operands
```
MOV Rsrc, Rdst
ADD Rdst, Rsrc1, Rsrc2
SUB  Rdst, Rsrc1, Rsrc2
AND  Rdst, Rsrc1, Rsrc2
IADD Rdst, Rsrc2 ,Imm
```

### üíæ Memory
```
PUSH  Rdst
POP  Rdst
LDM  Rdst, Imm
LDD  Rdst, offset(Rsrc)
STD Rsrc1, offset(Rsrc2)
```

### ü¶ò Jumps
```
JZ  Rdst
JN  Rdst
JC Rdst
JMP  Rdst
```

 - Data forwarding is missing
 - Two types of Exceptions are implemented (one related to stack memory and the other to data memory)

## Contributors
<table>
  <tr>
    <td align="center">
    <a href="https://github.com/GhiathAjam" target="_black">
    <img src="https://avatars.githubusercontent.com/u/43111805?v=4" width="150px;" alt="Gheiath Ajam"/>
    <br />
    <sub><b>Gheiath Ajam</b></sub></a>
    </td>
    <td align="center">
    <a href="https://github.com/ahmedsayed2000" target="_black">
    <img src="https://avatars.githubusercontent.com/u/60502276?v=4" width="150px;" alt="Ahmed Sayed"/>
    <br />
    <sub><b>Ahmed Sayed</b></sub></a>
    </td>
    <td align="center">
    <a href="https://github.com/YousefElshabrawy" target="_black">
    <img src="https://avatars.githubusercontent.com/u/62210671?v=4" width="150px;" alt="Yousef El Shabrawy"/>
    <br />
    <sub><b>Yousef El Shabrawy</b></sub></a>
    </td>
  </tr>
 </table>
