// Seed: 139806738
module module_0 (
    input wire id_0,
    output wire id_1,
    output supply1 id_2,
    output wand id_3,
    input uwire id_4,
    input wor id_5,
    input uwire id_6,
    output wand id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input uwire id_12,
    output supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    output wire id_17,
    input wand id_18,
    input tri0 id_19,
    output supply1 id_20,
    input supply1 id_21,
    input supply1 id_22,
    output tri id_23
);
  id_25(
      id_3, id_20, 1 == 1
  );
  assign id_7 = 1'd0;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1
);
  assign id_1 = id_0(id_0);
  module_0(
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1
  );
  wire id_3;
  assign id_3 = id_3;
endmodule
