module mux2_1(out, i0, i1, sel);
	output logic [63:0] out;
	input  logic [63:0]i0, i1; 
	input logic sel;
	
	assign out = (i1 & sel) | (i0 & ~sel);
endmodule