<stg><name>Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12</name>


<trans_list>

<trans id="72" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1">
<![CDATA[
newFuncRoot:1 %muxLogicCE_to_tmp = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_tmp"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:2 %tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="12">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_sub525_cast_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sub525_cast_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %sub525_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub525_cast

]]></Node>
<StgValue><ssdm name="sub525_cast_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1">
<![CDATA[
newFuncRoot:5 %muxLogicCE_to_icmp_ln1396_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_icmp_ln1396_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
newFuncRoot:6 %icmp_ln1396_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1396

]]></Node>
<StgValue><ssdm name="icmp_ln1396_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="12">
<![CDATA[
newFuncRoot:7 %muxLogicCE_to_trunc_ln1393_2_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_trunc_ln1393_2_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="1">
<![CDATA[
newFuncRoot:8 %trunc_ln1393_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln1393_2

]]></Node>
<StgValue><ssdm name="trunc_ln1393_2_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="13" op_0_bw="12">
<![CDATA[
newFuncRoot:9 %sub525_cast_cast = sext i12 %sub525_cast_read

]]></Node>
<StgValue><ssdm name="sub525_cast_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="12">
<![CDATA[
newFuncRoot:13 %muxLogicData_to_store_ln1406 = muxlogic i12 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln1406"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="12">
<![CDATA[
newFuncRoot:14 %muxLogicAddr_to_store_ln1406 = muxlogic i12 %x

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln1406"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:15 %store_ln1406 = store i12 0, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln1406"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:16 %br_ln0 = br void %VITIS_LOOP_1412_13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12">
<![CDATA[
VITIS_LOOP_1412_13:0 %MuxLogicAddr_to_x_3 = muxlogic i12 %x

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_x_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1412_13:1 %x_3 = load i12 %x

]]></Node>
<StgValue><ssdm name="x_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_1412_13:2 %x_4 = add i12 %x_3, i12 1

]]></Node>
<StgValue><ssdm name="x_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_1412_13:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_1412_13:4 %icmp_ln1406 = icmp_eq  i12 %x_3, i12 %trunc_ln1393_2_read

]]></Node>
<StgValue><ssdm name="icmp_ln1406"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1412_13:5 %br_ln1406 = br i1 %icmp_ln1406, void %VITIS_LOOP_1412_13.split, void %for.inc538.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1406"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="12">
<![CDATA[
VITIS_LOOP_1412_13.split:0 %zext_ln1406 = zext i12 %x_3

]]></Node>
<StgValue><ssdm name="zext_ln1406"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
VITIS_LOOP_1412_13.split:5 %cmp526 = icmp_slt  i13 %zext_ln1406, i13 %sub525_cast_cast

]]></Node>
<StgValue><ssdm name="cmp526"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_1412_13.split:6 %or_ln1423_2 = or i1 %icmp_ln1396_read, i1 %tmp

]]></Node>
<StgValue><ssdm name="or_ln1423_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_1412_13.split:7 %or_ln1423 = or i1 %or_ln1423_2, i1 %cmp526

]]></Node>
<StgValue><ssdm name="or_ln1423"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_1412_13.split:8 %br_ln1423 = br i1 %or_ln1423, void %for.inc522.1, void %if.then530

]]></Node>
<StgValue><ssdm name="br_ln1423"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc522.1:0 %or_ln1423_1 = or i1 %cmp526, i1 %icmp_ln1396_read

]]></Node>
<StgValue><ssdm name="or_ln1423_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc522.1:1 %br_ln1423 = br i1 %or_ln1423_1, void %for.inc532.1, void %if.then530.1

]]></Node>
<StgValue><ssdm name="br_ln1423"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="12">
<![CDATA[
for.inc532.1:0 %muxLogicData_to_store_ln1406 = muxlogic i12 %x_4

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln1406"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="12">
<![CDATA[
for.inc532.1:1 %muxLogicAddr_to_store_ln1406 = muxlogic i12 %x

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln1406"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc532.1:2 %store_ln1406 = store i12 %x_4, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln1406"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
for.inc532.1:3 %br_ln1406 = br void %VITIS_LOOP_1412_13

]]></Node>
<StgValue><ssdm name="br_ln1406"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0">
<![CDATA[
for.inc538.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_1412_13.split:1 %specpipeline_ln1408 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln1408"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_1412_13.split:2 %specloopname_ln1406 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln1406"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="256">
<![CDATA[
VITIS_LOOP_1412_13.split:3 %muxLogicCE_to_rd = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_rd"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="1">
<![CDATA[
VITIS_LOOP_1412_13.split:4 %rd = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0

]]></Node>
<StgValue><ssdm name="rd"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then530:0 %tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 96, i32 125

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then530:1 %tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 64, i32 93

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then530:2 %tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 32, i32 61

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="30" op_0_bw="256">
<![CDATA[
if.then530:3 %trunc_ln1424 = trunc i256 %rd

]]></Node>
<StgValue><ssdm name="trunc_ln1424"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="120" op_0_bw="120" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30">
<![CDATA[
if.then530:4 %p_s = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i30.i30.i30.i30, i30 %tmp_2, i30 %tmp_3, i30 %tmp_4, i30 %trunc_ln1424

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="120">
<![CDATA[
if.then530:5 %muxLogicData_to_write_ln1424 = muxlogic i120 %p_s

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln1424"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120">
<![CDATA[
if.then530:6 %write_ln1424 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %p_s

]]></Node>
<StgValue><ssdm name="write_ln1424"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
if.then530:7 %br_ln1424 = br void %for.inc522.1

]]></Node>
<StgValue><ssdm name="br_ln1424"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then530.1:0 %tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 224, i32 253

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then530.1:1 %tmp_8 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 192, i32 221

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then530.1:2 %tmp_9 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 160, i32 189

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1406" val="0"/>
<literal name="or_ln1423_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="30" op_0_bw="30" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then530.1:3 %tmp_10 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 128, i32 157

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1423_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="120" op_0_bw="120" op_1_bw="30" op_2_bw="30" op_3_bw="30" op_4_bw="30">
<![CDATA[
if.then530.1:4 %p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i30.i30.i30.i30, i30 %tmp_7, i30 %tmp_8, i30 %tmp_9, i30 %tmp_10

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1423_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="120">
<![CDATA[
if.then530.1:5 %muxLogicData_to_write_ln1424 = muxlogic i120 %p_0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln1424"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1423_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="120" op_2_bw="120" op_3_bw="0">
<![CDATA[
if.then530.1:6 %write_ln1424 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %p_0

]]></Node>
<StgValue><ssdm name="write_ln1424"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln1423_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
if.then530.1:7 %br_ln1424 = br void %for.inc532.1

]]></Node>
<StgValue><ssdm name="br_ln1424"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
