###################################################################

# Created by write_sdc on Mon Oct 31 02:41:58 2022

###################################################################
set sdc_version 2.1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_operating_conditions ssgnp0p72v125c -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs
set_wire_load_mode enclosed
set_max_area 0
set_max_transition 0.4 [current_design]
set_wire_load_selection_group WireAreaForZero -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports arready]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports awready]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports wready]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {bid[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {bid[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {bid[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {bid[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {bresp[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {bresp[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports bvalid]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rid[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rid[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rid[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rid[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[63]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[62]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[61]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[60]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[59]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[58]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[57]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[56]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[55]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[54]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[53]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[52]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[51]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[50]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[49]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[48]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[47]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[46]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[45]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[44]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[43]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[42]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[41]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[40]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[39]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[38]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[37]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[36]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[35]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[34]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[33]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[32]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[31]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[30]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[29]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[28]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[27]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[26]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[25]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[24]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[23]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[22]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[21]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[20]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[19]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[18]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[17]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[16]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[15]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[14]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[13]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[12]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[11]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[10]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[9]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[8]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[7]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[6]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[5]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[4]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rdata[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rresp[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {rresp[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports rlast]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports rvalid]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports dm_sys_arready]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports dm_sys_awready]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_bid[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_bid[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_bid[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_bid[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_bresp[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_bresp[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports dm_sys_bvalid]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[63]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[62]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[61]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[60]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[59]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[58]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[57]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[56]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[55]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[54]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[53]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[52]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[51]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[50]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[49]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[48]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[47]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[46]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[45]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[44]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[43]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[42]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[41]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[40]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[39]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[38]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[37]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[36]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[35]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[34]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[33]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[32]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[31]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[30]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[29]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[28]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[27]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[26]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[25]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[24]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[23]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[22]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[21]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[20]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[19]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[18]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[17]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[16]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[15]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[14]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[13]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[12]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[11]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[10]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[9]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[8]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[7]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[6]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[5]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[4]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rdata[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rid[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rid[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rid[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rid[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports dm_sys_rlast]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rresp[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dm_sys_rresp[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports dm_sys_rvalid]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports dm_sys_wready]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {core_clk[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {core_resetn[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {dc_clk[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {lm_clk[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {slvp_resetn[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports test_rstn]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports aclk]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports aresetn]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports scan_enable]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports test_mode]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[31]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[30]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[29]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[28]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[27]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[26]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[25]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[24]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[23]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[22]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[21]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[20]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[19]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[18]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[17]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[16]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[15]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[14]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[13]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[12]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[11]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[10]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[9]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[8]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[7]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[6]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[5]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[4]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {int_src[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports mtime_clk]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports por_rstn]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports hart0_nmi]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports jtag_tck]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports jtag_tdi]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports jtag_tms]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[31]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[30]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[29]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[28]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[27]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[26]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[25]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[24]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[23]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[22]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[21]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[20]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[19]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[18]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[17]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[16]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[15]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[14]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[13]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[12]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[11]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[10]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[9]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[8]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[7]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[6]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[5]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[4]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {margin_ctrl[0]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[31]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[30]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[29]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[28]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[27]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[26]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[25]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[24]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[23]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[22]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[21]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[20]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[19]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[18]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[17]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[16]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[15]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[14]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[13]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[12]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[11]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[10]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[9]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[8]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[7]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[6]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[5]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[4]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[3]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[2]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[1]}]
set_driving_cell -lib_cell BUFFD2BWP7D5T16P96CPD -library tcbn16ffcllbwp7d5t16p96cpdssgnp0p72v125c_ccs -no_design_rule [get_ports {hart0_reset_vector[0]}]
set_load -pin_load 0.0105732 [get_ports {arid[3]}]
set_load -pin_load 0.0105732 [get_ports {arid[2]}]
set_load -pin_load 0.0105732 [get_ports {arid[1]}]
set_load -pin_load 0.0105732 [get_ports {arid[0]}]
set_load -pin_load 0.0105732 [get_ports {araddr[31]}]
set_load -pin_load 0.0105732 [get_ports {araddr[30]}]
set_load -pin_load 0.0105732 [get_ports {araddr[29]}]
set_load -pin_load 0.0105732 [get_ports {araddr[28]}]
set_load -pin_load 0.0105732 [get_ports {araddr[27]}]
set_load -pin_load 0.0105732 [get_ports {araddr[26]}]
set_load -pin_load 0.0105732 [get_ports {araddr[25]}]
set_load -pin_load 0.0105732 [get_ports {araddr[24]}]
set_load -pin_load 0.0105732 [get_ports {araddr[23]}]
set_load -pin_load 0.0105732 [get_ports {araddr[22]}]
set_load -pin_load 0.0105732 [get_ports {araddr[21]}]
set_load -pin_load 0.0105732 [get_ports {araddr[20]}]
set_load -pin_load 0.0105732 [get_ports {araddr[19]}]
set_load -pin_load 0.0105732 [get_ports {araddr[18]}]
set_load -pin_load 0.0105732 [get_ports {araddr[17]}]
set_load -pin_load 0.0105732 [get_ports {araddr[16]}]
set_load -pin_load 0.0105732 [get_ports {araddr[15]}]
set_load -pin_load 0.0105732 [get_ports {araddr[14]}]
set_load -pin_load 0.0105732 [get_ports {araddr[13]}]
set_load -pin_load 0.0105732 [get_ports {araddr[12]}]
set_load -pin_load 0.0105732 [get_ports {araddr[11]}]
set_load -pin_load 0.0105732 [get_ports {araddr[10]}]
set_load -pin_load 0.0105732 [get_ports {araddr[9]}]
set_load -pin_load 0.0105732 [get_ports {araddr[8]}]
set_load -pin_load 0.0105732 [get_ports {araddr[7]}]
set_load -pin_load 0.0105732 [get_ports {araddr[6]}]
set_load -pin_load 0.0105732 [get_ports {araddr[5]}]
set_load -pin_load 0.0105732 [get_ports {araddr[4]}]
set_load -pin_load 0.0105732 [get_ports {araddr[3]}]
set_load -pin_load 0.0105732 [get_ports {araddr[2]}]
set_load -pin_load 0.0105732 [get_ports {araddr[1]}]
set_load -pin_load 0.0105732 [get_ports {araddr[0]}]
set_load -pin_load 0.0105732 [get_ports {arlen[7]}]
set_load -pin_load 0.0105732 [get_ports {arlen[6]}]
set_load -pin_load 0.0105732 [get_ports {arlen[5]}]
set_load -pin_load 0.0105732 [get_ports {arlen[4]}]
set_load -pin_load 0.0105732 [get_ports {arlen[3]}]
set_load -pin_load 0.0105732 [get_ports {arlen[2]}]
set_load -pin_load 0.0105732 [get_ports {arlen[1]}]
set_load -pin_load 0.0105732 [get_ports {arlen[0]}]
set_load -pin_load 0.0105732 [get_ports {arsize[2]}]
set_load -pin_load 0.0105732 [get_ports {arsize[1]}]
set_load -pin_load 0.0105732 [get_ports {arsize[0]}]
set_load -pin_load 0.0105732 [get_ports {arburst[1]}]
set_load -pin_load 0.0105732 [get_ports {arburst[0]}]
set_load -pin_load 0.0105732 [get_ports arlock]
set_load -pin_load 0.0105732 [get_ports {arcache[3]}]
set_load -pin_load 0.0105732 [get_ports {arcache[2]}]
set_load -pin_load 0.0105732 [get_ports {arcache[1]}]
set_load -pin_load 0.0105732 [get_ports {arcache[0]}]
set_load -pin_load 0.0105732 [get_ports {arprot[2]}]
set_load -pin_load 0.0105732 [get_ports {arprot[1]}]
set_load -pin_load 0.0105732 [get_ports {arprot[0]}]
set_load -pin_load 0.0105732 [get_ports arvalid]
set_load -pin_load 0.0105732 [get_ports {awid[3]}]
set_load -pin_load 0.0105732 [get_ports {awid[2]}]
set_load -pin_load 0.0105732 [get_ports {awid[1]}]
set_load -pin_load 0.0105732 [get_ports {awid[0]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[31]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[30]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[29]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[28]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[27]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[26]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[25]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[24]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[23]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[22]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[21]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[20]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[19]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[18]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[17]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[16]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[15]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[14]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[13]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[12]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[11]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[10]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[9]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[8]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[7]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[6]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[5]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[4]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[3]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[2]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[1]}]
set_load -pin_load 0.0105732 [get_ports {awaddr[0]}]
set_load -pin_load 0.0105732 [get_ports {awlen[7]}]
set_load -pin_load 0.0105732 [get_ports {awlen[6]}]
set_load -pin_load 0.0105732 [get_ports {awlen[5]}]
set_load -pin_load 0.0105732 [get_ports {awlen[4]}]
set_load -pin_load 0.0105732 [get_ports {awlen[3]}]
set_load -pin_load 0.0105732 [get_ports {awlen[2]}]
set_load -pin_load 0.0105732 [get_ports {awlen[1]}]
set_load -pin_load 0.0105732 [get_ports {awlen[0]}]
set_load -pin_load 0.0105732 [get_ports {awsize[2]}]
set_load -pin_load 0.0105732 [get_ports {awsize[1]}]
set_load -pin_load 0.0105732 [get_ports {awsize[0]}]
set_load -pin_load 0.0105732 [get_ports {awburst[1]}]
set_load -pin_load 0.0105732 [get_ports {awburst[0]}]
set_load -pin_load 0.0105732 [get_ports awlock]
set_load -pin_load 0.0105732 [get_ports {awcache[3]}]
set_load -pin_load 0.0105732 [get_ports {awcache[2]}]
set_load -pin_load 0.0105732 [get_ports {awcache[1]}]
set_load -pin_load 0.0105732 [get_ports {awcache[0]}]
set_load -pin_load 0.0105732 [get_ports {awprot[2]}]
set_load -pin_load 0.0105732 [get_ports {awprot[1]}]
set_load -pin_load 0.0105732 [get_ports {awprot[0]}]
set_load -pin_load 0.0105732 [get_ports awvalid]
set_load -pin_load 0.0105732 [get_ports {wdata[63]}]
set_load -pin_load 0.0105732 [get_ports {wdata[62]}]
set_load -pin_load 0.0105732 [get_ports {wdata[61]}]
set_load -pin_load 0.0105732 [get_ports {wdata[60]}]
set_load -pin_load 0.0105732 [get_ports {wdata[59]}]
set_load -pin_load 0.0105732 [get_ports {wdata[58]}]
set_load -pin_load 0.0105732 [get_ports {wdata[57]}]
set_load -pin_load 0.0105732 [get_ports {wdata[56]}]
set_load -pin_load 0.0105732 [get_ports {wdata[55]}]
set_load -pin_load 0.0105732 [get_ports {wdata[54]}]
set_load -pin_load 0.0105732 [get_ports {wdata[53]}]
set_load -pin_load 0.0105732 [get_ports {wdata[52]}]
set_load -pin_load 0.0105732 [get_ports {wdata[51]}]
set_load -pin_load 0.0105732 [get_ports {wdata[50]}]
set_load -pin_load 0.0105732 [get_ports {wdata[49]}]
set_load -pin_load 0.0105732 [get_ports {wdata[48]}]
set_load -pin_load 0.0105732 [get_ports {wdata[47]}]
set_load -pin_load 0.0105732 [get_ports {wdata[46]}]
set_load -pin_load 0.0105732 [get_ports {wdata[45]}]
set_load -pin_load 0.0105732 [get_ports {wdata[44]}]
set_load -pin_load 0.0105732 [get_ports {wdata[43]}]
set_load -pin_load 0.0105732 [get_ports {wdata[42]}]
set_load -pin_load 0.0105732 [get_ports {wdata[41]}]
set_load -pin_load 0.0105732 [get_ports {wdata[40]}]
set_load -pin_load 0.0105732 [get_ports {wdata[39]}]
set_load -pin_load 0.0105732 [get_ports {wdata[38]}]
set_load -pin_load 0.0105732 [get_ports {wdata[37]}]
set_load -pin_load 0.0105732 [get_ports {wdata[36]}]
set_load -pin_load 0.0105732 [get_ports {wdata[35]}]
set_load -pin_load 0.0105732 [get_ports {wdata[34]}]
set_load -pin_load 0.0105732 [get_ports {wdata[33]}]
set_load -pin_load 0.0105732 [get_ports {wdata[32]}]
set_load -pin_load 0.0105732 [get_ports {wdata[31]}]
set_load -pin_load 0.0105732 [get_ports {wdata[30]}]
set_load -pin_load 0.0105732 [get_ports {wdata[29]}]
set_load -pin_load 0.0105732 [get_ports {wdata[28]}]
set_load -pin_load 0.0105732 [get_ports {wdata[27]}]
set_load -pin_load 0.0105732 [get_ports {wdata[26]}]
set_load -pin_load 0.0105732 [get_ports {wdata[25]}]
set_load -pin_load 0.0105732 [get_ports {wdata[24]}]
set_load -pin_load 0.0105732 [get_ports {wdata[23]}]
set_load -pin_load 0.0105732 [get_ports {wdata[22]}]
set_load -pin_load 0.0105732 [get_ports {wdata[21]}]
set_load -pin_load 0.0105732 [get_ports {wdata[20]}]
set_load -pin_load 0.0105732 [get_ports {wdata[19]}]
set_load -pin_load 0.0105732 [get_ports {wdata[18]}]
set_load -pin_load 0.0105732 [get_ports {wdata[17]}]
set_load -pin_load 0.0105732 [get_ports {wdata[16]}]
set_load -pin_load 0.0105732 [get_ports {wdata[15]}]
set_load -pin_load 0.0105732 [get_ports {wdata[14]}]
set_load -pin_load 0.0105732 [get_ports {wdata[13]}]
set_load -pin_load 0.0105732 [get_ports {wdata[12]}]
set_load -pin_load 0.0105732 [get_ports {wdata[11]}]
set_load -pin_load 0.0105732 [get_ports {wdata[10]}]
set_load -pin_load 0.0105732 [get_ports {wdata[9]}]
set_load -pin_load 0.0105732 [get_ports {wdata[8]}]
set_load -pin_load 0.0105732 [get_ports {wdata[7]}]
set_load -pin_load 0.0105732 [get_ports {wdata[6]}]
set_load -pin_load 0.0105732 [get_ports {wdata[5]}]
set_load -pin_load 0.0105732 [get_ports {wdata[4]}]
set_load -pin_load 0.0105732 [get_ports {wdata[3]}]
set_load -pin_load 0.0105732 [get_ports {wdata[2]}]
set_load -pin_load 0.0105732 [get_ports {wdata[1]}]
set_load -pin_load 0.0105732 [get_ports {wdata[0]}]
set_load -pin_load 0.0105732 [get_ports {wstrb[7]}]
set_load -pin_load 0.0105732 [get_ports {wstrb[6]}]
set_load -pin_load 0.0105732 [get_ports {wstrb[5]}]
set_load -pin_load 0.0105732 [get_ports {wstrb[4]}]
set_load -pin_load 0.0105732 [get_ports {wstrb[3]}]
set_load -pin_load 0.0105732 [get_ports {wstrb[2]}]
set_load -pin_load 0.0105732 [get_ports {wstrb[1]}]
set_load -pin_load 0.0105732 [get_ports {wstrb[0]}]
set_load -pin_load 0.0105732 [get_ports wlast]
set_load -pin_load 0.0105732 [get_ports wvalid]
set_load -pin_load 0.0105732 [get_ports bready]
set_load -pin_load 0.0105732 [get_ports rready]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[31]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[30]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[29]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[28]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[27]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[26]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[25]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[24]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[23]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[22]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[21]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[20]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[19]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[18]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[17]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[16]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[15]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[14]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[13]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[12]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[11]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[10]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[9]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[8]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[7]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[6]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[5]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[4]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_araddr[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arburst[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arburst[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arcache[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arcache[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arcache[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arcache[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arid[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arid[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arid[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arid[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arlen[7]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arlen[6]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arlen[5]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arlen[4]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arlen[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arlen[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arlen[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arlen[0]}]
set_load -pin_load 0.0105732 [get_ports dm_sys_arlock]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arprot[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arprot[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arprot[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arsize[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arsize[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_arsize[0]}]
set_load -pin_load 0.0105732 [get_ports dm_sys_arvalid]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[31]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[30]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[29]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[28]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[27]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[26]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[25]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[24]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[23]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[22]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[21]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[20]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[19]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[18]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[17]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[16]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[15]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[14]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[13]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[12]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[11]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[10]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[9]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[8]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[7]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[6]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[5]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[4]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awaddr[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awburst[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awburst[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awcache[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awcache[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awcache[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awcache[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awid[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awid[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awid[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awid[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awlen[7]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awlen[6]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awlen[5]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awlen[4]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awlen[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awlen[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awlen[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awlen[0]}]
set_load -pin_load 0.0105732 [get_ports dm_sys_awlock]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awprot[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awprot[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awprot[0]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awsize[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awsize[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_awsize[0]}]
set_load -pin_load 0.0105732 [get_ports dm_sys_awvalid]
set_load -pin_load 0.0105732 [get_ports dm_sys_bready]
set_load -pin_load 0.0105732 [get_ports dm_sys_rready]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[63]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[62]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[61]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[60]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[59]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[58]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[57]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[56]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[55]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[54]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[53]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[52]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[51]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[50]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[49]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[48]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[47]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[46]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[45]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[44]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[43]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[42]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[41]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[40]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[39]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[38]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[37]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[36]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[35]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[34]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[33]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[32]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[31]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[30]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[29]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[28]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[27]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[26]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[25]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[24]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[23]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[22]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[21]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[20]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[19]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[18]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[17]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[16]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[15]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[14]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[13]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[12]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[11]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[10]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[9]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[8]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[7]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[6]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[5]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[4]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wdata[0]}]
set_load -pin_load 0.0105732 [get_ports dm_sys_wlast]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wstrb[7]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wstrb[6]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wstrb[5]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wstrb[4]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wstrb[3]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wstrb[2]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wstrb[1]}]
set_load -pin_load 0.0105732 [get_ports {dm_sys_wstrb[0]}]
set_load -pin_load 0.0105732 [get_ports dm_sys_wvalid]
set_load -pin_load 0.0105732 [get_ports dbg_srst_req]
set_load -pin_load 0.0105732 [get_ports {hart0_wakeup_event[5]}]
set_load -pin_load 0.0105732 [get_ports {hart0_wakeup_event[4]}]
set_load -pin_load 0.0105732 [get_ports {hart0_wakeup_event[3]}]
set_load -pin_load 0.0105732 [get_ports {hart0_wakeup_event[2]}]
set_load -pin_load 0.0105732 [get_ports {hart0_wakeup_event[1]}]
set_load -pin_load 0.0105732 [get_ports {hart0_wakeup_event[0]}]
set_load -pin_load 0.0105732 [get_ports hart0_core_wfi_mode]
set_load -pin_load 0.0105732 [get_ports jtag_tdo]
set_ideal_network [get_ports {core_resetn[0]}]
set_timing_derate -late -cell_delay 1 
set_timing_derate -early -cell_delay 1 
create_clock [list [get_ports {core_clk[0]}] [get_ports {dc_clk[0]}] [get_ports {lm_clk[0]}] [get_ports aclk]]  -name CORE_CLK  -period 1.876  -waveform {0 0.938}
set_clock_uncertainty 0.3  [get_clocks CORE_CLK]
create_clock [get_ports mtime_clk]  -name RTC_CLK  -period 3.125e+07  -waveform {0 1.5625e+07}
set_clock_uncertainty 0.3  [get_clocks RTC_CLK]
group_path -name BYPASS_TO_DLM  -through [list [get_pins u_kv_core_top0/a45_core/kv_core/dlm_cs] [get_pins u_kv_core_top0/a45_core/kv_core/dlm1_cs] [get_pins u_kv_core_top0/a45_core/kv_core/dlm2_cs] [get_pins u_kv_core_top0/a45_core/kv_core/dlm3_cs] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_a_addr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_addr[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_addr[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_addr[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_addr[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_byte_we[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_byte_we[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_byte_we[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm_byte_we[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_byte_we[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_byte_we[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_byte_we[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm1_byte_we[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_byte_we[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_byte_we[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_byte_we[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm2_byte_we[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_byte_we[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_byte_we[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_byte_we[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/dlm3_byte_we[0]}]]
group_path -name CORE_CLK  -from [get_clocks CORE_CLK]
group_path -name DECODE  -through [list [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i0_instr_16b] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/kv_ifu/ifu_i1_instr_16b]]
group_path -name FASTMUL  -from [list [get_cells u_kv_core_top0/a45_core/kv_core/kv_fastmul/mreq_mulhsu_condition_reg] [get_cells u_kv_core_top0/a45_core/kv_core/kv_fastmul/mreq_high_product_reg] [get_cells u_kv_core_top0/a45_core/kv_core/kv_fastmul/mreq_signed_reg] [get_cells u_kv_core_top0/a45_core/kv_core/kv_fastmul/mreq_valid_reg]]
group_path -name FASTMULOUT  -through [list [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_fastmul/fmul_result[0]}]]
group_path -name FETCH_ILM  -through [list [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/kv_ifu/redirect_pc_hit_ilm]] -through [list [get_pins u_kv_core_top0/a45_core/kv_core/ilm0_cs] [get_pins u_kv_core_top0/a45_core/kv_core/ilm1_cs] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm_a_addr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm0_addr[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/ilm1_addr[0]}]]
group_path -name FPU  -through [list [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_ipipe_standby_ready] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_ipipe_fdiv_standby_ready] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_ctrl[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_valid] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs1[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs2[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i0_frs3[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_ctrl[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_valid] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs1[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs2[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_i1_frs3[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_lx_stall] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmis_result[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmis_flag_set[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmis_flag_set[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmis_flag_set[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmis_flag_set[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmis_flag_set[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmv_result[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac32_result[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fpu_fmac64_result[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmac_flag_set[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmac_flag_set[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmac_flag_set[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmac_flag_set[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fmac_flag_set[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_req_ready] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_tag[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_tag[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_tag[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_tag[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_tag[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_result[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_valid] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_ready] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_flag_set[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_flag_set[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_flag_set[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_flag_set[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_resp_flag_set[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/fdiv_kill] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/fmv_standby_ready] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_wdata[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op1_data[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_op2_data[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_valid] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_sew[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_sew[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_sew[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_ex_ctrl[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_ex_ctrl[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_ex_ctrl[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_ex_ctrl[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_ex_ctrl[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmv/f1_ex_ctrl[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/fmis_standby_ready] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_cmp_result] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_narr_wdata[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_wdata_en] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_flag_set[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_flag_set[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_flag_set[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_flag_set[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_flag_set[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_result_type[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_result_type[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_data[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_data[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_valid] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_round_mode[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_round_mode[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_round_mode[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_sew[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_sew[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_sew[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_ediv[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_ediv[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_ex_ctrl[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_ex_ctrl[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_ex_ctrl[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_ex_ctrl[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_ex_ctrl[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_ex_ctrl[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_vmask] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_sign] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fmis_scalar_valid] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op1_invalid] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_op2_invalid] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_widen] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_narrow] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtwh_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtws_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtwd_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtlh_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtls_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtld_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvthw_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvthl_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtsw_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtsl_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtdw_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtdl_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvths_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvthd_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtsh_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtsd_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtdh_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtds_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtbs_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fcvtsb_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fmin_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fmax_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_feq_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fle_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_flt_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f1_fclass_instr] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_fmis/f2_stall] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/fdiv_standby_ready] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_wdata_en] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_flag_set[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_flag_set[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_flag_set[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_flag_set[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_flag_set[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_result_type[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_result_type[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_tag[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_tag[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_tag[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_tag[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_tag[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f4_frf_stall] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op1_data[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_op2_data[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_valid] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_round_mode[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_round_mode[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_round_mode[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_sew[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_sew[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_sew[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_ediv[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_ediv[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_ex_ctrl[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_ex_ctrl[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_ex_ctrl[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_ex_ctrl[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_ex_ctrl[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_ex_ctrl[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_tag[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_tag[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_tag[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_tag[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f1_tag[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/u_fpu_div/f3_main_pipe_stall] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/fmac_standby_ready] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_data[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op2_data[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_data[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_valid] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_round_mode[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_round_mode[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_round_mode[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_sew[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_sew[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_sew[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_ediv[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_ediv[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_ex_ctrl[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_ex_ctrl[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_ex_ctrl[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_ex_ctrl[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_ex_ctrl[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_ex_ctrl[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op_wide] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op_mask] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_dp] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_dp] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_sp] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_sp] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op1_hp] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_op3_hp] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f1_align_amount_adjustment[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f3_stall] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[63]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[62]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[61]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[60]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[59]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[58]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[57]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[56]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[55]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[54]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[53]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[52]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[51]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[50]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[49]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[48]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[47]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[46]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[45]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[44]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[43]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[42]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[41]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[40]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[39]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[38]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[37]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[36]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[35]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[34]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[33]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[32]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_wdata_en] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_flag_set[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_flag_set[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_flag_set[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_flag_set[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_flag_set[0]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_result_type[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/gen_fpu.kv_fpu/gen_dp_fmac.u_fpu_fmac64/f4_result_type[0]}]]
group_path -name REDIRECT  -through [list [get_pins u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect] [get_pins u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_for_cti] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_pc_hit_ilm] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_ras_ptr[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/redirect_ras_ptr[0]}]]
group_path -name RESUME  -through [list [get_pins u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume] [get_pins u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_for_replay] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[31]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[30]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[29]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[28]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[27]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[26]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[25]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[24]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[23]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[22]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[21]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[20]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[19]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[18]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[17]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[16]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[15]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[14]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[13]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[12]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[11]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[10]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[9]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[8]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[7]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[6]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[5]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[4]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[3]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[2]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[1]}] [get_pins {u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_pc[0]}] [get_pins u_kv_core_top0/a45_core/kv_core/kv_ipipe/resume_vectored]]
set_multicycle_path 1 -hold -from [get_ports {core_resetn[0]}]
set_multicycle_path 2 -setup -from [get_ports {core_resetn[0]}]
set_multicycle_path 1 -hold -from [get_ports por_rstn]
set_multicycle_path 2 -setup -from [get_ports por_rstn]
set_max_delay 1.876  -from [get_clocks CORE_CLK]  -to [get_clocks RTC_CLK]
set_min_delay 0  -from [get_clocks CORE_CLK]  -to [get_clocks RTC_CLK]
set_max_delay 1.876  -from [get_clocks RTC_CLK]  -to [get_clocks CORE_CLK]
set_min_delay 0  -from [get_clocks RTC_CLK]  -to [get_clocks CORE_CLK]
set_input_delay -clock CORE_CLK  0  [get_ports {core_resetn[0]}]
set_input_delay -clock CORE_CLK  0  [get_ports test_mode]
set_input_delay -clock CORE_CLK  0  [get_ports scan_enable]
set_input_delay -clock CORE_CLK  0  [get_ports test_rstn]
set_input_delay -clock CORE_CLK  0  [get_ports por_rstn]
set_input_delay -clock CORE_CLK  0  [get_ports aresetn]
set_input_delay -clock CORE_CLK  1.05119  [get_ports arready]
set_input_delay -clock CORE_CLK  1.05119  [get_ports awready]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {bid[3]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {bid[2]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {bid[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {bid[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {bresp[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {bresp[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports bvalid]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[63]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[62]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[61]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[60]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[59]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[58]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[57]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[56]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[55]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[54]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[53]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[52]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[51]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[50]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[49]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[48]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[47]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[46]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[45]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[44]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[43]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[42]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[41]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[40]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[39]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[38]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[37]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[36]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[35]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[34]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[33]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[32]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[31]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[30]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[29]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[28]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[27]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[26]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[25]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[24]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[23]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[22]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[21]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[20]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[19]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[18]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[17]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[16]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[15]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[14]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[13]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[12]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[11]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[10]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[9]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[8]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[7]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[6]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[5]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[4]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[3]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[2]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rdata[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rid[3]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rid[2]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rid[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rid[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports rlast]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rresp[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {rresp[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports rvalid]
set_input_delay -clock CORE_CLK  1.05119  [get_ports wready]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {slvp_resetn[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_arready]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_bid[3]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_bid[2]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_bid[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_bid[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_awready]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_bresp[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_bresp[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_bvalid]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[63]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[62]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[61]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[60]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[59]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[58]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[57]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[56]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[55]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[54]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[53]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[52]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[51]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[50]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[49]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[48]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[47]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[46]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[45]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[44]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[43]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[42]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[41]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[40]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[39]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[38]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[37]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[36]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[35]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[34]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[33]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[32]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[31]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[30]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[29]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[28]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[27]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[26]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[25]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[24]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[23]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[22]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[21]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[20]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[19]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[18]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[17]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[16]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[15]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[14]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[13]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[12]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[11]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[10]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[9]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[8]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[7]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[6]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[5]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[4]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[3]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[2]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rdata[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rid[3]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rid[2]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rid[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rid[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_rlast]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rresp[1]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_rresp[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_rvalid]
set_input_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_wready]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[31]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[30]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[29]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[28]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[27]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[26]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[25]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[24]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[23]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[22]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[21]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[20]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[19]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[18]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[17]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[16]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[15]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[14]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[13]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[12]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[11]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[10]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[9]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[8]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[7]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[6]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[5]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[4]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[3]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[2]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[1]}]
set_input_delay -clock CORE_CLK  0.788  [get_ports {hart0_reset_vector[0]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports hart0_nmi]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[31]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[30]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[29]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[28]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[27]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[26]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[25]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[24]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[23]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[22]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[21]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[20]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[19]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[18]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[17]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[16]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[15]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[14]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[13]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[12]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[11]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[10]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[9]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[8]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[7]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[6]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[5]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[4]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[3]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[2]}]
set_input_delay -clock CORE_CLK  1.05119  [get_ports {int_src[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[31]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[30]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[29]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[28]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[27]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[26]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[25]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[24]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[23]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[22]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[21]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[20]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[19]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[18]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[17]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[16]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[15]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[14]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[13]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[12]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[11]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[10]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[9]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[8]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {araddr[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arburst[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arburst[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arcache[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arcache[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arcache[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arcache[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arid[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arid[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arid[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arid[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arlen[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arlen[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arlen[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arlen[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arlen[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arlen[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arlen[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arlen[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports arlock]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arprot[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arprot[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arprot[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arsize[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arsize[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {arsize[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports arvalid]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[31]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[30]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[29]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[28]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[27]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[26]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[25]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[24]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[23]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[22]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[21]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[20]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[19]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[18]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[17]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[16]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[15]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[14]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[13]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[12]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[11]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[10]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[9]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[8]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awaddr[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awburst[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awburst[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awcache[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awcache[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awcache[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awcache[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awid[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awid[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awid[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awid[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awlen[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awlen[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awlen[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awlen[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awlen[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awlen[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awlen[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awlen[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports awlock]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awprot[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awprot[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awprot[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awsize[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awsize[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {awsize[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports awvalid]
set_output_delay -clock CORE_CLK  1.05119  [get_ports bready]
set_output_delay -clock CORE_CLK  1.05119  [get_ports rready]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[63]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[62]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[61]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[60]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[59]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[58]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[57]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[56]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[55]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[54]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[53]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[52]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[51]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[50]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[49]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[48]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[47]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[46]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[45]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[44]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[43]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[42]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[41]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[40]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[39]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[38]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[37]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[36]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[35]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[34]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[33]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[32]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[31]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[30]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[29]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[28]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[27]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[26]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[25]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[24]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[23]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[22]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[21]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[20]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[19]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[18]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[17]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[16]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[15]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[14]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[13]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[12]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[11]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[10]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[9]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[8]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wdata[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports wlast]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wstrb[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wstrb[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wstrb[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wstrb[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wstrb[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wstrb[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wstrb[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {wstrb[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports wvalid]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[31]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[30]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[29]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[28]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[27]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[26]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[25]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[24]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[23]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[22]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[21]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[20]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[19]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[18]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[17]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[16]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[15]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[14]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[13]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[12]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[11]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[10]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[9]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[8]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_araddr[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arburst[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arburst[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arcache[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arcache[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arcache[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arcache[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arid[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arid[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arid[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arid[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arlen[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arlen[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arlen[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arlen[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arlen[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arlen[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arlen[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arlen[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_arlock]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arprot[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arprot[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arprot[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arsize[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arsize[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_arsize[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_arvalid]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[31]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[30]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[29]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[28]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[27]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[26]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[25]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[24]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[23]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[22]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[21]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[20]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[19]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[18]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[17]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[16]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[15]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[14]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[13]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[12]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[11]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[10]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[9]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[8]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awaddr[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awburst[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awburst[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awcache[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awcache[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awcache[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awcache[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awid[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awid[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awid[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awid[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awlen[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awlen[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awlen[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awlen[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awlen[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awlen[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awlen[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awlen[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_awlock]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awprot[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awprot[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awprot[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awsize[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awsize[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_awsize[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_awvalid]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_bready]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_rready]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[63]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[62]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[61]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[60]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[59]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[58]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[57]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[56]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[55]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[54]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[53]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[52]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[51]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[50]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[49]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[48]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[47]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[46]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[45]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[44]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[43]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[42]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[41]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[40]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[39]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[38]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[37]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[36]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[35]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[34]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[33]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[32]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[31]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[30]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[29]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[28]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[27]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[26]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[25]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[24]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[23]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[22]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[21]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[20]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[19]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[18]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[17]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[16]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[15]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[14]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[13]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[12]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[11]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[10]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[9]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[8]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wdata[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_wlast]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wstrb[7]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wstrb[6]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wstrb[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wstrb[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wstrb[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wstrb[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wstrb[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {dm_sys_wstrb[0]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dm_sys_wvalid]
set_output_delay -clock CORE_CLK  1.05119  [get_ports dbg_srst_req]
set_output_delay -clock CORE_CLK  1.05119  [get_ports hart0_core_wfi_mode]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {hart0_wakeup_event[5]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {hart0_wakeup_event[4]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {hart0_wakeup_event[3]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {hart0_wakeup_event[2]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {hart0_wakeup_event[1]}]
set_output_delay -clock CORE_CLK  1.05119  [get_ports {hart0_wakeup_event[0]}]
set_clock_gating_check -rise -setup 0 [current_design]
set_clock_gating_check -fall -setup 0 [current_design]
