# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 0.001024 512 0.3 1280 5120 1.37152 0.4568 5.11318 13.2741 20.3863 20.5143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 10 460 0.001024 512 0.3 1280 5120 1.3672 0.452608 4.89824 13.2845 20.174 20.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 10 460 0.001024 512 0.3 1280 5120 1.37021 0.452352 4.82282 13.2732 20.0885 20.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 10 460 0.001024 512 0.3 1280 5120 1.37392 0.455168 14.5847 13.2659 29.8502 29.9762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 0.001024 512 0.3 1280 3456 1.36432 0.434848 4.38179 12.6059 18.9624 19.0874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 10 460 0.001024 512 0.3 1280 3456 1.36522 0.43408 4.26099 12.6067 18.8329 18.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 10 460 0.001024 512 0.3 1280 3456 1.36378 0.43536 4.16611 12.5919 18.7312 18.8611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 10 460 0.001024 512 0.3 1280 3456 1.36451 0.438272 6.98979 12.5868 21.5546 21.6794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 0.001024 512 0.3 1280 5120 1.34518 0.448544 6.59629 13.1237 21.6853 21.8108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 10 460 0.001024 512 0.3 1280 5120 1.3449 0.450464 6.38749 13.1181 21.4698 21.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 10 460 0.001024 512 0.3 1280 5120 1.3479 0.448512 6.2695 13.1103 21.3492 21.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 10 460 0.001024 512 0.3 1280 5120 1.35088 0.452608 13.3932 13.1218 28.4967 28.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 0.001024 512 0.3 1280 3072 1.37024 0.433664 3.79782 12.6086 18.3792 18.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 10 460 0.001024 512 0.3 1280 3072 1.37293 0.43408 3.67286 12.6103 18.2582 18.3849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 10 460 0.001024 512 0.3 1280 3072 1.37437 0.433728 3.57699 12.6255 18.179 18.3055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 10 460 0.001024 512 0.3 1280 3072 1.37632 0.43344 7.87421 12.6068 22.4624 22.5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 0.001024 512 0.3 1280 4800 1.37318 0.448512 5.92202 13.1202 21.0346 21.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 10 460 0.001024 512 0.3 1280 4800 1.36669 0.449184 5.7689 13.132 20.8883 21.0151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 10 460 0.001024 512 0.3 1280 4800 1.37206 0.449088 5.63882 13.1215 20.7545 20.8773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 10 460 0.001024 512 0.3 1280 4800 1.37786 0.450112 12.9361 13.1259 28.0636 28.1949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 0.001024 512 0.3 1280 3584 1.31261 0.421696 4.49584 12.279 18.6807 18.8056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 10 460 0.001024 512 0.3 1280 3584 1.31318 0.421568 4.36682 12.2771 18.5487 18.6746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 10 460 0.001024 512 0.3 1280 3584 1.31814 0.422624 4.29536 12.2872 18.4903 18.6167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 28 10 460 0.001024 512 0.3 1280 3584 1.31798 0.423936 6.17216 12.276 20.3668 20.4879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 0.001024 512 0.3 1280 3840 1.4081 0.448224 4.84298 13.1409 20.0084 20.1318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 10 460 0.001024 512 0.3 1280 3840 1.40877 0.450048 4.68243 13.1374 19.8533 19.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 10 460 0.001024 512 0.3 1280 3840 1.40819 0.450432 4.5928 13.1455 19.7719 19.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 30 10 460 0.001024 512 0.3 1280 3840 1.41466 0.453728 6.45859 13.1395 21.6422 21.7727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 0.001024 512 0.3 1280 4096 1.33024 0.432128 4.99962 12.6292 19.5615 19.6838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 10 460 0.001024 512 0.3 1280 4096 1.3361 0.434624 4.84093 12.6293 19.415 19.5369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 10 460 0.001024 512 0.3 1280 4096 1.33315 0.434176 4.76189 12.6376 19.3397 19.4669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 32 10 460 0.001024 512 0.3 1280 4096 1.33994 0.438272 6.65085 12.6367 21.2395 21.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 0.001024 512 0.3 1280 3072 1.38493 0.436576 3.94851 12.6734 18.6104 18.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 10 460 0.001024 512 0.3 1280 3072 1.38448 0.432128 3.72547 12.6786 18.3938 18.5183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 10 460 0.001024 512 0.3 1280 3072 1.388 0.435584 3.65347 12.6741 18.317 18.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 0.001024 512 0.3 1280 3200 1.44346 0.449824 4.46096 13.2023 19.726 19.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 10 460 0.001024 512 0.3 1280 3200 1.44464 0.45008 4.29933 13.2031 19.5681 19.6937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 10 460 0.001024 512 0.3 1280 3200 1.43789 0.451936 4.2192 13.2064 19.4863 19.6096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 460 0.001024 512 0.3 1280 0 0.393216 0.015968 11.2966 11.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 2 64 10 460 0.001024 512 0.3 1280 0 0.39392 0.014496 11.2855 11.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 2 64 10 460 0.001024 512 0.3 1280 0 0.393216 0.01504 11.2865 11.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 0.001024 512 0.3 1275 5120 1.35526 0.45136 5.30819 13.2599 20.5461 20.6705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 15 460 0.001024 512 0.3 1275 5120 1.35862 0.452608 5.08858 13.2498 20.3188 20.4431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 15 460 0.001024 512 0.3 1275 5120 1.35754 0.452224 4.94998 13.2495 20.1796 20.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 15 460 0.001024 512 0.3 1275 5120 1.36474 0.45232 14.3721 13.2645 29.6237 29.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 0.001024 512 0.3 1275 5120 1.34637 0.448416 5.37354 13.0967 20.4361 20.5617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 15 460 0.001024 512 0.3 1275 5120 1.3496 0.447136 5.15584 13.0859 20.2143 20.3392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 15 460 0.001024 512 0.3 1275 5120 1.34864 0.447136 5.07011 13.0815 20.1212 20.2449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 15 460 0.001024 512 0.3 1275 5120 1.35165 0.448576 15.4573 13.0827 30.5109 30.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 0.001024 512 0.3 1275 4608 1.36176 0.446464 4.84973 13.1039 19.9355 20.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 15 460 0.001024 512 0.3 1275 4608 1.36202 0.448512 4.63421 13.1034 19.7206 19.8467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 15 460 0.001024 512 0.3 1275 4608 1.36298 0.446464 4.50682 13.0903 19.5812 19.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 15 460 0.001024 512 0.3 1275 4608 1.36886 0.446752 9.73018 13.0995 24.8205 24.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 0.001024 512 0.3 1275 4480 1.34976 0.438656 4.7625 12.8475 19.5692 19.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 15 460 0.001024 512 0.3 1275 4480 1.34832 0.438496 4.57139 12.8487 19.3787 19.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 15 460 0.001024 512 0.3 1275 4480 1.35014 0.438976 4.43158 12.8382 19.2305 19.3536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 15 460 0.001024 512 0.3 1275 4480 1.35248 0.444256 11.4183 12.8367 26.2235 26.3463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 0.001024 512 0.3 1275 5120 1.36467 0.451456 5.43222 13.2897 20.7099 20.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 15 460 0.001024 512 0.3 1275 5120 1.36563 0.452608 5.20211 13.2873 20.4782 20.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 15 460 0.001024 512 0.3 1275 5120 1.36688 0.451776 5.04867 13.2778 20.3127 20.4353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 15 460 0.001024 512 0.3 1275 5120 1.37488 0.452352 13.9106 13.2748 29.1819 29.3123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 0.001024 512 0.3 1275 3456 1.36154 0.432128 4.42973 12.6079 19.0052 19.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 15 460 0.001024 512 0.3 1275 3456 1.36381 0.43728 4.27533 12.608 18.8544 18.9786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 15 460 0.001024 512 0.3 1275 3456 1.36518 0.431776 4.19853 12.5947 18.763 18.8886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 15 460 0.001024 512 0.3 1275 3456 1.36298 0.432128 6.06995 12.5961 20.6321 20.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 0.001024 512 0.3 1275 5120 1.35082 0.448032 6.4047 13.1276 21.5038 21.6289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 15 460 0.001024 512 0.3 1275 5120 1.34621 0.448352 6.15821 13.1079 21.2321 21.3545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 15 460 0.001024 512 0.3 1275 5120 1.34512 0.446464 6.02346 13.124 21.1122 21.2394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 20 15 460 0.001024 512 0.3 1275 5120 1.35184 0.446464 8.49306 13.1223 23.5885 23.7138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 0.001024 512 0.3 1275 3072 1.37539 0.430464 4.05994 12.6132 18.6453 18.7699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 15 460 0.001024 512 0.3 1275 3072 1.37552 0.431776 3.8441 12.6164 18.4379 18.5631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 15 460 0.001024 512 0.3 1275 3072 1.37027 0.432128 3.71962 12.6101 18.3039 18.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 24 15 460 0.001024 512 0.3 1275 3072 1.37994 0.436704 5.54563 12.7308 20.2645 20.3953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 0.001024 512 0.3 1275 4800 1.37136 0.452256 6.26422 13.1231 21.3834 21.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 15 460 0.001024 512 0.3 1275 4800 1.372 0.44976 5.89571 13.1206 21.0125 21.1374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 15 460 0.001024 512 0.3 1275 4800 1.37149 0.449152 5.74755 13.135 20.8728 20.9993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 25 15 460 0.001024 512 0.3 1275 4800 1.37616 0.450336 9.0352 13.1328 24.1621 24.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 0.001024 512 0.3 1275 3584 1.31245 0.423296 4.76803 12.2739 18.9465 19.0708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 15 460 0.001024 512 0.3 1275 3584 1.31098 0.423616 4.56195 12.2814 18.7484 18.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 15 460 0.001024 512 0.3 1275 3584 1.31168 0.423488 4.44125 12.2785 18.6283 18.7538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 0.001024 512 0.3 1275 3840 1.4056 0.448512 5.15875 13.2707 20.4538 20.5818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 15 460 0.001024 512 0.3 1275 3840 1.40678 0.448896 4.8815 13.2235 20.1282 20.2529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 15 460 0.001024 512 0.3 1275 3840 1.40867 0.448544 4.78659 13.1415 19.952 20.0806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 0.001024 512 0.3 1275 4096 1.33462 0.434176 5.28112 12.6348 19.8584 19.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 15 460 0.001024 512 0.3 1275 4096 1.3368 0.432512 5.03059 12.6441 19.6223 19.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 15 460 0.001024 512 0.3 1275 4096 1.33242 0.432224 4.87478 12.6388 19.4496 19.5757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 0.001024 512 0.3 1275 3072 1.38214 0.432864 4.32547 12.6883 19.0043 19.1285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 15 460 0.001024 512 0.3 1275 3072 1.38691 0.431808 4.05501 12.6737 18.7251 18.8621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 48 15 460 0.001024 512 0.3 1275 3072 1.38534 0.433312 3.89078 12.6857 18.5662 18.6941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 0.001024 512 0.3 1275 3200 1.43757 0.448512 4.78496 13.2043 20.0506 20.1751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 15 460 0.001024 512 0.3 1275 3200 1.44314 0.45056 4.59091 13.1909 19.8518 19.9732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 50 15 460 0.001024 512 0.3 1275 3200 1.44022 0.449088 4.42803 13.2032 19.6901 19.8184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 460 0.001024 512 0.3 1275 0 0.395264 0.01488 11.2901 11.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 2 64 15 460 0.001024 512 0.3 1275 0 0.395264 0.014976 11.2984 11.7957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 0.001024 512 0.3 1280 5120 1.36077 0.452608 5.0768 13.2624 20.3279 20.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 20 460 0.001024 512 0.3 1280 5120 1.35994 0.451168 4.84947 13.2657 20.0936 20.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 20 460 0.001024 512 0.3 1280 5120 1.35862 0.45056 4.76211 13.2531 19.9976 20.1257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 20 460 0.001024 512 0.3 1280 5120 1.36499 0.454144 13.2197 13.2661 28.4761 28.6041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 0.001024 512 0.3 1280 4480 1.37674 0.448512 4.99776 13.0935 20.0887 20.2194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 20 460 0.001024 512 0.3 1280 4480 1.37642 0.449216 4.79427 13.0953 19.8868 20.0095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 20 460 0.001024 512 0.3 1280 4480 1.37834 0.449024 4.65117 13.0941 19.7465 19.8738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 20 460 0.001024 512 0.3 1280 4480 1.37872 0.448512 10.7755 13.0967 25.8706 26.0009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 0.001024 512 0.3 1280 4608 1.36022 0.446816 4.87325 13.0848 19.9337 20.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 20 460 0.001024 512 0.3 1280 4608 1.36291 0.44688 4.67702 13.0911 19.7458 19.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 20 460 0.001024 512 0.3 1280 4608 1.36538 0.45056 4.53619 13.1065 19.6324 19.7585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 20 460 0.001024 512 0.3 1280 4608 1.37075 0.451776 12.3562 13.0992 27.4472 27.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 0.001024 512 0.3 1280 4480 1.34765 0.43984 4.79437 12.8425 19.5927 19.7202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 20 460 0.001024 512 0.3 1280 4480 1.34893 0.442144 4.51514 12.8403 19.3202 19.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 20 460 0.001024 512 0.3 1280 4480 1.34934 0.442368 4.40298 12.8547 19.2204 19.3475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 20 460 0.001024 512 0.3 1280 4480 1.3609 0.441472 6.78464 12.8485 21.6105 21.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 0.001024 512 0.3 1280 5120 1.36906 0.452608 5.3071 13.2749 20.5731 20.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 20 460 0.001024 512 0.3 1280 5120 1.37072 0.452608 5.00797 13.2849 20.2856 20.4124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 20 460 0.001024 512 0.3 1280 5120 1.36419 0.452608 4.85651 13.2784 20.124 20.2486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 16 20 460 0.001024 512 0.3 1280 5120 1.3728 0.4528 7.62669 13.2844 22.9089 23.0359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 0.001024 512 0.3 1280 3456 1.36227 0.434848 4.71386 12.6032 19.287 19.4109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 20 460 0.001024 512 0.3 1280 3456 1.3623 0.435744 4.44413 12.5891 19.0035 19.1299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 20 460 0.001024 512 0.3 1280 3456 1.36099 0.434016 4.29517 12.5946 18.8512 18.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 18 20 460 0.001024 512 0.3 1280 3456 1.36608 0.438144 6.34829 12.5906 20.9219 21.0459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 0.001024 512 0.3 1280 2304 1.40918 0.434176 2.49965 12.6403 17.1555 17.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 20 460 0.001024 512 0.3 1280 2304 1.40829 0.43728 2.37459 12.651 17.0425 17.1704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 20 460 0.001024 512 0.3 1280 2304 1.40784 0.434176 2.28736 12.6473 16.9521 17.0733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 18 20 460 0.001024 512 0.3 1280 2304 1.41466 0.434144 2.91763 12.6551 17.5885 17.7151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 0.001024 512 0.3 1280 3840 1.39507 0.446752 5.06819 13.1126 20.1953 20.3182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 20 460 0.001024 512 0.3 1280 3840 1.39526 0.449248 4.84016 13.1224 19.9758 20.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 20 460 0.001024 512 0.3 1280 3840 1.40026 0.45056 4.72378 13.1089 19.8571 19.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 0.001024 512 0.3 1280 2560 1.35955 0.425152 2.70845 12.3174 16.9844 17.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 20 460 0.001024 512 0.3 1280 2560 1.36 0.42416 2.59565 12.3157 16.8615 16.9935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 20 460 0.001024 512 0.3 1280 2560 1.36518 0.423936 2.50086 12.3068 16.7709 16.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 0.001024 512 0.3 1280 3072 1.36986 0.43088 3.95645 12.6063 18.5373 18.6621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 20 460 0.001024 512 0.3 1280 3072 1.37635 0.433984 3.73267 12.6083 18.326 18.4518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 20 460 0.001024 512 0.3 1280 3072 1.37309 0.434176 3.63939 12.61 18.2219 18.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 0.001024 512 0.3 1280 3072 1.38477 0.436064 3.04371 12.6718 17.7114 17.8341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 20 460 0.001024 512 0.3 1280 3072 1.38653 0.438784 2.90851 12.673 17.5813 17.7078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 20 460 0.001024 512 0.3 1280 3072 1.38566 0.436224 2.83075 12.6853 17.506 17.6312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 0.001024 512 0.3 1280 4800 1.3728 0.448416 6.28717 13.1239 21.408 21.5292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 20 460 0.001024 512 0.3 1280 4800 1.37254 0.450464 5.94986 13.1263 21.0684 21.1926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 20 460 0.001024 512 0.3 1280 4800 1.37341 0.44832 5.79581 13.1369 20.9255 21.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 0.001024 512 0.3 1280 3200 1.4408 0.450112 3.33523 13.1996 18.5933 18.7194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 20 460 0.001024 512 0.3 1280 3200 1.43859 0.451648 3.18397 13.1948 18.4391 18.5671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 20 460 0.001024 512 0.3 1280 3200 1.44032 0.45056 3.11238 13.2012 18.3748 18.5017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 0.001024 512 0.3 1280 3584 1.3128 0.421792 5.5303 12.2775 19.7126 19.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 20 460 0.001024 512 0.3 1280 3584 1.3128 0.42192 4.94563 12.2739 19.1272 19.2528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 20 460 0.001024 512 0.3 1280 3584 1.31261 0.421504 4.69642 12.2827 18.8796 19.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 0.001024 512 0.3 1280 3584 1.32349 0.424096 4.04326 12.3532 18.3172 18.4464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 20 460 0.001024 512 0.3 1280 3584 1.32288 0.424032 3.71453 12.3577 17.9882 18.1149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 20 460 0.001024 512 0.3 1280 3584 1.32205 0.424256 3.50154 12.3602 17.7763 17.9036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 0.001024 512 0.3 1280 3840 1.40653 0.44816 5.89965 13.1444 21.0695 21.1968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 20 460 0.001024 512 0.3 1280 3840 1.40518 0.447872 5.24739 13.1392 20.4082 20.5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 20 460 0.001024 512 0.3 1280 3840 1.40496 0.44896 4.99814 13.1412 20.1676 20.2929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 0.001024 512 0.3 1280 3840 1.40867 0.449728 4.25907 13.2276 19.5169 19.6459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 20 460 0.001024 512 0.3 1280 3840 1.40499 0.447968 3.92838 13.2268 19.1793 19.3064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 20 460 0.001024 512 0.3 1280 3840 1.41062 0.449856 3.74765 13.2211 18.996 19.1227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 0.001024 512 0.3 1280 4096 1.33501 0.432128 6.14518 12.6306 20.7126 20.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 20 460 0.001024 512 0.3 1280 4096 1.33683 0.434816 5.52966 12.6334 20.1085 20.2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 32 20 460 0.001024 512 0.3 1280 4096 1.33402 0.432128 5.25146 12.6318 19.8213 19.9465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 460 0.001024 512 0.3 1280 0 0.393216 0.015904 11.2983 11.7921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 32 20 460 0.001024 512 0.3 1280 0 0.392832 0.01488 11.2964 11.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 4 32 20 460 0.001024 512 0.3 1280 0 0.392512 0.014336 11.2953 11.7935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 0.001024 512 0.3 1280 3072 1.38294 0.43408 4.41261 12.6792 19.0822 19.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 48 20 460 0.001024 512 0.3 1280 3072 1.38765 0.434912 4.16915 12.6831 18.8486 18.9732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 460 0.001024 512 0.3 1280 0 0.438272 0.014688 12.7484 13.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 48 20 460 0.001024 512 0.3 1280 0 0.438272 0.0144 12.7514 13.2926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 0.001024 512 0.3 1280 3200 1.44077 0.45056 5.01168 13.2067 20.2825 20.4119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 50 20 460 0.001024 512 0.3 1280 3200 1.4431 0.451104 4.77939 13.1939 20.0376 20.1638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 0.001024 512 0.3 1296 4096 1.40106 0.45056 4.12336 13.2643 19.4122 19.5366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 24 460 0.001024 512 0.3 1296 4096 1.4008 0.452992 3.9617 13.2555 19.2438 19.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 24 460 0.001024 512 0.3 1296 4096 1.40122 0.45056 3.85309 13.2538 19.128 19.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 24 460 0.001024 512 0.3 1296 4096 1.40886 0.45504 6.77018 13.2507 22.0568 22.1837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 0.001024 512 0.3 1296 3840 1.39885 0.448288 4.13174 13.0868 19.2386 19.3603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 24 460 0.001024 512 0.3 1296 3840 1.39997 0.450368 3.97011 13.0961 19.0885 19.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 24 460 0.001024 512 0.3 1296 3840 1.39792 0.45328 3.83837 13.0859 18.9495 19.0742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 24 460 0.001024 512 0.3 1296 3840 1.40285 0.450496 10.3602 13.0942 25.4792 25.6086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 0.001024 512 0.3 1296 3840 1.39187 0.448512 4.03411 13.0885 19.1284 19.2549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 24 460 0.001024 512 0.3 1296 3840 1.39104 0.446464 3.82355 13.0869 18.9166 19.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 24 460 0.001024 512 0.3 1296 3840 1.39622 0.448768 3.7255 13.0868 18.8262 18.9525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 24 460 0.001024 512 0.3 1296 3840 1.39677 0.45056 5.77424 13.0889 20.8812 21.0125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 0.001024 512 0.3 1296 3072 1.37411 0.432192 2.36474 12.62 16.9612 17.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 24 460 0.001024 512 0.3 1296 3072 1.37251 0.435008 2.25082 12.6096 16.8366 16.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 24 460 0.001024 512 0.3 1296 3072 1.37274 0.433472 2.1648 12.7316 16.8724 16.9944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 24 460 0.001024 512 0.3 1296 3072 1.37827 0.433344 2.95011 12.6179 17.5506 17.6803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 0.001024 512 0.3 1296 3584 1.38957 0.44032 4.22714 12.8371 19.0609 19.1877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 24 460 0.001024 512 0.3 1296 3584 1.38912 0.440384 3.87808 12.8476 18.7217 18.8472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 24 460 0.001024 512 0.3 1296 3584 1.38925 0.440416 3.67597 12.8394 18.5154 18.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 24 460 0.001024 512 0.3 1296 3584 1.39354 0.44288 5.97949 12.8369 20.8182 20.9469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 0.001024 512 0.3 1296 1792 1.38099 0.420384 1.71162 12.2732 15.9573 16.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 24 460 0.001024 512 0.3 1296 1792 1.38586 0.423232 1.5296 12.2819 15.7923 15.9171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 24 460 0.001024 512 0.3 1296 1792 1.38509 0.42256 1.3984 12.2754 15.6519 15.7737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 24 460 0.001024 512 0.3 1296 1792 1.38592 0.420352 1.87971 12.2851 16.1431 16.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 0.001024 512 0.3 1296 4096 1.40826 0.451584 4.58931 13.2743 19.9002 20.0226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 24 460 0.001024 512 0.3 1296 4096 1.40842 0.452608 4.24051 13.2761 19.5485 19.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 24 460 0.001024 512 0.3 1296 4096 1.40906 0.452672 4.03315 13.2853 19.3499 19.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 0.001024 512 0.3 1296 2048 1.4249 0.43488 1.8136 12.6309 16.4772 16.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 24 460 0.001024 512 0.3 1296 2048 1.42467 0.434656 1.6489 12.6313 16.315 16.4349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 24 460 0.001024 512 0.3 1296 2048 1.42586 0.431136 1.52621 12.6448 16.196 16.3144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 0.001024 512 0.3 1296 3456 1.36061 0.43248 4.58381 12.5919 19.1371 19.2618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 24 460 0.001024 512 0.3 1296 3456 1.36118 0.435648 4.37478 12.6015 18.9415 19.0639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 24 460 0.001024 512 0.3 1296 3456 1.36435 0.435776 4.27539 12.6024 18.8505 18.9798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 0.001024 512 0.3 1296 2304 1.41069 0.433312 2.45715 12.6549 17.1264 17.2483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 24 460 0.001024 512 0.3 1296 2304 1.41034 0.437888 2.35389 12.6541 17.0278 17.1559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 24 460 0.001024 512 0.3 1296 2304 1.40758 0.434432 2.26003 12.6397 16.9132 17.0477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 0.001024 512 0.3 1296 3840 1.39562 0.448512 4.92893 13.1204 20.0708 20.1956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 24 460 0.001024 512 0.3 1296 3840 1.3975 0.448672 4.67453 13.11 19.802 19.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 24 460 0.001024 512 0.3 1296 3840 1.39712 0.45056 4.55942 13.1193 19.6957 19.8271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 0.001024 512 0.3 1296 2560 1.36298 0.423936 2.5945 12.3166 16.8706 16.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 24 460 0.001024 512 0.3 1296 2560 1.36298 0.425056 2.49443 12.3063 16.76 16.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 24 460 0.001024 512 0.3 1296 2560 1.36038 0.42624 2.41309 12.3226 16.6981 16.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 0.001024 512 0.3 1296 3072 1.37654 0.433792 4.61971 12.6048 19.2056 19.3335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 24 460 0.001024 512 0.3 1296 3072 1.37744 0.432704 4.10918 12.6101 18.7 18.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 24 460 0.001024 512 0.3 1296 3072 1.3713 0.43248 3.88512 12.6101 18.4698 18.5947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 0.001024 512 0.3 1296 3072 1.38362 0.436096 3.34474 12.6734 18.0097 18.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 24 460 0.001024 512 0.3 1296 3072 1.38474 0.43888 3.08461 12.6794 17.7618 17.8872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 24 460 0.001024 512 0.3 1296 3072 1.38403 0.43632 2.93027 12.6718 17.5924 17.7161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 0.001024 512 0.3 1296 3200 1.43478 0.448608 4.8137 13.1362 20.0024 20.1284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 24 460 0.001024 512 0.3 1296 3200 1.43344 0.449024 4.40762 13.1198 19.5786 19.7033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 24 460 0.001024 512 0.3 1296 3200 1.43155 0.448512 4.20765 13.1409 19.3978 19.5236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 0.001024 512 0.3 1296 3200 1.43507 0.452416 3.54317 13.2044 18.8064 18.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 24 460 0.001024 512 0.3 1296 3200 1.44352 0.450496 3.3201 13.1922 18.578 18.7064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 24 460 0.001024 512 0.3 1296 3200 1.43478 0.451232 3.17946 13.1923 18.4284 18.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 0.001024 512 0.3 1296 1792 1.3824 0.423296 2.78742 12.2752 17.0371 17.1643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 24 460 0.001024 512 0.3 1296 1792 1.38288 0.41984 2.6207 12.2758 16.8715 16.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 24 460 0.001024 512 0.3 1296 1792 1.38493 0.422048 2.51773 12.2717 16.7659 16.8907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 460 0.001024 512 0.3 1296 0 0.425632 0.01648 12.295 12.8224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 28 24 460 0.001024 512 0.3 1296 0 0.42496 0.01632 12.3061 12.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 4 28 24 460 0.001024 512 0.3 1296 0 0.421888 0.016384 12.2919 12.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 0.001024 512 0.3 1296 3840 1.40464 0.450464 5.62595 13.1479 20.799 20.9183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 24 460 0.001024 512 0.3 1296 3840 1.40365 0.450304 5.19776 13.147 20.3695 20.4902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 24 460 0.001024 512 0.3 1296 3840 1.40483 0.449984 4.99162 13.2642 20.2812 20.4083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 0.001024 512 0.3 1296 3840 1.4087 0.448736 4.13616 13.2312 19.3977 19.5256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 24 460 0.001024 512 0.3 1296 3840 1.40771 0.450752 3.94278 13.2192 19.1909 19.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 24 460 0.001024 512 0.3 1296 3840 1.40746 0.449056 3.74835 13.2314 19.0101 19.1371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 0.001024 512 0.3 1296 2048 1.4232 0.436224 3.07104 12.6398 17.7399 17.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 24 460 0.001024 512 0.3 1296 2048 1.41984 0.433056 2.93005 12.637 17.5889 17.7154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 460 0.001024 512 0.3 1296 0 0.395008 0.01552 11.2843 11.7786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 32 24 460 0.001024 512 0.3 1296 0 0.395552 0.0144 11.2973 11.7953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 0.001024 512 0.3 1275 5120 1.3615 0.4504 5.71475 13.2535 20.9455 21.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 25 460 0.001024 512 0.3 1275 5120 1.35955 0.452384 5.48573 13.2508 20.7242 20.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 25 460 0.001024 512 0.3 1275 5120 1.36598 0.456096 5.29824 13.2526 20.5524 20.6856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 25 460 0.001024 512 0.3 1275 5120 1.36637 0.452608 11.0169 13.2659 26.2712 26.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 0.001024 512 0.3 1275 5120 1.34723 0.449856 5.23347 13.0953 20.2981 20.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 25 460 0.001024 512 0.3 1275 5120 1.35245 0.448032 4.99965 13.0917 20.0628 20.1851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 25 460 0.001024 512 0.3 1275 5120 1.34627 0.450176 4.8464 13.0974 19.9055 20.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 25 460 0.001024 512 0.3 1275 5120 1.35562 0.45232 13.4717 13.079 28.5388 28.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 0.001024 512 0.3 1275 5120 1.34714 0.447936 3.63363 13.1186 18.7194 18.8475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 25 460 0.001024 512 0.3 1275 5120 1.34934 0.452736 3.48374 13.1118 18.569 18.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 25 460 0.001024 512 0.3 1275 5120 1.34858 0.449536 3.38362 13.1241 18.4761 18.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 25 460 0.001024 512 0.3 1275 5120 1.3561 0.44528 7.63936 13.1214 22.7324 22.8455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 0.001024 512 0.3 1275 4608 1.36266 0.448288 5.02544 13.0911 20.0997 20.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 25 460 0.001024 512 0.3 1275 4608 1.36141 0.44848 4.75562 13.2163 19.9484 20.0724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 25 460 0.001024 512 0.3 1275 4608 1.3664 0.448512 4.60822 13.0917 19.6851 19.8144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 12 25 460 0.001024 512 0.3 1275 4608 1.36736 0.448192 7.23344 13.0961 22.3171 22.4478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 0.001024 512 0.3 1275 3072 1.37107 0.433248 2.48454 12.6236 17.082 17.2048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 25 460 0.001024 512 0.3 1275 3072 1.36947 0.432128 2.33302 12.6207 16.9255 17.0557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 25 460 0.001024 512 0.3 1275 3072 1.3719 0.434496 2.24544 12.6064 16.8309 16.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 12 25 460 0.001024 512 0.3 1275 3072 1.37971 0.4328 3.0487 12.6172 17.6534 17.7771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 0.001024 512 0.3 1275 4480 1.35107 0.439776 5.04474 12.8466 19.8507 19.9811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 25 460 0.001024 512 0.3 1275 4480 1.3487 0.438976 4.61901 12.8403 19.4216 19.5498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 25 460 0.001024 512 0.3 1275 4480 1.35085 0.439424 4.35629 12.8487 19.1665 19.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 14 25 460 0.001024 512 0.3 1275 4480 1.35757 0.444416 7.14442 12.8578 21.9892 22.1184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 0.001024 512 0.3 1275 3584 1.31005 0.423328 2.84768 12.2843 17.0313 17.1597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 25 460 0.001024 512 0.3 1275 3584 1.31283 0.424 2.62845 12.2868 16.8191 16.9442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 25 460 0.001024 512 0.3 1275 3584 1.31229 0.425984 2.4799 12.2741 16.6637 16.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 14 25 460 0.001024 512 0.3 1275 3584 1.31664 0.421472 3.41715 12.2836 17.6174 17.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 0.001024 512 0.3 1275 5120 1.36746 0.452256 5.87517 13.2742 21.141 21.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 25 460 0.001024 512 0.3 1275 5120 1.3657 0.452 5.53453 13.2663 20.792 20.9201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 25 460 0.001024 512 0.3 1275 5120 1.36518 0.452352 5.24979 13.274 20.5115 20.6418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 0.001024 512 0.3 1275 4096 1.33507 0.434272 3.35286 12.6263 17.9251 18.0511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 25 460 0.001024 512 0.3 1275 4096 1.33504 0.437152 3.16467 12.6313 17.7416 17.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 25 460 0.001024 512 0.3 1275 4096 1.33427 0.436064 3.02822 12.6385 17.6061 17.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 0.001024 512 0.3 1275 3456 1.36115 0.437792 4.6327 12.6044 19.2041 19.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 25 460 0.001024 512 0.3 1275 3456 1.35923 0.434752 4.38131 12.5944 18.9441 19.0669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 25 460 0.001024 512 0.3 1275 3456 1.36403 0.436224 4.26477 12.6001 18.8299 18.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 0.001024 512 0.3 1275 2304 1.40586 0.43552 2.50922 12.6406 17.1674 17.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 25 460 0.001024 512 0.3 1275 2304 1.40944 0.43392 2.38336 12.649 17.0493 17.1766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 25 460 0.001024 512 0.3 1275 2304 1.4096 0.433024 2.30963 12.6399 16.9624 17.0882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 0.001024 512 0.3 1275 5120 1.34749 0.449632 6.51728 13.1121 21.6013 21.7285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 25 460 0.001024 512 0.3 1275 5120 1.3455 0.45072 6.19648 13.1243 21.2859 21.4137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 25 460 0.001024 512 0.3 1275 5120 1.3432 0.448512 6.03923 13.1121 21.1124 21.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 0.001024 512 0.3 1275 2560 1.35827 0.421984 2.66131 12.3181 16.931 17.0548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 25 460 0.001024 512 0.3 1275 2560 1.35782 0.427424 2.55536 12.3195 16.8258 16.9524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 25 460 0.001024 512 0.3 1275 2560 1.35878 0.424256 2.47254 12.308 16.7338 16.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 0.001024 512 0.3 1275 3072 1.36995 0.432128 4.53005 12.6054 19.1102 19.2307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 25 460 0.001024 512 0.3 1275 3072 1.37174 0.43232 4.15216 12.6027 18.735 18.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 24 25 460 0.001024 512 0.3 1275 3072 1.36851 0.432896 3.93597 12.6081 18.5249 18.6527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 0.001024 512 0.3 1275 3072 1.3863 0.433024 3.28134 12.6867 17.9618 18.0879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 25 460 0.001024 512 0.3 1275 3072 1.38454 0.434176 3.04854 12.6753 17.7145 17.8416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 24 25 460 0.001024 512 0.3 1275 3072 1.38694 0.434176 2.92035 12.6714 17.5831 17.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 0.001024 512 0.3 1275 4800 1.36845 0.450112 7.15968 13.1333 22.2846 22.4107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 25 460 0.001024 512 0.3 1275 4800 1.36947 0.448512 6.44317 13.1351 21.57 21.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 25 25 460 0.001024 512 0.3 1275 4800 1.37181 0.448448 6.09805 13.1245 21.2207 21.3465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 0.001024 512 0.3 1275 3200 1.43968 0.451328 3.56275 13.1909 18.8162 18.9419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 25 460 0.001024 512 0.3 1275 3200 1.43696 0.449536 3.29565 13.2036 18.5581 18.6819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 25 25 460 0.001024 512 0.3 1275 3200 1.43619 0.450688 3.21536 13.1923 18.4675 18.5938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 0.001024 512 0.3 1275 3584 1.31654 0.421888 5.18534 12.2846 19.3768 19.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 25 460 0.001024 512 0.3 1275 3584 1.30883 0.423616 4.8303 12.2883 19.0211 19.1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 28 25 460 0.001024 512 0.3 1275 3584 1.31453 0.41984 4.6369 12.2848 18.8256 18.9458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 0.001024 512 0.3 1275 3584 1.32486 0.422176 3.79002 12.3621 18.0641 18.1924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 28 25 460 0.001024 512 0.3 1275 3584 1.32464 0.427712 3.58512 12.3503 17.8673 17.9948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 28 25 460 0.001024 512 0.3 1275 3584 1.32061 0.423936 3.44781 12.3584 17.7219 17.8524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 0.001024 512 0.3 1275 3840 1.40819 0.448736 5.48419 13.1497 20.6642 20.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 25 460 0.001024 512 0.3 1275 3840 1.40371 0.448512 5.2335 13.1329 20.39 20.5128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 30 25 460 0.001024 512 0.3 1275 3840 1.40614 0.449536 5.00294 13.1521 20.1809 20.3075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 0.001024 512 0.3 1275 3840 1.40947 0.451328 4.08349 13.3967 19.8936 20.0213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 25 460 0.001024 512 0.3 1275 3840 1.41024 0.450432 3.87968 13.2203 19.1315 19.2603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 30 25 460 0.001024 512 0.3 1275 3840 1.40643 0.450912 3.72637 13.227 18.9831 19.1099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 0.001024 512 0.3 1275 4096 1.33542 0.432416 5.8424 12.6432 20.432 20.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 25 460 0.001024 512 0.3 1275 4096 1.33795 0.434944 5.60758 12.6298 20.1811 20.3089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 460 0.001024 512 0.3 1275 0 0.393696 0.01584 11.2987 11.7934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 32 25 460 0.001024 512 0.3 1275 0 0.393824 0.016256 11.2948 11.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 0.001024 512 0.3 1280 4608 1.37997 0.452608 4.62957 13.2628 19.8928 20.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 32 460 0.001024 512 0.3 1280 4608 1.38208 0.452704 4.44486 13.2623 19.7147 19.8376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 32 460 0.001024 512 0.3 1280 4608 1.38035 0.450688 4.33264 13.2643 19.6024 19.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 32 460 0.001024 512 0.3 1280 4608 1.38618 0.455488 6.45293 13.2538 21.7165 21.8465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 0.001024 512 0.3 1280 4096 1.40982 0.452608 2.93427 13.2734 18.2412 18.3704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 32 460 0.001024 512 0.3 1280 4096 1.41085 0.456128 2.80928 13.288 18.1368 18.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 32 460 0.001024 512 0.3 1280 4096 1.40611 0.45216 2.71222 13.2824 18.0291 18.1566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 32 460 0.001024 512 0.3 1280 4096 1.41347 0.452384 3.76026 13.2745 19.0717 19.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 0.001024 512 0.3 1280 4480 1.37466 0.44704 4.68858 13.082 19.765 19.8937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 32 460 0.001024 512 0.3 1280 4480 1.37626 0.44992 4.43075 13.0821 19.5077 19.6364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 32 460 0.001024 512 0.3 1280 4480 1.37424 0.44752 4.2984 13.0927 19.3862 19.5113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 10 32 460 0.001024 512 0.3 1280 4480 1.38141 0.448512 6.77283 13.0933 21.8699 21.9976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 0.001024 512 0.3 1280 3840 1.3992 0.448672 2.89619 13.1209 18.0388 18.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 32 460 0.001024 512 0.3 1280 3840 1.3967 0.4496 2.74042 13.1232 17.882 18.0072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 32 460 0.001024 512 0.3 1280 3840 1.39677 0.449856 2.63427 13.1091 17.7633 17.8882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 10 32 460 0.001024 512 0.3 1280 3840 1.40026 0.4488 3.5976 13.1115 18.7352 18.8621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 0.001024 512 0.3 1280 4608 1.35866 0.448512 5.09821 13.0924 20.1684 20.2916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 32 460 0.001024 512 0.3 1280 4608 1.36426 0.44784 4.62947 13.0899 19.7022 19.8261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 32 460 0.001024 512 0.3 1280 4608 1.3617 0.448256 4.41587 13.1044 19.5018 19.6315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 0.001024 512 0.3 1280 3072 1.36979 0.433568 2.42806 12.6094 17.0126 17.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 32 460 0.001024 512 0.3 1280 3072 1.37162 0.439648 2.23997 12.6187 16.8445 16.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 32 460 0.001024 512 0.3 1280 3072 1.37091 0.432512 2.09104 12.6156 16.6787 16.8079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 0.001024 512 0.3 1280 3584 1.38656 0.440352 3.95904 12.8428 18.8049 18.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 32 460 0.001024 512 0.3 1280 3584 1.38413 0.440992 3.68099 12.8479 18.5241 18.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 32 460 0.001024 512 0.3 1280 3584 1.38534 0.44176 3.5393 12.8539 18.3934 18.5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 0.001024 512 0.3 1280 1792 1.38733 0.420128 1.65872 12.2831 15.9212 16.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 32 460 0.001024 512 0.3 1280 1792 1.3873 0.424672 1.51005 12.2751 15.7687 15.8978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 32 460 0.001024 512 0.3 1280 1792 1.38384 0.422144 1.39904 12.2871 15.6611 15.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 0.001024 512 0.3 1280 2688 1.43046 0.44384 2.04237 12.9248 17.0142 17.1408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 32 460 0.001024 512 0.3 1280 2688 1.43206 0.44224 1.86086 12.9109 16.8181 16.9431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 32 460 0.001024 512 0.3 1280 2688 1.43466 0.439776 1.7425 12.9158 16.7004 16.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 0.001024 512 0.3 1280 4096 1.41126 0.452416 4.52442 13.272 19.8318 19.9578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 32 460 0.001024 512 0.3 1280 4096 1.40832 0.451488 4.2023 13.2713 19.5028 19.6279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 32 460 0.001024 512 0.3 1280 4096 1.4095 0.452608 4.49466 13.2743 19.8006 19.9269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 0.001024 512 0.3 1280 2048 1.42438 0.4336 1.83606 12.6334 16.4988 16.6284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 32 460 0.001024 512 0.3 1280 2048 1.42256 0.438048 1.69651 12.6381 16.3699 16.4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 32 460 0.001024 512 0.3 1280 2048 1.42208 0.434176 1.65181 12.6292 16.3068 16.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 0.001024 512 0.3 1280 3072 1.38573 0.4352 2.26989 12.6724 16.934 17.0588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 32 460 0.001024 512 0.3 1280 3072 1.38358 0.434432 2.11091 12.6846 16.7833 16.9124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 32 460 0.001024 512 0.3 1280 3072 1.3816 0.43472 2.09341 12.6704 16.7516 16.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 0.001024 512 0.3 1280 3456 1.36467 0.434336 5.33069 12.6045 19.9021 20.0276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 32 460 0.001024 512 0.3 1280 3456 1.36032 0.434048 4.76973 12.5899 19.3253 19.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 32 460 0.001024 512 0.3 1280 3456 1.36243 0.435616 4.53955 12.597 19.1071 19.2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 0.001024 512 0.3 1280 2304 1.40534 0.434624 2.60675 12.7618 17.378 17.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 32 460 0.001024 512 0.3 1280 2304 1.40598 0.438336 2.45024 12.6548 17.1241 17.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 32 460 0.001024 512 0.3 1280 2304 1.40848 0.433792 2.3384 12.6474 16.9972 17.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 460 0.001024 512 0.3 1280 0 0.415136 0.01584 11.8707 12.3883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 18 32 460 0.001024 512 0.3 1280 0 0.411648 0.015552 11.8599 12.3747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 18 32 460 0.001024 512 0.3 1280 0 0.409472 0.01472 11.8598 12.3709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 0.001024 512 0.3 1280 3840 1.39549 0.448512 5.77702 13.1067 20.8981 21.0244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 32 460 0.001024 512 0.3 1280 3840 1.39683 0.446784 5.19075 13.1101 20.3121 20.4395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 20 32 460 0.001024 512 0.3 1280 3840 1.39795 0.446464 4.89232 13.121 20.0289 20.1626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 0.001024 512 0.3 1280 2560 1.35632 0.421984 2.87462 12.3015 17.1301 17.2538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 32 460 0.001024 512 0.3 1280 2560 1.36013 0.42544 2.66525 12.3181 16.9406 17.0649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 20 32 460 0.001024 512 0.3 1280 2560 1.3576 0.425984 2.54221 12.3057 16.8005 16.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 0.001024 512 0.3 1280 3840 1.40646 0.447296 3.6336 13.2227 18.8783 19.0122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 32 460 0.001024 512 0.3 1280 3840 1.40448 0.449216 3.48922 13.224 18.7418 18.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 20 32 460 0.001024 512 0.3 1280 3840 1.4063 0.450496 3.37168 13.2264 18.6264 18.7531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 0.001024 512 0.3 1280 3072 1.37414 0.431936 4.28803 12.6173 18.8828 19.0109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 32 460 0.001024 512 0.3 1280 3072 1.37274 0.43408 4.01523 12.6249 18.6168 18.7433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 0.001024 512 0.3 1280 3072 1.38678 0.437312 3.29683 12.6751 17.9653 18.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 32 460 0.001024 512 0.3 1280 3072 1.38259 0.438304 3.11981 12.6835 17.7961 17.9217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 460 0.001024 512 0.3 1280 0 0.437376 0.014496 12.695 13.2338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 24 32 460 0.001024 512 0.3 1280 0 0.436224 0.014336 12.6863 13.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 0.001024 512 0.3 1280 3200 1.4335 0.450048 4.58992 13.1223 19.7661 19.8979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 32 460 0.001024 512 0.3 1280 3200 1.43091 0.449792 4.38669 13.1283 19.5672 19.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 0.001024 512 0.3 1280 3200 1.43786 0.44944 3.52896 13.1947 18.7833 18.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 32 460 0.001024 512 0.3 1280 3200 1.44125 0.45056 3.39856 13.2034 18.6674 18.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 0.001024 512 0.3 1280 1792 1.38579 0.421408 2.74115 12.2856 17.0046 17.1308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 28 32 460 0.001024 512 0.3 1280 1792 1.38506 0.421088 2.59859 12.2863 16.8612 16.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 460 0.001024 512 0.3 1280 0 0.422048 0.014496 12.2973 12.8191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 28 32 460 0.001024 512 0.3 1280 0 0.42768 0.014336 12.3058 12.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 460 0.001024 512 0.3 1280 0 0.389824 0.015392 11.1693 11.6595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 28 32 460 0.001024 512 0.3 1280 0 0.386336 0.014336 11.1785 11.6663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 0.001024 512 0.3 1280 3840 1.40896 0.448512 5.40784 13.1531 20.5869 20.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 30 32 460 0.001024 512 0.3 1280 3840 1.40726 0.449504 5.108 13.1522 20.2939 20.4206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 0.001024 512 0.3 1280 3840 1.40547 0.448096 4.14112 13.2168 19.3854 19.5105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 30 32 460 0.001024 512 0.3 1280 3840 1.40698 0.448512 3.97299 13.2179 19.2173 19.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 460 0.001024 512 0.3 1280 0 0.412032 0.014464 11.9705 12.4857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 30 32 460 0.001024 512 0.3 1280 0 0.41504 0.01504 12.0705 12.5886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 0.001024 512 0.3 1280 2048 1.4199 0.435392 3.12054 12.642 17.7881 17.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 32 32 460 0.001024 512 0.3 1280 2048 1.42026 0.432704 2.9632 12.7538 17.7423 17.8686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 460 0.001024 512 0.3 1280 0 0.393664 0.016 11.2878 11.7746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 32 32 460 0.001024 512 0.3 1280 0 0.397312 0.014944 11.2987 11.7985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 460 0.001024 512 0.3 1280 0 0.439936 0.014976 12.7464 13.2889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 32 32 460 0.001024 512 0.3 1280 0 0.436864 0.015232 12.7479 13.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 0.001024 512 0.3 1280 4608 1.38006 0.45312 4.80413 13.2652 20.0734 20.1986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 40 460 0.001024 512 0.3 1280 4608 1.37958 0.45232 4.53162 13.2646 19.7998 19.9282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 40 460 0.001024 512 0.3 1280 4608 1.38179 0.450656 4.41133 13.262 19.675 19.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 2 8 40 460 0.001024 512 0.3 1280 4608 1.38925 0.450752 6.93843 13.2524 22.2078 22.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 0.001024 512 0.3 1280 4096 1.40861 0.452608 3.02707 13.2789 18.3368 18.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 40 460 0.001024 512 0.3 1280 4096 1.41098 0.456224 2.86781 13.2746 18.1748 18.3015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 40 460 0.001024 512 0.3 1280 4096 1.41014 0.451744 2.76426 13.2832 18.077 18.2009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 4 8 40 460 0.001024 512 0.3 1280 4096 1.4159 0.450368 3.7719 13.2829 19.0913 19.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 0.001024 512 0.3 1280 4480 1.37632 0.44992 5.14304 13.0918 20.2335 20.3605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 40 460 0.001024 512 0.3 1280 4480 1.3759 0.448992 4.796 13.0839 19.8809 20.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 40 460 0.001024 512 0.3 1280 4480 1.3728 0.447328 4.61674 13.0953 19.7067 19.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 0.001024 512 0.3 1280 3840 1.39808 0.44912 3.20605 13.1198 18.5513 18.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 40 460 0.001024 512 0.3 1280 3840 1.39635 0.45056 2.99654 13.1197 18.1404 18.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 40 460 0.001024 512 0.3 1280 3840 1.40298 0.448512 2.83594 13.1093 17.9714 18.0961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 0.001024 512 0.3 1280 3840 1.40925 0.452608 2.86886 13.1552 18.055 18.1819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 40 460 0.001024 512 0.3 1280 3840 1.40995 0.449408 2.6391 13.1364 17.807 17.9368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 40 460 0.001024 512 0.3 1280 3840 1.41043 0.448064 2.50646 13.1426 17.681 17.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 0.001024 512 0.3 1280 4608 1.36406 0.447456 5.05491 13.0997 20.1399 20.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 40 460 0.001024 512 0.3 1280 4608 1.36224 0.448896 4.66096 13.0983 19.7452 19.8697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 40 460 0.001024 512 0.3 1280 4608 1.3648 0.450592 4.45734 13.0896 19.5335 19.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 0.001024 512 0.3 1280 3072 1.37395 0.433952 2.55629 12.6045 17.1429 17.2712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 40 460 0.001024 512 0.3 1280 3072 1.37216 0.430496 2.36362 12.613 16.95 17.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 40 460 0.001024 512 0.3 1280 3072 1.37126 0.434464 2.21696 12.6179 16.8153 16.9466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 0.001024 512 0.3 1280 2304 1.40755 0.434368 1.88474 12.6568 16.5598 16.6892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 40 460 0.001024 512 0.3 1280 2304 1.40838 0.4344 1.72477 12.6377 16.375 16.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 40 460 0.001024 512 0.3 1280 2304 1.40272 0.436224 1.67622 12.6431 16.3328 16.4551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 0.001024 512 0.3 1280 3584 1.3904 0.439744 5.24531 12.8506 20.1076 20.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 40 460 0.001024 512 0.3 1280 3584 1.38301 0.44048 4.44854 12.8556 19.2997 19.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 40 460 0.001024 512 0.3 1280 3584 1.38451 0.439424 4.03165 12.8456 18.8752 19.0029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 0.001024 512 0.3 1280 1792 1.38368 0.4216 2.02771 12.2875 16.2904 16.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 40 460 0.001024 512 0.3 1280 1792 1.38544 0.421888 1.82019 12.2711 16.0681 16.1942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 40 460 0.001024 512 0.3 1280 1792 1.38637 0.420992 1.5983 12.2774 15.8595 15.9846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 0.001024 512 0.3 1280 2688 1.43181 0.445568 2.63715 12.9144 17.6012 17.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 40 460 0.001024 512 0.3 1280 2688 1.43994 0.441504 2.24608 12.9145 17.2079 17.3354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 40 460 0.001024 512 0.3 1280 2688 1.43379 0.4408 2.04902 12.9233 17.0158 17.1393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 0.001024 512 0.3 1280 4096 1.40838 0.451808 5.7039 13.2798 21.0147 21.1395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 40 460 0.001024 512 0.3 1280 4096 1.40931 0.452608 4.8135 13.2708 20.1178 20.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 16 40 460 0.001024 512 0.3 1280 4096 1.40912 0.452128 4.45642 13.2724 19.765 19.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 0.001024 512 0.3 1280 2048 1.42723 0.434176 2.19494 12.6307 16.8576 16.9844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 40 460 0.001024 512 0.3 1280 2048 1.42304 0.438176 1.97808 12.6314 16.6365 16.7637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 16 40 460 0.001024 512 0.3 1280 2048 1.42339 0.433024 1.75811 12.6346 16.4136 16.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 0.001024 512 0.3 1280 3072 1.38598 0.435872 2.77283 12.6843 17.4474 17.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 40 460 0.001024 512 0.3 1280 3072 1.38506 0.434176 2.46704 12.6734 17.1351 17.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 16 40 460 0.001024 512 0.3 1280 3072 1.38397 0.436512 2.2055 12.686 16.8762 17.0028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 0.001024 512 0.3 1280 3456 1.36218 0.434688 5.14662 12.5988 19.7098 19.8366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 40 460 0.001024 512 0.3 1280 3456 1.36067 0.435584 4.73405 12.5927 19.3016 19.4336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 18 40 460 0.001024 512 0.3 1280 3456 1.36176 0.4336 4.53968 12.6019 19.1086 19.2348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 0.001024 512 0.3 1280 2304 1.40813 0.432128 2.76752 12.6532 17.426 17.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 40 460 0.001024 512 0.3 1280 2304 1.41152 0.440096 2.63213 12.7649 17.4217 17.5486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 18 40 460 0.001024 512 0.3 1280 2304 1.40672 0.434784 2.5345 12.6504 17.1983 17.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 460 0.001024 512 0.3 1280 0 0.409728 0.015744 11.8637 12.3748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 18 40 460 0.001024 512 0.3 1280 0 0.411648 0.016384 11.8636 12.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 6 18 40 460 0.001024 512 0.3 1280 0 0.411328 0.016384 11.8648 12.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 460 0.001024 512 0.3 1280 0 0.434432 0.015904 12.6927 13.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 18 40 460 0.001024 512 0.3 1280 0 0.437728 0.015488 12.6806 13.2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 18 40 460 0.001024 512 0.3 1280 0 0.43648 0.014944 12.6948 13.2326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 0.001024 512 0.3 1280 3840 1.39856 0.449088 5.58618 13.1253 20.7322 20.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 40 460 0.001024 512 0.3 1280 3840 1.39565 0.448608 5.19581 13.1148 20.3266 20.4527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 0.001024 512 0.3 1280 2560 1.35805 0.427808 3.02515 12.3073 17.2879 17.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 40 460 0.001024 512 0.3 1280 2560 1.35558 0.424608 2.8888 12.3167 17.1587 17.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 0.001024 512 0.3 1280 3840 1.41056 0.45056 3.88499 13.2203 19.1334 19.2602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 40 460 0.001024 512 0.3 1280 3840 1.40656 0.449632 3.86544 13.2312 19.1215 19.2474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 460 0.001024 512 0.3 1280 0 0.374784 0.014336 10.6422 11.1172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 40 460 0.001024 512 0.3 1280 0 0.372768 0.014336 10.6528 11.1254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 0.001024 512 0.3 1280 3072 1.37158 0.433856 4.40253 12.611 18.9927 19.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 24 40 460 0.001024 512 0.3 1280 3072 1.37398 0.43392 4.16067 12.6099 18.7499 18.8764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 0.001024 512 0.3 1280 3072 1.38342 0.435168 3.43939 12.6893 18.1189 18.2471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 24 40 460 0.001024 512 0.3 1280 3072 1.38218 0.435776 3.28656 12.6738 17.9494 18.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 460 0.001024 512 0.3 1280 0 0.437984 0.015712 12.6925 13.2359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 24 40 460 0.001024 512 0.3 1280 0 0.437312 0.014336 12.6962 13.2349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 460 0.001024 512 0.3 1280 0 0.440128 0.01568 12.7492 13.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 24 40 460 0.001024 512 0.3 1280 0 0.44032 0.01568 12.7585 13.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 0.001024 512 0.3 1280 3200 1.43562 0.450528 4.69606 13.124 19.8785 20.0092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 25 40 460 0.001024 512 0.3 1280 3200 1.43581 0.448512 4.46179 13.1224 19.6409 19.7673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 0.001024 512 0.3 1280 3200 1.4343 0.451712 3.83302 13.2077 19.0978 19.2262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 25 40 460 0.001024 512 0.3 1280 3200 1.4401 0.4488 3.61805 13.1873 18.8679 18.9983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 0.001024 512 0.3 1296 4096 1.40131 0.450784 4.65254 13.2519 19.9317 20.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 48 460 0.001024 512 0.3 1296 4096 1.40157 0.450848 4.21504 13.2541 19.4964 19.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 48 460 0.001024 512 0.3 1296 4096 1.40112 0.4528 4.02122 13.2526 19.2941 19.4201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 0.001024 512 0.3 1296 4096 1.4152 0.4512 3.26829 13.2749 18.5761 18.7013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 48 460 0.001024 512 0.3 1296 4096 1.40938 0.45648 3.0104 13.2759 18.3239 18.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 48 460 0.001024 512 0.3 1296 4096 1.41066 0.452608 2.8375 13.2841 18.1564 18.2825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 0.001024 512 0.3 1296 3072 1.37123 0.436192 2.27408 12.6208 16.8753 16.9984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 48 460 0.001024 512 0.3 1296 3072 1.3751 0.437792 2.08685 12.6074 16.6777 16.8059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 48 460 0.001024 512 0.3 1296 3072 1.37347 0.433664 1.95827 12.6159 16.5541 16.6789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 0.001024 512 0.3 1296 3840 1.39846 0.45056 4.29782 13.0824 19.4036 19.5265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 48 460 0.001024 512 0.3 1296 3840 1.40253 0.446688 3.98614 13.0826 19.0879 19.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 48 460 0.001024 512 0.3 1296 3840 1.39981 0.451808 3.82138 13.0875 18.9344 19.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 0.001024 512 0.3 1296 3840 1.39971 0.449728 3.07379 13.1192 18.2139 18.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 48 460 0.001024 512 0.3 1296 3840 1.3944 0.454336 2.85997 13.1161 17.9925 18.1187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 48 460 0.001024 512 0.3 1296 3840 1.39494 0.450976 2.68672 13.1227 17.8251 17.9526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 0.001024 512 0.3 1296 3840 1.40925 0.452576 2.80406 13.137 17.9924 18.1207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 48 460 0.001024 512 0.3 1296 3840 1.41027 0.448512 2.56797 13.1547 17.7509 17.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 48 460 0.001024 512 0.3 1296 3840 1.40314 0.448448 2.58058 13.1562 17.7564 17.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 0.001024 512 0.3 1296 3840 1.39357 0.447392 5.44509 13.1015 20.5613 20.6822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 48 460 0.001024 512 0.3 1296 3840 1.39264 0.446464 4.58077 13.0884 19.6787 19.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 48 460 0.001024 512 0.3 1296 3840 1.39296 0.448576 4.14806 13.0997 19.2621 19.3905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 0.001024 512 0.3 1296 3072 1.37046 0.434016 3.21069 12.6218 17.8097 17.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 48 460 0.001024 512 0.3 1296 3072 1.37088 0.438272 2.82973 12.6195 17.4295 17.5578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 48 460 0.001024 512 0.3 1296 3072 1.37318 0.431456 2.43162 12.6182 17.0283 17.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 0.001024 512 0.3 1296 2304 1.40797 0.4368 2.41382 12.6508 17.0796 17.2073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 48 460 0.001024 512 0.3 1296 2304 1.40733 0.436 2.06515 12.6406 16.7199 16.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 48 460 0.001024 512 0.3 1296 2304 1.41277 0.43488 1.86611 12.6536 16.542 16.6687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 0.001024 512 0.3 1296 3072 1.38477 0.437312 2.81101 12.6732 17.4828 17.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 48 460 0.001024 512 0.3 1296 3072 1.3824 0.435968 2.43021 12.6814 17.1036 17.2298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 48 460 0.001024 512 0.3 1296 3072 1.38333 0.437888 2.19331 12.6823 16.8711 17.0024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 0.001024 512 0.3 1296 3584 1.3849 0.439264 5.10102 12.8402 19.9356 20.0608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 48 460 0.001024 512 0.3 1296 3584 1.38995 0.440192 4.37824 12.852 19.2252 19.3525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 48 460 0.001024 512 0.3 1296 3584 1.38854 0.442368 4.08192 12.8372 18.9251 19.0549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 0.001024 512 0.3 1296 1792 1.38714 0.422112 2.13258 12.2812 16.3917 16.5206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 48 460 0.001024 512 0.3 1296 1792 1.38013 0.421888 1.94746 12.2776 16.1961 16.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 48 460 0.001024 512 0.3 1296 1792 1.38723 0.41984 1.74534 12.2776 16.0028 16.1289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 0.001024 512 0.3 1296 2688 1.43485 0.444864 2.72442 12.9097 17.685 17.8156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 48 460 0.001024 512 0.3 1296 2688 1.43766 0.44032 2.41664 12.9198 17.3907 17.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 48 460 0.001024 512 0.3 1296 2688 1.43536 0.442688 2.15056 12.9147 17.1164 17.2424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 460 0.001024 512 0.3 1296 0 0.423392 0.015264 12.2953 12.8194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 14 48 460 0.001024 512 0.3 1296 0 0.423936 0.016384 12.3004 12.8299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 14 48 460 0.001024 512 0.3 1296 0 0.425856 0.016256 12.3035 12.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 0.001024 512 0.3 1296 4096 1.40877 0.452608 5.61117 13.2888 20.9351 21.0627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 48 460 0.001024 512 0.3 1296 4096 1.41098 0.452928 4.78902 13.2778 20.0988 20.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 0.001024 512 0.3 1296 2048 1.42333 0.432128 2.34186 12.6336 17.0017 17.1278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 48 460 0.001024 512 0.3 1296 2048 1.42006 0.437728 2.09702 12.6399 16.7668 16.8909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 0.001024 512 0.3 1296 3072 1.38304 0.440352 2.93382 12.6823 17.6095 17.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 48 460 0.001024 512 0.3 1296 3072 1.38486 0.43568 2.6264 12.6862 17.3025 17.4271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 460 0.001024 512 0.3 1296 0 0.392544 0.014624 11.3011 11.7943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 48 460 0.001024 512 0.3 1296 0 0.394784 0.015072 11.3012 11.8021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 0.001024 512 0.3 1296 2304 1.40726 0.432128 3.53523 12.5944 18.1389 18.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 48 460 0.001024 512 0.3 1296 2304 1.4048 0.43296 3.35219 12.6085 17.9647 18.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 0.001024 512 0.3 1296 2304 1.40912 0.434368 2.91693 12.6433 17.5721 17.7003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 48 460 0.001024 512 0.3 1296 2304 1.40707 0.434464 2.72195 12.6516 17.3833 17.5112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 460 0.001024 512 0.3 1296 0 0.413664 0.017504 11.8673 12.3809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 18 48 460 0.001024 512 0.3 1296 0 0.413696 0.016384 11.8636 12.3816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 460 0.001024 512 0.3 1296 0 0.436224 0.014528 12.6835 13.2224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 18 48 460 0.001024 512 0.3 1296 0 0.436672 0.015616 12.6923 13.2319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 0.001024 512 0.3 1296 3840 1.39194 0.448416 5.49498 13.1132 20.6223 20.7483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 48 460 0.001024 512 0.3 1296 3840 1.39613 0.45056 5.13981 13.1221 20.2784 20.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 0.001024 512 0.3 1296 2560 1.35706 0.424512 3.18765 12.3041 17.4464 17.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 48 460 0.001024 512 0.3 1296 2560 1.35677 0.427296 2.9937 12.3261 17.2744 17.3982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 0.001024 512 0.3 1296 3840 1.40589 0.454304 4.11485 13.2266 19.3744 19.4997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 48 460 0.001024 512 0.3 1296 3840 1.40627 0.450528 3.9599 13.2294 19.2158 19.3402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 460 0.001024 512 0.3 1296 0 0.372736 0.014752 10.6553 11.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 48 460 0.001024 512 0.3 1296 0 0.370528 0.015424 10.6527 11.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 0.001024 512 0.3 1300 4096 1.4016 0.452608 4.77773 13.2642 20.0671 20.1912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 50 460 0.001024 512 0.3 1300 4096 1.40368 0.45232 4.47174 13.2684 19.7684 19.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 50 460 0.001024 512 0.3 1300 4096 1.39869 0.451776 4.30531 13.2648 19.5944 19.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 0.001024 512 0.3 1300 4096 1.41043 0.45056 3.38301 13.2739 18.6904 18.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 50 460 0.001024 512 0.3 1300 4096 1.40979 0.451904 3.16755 13.2687 18.4733 18.5991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 50 460 0.001024 512 0.3 1300 4096 1.40928 0.451392 3.00925 13.2689 18.3136 18.4392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 0.001024 512 0.3 1300 3072 1.3743 0.435232 2.4288 12.6063 17.0215 17.1473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 50 460 0.001024 512 0.3 1300 3072 1.37494 0.432736 2.22029 12.6223 16.8212 16.9462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 50 460 0.001024 512 0.3 1300 3072 1.37226 0.4336 2.08691 12.6126 16.6775 16.8038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 0.001024 512 0.3 1300 3840 1.40054 0.448352 4.28371 13.0952 19.3982 19.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 50 460 0.001024 512 0.3 1300 3840 1.40109 0.446464 3.98803 13.092 19.099 19.2225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 50 460 0.001024 512 0.3 1300 3840 1.4025 0.448512 3.82742 13.0816 18.9341 19.0577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 0.001024 512 0.3 1300 3840 1.39654 0.448832 3.09517 13.1228 18.2349 18.3615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 50 460 0.001024 512 0.3 1300 3840 1.3961 0.45056 2.90278 13.1222 18.0409 18.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 50 460 0.001024 512 0.3 1300 3840 1.39882 0.448256 2.74771 13.1172 17.8831 18.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 0.001024 512 0.3 1300 3840 1.40611 0.448512 2.81629 13.1403 17.9833 18.1131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 50 460 0.001024 512 0.3 1300 3840 1.40445 0.449728 2.59034 13.1373 17.7509 17.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 50 460 0.001024 512 0.3 1300 3840 1.40768 0.450208 2.58614 13.1517 17.7645 17.8956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 0.001024 512 0.3 1300 2560 1.35638 0.423936 2.15094 12.3169 16.4203 16.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 50 460 0.001024 512 0.3 1300 2560 1.35734 0.42336 1.96115 12.3168 16.2349 16.3595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 50 460 0.001024 512 0.3 1300 2560 1.35731 0.425728 1.9449 12.3116 16.2096 16.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 0.001024 512 0.3 1300 3840 1.3912 0.450496 5.39085 13.0917 20.4966 20.6251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 50 460 0.001024 512 0.3 1300 3840 1.39302 0.448352 4.55978 13.1037 19.6762 19.8037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 50 460 0.001024 512 0.3 1300 3840 1.3913 0.448032 4.21053 13.0947 19.3137 19.4376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 0.001024 512 0.3 1300 3072 1.37085 0.432608 3.10563 12.6157 17.6944 17.8245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 50 460 0.001024 512 0.3 1300 3072 1.37114 0.432128 2.7808 12.6096 17.3671 17.4956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 50 460 0.001024 512 0.3 1300 3072 1.37232 0.432832 2.40512 12.6225 17.0011 17.1273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 0.001024 512 0.3 1300 2304 1.4096 0.435968 2.4679 12.6379 17.1227 17.2524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 50 460 0.001024 512 0.3 1300 2304 1.40928 0.434176 2.1313 12.654 16.7961 16.9255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 50 460 0.001024 512 0.3 1300 2304 1.40915 0.435936 1.90429 12.6679 16.5909 16.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 0.001024 512 0.3 1300 3072 1.38765 0.435712 2.86842 12.6722 17.5361 17.6613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 50 460 0.001024 512 0.3 1300 3072 1.3831 0.436224 2.50595 12.6699 17.1671 17.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 50 460 0.001024 512 0.3 1300 3072 1.38355 0.436224 2.27546 12.6755 16.9413 17.0678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 0.001024 512 0.3 1300 2688 1.42528 0.439168 3.66771 12.8499 18.5524 18.6798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 50 460 0.001024 512 0.3 1300 2688 1.42614 0.438592 3.20042 12.85 18.0857 18.2095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 14 50 460 0.001024 512 0.3 1300 2688 1.42662 0.44 3.00026 12.8513 17.8869 18.0147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 0.001024 512 0.3 1300 1792 1.38394 0.422528 2.17635 12.2849 16.4375 16.5654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 50 460 0.001024 512 0.3 1300 1792 1.38432 0.420032 1.96003 12.2914 16.2266 16.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 14 50 460 0.001024 512 0.3 1300 1792 1.38262 0.420128 1.76954 12.284 16.026 16.1523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 0.001024 512 0.3 1300 2688 1.43123 0.44384 2.76982 12.9167 17.7365 17.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 50 460 0.001024 512 0.3 1300 2688 1.4305 0.442528 2.46512 12.9288 17.4421 17.5694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 14 50 460 0.001024 512 0.3 1300 2688 1.43174 0.442336 2.18346 12.9239 17.1583 17.2855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 50 460 0.001024 512 0.3 1300 0 0.425152 0.016384 12.3006 12.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 14 50 460 0.001024 512 0.3 1300 0 0.423936 0.015712 12.3048 12.8316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 14 50 460 0.001024 512 0.3 1300 0 0.423904 0.016384 12.2925 12.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 0.001024 512 0.3 1300 4096 1.40842 0.451872 5.50624 13.288 20.8277 20.9531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 50 460 0.001024 512 0.3 1300 4096 1.40797 0.45056 4.84896 13.2892 20.1666 20.2946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 0.001024 512 0.3 1300 2048 1.42685 0.434528 2.47626 12.6301 17.1379 17.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 50 460 0.001024 512 0.3 1300 2048 1.42614 0.437728 2.26771 12.6381 16.9421 17.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 0.001024 512 0.3 1300 3072 1.38608 0.436224 3.11974 12.6843 17.7951 17.9202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 50 460 0.001024 512 0.3 1300 3072 1.39197 0.436224 2.808 12.6873 17.4904 17.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 460 0.001024 512 0.3 1300 0 0.393216 0.014624 11.3968 11.8888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 50 460 0.001024 512 0.3 1300 0 0.391168 0.01536 11.2956 11.7865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 0.001024 512 0.3 1300 2304 1.40678 0.433888 3.64438 12.6079 18.2617 18.3882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 18 50 460 0.001024 512 0.3 1300 2304 1.41238 0.434144 3.48346 12.6028 18.1028 18.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 0.001024 512 0.3 1300 2304 1.40979 0.434176 3.03542 12.6377 17.6915 17.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 18 50 460 0.001024 512 0.3 1300 2304 1.4096 0.439968 2.89248 12.657 17.5713 17.6986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 460 0.001024 512 0.3 1300 0 0.411648 0.014784 11.8741 12.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 18 50 460 0.001024 512 0.3 1300 0 0.411392 0.015104 11.8708 12.3827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 460 0.001024 512 0.3 1300 0 0.439328 0.0144 12.6799 13.2213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 18 50 460 0.001024 512 0.3 1300 0 0.437216 0.014464 12.6956 13.2342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 18 50 460 0.001024 512 0.3 1300 0 0.414944 0.014592 11.9692 12.4857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 18 50 460 0.001024 512 0.3 1300 0 0.413664 0.015936 11.9572 12.4694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 0.001024 512 0.3 1300 3840 1.39888 0.452 5.55971 13.1111 20.693 20.8202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 20 50 460 0.001024 512 0.3 1300 3840 1.39347 0.447008 5.2385 13.1291 20.381 20.5087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 0.001024 512 0.3 1300 2560 1.35933 0.423808 3.27536 12.3078 17.5319 17.6578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 20 50 460 0.001024 512 0.3 1300 2560 1.35984 0.42896 3.07632 12.3194 17.3561 17.4835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 0.001024 512 0.3 1300 3840 1.41024 0.453888 4.24771 13.2192 19.504 19.6306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 20 50 460 0.001024 512 0.3 1300 3840 1.40611 0.448576 4.0953 13.2315 19.349 19.4765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 50 460 0.001024 512 0.3 1300 0 0.372736 0.015552 10.6584 11.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 20 50 460 0.001024 512 0.3 1300 0 0.376576 0.014912 10.6455 11.1192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 0.001024 512 0.3 1320 4096 1.40573 0.454624 4.57472 13.2631 19.873 19.9987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 60 460 0.001024 512 0.3 1320 4096 1.3977 0.452544 4.22083 13.2545 19.4963 19.6227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 60 460 0.001024 512 0.3 1320 4096 1.40083 0.452544 4.04045 13.253 19.3234 19.4462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 0.001024 512 0.3 1320 4096 1.41267 0.452608 3.20038 13.2874 18.5261 18.6568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 60 460 0.001024 512 0.3 1320 4096 1.40864 0.456704 2.96941 13.2852 18.2954 18.4231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 60 460 0.001024 512 0.3 1320 4096 1.40774 0.452608 2.79728 13.2757 18.1078 18.2329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 0.001024 512 0.3 1320 3072 1.37171 0.42944 2.26227 12.6178 16.8531 16.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 60 460 0.001024 512 0.3 1320 3072 1.37386 0.432128 2.10445 12.6085 16.6904 16.8178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 60 460 0.001024 512 0.3 1320 3072 1.36995 0.429984 2.07005 12.6214 16.6609 16.7892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 0.001024 512 0.3 1320 2048 1.4207 0.433952 1.77427 12.6288 16.4278 16.5524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 60 460 0.001024 512 0.3 1320 2048 1.42403 0.437408 1.5903 12.6327 16.2562 16.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 60 460 0.001024 512 0.3 1320 2048 1.41898 0.432128 1.57904 12.6317 16.2286 16.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 0.001024 512 0.3 1320 3840 1.39907 0.448512 5.4272 13.0956 20.5407 20.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 60 460 0.001024 512 0.3 1320 3840 1.40122 0.448512 4.63024 13.0874 19.7369 19.8651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 60 460 0.001024 512 0.3 1320 3840 1.40301 0.450144 4.27661 13.0969 19.3933 19.5265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 0.001024 512 0.3 1320 3840 1.39683 0.446528 3.8063 13.1301 18.9512 19.0773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 60 460 0.001024 512 0.3 1320 3840 1.40122 0.448128 3.41917 13.123 18.5649 18.6962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 60 460 0.001024 512 0.3 1320 3840 1.39888 0.447648 2.93434 13.1076 18.0604 18.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 0.001024 512 0.3 1320 3840 1.40307 0.4472 3.35827 13.1397 18.5216 18.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 60 460 0.001024 512 0.3 1320 3840 1.40637 0.448256 2.88211 13.1453 18.0541 18.1787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 60 460 0.001024 512 0.3 1320 3840 1.40438 0.44752 2.54314 13.1378 17.7096 17.8381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 0.001024 512 0.3 1320 2560 1.35971 0.421888 2.40173 12.3046 16.6602 16.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 10 60 460 0.001024 512 0.3 1320 2560 1.35789 0.423488 2.10784 12.3104 16.3724 16.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 10 60 460 0.001024 512 0.3 1320 2560 1.3568 0.421056 1.90992 12.3018 16.161 16.2857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 0.001024 512 0.3 1320 3840 1.39517 0.447616 5.36077 13.1026 20.4766 20.6035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 60 460 0.001024 512 0.3 1320 3840 1.38842 0.447456 4.60694 13.0922 19.7078 19.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 12 60 460 0.001024 512 0.3 1320 3840 1.39658 0.446752 4.34803 13.0884 19.4504 19.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 0.001024 512 0.3 1320 3072 1.37405 0.43024 3.06573 12.6097 17.6536 17.7766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 60 460 0.001024 512 0.3 1320 3072 1.37325 0.438272 2.72026 12.6189 17.3205 17.4428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 12 60 460 0.001024 512 0.3 1320 3072 1.37578 0.432128 2.45574 12.617 17.0498 17.1735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 0.001024 512 0.3 1320 2304 1.40899 0.432832 2.3567 12.6443 17.0099 17.1397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 12 60 460 0.001024 512 0.3 1320 2304 1.41126 0.432192 2.11584 12.6562 16.786 16.9119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 12 60 460 0.001024 512 0.3 1320 2304 1.40902 0.43216 1.89939 12.6369 16.5485 16.6729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 0.001024 512 0.3 1320 3072 1.38278 0.432416 2.788 12.6871 17.4574 17.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 12 60 460 0.001024 512 0.3 1320 3072 1.38829 0.432128 2.4416 12.6782 17.1139 17.2421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 12 60 460 0.001024 512 0.3 1320 3072 1.38675 0.432704 2.2784 12.6842 16.9562 17.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 0.001024 512 0.3 1320 3840 1.40518 0.448704 3.15322 13.2141 18.3957 18.5201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 10 12 60 460 0.001024 512 0.3 1320 3840 1.40637 0.449184 2.78352 13.2181 18.0316 18.1671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 10 12 60 460 0.001024 512 0.3 1320 3840 1.40525 0.449952 2.63811 13.2151 17.8872 18.0103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 0.001024 512 0.3 1320 2688 1.42752 0.440704 3.65958 12.8507 18.5479 18.6723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 60 460 0.001024 512 0.3 1320 2688 1.42307 0.438272 3.22179 12.8375 18.0937 18.2223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 0.001024 512 0.3 1320 1792 1.38451 0.42224 2.10925 12.2896 16.3742 16.5013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 14 60 460 0.001024 512 0.3 1320 1792 1.38947 0.422528 1.94422 12.2824 16.2091 16.3368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 0.001024 512 0.3 1320 2688 1.432 0.446464 2.68234 12.9262 17.6607 17.7877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 14 60 460 0.001024 512 0.3 1320 2688 1.43661 0.443552 2.41677 12.9146 17.3824 17.5072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 460 0.001024 512 0.3 1320 0 0.423296 0.0176 12.2964 12.8232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 14 60 460 0.001024 512 0.3 1320 0 0.42256 0.016256 12.2964 12.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 460 0.001024 512 0.3 1320 0 0.42704 0.014336 12.3312 12.8606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 14 60 460 0.001024 512 0.3 1320 0 0.425152 0.015584 12.331 12.8567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 0.001024 512 0.3 1320 4096 1.41306 0.451136 5.1641 13.2863 20.4855 20.6138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 60 460 0.001024 512 0.3 1320 4096 1.40797 0.45248 4.61638 13.2858 19.9321 20.0563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 0.001024 512 0.3 1320 2048 1.42422 0.43376 2.35763 12.6392 17.0244 17.1527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 60 460 0.001024 512 0.3 1320 2048 1.42746 0.436224 2.16797 12.6401 17.2474 17.7992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 0.001024 512 0.3 1320 3072 1.38288 0.434272 3.01469 12.6825 17.6842 17.8141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 16 60 460 0.001024 512 0.3 1320 3072 1.3849 0.436224 2.70269 12.6746 17.3724 17.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 460 0.001024 512 0.3 1320 0 0.393216 0.01568 11.2989 11.7924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 60 460 0.001024 512 0.3 1320 0 0.39184 0.014528 11.2956 11.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 460 0.001024 512 0.3 1320 0 0.371008 0.014336 10.6382 11.1045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 16 60 460 0.001024 512 0.3 1320 0 0.372736 0.014752 10.6422 11.1129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 0.001024 512 0.3 1280 3072 1.44749 0.45056 3.476 13.2632 18.8104 18.9358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 64 460 0.001024 512 0.3 1280 3072 1.4463 0.452512 3.2088 13.2542 18.5288 18.6556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 8 64 460 0.001024 512 0.3 1280 3072 1.44435 0.451264 3.39178 13.266 18.7211 18.8489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 0.001024 512 0.3 1280 3072 1.4553 0.453024 2.55446 13.2831 17.911 18.0388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 8 64 460 0.001024 512 0.3 1280 3072 1.456 0.453824 2.38608 13.2861 17.7562 17.8837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 8 64 460 0.001024 512 0.3 1280 3072 1.45158 0.451104 2.376 13.2792 17.7283 17.8524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 0.001024 512 0.3 1280 1536 1.43642 0.433344 1.46435 12.6073 16.1114 16.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 8 64 460 0.001024 512 0.3 1280 1536 1.44064 0.435104 1.31558 12.621 15.9847 16.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 8 64 460 0.001024 512 0.3 1280 1536 1.4391 0.432128 1.24362 12.6099 15.8908 16.0222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 0.001024 512 0.3 1280 2048 1.42429 0.4328 1.70074 12.6334 16.3577 16.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 64 460 0.001024 512 0.3 1280 2048 1.42464 0.432992 1.52915 12.6278 16.1884 16.3227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 64 460 0.001024 512 0.3 1280 2048 1.42371 0.434176 1.47616 12.6418 16.1413 16.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 0.001024 512 0.3 1280 2560 1.45562 0.450912 3.3743 13.0856 18.5383 18.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 10 64 460 0.001024 512 0.3 1280 2560 1.45149 0.448512 2.95133 13.0784 18.0984 18.2252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 10 64 460 0.001024 512 0.3 1280 2560 1.46352 0.448128 2.74419 13.0961 17.9196 18.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 0.001024 512 0.3 1280 2560 1.44954 0.450432 2.54118 13.1228 17.7328 17.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 10 64 460 0.001024 512 0.3 1280 2560 1.45494 0.452736 2.28746 13.1096 17.4764 17.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 4 10 64 460 0.001024 512 0.3 1280 2560 1.45334 0.449536 2.00778 13.1214 17.2061 17.3315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 0.001024 512 0.3 1280 1920 1.49011 0.45168 1.90128 13.135 17.148 17.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 6 10 64 460 0.001024 512 0.3 1280 1920 1.4927 0.448512 1.68781 13.1537 16.9522 17.0783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 6 10 64 460 0.001024 512 0.3 1280 1920 1.49165 0.45056 1.51424 13.1512 16.777 16.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 10 64 460 0.001024 512 0.3 1280 0 0.423712 0.015744 12.2509 12.7767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 10 64 460 0.001024 512 0.3 1280 0 0.426208 0.014688 12.2542 12.7819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 8 10 64 460 0.001024 512 0.3 1280 0 0.424416 0.015776 12.2637 12.7909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 0.001024 512 0.3 1280 2304 1.46394 0.447744 3.15958 13.101 18.3418 18.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 12 64 460 0.001024 512 0.3 1280 2304 1.45981 0.446848 2.77766 13.0912 17.944 18.0675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 0.001024 512 0.3 1280 1536 1.44067 0.4344 1.76253 12.619 16.4223 16.5506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 12 64 460 0.001024 512 0.3 1280 1536 1.44013 0.437504 1.58003 12.6158 16.2461 16.3738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 460 0.001024 512 0.3 1280 0 0.436096 0.014656 12.5958 13.1323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 12 64 460 0.001024 512 0.3 1280 0 0.434688 0.014528 12.5973 13.1331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 460 0.001024 512 0.3 1280 0 0.434176 0.014816 12.6206 13.1549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 12 64 460 0.001024 512 0.3 1280 0 0.435264 0.014336 12.6284 13.1659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 0.001024 512 0.3 1280 1792 1.46486 0.43856 2.43363 12.8443 17.3568 17.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 14 64 460 0.001024 512 0.3 1280 1792 1.46733 0.43872 2.19066 12.8496 17.1135 17.2416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 64 460 0.001024 512 0.3 1280 0 0.419488 0.015776 12.2192 12.7406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 4 14 64 460 0.001024 512 0.3 1280 0 0.425984 0.016064 12.2218 12.7488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 460 0.001024 512 0.3 1280 0 0.444096 0.015488 12.8644 13.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 14 64 460 0.001024 512 0.3 1280 0 0.440608 0.014528 12.8705 13.4145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 460 0.001024 512 0.3 1280 0 0.42544 0.015616 12.3062 12.8343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 14 64 460 0.001024 512 0.3 1280 0 0.423936 0.01504 12.3047 12.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 460 0.001024 512 0.3 1280 0 0.425984 0.015584 12.3283 12.8584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 10 14 64 460 0.001024 512 0.3 1280 0 0.427296 0.014432 12.3419 12.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 0.001024 512 0.3 1280 3072 1.45347 0.453888 4.06643 13.2782 19.4211 19.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 16 64 460 0.001024 512 0.3 1280 3072 1.45328 0.451392 3.59981 13.2916 18.9619 19.0915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 0.001024 512 0.3 1280 2048 1.42534 0.432128 2.2121 12.645 16.8828 17.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 4 16 64 460 0.001024 512 0.3 1280 2048 1.42355 0.434176 2.032 12.6402 16.6963 16.8243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 460 0.001024 512 0.3 1280 0 0.434976 0.015104 12.6184 13.1542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 6 16 64 460 0.001024 512 0.3 1280 0 0.434336 0.014816 12.6305 13.1636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 460 0.001024 512 0.3 1280 0 0.39152 0.014464 11.2947 11.7869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 8 16 64 460 0.001024 512 0.3 1280 0 0.393024 0.015968 11.287 11.7868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 460 0.001024 512 0.3 1280 0 0.438816 0.014752 12.7444 13.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 16 64 460 0.001024 512 0.3 1280 0 0.440736 0.01488 12.7587 13.3014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 460 0.001024 512 0.3 1280 768 1.54806 0.452032 1.26554 13.2545 16.6884 16.8143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 4 128 460 0.001024 512 0.3 1280 768 1.54368 0.450816 1.12422 13.2538 16.5448 16.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 2 4 128 460 0.001024 512 0.3 1280 768 1.54819 0.452608 1.11766 13.2455 16.5364 16.6625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 0.001024 512 0.3 1280 512 1.55139 0.450592 1.32659 13.3826 16.8783 17.0047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 2 8 128 460 0.001024 512 0.3 1280 512 1.5567 0.4512 1.15786 13.2503 16.5829 16.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 60 460 0.001024 512 0.3 1320 0 0.4296 0.015648 12.2963 12.8303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 8 60 460 0.001024 512 0.3 1320 0 0.423488 0.015072 12.307 12.8309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 14 8 60 460 0.001024 512 0.3 1320 0 0.425248 0.016384 12.296 12.8298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 8 64 460 0.001024 512 0.3 1280 0 0.424768 0.016384 12.2966 12.8226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 8 64 460 0.001024 512 0.3 1280 0 0.424992 0.01616 12.2948 12.8269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 14 8 64 460 0.001024 512 0.3 1280 0 0.42192 0.01616 12.307 12.8332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 50 460 0.001024 512 0.3 1300 0 0.425984 0.014336 12.3312 12.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 10 50 460 0.001024 512 0.3 1300 0 0.425984 0.014496 12.333 12.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 14 10 50 460 0.001024 512 0.3 1300 0 0.424512 0.014688 12.3443 12.8758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 14 10 48 460 0.001024 512 0.3 1296 0 0.425984 0.014624 12.3348 12.8593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 14 10 48 460 0.001024 512 0.3 1296 0 0.42656 0.015072 12.3346 12.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 14 10 48 460 0.001024 512 0.3 1296 0 0.425248 0.015648 12.3496 12.8815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 460 0.001024 512 0.3 1280 2048 1.42746 0.434528 1.424 12.6446 16.1023 16.2345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 8 8 8 32 460 0.001024 512 0.3 1280 2048 1.42451 0.434176 1.30045 12.6297 15.9601 16.0886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 16 8 8 32 460 0.001024 512 0.3 1280 2048 1.42115 0.433984 1.22288 12.6258 15.8785 16.0057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 32 8 8 32 460 0.001024 512 0.3 1280 2048 1.4295 0.434176 1.46019 12.6419 16.1353 16.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 20 32 460 0.001024 512 0.3 1280 0 0.376256 0.014336 10.7585 11.2362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 8 12 20 32 460 0.001024 512 0.3 1280 0 0.374816 0.01552 10.7508 11.2242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 16 12 20 32 460 0.001024 512 0.3 1280 0 0.37472 0.01552 10.7612 11.242
