
*** Running vivado
    with args -log PkEncode.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source PkEncode.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PkEncode.tcl -notrace
Command: synth_design -top PkEncode -part xc7a50tcsg325-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1212808 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1307.578 ; gain = 85.875 ; free physical = 25820 ; free virtual = 214094
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'PkEncode' [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/PkEncode.sv:6]
INFO: [Synth 8-6157] synthesizing module 'SimpleBitPack' [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/SimpleBitPack.sv:3]
	Parameter W_WIDTH bound to: 32'sb00000000000000000000000000001010 
INFO: [Synth 8-6155] done synthesizing module 'SimpleBitPack' (1#1) [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/SimpleBitPack.sv:3]
WARNING: [Synth 8-5788] Register pk_reg in module PkEncode is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/PkEncode.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'PkEncode' (2#1) [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/PkEncode.sv:6]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1435.648 ; gain = 213.945 ; free physical = 25797 ; free virtual = 214074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1435.648 ; gain = 213.945 ; free physical = 25790 ; free virtual = 214066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcsg325-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcsg325-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1443.652 ; gain = 221.949 ; free physical = 25788 ; free virtual = 214064
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'PkEncode'
INFO: [Synth 8-5545] ROM "valid" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 | 00000000000000000000000000000000
                    PACK |                             0010 | 00000000000000000000000000000001
                  CONCAT |                             0100 | 00000000000000000000000000000010
                    DONE |                             1000 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'PkEncode'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:28 . Memory (MB): peak = 1675.723 ; gain = 454.020 ; free physical = 25556 ; free virtual = 213834
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |fsm__GB0        |           1|     41472|
|2     |fsm__GB1        |           1|     40971|
|3     |datapath__2__GD |           1|     97280|
|4     |PkEncode__GCB1  |           1|     40960|
|5     |PkEncode__GCB2  |           1|     20737|
|6     |PkEncode__GCB3  |           1|     20737|
|7     |datapath__3__GD |           1|     97280|
|8     |PkEncode__GCB5  |           1|     13197|
|9     |PkEncode__GCB6  |           1|      5040|
+------+----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register temp_pk_reg [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/PkEncode.sv:69]
INFO: [Synth 8-3538] Detected potentially large (wide) register pk_reg [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/PkEncode.sv:76]
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	            20736 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input  20736 Bit        Muxes := 2     
	   4 Input  20736 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register temp_pk_reg [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/PkEncode.sv:69]
INFO: [Synth 8-3538] Detected potentially large (wide) register pk_reg [/home/hshoaib/Athestia_sv/Athestia_sv.srcs/sources_1/new/PkEncode.sv:76]
Hierarchical RTL Component report 
Module PkEncode 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 1     
+---Registers : 
	            20736 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input  20736 Bit        Muxes := 2     
	   4 Input  20736 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:02:15 . Memory (MB): peak = 1776.430 ; gain = 554.727 ; free physical = 23277 ; free virtual = 211630
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |fsm__GB0        |           1|     41472|
|2     |fsm__GB1        |           1|     40970|
|3     |datapath__2__GD |           1|     11845|
|4     |PkEncode__GCB1  |           1|     40960|
|5     |PkEncode__GCB2  |           1|     20737|
|6     |PkEncode__GCB3  |           1|     20737|
|7     |datapath__3__GD |           1|     94720|
|8     |PkEncode__GCB5  |           1|     12988|
|9     |PkEncode__GCB6  |           1|      5040|
+------+----------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:02:25 . Memory (MB): peak = 1794.648 ; gain = 572.945 ; free physical = 23279 ; free virtual = 211632
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |fsm__GB0        |           1|     41472|
|2     |fsm__GB1        |           1|     23598|
|3     |datapath__2__GD |           1|     11845|
|4     |PkEncode__GCB1  |           1|     23588|
|5     |PkEncode__GCB2  |           1|     20737|
|6     |PkEncode__GCB3  |           1|     20737|
|7     |datapath__3__GD |           1|     94720|
|8     |PkEncode__GCB5  |           1|     12988|
|9     |PkEncode__GCB6  |           1|      5040|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:02:51 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 22935 ; free virtual = 211311
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |fsm__GB0        |           1|     41472|
|2     |fsm__GB1        |           1|     11802|
|3     |datapath__2__GD |           1|     11796|
|4     |PkEncode__GCB1  |           1|     11794|
|5     |PkEncode__GCB2  |           1|     32514|
|6     |PkEncode__GCB3  |           1|     20737|
|7     |datapath__3__GD |           1|     30208|
|8     |PkEncode__GCB5  |           1|      5585|
|9     |PkEncode__GCB6  |           1|      2160|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:36 ; elapsed = 00:03:43 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 22836 ; free virtual = 211293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:03:44 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 22679 ; free virtual = 211137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:03:47 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 22834 ; free virtual = 211292
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:41 ; elapsed = 00:03:47 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 22829 ; free virtual = 211287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:05 ; elapsed = 00:05:13 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 22823 ; free virtual = 211282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:06 ; elapsed = 00:05:14 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 22823 ; free virtual = 211282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     3|
|4     |LUT2   | 25661|
|5     |LUT3   |  1547|
|6     |LUT4   |  2603|
|7     |LUT5   | 17431|
|8     |LUT6   | 37410|
|9     |MUXF7  |  2560|
|10    |FDCE   | 20845|
|11    |FDPE   |     1|
|12    |FDRE   | 20736|
|13    |IBUF   | 20738|
|14    |OBUF   | 20737|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+-------+
|      |Instance |Module |Cells  |
+------+---------+-------+-------+
|1     |top      |       | 170285|
+------+---------+-------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:06 ; elapsed = 00:05:14 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 22823 ; free virtual = 211282
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:07 ; elapsed = 00:05:19 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 25195 ; free virtual = 213654
Synthesis Optimization Complete : Time (s): cpu = 00:04:07 ; elapsed = 00:05:19 . Memory (MB): peak = 1968.691 ; gain = 746.988 ; free physical = 25225 ; free virtual = 213659
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23310 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-101] Netlist 'PkEncode' is not ideal for floorplanning, since the cellview 'PkEncode' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:46 ; elapsed = 00:05:57 . Memory (MB): peak = 2046.770 ; gain = 836.645 ; free physical = 25064 ; free virtual = 213498
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/hshoaib/Athestia_sv/Athestia_sv.runs/synth_1/PkEncode.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2070.781 ; gain = 24.012 ; free physical = 24962 ; free virtual = 213410
INFO: [runtcl-4] Executing : report_utilization -file PkEncode_utilization_synth.rpt -pb PkEncode_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2070.781 ; gain = 0.000 ; free physical = 24947 ; free virtual = 213395
INFO: [Common 17-206] Exiting Vivado at Wed Dec 18 17:43:12 2024...
