{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570473067888 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570473067897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 12:31:07 2019 " "Processing started: Mon Oct 07 12:31:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570473067897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473067897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off block2 -c block2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off block2 -c block2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473067897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570473070992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570473070993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 1/block 2/files/fadder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 1/block 2/files/fadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fadder " "Found entity 1: fadder" {  } { { "../Files/fadder.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/fadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570473133527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473133527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 1/block 2/files/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 1/block 2/files/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "../Files/sevenseg.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570473133541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473133541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sjfre/documents/quartus files/lab 1/block 2/files/block2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sjfre/documents/quartus files/lab 1/block 2/files/block2.v" { { "Info" "ISGN_ENTITY_NAME" "1 block2 " "Found entity 1: block2" {  } { { "../Files/block2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/block2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570473133556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473133556 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "block2 " "Elaborating entity \"block2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570473133646 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 block2.v(60) " "Verilog HDL assignment warning at block2.v(60): truncated value with size 32 to match size of target (4)" {  } { { "../Files/block2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/block2.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1570473133679 "|block2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..8\] block2.v(11) " "Output port \"LEDR\[9..8\]\" at block2.v(11) has no driver" {  } { { "../Files/block2.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/block2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1570473133679 "|block2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sevenseg:U5 " "Elaborating entity \"sevenseg\" for hierarchy \"sevenseg:U5\"" {  } { { "../Files/block2.v" "U5" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/block2.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570473133687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fadder fadder:A1 " "Elaborating entity \"fadder\" for hierarchy \"fadder:A1\"" {  } { { "../Files/block2.v" "A1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/block2.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570473133730 ""}
{ "Error" "EVRFX_VDB_NET_ALREADY_DRIVEN_BY_INPUT" "b b fadder.v(14) " "Net \"b\" at fadder.v(14) is already driven by input port \"b\", and cannot be driven by another signal" {  } { { "../Files/fadder.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/fadder.v" 14 0 0 } }  } 0 10031 "Net \"%1!s!\" at %3!s! is already driven by input port \"%2!s!\", and cannot be driven by another signal" 0 0 "Analysis & Synthesis" 0 -1 1570473133734 ""}
{ "Error" "EVRFX_VDB_OBJ_DECL_HERE" "b fadder.v(3) " "\"b\" was declared at fadder.v(3)" {  } { { "../Files/fadder.v" "" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/fadder.v" 3 0 0 } }  } 0 10032 "\"%1!s!\" was declared at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473133734 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fadder:A1 " "Can't elaborate user hierarchy \"fadder:A1\"" {  } { { "../Files/block2.v" "A1" { Text "C:/Users/sjfre/Documents/Quartus Files/Lab 1/Block 2/Files/block2.v" 37 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570473133736 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570473134057 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 07 12:32:14 2019 " "Processing ended: Mon Oct 07 12:32:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570473134057 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570473134057 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570473134057 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473134057 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570473136881 ""}
