$date
	Wed May 15 14:57:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module JK_FF_tb $end
$var wire 1 ! Q_bar $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 ! Q_bar $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 " Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
0#
x"
x!
$end
#5000
1%
#10000
1!
0"
0%
1&
#15000
1%
#20000
0%
0&
#25000
1%
#30000
0%
#35000
1%
#40000
0%
1$
#45000
1%
#50000
0%
0$
1#
#55000
0!
1"
1%
#60000
0%
1$
#65000
1!
0"
1%
#70000
0%
0#
#75000
1%
#80000
0%
0$
1#
#85000
0!
1"
1%
#90000
0%
1$
#95000
1!
0"
1%
#100000
0%
#105000
0!
1"
1%
#110000
0%
#115000
1!
0"
1%
#120000
0%
#125000
0!
1"
1%
#130000
0%
#135000
1!
0"
1%
#140000
0%
