
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.771047                       # Number of seconds simulated
sim_ticks                                771046561000                       # Number of ticks simulated
final_tick                               771046561000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  97925                       # Simulator instruction rate (inst/s)
host_op_rate                                    97925                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               75504595                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678008                       # Number of bytes of host memory used
host_seconds                                 10211.92                       # Real time elapsed on the host
sim_insts                                  1000000001                       # Number of instructions simulated
sim_ops                                    1000000001                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           60288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       495284160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          495344448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        60288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         60288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    292073664                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       292073664                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          7738815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7739757                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       4563651                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4563651                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              78190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          642353115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             642431304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         78190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            78190                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       378801591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            378801591                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       378801591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             78190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         642353115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021232895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     7739757                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4563651                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7739757                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4563651                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              492755840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2588608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               291855872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               495344448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            292073664                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  40447                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3388                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            454300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            491952                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            490444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            488853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            494594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            496530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            477910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            500483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            472004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            485644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           470759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           484523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           482795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           496673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           451049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           460797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            287475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            289188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            288423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            286270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            292824                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            292426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            277526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            297041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            271646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            281660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           269179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           282323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           279849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           290788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           282180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291450                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  771046312000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7739757                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4563651                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4947976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1990183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  498030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  263115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 177529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 245121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 264675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 283425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 295719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 298160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 306669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 299342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 316841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 305796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 300125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 296087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 289549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 288544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 287936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 287697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7838412                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.098291                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.437489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   124.799123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      6091134     77.71%     77.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1394116     17.79%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       148042      1.89%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37574      0.48%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        52739      0.67%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5140      0.07%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2677      0.03%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6786      0.09%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       100204      1.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7838412                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.107868                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.898910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.440806                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       283950     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           68      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284022                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.052750                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.334464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           275954     97.16%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              767      0.27%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             6801      2.39%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              474      0.17%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284022                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 209218366250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            353580428750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                38496550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27173.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45923.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       639.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       378.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    642.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    378.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2272738                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2148407                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.11                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62669.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    36.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE     7937144000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF     25746760000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT    737362411500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                   1021232895                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq             4976371                       # Transaction distribution
system.membus.trans_dist::ReadResp            4976371                       # Transaction distribution
system.membus.trans_dist::Writeback           4563651                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2763386                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2763386                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port     20041281                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20043165                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        60288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    787357824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total           787418112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus              787418112                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         51296433500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8869748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        72529679250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.4                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups               144719042                       # Number of BP lookups
system.cpu.branchPred.condPredicted         137611566                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          18406159                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 1729308                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    204951357                       # DTB read hits
system.cpu.dtb.read_misses                     999949                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                205951306                       # DTB read accesses
system.cpu.dtb.write_hits                   148539893                       # DTB write hits
system.cpu.dtb.write_misses                   1675271                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses               150215164                       # DTB write accesses
system.cpu.dtb.data_hits                    353491250                       # DTB hits
system.cpu.dtb.data_misses                    2675220                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                356166470                       # DTB accesses
system.cpu.itb.fetch_hits                    28998412                       # ITB hits
system.cpu.itb.fetch_misses                        40                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                28998452                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   33                       # Number of system calls
system.cpu.numCycles                       1542093123                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.branch_predictor.predictedTaken    114881425                       # Number of Branches Predicted As Taken (True).
system.cpu.branch_predictor.predictedNotTaken     29837617                       # Number of Branches Predicted As Not Taken (False).
system.cpu.regfile_manager.intRegFileReads   1016262800                       # Number of Reads from Int. Register File
system.cpu.regfile_manager.intRegFileWrites    710130765                       # Number of Writes to Int. Register File
system.cpu.regfile_manager.intRegFileAccesses   1726393565                       # Total Accesses (Read+Write) to the Int. Register File
system.cpu.regfile_manager.floatRegFileReads          152                       # Number of Reads from FP Register File
system.cpu.regfile_manager.floatRegFileWrites          145                       # Number of Writes to FP Register File
system.cpu.regfile_manager.floatRegFileAccesses          297                       # Total Accesses (Read+Write) to the FP Register File
system.cpu.regfile_manager.regForwards      337389542                       # Number of Registers Read Through Forwarding Logic
system.cpu.agen_unit.agens                  361798808                       # Number of Address Generations
system.cpu.execution_unit.predictedTakenIncorrect      1379000                       # Number of Branches Incorrectly Predicted As Taken.
system.cpu.execution_unit.predictedNotTakenIncorrect     14351844                       # Number of Branches Incorrectly Predicted As Not Taken).
system.cpu.execution_unit.mispredicted       15730844                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.predicted         121491074                       # Number of Branches Incorrectly Predicted
system.cpu.execution_unit.mispredictPct     11.463798                       # Percentage of Incorrect Branches Predicts
system.cpu.execution_unit.executions        650091039                       # Number of Instructions Executed.
system.cpu.mult_div_unit.multiplies               377                       # Number of Multipy Operations Executed
system.cpu.mult_div_unit.divides                    0                       # Number of Divide Operations Executed
system.cpu.contextSwitches                          1                       # Number of context switches
system.cpu.threadCycles                     915220480                       # Total Number of Cycles A Thread Was Active in CPU (Per-Thread)
system.cpu.smtCycles                                0                       # Total number of cycles that the CPU was in SMT-mode
system.cpu.timesIdled                         8108744                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                       824701172                       # Number of cycles cpu's stages were not processed
system.cpu.runCycles                        717391951                       # Number of cycles cpu stages are processed.
system.cpu.activity                         46.520663                       # Percentage of cycles cpu is active
system.cpu.comLoads                         204226654                       # Number of Load instructions committed
system.cpu.comStores                        148539535                       # Number of Store instructions committed
system.cpu.comBranches                      136517689                       # Number of Branches instructions committed
system.cpu.comNops                            6115632                       # Number of Nop instructions committed
system.cpu.comNonSpec                              33                       # Number of Non-Speculative instructions committed
system.cpu.comInts                          504600229                       # Number of Integer instructions committed
system.cpu.comFloats                               86                       # Number of Floating Point instructions committed
system.cpu.committedInsts                  1000000001                       # Number of Instructions committed (Per-Thread)
system.cpu.committedOps                    1000000001                       # Number of Ops committed (Per-Thread)
system.cpu.smtCommittedInsts                        0                       # Number of SMT Instructions committed (Per-Thread)
system.cpu.committedInsts_total            1000000001                       # Number of Instructions committed (Total)
system.cpu.cpi                               1.542093                       # CPI: Cycles Per Instruction (Per-Thread)
system.cpu.smt_cpi                                nan                       # CPI: Total SMT-CPI
system.cpu.cpi_total                         1.542093                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.648469                       # IPC: Instructions Per Cycle (Per-Thread)
system.cpu.smt_ipc                                nan                       # IPC: Total SMT-IPC
system.cpu.ipc_total                         0.648469                       # IPC: Total IPC of All Threads
system.cpu.stage0.idleCycles               1009138318                       # Number of cycles 0 instructions are processed.
system.cpu.stage0.runCycles                 532954805                       # Number of cycles 1+ instructions are processed.
system.cpu.stage0.utilization               34.560481                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage1.idleCycles               1031390230                       # Number of cycles 0 instructions are processed.
system.cpu.stage1.runCycles                 510702893                       # Number of cycles 1+ instructions are processed.
system.cpu.stage1.utilization               33.117513                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage2.idleCycles               1030045495                       # Number of cycles 0 instructions are processed.
system.cpu.stage2.runCycles                 512047628                       # Number of cycles 1+ instructions are processed.
system.cpu.stage2.utilization               33.204715                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage3.idleCycles               1342826549                       # Number of cycles 0 instructions are processed.
system.cpu.stage3.runCycles                 199266574                       # Number of cycles 1+ instructions are processed.
system.cpu.stage3.utilization               12.921825                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.stage4.idleCycles               1018428526                       # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles                 523664597                       # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization               33.958040                       # Percentage of cycles stage was utilized (processing insts).
system.cpu.icache.tags.replacements               449                       # number of replacements
system.cpu.icache.tags.tagsinuse           455.719127                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28997165                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          30782.553079                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   455.719127                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.890076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.890076                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          57997762                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         57997762                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     28997165                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28997165                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      28997165                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28997165                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     28997165                       # number of overall hits
system.cpu.icache.overall_hits::total        28997165                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1245                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1245                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1245                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1245                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1245                       # number of overall misses
system.cpu.icache.overall_misses::total          1245                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     58406247                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     58406247                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     58406247                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     58406247                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     58406247                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     58406247                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     28998410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28998410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     28998410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28998410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     28998410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28998410                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000043                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000043                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46912.648193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46912.648193                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46912.648193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46912.648193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46912.648193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46912.648193                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          123                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          303                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          303                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          303                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          942                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          942                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          942                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          942                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          942                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     44700252                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44700252                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     44700252                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44700252                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     44700252                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44700252                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47452.496815                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47452.496815                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47452.496815                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47452.496815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47452.496815                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47452.496815                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements           7737791                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1021.997631                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           342489638                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7738815                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.256083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1901847500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1021.997631                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998045                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          291                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         713271195                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        713271195                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    198587818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       198587818                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    143901732                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      143901732                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     342489550                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        342489550                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    342489550                       # number of overall hits
system.cpu.dcache.overall_hits::total       342489550                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      5638791                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5638791                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      4637757                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4637757                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data     10276548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10276548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     10276548                       # number of overall misses
system.cpu.dcache.overall_misses::total      10276548                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 385433429000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 385433429000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 319678502250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 319678502250                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       346500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       346500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 705111931250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 705111931250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 705111931250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 705111931250                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    204226609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    204226609                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    148539489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    148539489                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    352766098                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    352766098                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    352766098                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    352766098                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.027610                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027610                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.031222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031222                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.086957                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029131                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68353.912922                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68353.912922                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 68929.549834                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68929.549834                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        86625                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86625                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 68613.695109                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 68613.695109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 68613.695109                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 68613.695109                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     35988019                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1718                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            934181                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              17                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.523604                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   101.058824                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      4563651                       # number of writebacks
system.cpu.dcache.writebacks::total           4563651                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       663301                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       663301                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1874436                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1874436                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2537737                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2537737                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2537737                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2537737                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      4975490                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4975490                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      2763321                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2763321                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7738811                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7738811                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7738811                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7738811                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 325043362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 325043362500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 203589381250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 203589381250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       333000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 528632743750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 528632743750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 528632743750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 528632743750                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.024363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.018603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.086957                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.021938                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021938                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.021938                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021938                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 65328.914841                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65328.914841                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73675.617581                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73675.617581                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        83250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        83250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 68309.297610                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68309.297610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 68309.297610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68309.297610                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
