package riscv.ai

import circt.stage.ChiselStage

/**
 * ç”Ÿæˆ RISC-V AI åŠ é€Ÿå™¨èŠ¯ç‰‡çš„ Verilog ä»£ç 
 */
object RiscvAiChipMain extends App {
  println("Generating RISC-V AI Accelerator Chip Verilog...")
  
  ChiselStage.emitSystemVerilogFile(
    new RiscvAiChip,
    firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
    args = Array("--target-dir", "generated")
  )
  
  // åå¤„ç†: æ¸…ç†ç”Ÿæˆçš„æ–‡ä»¶
  println("\nPost-processing generated files...")
  PostProcessVerilog.cleanupVerilogFile("generated/RiscvAiChip.sv")
  
  println("\nâœ… Verilog generation complete!")
  println("Output directory: generated/")
  println("Main file: generated/RiscvAiChip.sv")
  println("\nğŸ’¡ æ–‡ä»¶å·²ä¼˜åŒ–ï¼Œå¯ç›´æ¥ç”¨äºç»¼åˆ")
}

/**
 * ç”Ÿæˆ RISC-V AI ç³»ç»Ÿçš„ Verilog ä»£ç  (åŒ…å«æ›´å¤šç»†èŠ‚)
 */
object RiscvAiSystemMain extends App {
  println("Generating RISC-V AI System Verilog...")
  
  ChiselStage.emitSystemVerilogFile(
    new RiscvAiSystem(),
    firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
    args = Array("--target-dir", "generated")
  )
  
  // åå¤„ç†: æ¸…ç†ç”Ÿæˆçš„æ–‡ä»¶
  println("\nPost-processing generated files...")
  PostProcessVerilog.cleanupVerilogFile("generated/RiscvAiSystem.sv")
  
  println("\nâœ… Verilog generation complete!")
  println("Output directory: generated/")
  println("Main file: generated/RiscvAiSystem.sv")
}

/**
 * ç”Ÿæˆç‹¬ç«‹çš„ AI åŠ é€Ÿå™¨ Verilog ä»£ç 
 */
object CompactScaleAiChipMain extends App {
  println("Generating Compact Scale AI Chip Verilog...")
  
  ChiselStage.emitSystemVerilogFile(
    new CompactScaleAiChip(),
    firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
    args = Array("--target-dir", "generated")
  )
  
  // åå¤„ç†: æ¸…ç†ç”Ÿæˆçš„æ–‡ä»¶
  println("\nPost-processing generated files...")
  PostProcessVerilog.cleanupVerilogFile("generated/CompactScaleAiChip.sv")
  
  println("\nâœ… Verilog generation complete!")
  println("Output directory: generated/")
  println("Main file: generated/CompactScaleAiChip.sv")
}

/**
 * ç”Ÿæˆ BitNet ä¸“ç”¨ AI åŠ é€ŸèŠ¯ç‰‡ Verilog ä»£ç 
 * ç‰¹ç‚¹ï¼š
 * - 16ä¸ª BitNet è®¡ç®—å•å…ƒï¼ˆæ— ä¹˜æ³•å™¨ï¼Œåªç”¨åŠ å‡æ³•ï¼‰
 * - 2ä¸ª 16x16 BitNet çŸ©é˜µä¹˜æ³•å™¨
 * - å‹ç¼©æƒé‡å­˜å‚¨ï¼ˆ2-bit/æƒé‡ï¼‰
 * - ç›®æ ‡ï¼šæ§åˆ¶åœ¨ 50,000 instances ä»¥å†…
 */
object BitNetScaleAiChipMain extends App {
  println("Generating BitNet Scale AI Chip Verilog...")
  println("Configuration:")
  println("  - 16 BitNet Compute Units (no multipliers)")
  println("  - 2x 16x16 Matrix Multipliers")
  println("  - 2-bit compressed weights")
  println("  - Target: <50K instances")
  
  ChiselStage.emitSystemVerilogFile(
    new BitNetScaleAiChip(
      dataWidth = 16,
      matrixSize = 16,
      numComputeUnits = 16,
      numMatrixUnits = 2,
      memoryDepth = 1024,
      addrWidth = 10
    ),
    firtoolOpts = Array("-disable-all-randomization", "-strip-debug-info"),
    args = Array("--target-dir", "generated")
  )
  
  // åå¤„ç†: æ¸…ç†ç”Ÿæˆçš„æ–‡ä»¶
  println("\nPost-processing generated files...")
  PostProcessVerilog.cleanupVerilogFile("generated/BitNetScaleAiChip.sv")
  
  println("\nâœ… BitNet Verilog generation complete!")
  println("Output directory: generated/")
  println("Main file: generated/BitNetScaleAiChip.sv")
  println("\nğŸ’¡ BitNet èŠ¯ç‰‡ç‰¹ç‚¹:")
  println("   - æ— ä¹˜æ³•å™¨è®¾è®¡ï¼ŒåŠŸè€—æä½")
  println("   - æƒé‡å‹ç¼©è‡³ 2-bitï¼Œå­˜å‚¨æ•ˆç‡é«˜")
  println("   - ä¸“ä¸º {-1, 0, +1} æƒé‡ä¼˜åŒ–")
  println("   - å¯ç›´æ¥ç”¨äºç»¼åˆå’Œæµç‰‡")
}
