Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Mar  2 22:50:55 2016
| Host         : mike-HP-Z600-Workstation running 64-bit elementary OS Freya
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file zybo_dvi_input_wrapper_timing_summary_routed.rpt -rpx zybo_dvi_input_wrapper_timing_summary_routed.rpx
| Design       : zybo_dvi_input_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 161 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.750        0.000                      0                 1264        0.057        0.000                      0                 1264       -0.455       -6.404                      15                   598  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                    ------------         ----------      --------------
clk                                      {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_input_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
  clkfbout_zybo_dvi_input_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
clk_fpga_0                               {0.000 5.000}        10.000          100.000         
hdmi_clk_p                               {0.000 3.030}        6.060           165.017         
  CLKFBIN                                {0.000 3.030}        6.060           165.017         
  DVI_ClkGenerator_n_4                   {0.000 0.606}        1.212           825.083         
    PixelClk_int                         {0.000 2.424}        6.060           165.017         
sys_clk_pin                              {0.000 4.000}        8.000           125.000         
  clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_zybo_dvi_input_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_input_clk_wiz_0_0          0.750        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_zybo_dvi_input_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
hdmi_clk_p                                                                                                                                                                                 1.530        0.000                       0                     1  
  CLKFBIN                                                                                                                                                                                  4.811        0.000                       0                     2  
  DVI_ClkGenerator_n_4                                                                                                                                                                    -0.455       -6.404                      15                    15  
    PixelClk_int                               1.482        0.000                      0                  913        0.077        0.000                      0                  913        1.174        0.000                       0                   412  
sys_clk_pin                                                                                                                                                                                2.000        0.000                       0                     1  
  clk_out1_zybo_dvi_input_clk_wiz_0_0_1        0.751        0.000                      0                  345        0.122        0.000                      0                  345        0.264        0.000                       0                   164  
  clkfbout_zybo_dvi_input_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_zybo_dvi_input_clk_wiz_0_0_1  clk_out1_zybo_dvi_input_clk_wiz_0_0          0.750        0.000                      0                  345        0.057        0.000                      0                  345  
clk_out1_zybo_dvi_input_clk_wiz_0_0    clk_out1_zybo_dvi_input_clk_wiz_0_0_1        0.750        0.000                      0                  345        0.057        0.000                      0                  345  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                             From Clock                             To Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                             ----------                             --------                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                      PixelClk_int                           PixelClk_int                                 2.778        0.000                      0                    3        0.490        0.000                      0                    3  
**async_default**                      clk_out1_zybo_dvi_input_clk_wiz_0_0    clk_out1_zybo_dvi_input_clk_wiz_0_0          3.343        0.000                      0                    3        0.445        0.000                      0                    3  
**async_default**                      clk_out1_zybo_dvi_input_clk_wiz_0_0_1  clk_out1_zybo_dvi_input_clk_wiz_0_0          3.343        0.000                      0                    3        0.380        0.000                      0                    3  
**async_default**                      clk_out1_zybo_dvi_input_clk_wiz_0_0    clk_out1_zybo_dvi_input_clk_wiz_0_0_1        3.343        0.000                      0                    3        0.380        0.000                      0                    3  
**async_default**                      clk_out1_zybo_dvi_input_clk_wiz_0_0_1  clk_out1_zybo_dvi_input_clk_wiz_0_0_1        3.343        0.000                      0                    3        0.445        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.320ns (34.757%)  route 2.478ns (65.243%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.362     1.661    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.320ns (34.757%)  route 2.478ns (65.243%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.362     1.661    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.320ns (36.159%)  route 2.331ns (63.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 3.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.215     1.514    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.558     3.208    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.805    
                         clock uncertainty           -0.065     2.740    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.535    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.320ns (36.159%)  route 2.331ns (63.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 3.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.215     1.514    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.558     3.208    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.402     2.805    
                         clock uncertainty           -0.065     2.740    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.535    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.320ns (35.511%)  route 2.397ns (64.489%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.785     1.254    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.326     1.580 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.580    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.031     2.807    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.807    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.320ns (35.549%)  route 2.393ns (64.451%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.781     1.250    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.326     1.576 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.576    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.029     2.805    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.375    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.379    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582    -0.427    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850    -0.192    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.427    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.060    -0.367    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.164    -0.267 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y77         FDPE (Hold_fdpe_C_D)         0.060    -0.371    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.558    -0.451    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDPE (Prop_fdpe_C_Q)         0.164    -0.287 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.231    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.451    
    SLICE_X34Y90         FDPE (Hold_fdpe_C_D)         0.060    -0.391    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y74         FDPE (Hold_fdpe_C_D)         0.060    -0.374    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.266 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.060    -0.370    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582    -0.427    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850    -0.192    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.427    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.053    -0.374    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.576    -0.433    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.170    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.070    -0.348    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.311    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_input_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X32Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X35Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y70     zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clkfbout_zybo_dvi_input_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_input_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  zybo_dvi_input_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_clk_p
  To Clock:  hdmi_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.530ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_clk_p
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { hdmi_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.500         3.030       1.530      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.811ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.030 }
Period(ns):         6.060
Sources:            { zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.060       4.811      MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.060       93.940     MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.060       207.300    MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  DVI_ClkGenerator_n_4
  To Clock:  DVI_ClkGenerator_n_4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :           15  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -6.404ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DVI_ClkGenerator_n_4
Waveform(ns):       { 0.000 0.606 }
Period(ns):         1.212
Sources:            { zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y91     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y98     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y97     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         1.212       -0.455     ILOGIC_X0Y95     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         1.212       -0.455     ILOGIC_X0Y95     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.212       212.148    MMCME2_ADV_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        1.482ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.482ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 1.054ns (24.744%)  route 3.206ns (75.256%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.316     6.990    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.146     7.136 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=4, routed)           0.797     7.933    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=1, routed)           0.526     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.566     9.477    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt
    SLICE_X39Y97         FDSE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y97         FDSE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[0]/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X39Y97         FDSE (Setup_fdse_C_CE)      -0.205    10.959    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[0]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  1.482    

Slack (MET) :             1.489ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.253ns  (logic 1.054ns (24.785%)  route 3.199ns (75.215%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.316     6.990    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.146     7.136 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=4, routed)           0.797     7.933    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=1, routed)           0.526     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.559     9.470    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt
    SLICE_X37Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X37Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[3]/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X37Y98         FDRE (Setup_fdre_C_CE)      -0.205    10.959    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[3]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  1.489    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.196ns (28.233%)  route 3.040ns (71.767%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.824     5.218    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.419     5.637 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/Q
                         net (fo=20, routed)          1.147     6.784    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[4]
    SLICE_X38Y97         LUT4 (Prop_lut4_I3_O)        0.325     7.109 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=4, routed)           0.797     7.907    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.235 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=1, routed)           0.526     8.761    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.570     9.454    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[10]/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X41Y98         FDRE (Setup_fdre_C_CE)      -0.205    10.959    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[10]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.504ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.236ns  (logic 1.196ns (28.233%)  route 3.040ns (71.767%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.218ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.824     5.218    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDRE (Prop_fdre_C_Q)         0.419     5.637 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/Q
                         net (fo=20, routed)          1.147     6.784    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[4]
    SLICE_X38Y97         LUT4 (Prop_lut4_I3_O)        0.325     7.109 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=4, routed)           0.797     7.907    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.235 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=1, routed)           0.526     8.761    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.885 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.570     9.454    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X41Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X41Y98         FDRE (Setup_fdre_C_CE)      -0.205    10.959    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[8]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  1.504    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.054ns (25.584%)  route 3.066ns (74.416%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.316     6.990    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.146     7.136 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=4, routed)           0.797     7.933    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=1, routed)           0.526     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.426     9.337    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[2]/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X39Y99         FDRE (Setup_fdre_C_CE)      -0.205    10.959    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[2]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.054ns (25.584%)  route 3.066ns (74.416%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.316     6.990    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.146     7.136 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=4, routed)           0.797     7.933    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=1, routed)           0.526     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.426     9.337    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X39Y99         FDRE (Setup_fdre_C_CE)      -0.205    10.959    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[4]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.054ns (25.584%)  route 3.066ns (74.416%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.316     6.990    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.146     7.136 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=4, routed)           0.797     7.933    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=1, routed)           0.526     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.426     9.337    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X39Y99         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X39Y99         FDRE (Setup_fdre_C_CE)      -0.205    10.959    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[9]
  -------------------------------------------------------------------
                         required time                         10.959    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.088ns (26.277%)  route 3.053ns (73.723%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 10.827 - 6.060 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.822     5.216    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y91         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=21, routed)          0.986     6.621    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg_n_0_[8]
    SLICE_X36Y88         LUT5 (Prop_lut5_I1_O)        0.297     6.918 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__4/O
                         net (fo=4, routed)           0.591     7.509    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__4_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I0_O)        0.124     7.633 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_9__0/O
                         net (fo=1, routed)           0.488     8.121    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_9__0_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=13, routed)          0.503     8.748    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.872 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.485     9.357    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.760    10.827    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]/C
                         clock pessimism              0.423    11.250    
                         clock uncertainty           -0.053    11.197    
    SLICE_X39Y90         FDRE (Setup_fdre_C_CE)      -0.205    10.992    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[4]
  -------------------------------------------------------------------
                         required time                         10.992    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.635ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.088ns (26.277%)  route 3.053ns (73.723%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 10.827 - 6.060 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.822     5.216    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X37Y91         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y91         FDRE (Prop_fdre_C_Q)         0.419     5.635 f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg[8]/Q
                         net (fo=21, routed)          0.986     6.621    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pState_reg_n_0_[8]
    SLICE_X36Y88         LUT5 (Prop_lut5_I1_O)        0.297     6.918 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__4/O
                         net (fo=4, routed)           0.591     7.509    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/iIn_q_i_2__4_n_0
    SLICE_X36Y91         LUT5 (Prop_lut5_I0_O)        0.124     7.633 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_9__0/O
                         net (fo=1, routed)           0.488     8.121    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_9__0_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.245 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_5__0/O
                         net (fo=13, routed)          0.503     8.748    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pEyeOpenRst
    SLICE_X38Y91         LUT4 (Prop_lut4_I3_O)        0.124     8.872 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1/O
                         net (fo=5, routed)           0.485     9.357    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap[5]_i_1__1_n_0
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.760    10.827    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/PixelClk_int
    SLICE_X39Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]/C
                         clock pessimism              0.423    11.250    
                         clock uncertainty           -0.053    11.197    
    SLICE_X39Y90         FDRE (Setup_fdre_C_CE)      -0.205    10.992    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PhaseAlignX/pCenterTap_reg[5]
  -------------------------------------------------------------------
                         required time                         10.992    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 1.054ns (25.584%)  route 3.066ns (74.416%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.217ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.823     5.217    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X40Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         FDRE (Prop_fdre_C_Q)         0.456     5.673 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[1]/Q
                         net (fo=18, routed)          1.316     6.990    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg_n_0_[1]
    SLICE_X38Y97         LUT4 (Prop_lut4_I1_O)        0.146     7.136 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0/O
                         net (fo=4, routed)           0.797     7.933    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pCenterTap[5]_i_3__0_n_0
    SLICE_X39Y98         LUT6 (Prop_lut6_I1_O)        0.328     8.261 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0/O
                         net (fo=1, routed)           0.526     8.787    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_4__0_n_0
    SLICE_X38Y98         LUT6 (Prop_lut6_I5_O)        0.124     8.911 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState[10]_i_1__0/O
                         net (fo=11, routed)          0.426     9.337    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pStateNxt
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/CLK
    SLICE_X38Y98         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[5]/C
                         clock pessimism              0.387    11.217    
                         clock uncertainty           -0.053    11.164    
    SLICE_X38Y98         FDRE (Setup_fdre_C_CE)      -0.169    10.995    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/PhaseAlignX/pState_reg[5]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  1.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.049%)  route 0.261ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.261     2.236    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.049%)  route 0.261ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.261     2.236    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.049%)  route 0.261ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.261     2.236    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.049%)  route 0.261ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.261     2.236    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.049%)  route 0.261ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.261     2.236    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.049%)  route 0.261ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.261     2.236    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y90         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     2.158    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.049%)  route 0.261ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.261     2.236    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y90         RAMS32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y90         RAMS32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.158    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.049%)  route 0.261ns (64.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/PixelClk_int
    SLICE_X40Y90         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pWrA_reg[1]/Q
                         net (fo=20, routed)          0.261     2.236    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/ADDRD1
    SLICE_X42Y90         RAMS32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/WCLK
    SLICE_X42Y90         RAMS32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y90         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     2.158    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.171%)  route 0.201ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.201     2.176    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X42Y92         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X42Y92         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             PixelClk_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.171%)  route 0.201ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.262     1.833    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/CLK
    SLICE_X43Y91         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y91         FDRE (Prop_fdre_C_Q)         0.141     1.974 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pWrA_reg[3]/Q
                         net (fo=18, routed)          0.201     2.176    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/ADDRD3
    SLICE_X42Y92         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.299     2.161    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/WCLK
    SLICE_X42Y92         RAMD32                                       r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.311     1.849    
    SLICE_X42Y92         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     2.089    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_int
Waveform(ns):       { 0.000 2.424 }
Period(ns):         6.060
Sources:            { zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     IDELAYE2/C        n/a            2.360         6.060       3.700      IDELAY_X0Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         6.060       3.700      IDELAY_X0Y98    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     IDELAYE2/C        n/a            2.360         6.060       3.700      IDELAY_X0Y96    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/InputDelay/C
Min Period        n/a     BUFG/I            n/a            2.155         6.060       3.905      BUFGCTRL_X0Y17  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateBUFG.ResyncToBUFG_X/InstBUFG/I
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y91    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y96    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y98    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y97    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y95    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/InputSERDES_X/DeserializerSlave/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         6.060       4.393      ILOGIC_X0Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/InputSERDES_X/DeserializerMaster/CLKDIV
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         3.636       2.386      SLICE_X42Y90    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_6_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y92    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y89    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y89    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y89    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y89    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         2.424       1.174      SLICE_X42Y89    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/ChannelBondX/pFIFO_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.320ns (34.757%)  route 2.478ns (65.243%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.362     1.661    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.320ns (34.757%)  route 2.478ns (65.243%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.362     1.661    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.572    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.572    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.320ns (36.159%)  route 2.331ns (63.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 3.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.215     1.514    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.558     3.208    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.805    
                         clock uncertainty           -0.065     2.741    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.536    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.320ns (36.159%)  route 2.331ns (63.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 3.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.215     1.514    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.558     3.208    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.402     2.805    
                         clock uncertainty           -0.065     2.741    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.536    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.536    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.320ns (35.511%)  route 2.397ns (64.489%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.785     1.254    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.326     1.580 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.580    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.031     2.808    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.808    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.320ns (35.549%)  route 2.393ns (64.451%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.781     1.250    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.326     1.576 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.576    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.777    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.029     2.806    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.806    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.375    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.379    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582    -0.427    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850    -0.192    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.427    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.060    -0.367    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.164    -0.267 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y77         FDPE (Hold_fdpe_C_D)         0.060    -0.371    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.558    -0.451    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDPE (Prop_fdpe_C_Q)         0.164    -0.287 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.231    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.451    
    SLICE_X34Y90         FDPE (Hold_fdpe_C_D)         0.060    -0.391    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
    SLICE_X42Y74         FDPE (Hold_fdpe_C_D)         0.060    -0.374    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.266 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.060    -0.370    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582    -0.427    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850    -0.192    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.427    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.053    -0.374    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.576    -0.433    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.170    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.070    -0.348    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.311    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_zybo_dvi_input_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X0Y1   zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X35Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X32Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X38Y64     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/END_O_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1   zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X40Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dScl_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X41Y66     zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dSda_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X35Y87     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/rTimeoutCnt_reg[9]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X35Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseOvf/iIn_q_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X42Y70     zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X32Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X33Y96     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[12]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X34Y90     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X33Y93     zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/rTimeoutCnt_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clkfbout_zybo_dvi_input_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_zybo_dvi_input_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18  zybo_dvi_input_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y1  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.320ns (34.757%)  route 2.478ns (65.243%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.362     1.661    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.320ns (34.757%)  route 2.478ns (65.243%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.362     1.661    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.320ns (36.159%)  route 2.331ns (63.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 3.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.215     1.514    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.558     3.208    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.805    
                         clock uncertainty           -0.065     2.740    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.535    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.320ns (36.159%)  route 2.331ns (63.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 3.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.215     1.514    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.558     3.208    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.402     2.805    
                         clock uncertainty           -0.065     2.740    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.535    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.320ns (35.511%)  route 2.397ns (64.489%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.785     1.254    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.326     1.580 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.580    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.031     2.807    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.807    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.320ns (35.549%)  route 2.393ns (64.451%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.781     1.250    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.326     1.576 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.576    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.029     2.805    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.310    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.314    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582    -0.427    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850    -0.192    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.427    
                         clock uncertainty            0.065    -0.362    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.060    -0.302    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.164    -0.267 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X42Y77         FDPE (Hold_fdpe_C_D)         0.060    -0.306    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.558    -0.451    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDPE (Prop_fdpe_C_Q)         0.164    -0.287 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.231    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.451    
                         clock uncertainty            0.065    -0.386    
    SLICE_X34Y90         FDPE (Hold_fdpe_C_D)         0.060    -0.326    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y74         FDPE (Hold_fdpe_C_D)         0.060    -0.309    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.266 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
                         clock uncertainty            0.065    -0.365    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.060    -0.305    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582    -0.427    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850    -0.192    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.427    
                         clock uncertainty            0.065    -0.362    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.053    -0.309    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.576    -0.433    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.170    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.070    -0.283    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.246    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[4]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.958ns  (logic 1.320ns (33.354%)  route 2.638ns (66.646%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.522     1.821    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[6]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.821    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.320ns (34.757%)  route 2.478ns (65.243%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.362     1.661    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 1.320ns (34.757%)  route 2.478ns (65.243%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.362     1.661    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X39Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.571    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]
  -------------------------------------------------------------------
                         required time                          2.571    
                         arrival time                          -1.661    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.320ns (36.159%)  route 2.331ns (63.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 3.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.215     1.514    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.558     3.208    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]/C
                         clock pessimism             -0.402     2.805    
                         clock uncertainty           -0.065     2.740    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.535    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[0]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.320ns (36.159%)  route 2.331ns (63.841%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.792ns = ( 3.208 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.504     0.973    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.326     1.299 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1/O
                         net (fo=8, routed)           0.215     1.514    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_1_n_0
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.558     3.208    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X40Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]/C
                         clock pessimism             -0.402     2.805    
                         clock uncertainty           -0.065     2.740    
    SLICE_X40Y64         FDRE (Setup_fdre_C_CE)      -0.205     2.535    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[7]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -1.514    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.320ns (35.511%)  route 2.397ns (64.489%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.785     1.254    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.326     1.580 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.580    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[3]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.031     2.807    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                          2.807    
                         arrival time                          -1.580    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.713ns  (logic 1.320ns (35.549%)  route 2.393ns (64.451%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.793ns = ( 3.207 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.137ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.730    -2.137    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X39Y66         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDRE (Prop_fdre_C_Q)         0.419    -1.718 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl_reg/Q
                         net (fo=9, routed)           0.470    -1.247    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/ddScl
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.299    -0.948 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.467    -0.481    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.124    -0.357 f  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4/O
                         net (fo=1, routed)           0.674     0.317    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_4_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152     0.469 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3/O
                         net (fo=12, routed)          0.781     1.250    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[7]_i_3_n_0
    SLICE_X37Y64         LUT3 (Prop_lut3_I1_O)        0.326     1.576 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.576    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte[1]_i_1_n_0
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.557     3.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/RefClk
    SLICE_X37Y64         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism             -0.365     2.841    
                         clock uncertainty           -0.065     2.776    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)        0.029     2.805    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          2.805    
                         arrival time                          -1.576    
  -------------------------------------------------------------------
                         slack                                  1.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.075    -0.310    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.450ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.559    -0.450    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y96         FDPE (Prop_fdpe_C_Q)         0.141    -0.309 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.253    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X33Y96         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.236    -0.450    
                         clock uncertainty            0.065    -0.385    
    SLICE_X33Y96         FDPE (Hold_fdpe_C_D)         0.071    -0.314    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582    -0.427    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850    -0.192    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.427    
                         clock uncertainty            0.065    -0.362    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.060    -0.302    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.164    -0.267 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X42Y77         FDPE (Hold_fdpe_C_D)         0.060    -0.306    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.214ns
    Source Clock Delay      (SCD):    -0.451ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.558    -0.451    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y90         FDPE (Prop_fdpe_C_Q)         0.164    -0.287 r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.231    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.828    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/RefClk
    SLICE_X34Y90         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.237    -0.451    
                         clock uncertainty            0.065    -0.386    
    SLICE_X34Y90         FDPE (Hold_fdpe_C_D)         0.060    -0.326    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.200ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.164    -0.270 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.214    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.842    -0.200    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.234    -0.434    
                         clock uncertainty            0.065    -0.369    
    SLICE_X42Y74         FDPE (Hold_fdpe_C_D)         0.060    -0.309    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.195ns
    Source Clock Delay      (SCD):    -0.430ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.579    -0.430    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164    -0.266 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.210    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.847    -0.195    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/RefClk
    SLICE_X42Y70         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.430    
                         clock uncertainty            0.065    -0.365    
    SLICE_X42Y70         FDRE (Hold_fdre_C_D)         0.060    -0.305    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.192ns
    Source Clock Delay      (SCD):    -0.427ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.582    -0.427    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.263 r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.207    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.850    -0.192    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/RefClk
    SLICE_X42Y67         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.235    -0.427    
                         clock uncertainty            0.065    -0.362    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.053    -0.309    zybo_dvi_input_i/dvi2rgb_0/U0/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.433ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.576    -0.433    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y76         FDRE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y76         FDRE (Prop_fdre_C_Q)         0.164    -0.269 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.099    -0.170    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Locked_q_reg_n_0_[0]
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X41Y77         FDCE (Hold_fdce_C_D)         0.070    -0.283    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/Q
                         net (fo=1, routed)           0.059    -0.224    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[1]
    SLICE_X42Y72         LUT2 (Prop_lut2_I1_O)        0.098    -0.126 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q[0]_i_1_n_0
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.234    -0.431    
                         clock uncertainty            0.065    -0.366    
    SLICE_X42Y72         FDPE (Hold_fdpe_C_D)         0.120    -0.246    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  PixelClk_int
  To Clock:  PixelClk_int

Setup :            0  Failing Endpoints,  Worst Slack        2.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.675ns  (logic 0.419ns (15.663%)  route 2.256ns (84.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 10.829 - 6.060 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.817     5.211    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X41Y85         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.256     7.886    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X43Y94         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.762    10.829    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X43Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    11.251    
                         clock uncertainty           -0.053    11.198    
    SLICE_X43Y94         FDPE (Recov_fdpe_C_PRE)     -0.534    10.664    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.664    
                         arrival time                          -7.886    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        2.555ns  (logic 0.419ns (16.402%)  route 2.136ns (83.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 10.830 - 6.060 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.817     5.211    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X41Y85         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          2.136     7.766    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X41Y97         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.763    10.830    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X41Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.422    11.252    
                         clock uncertainty           -0.053    11.199    
    SLICE_X41Y97         FDPE (Recov_fdpe_C_PRE)     -0.534    10.665    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.665    
                         arrival time                          -7.766    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (recovery check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.060ns  (PixelClk_int rise@6.060ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.419ns (38.704%)  route 0.664ns (61.296%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 10.827 - 6.060 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.080ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.926     0.926 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.285     2.211    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.089     2.300 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           1.063     3.363    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         1.031     4.394 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.817     5.211    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X41Y85         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.664     6.294    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X39Y89         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      6.060     6.060 r  
    H16                                               0.000     6.060 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     6.060    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.883     6.943 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           1.162     8.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.084     8.189 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.960     9.149    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.918    10.067 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.760    10.827    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X39Y89         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism              0.387    11.214    
                         clock uncertainty           -0.053    11.161    
    SLICE_X39Y89         FDPE (Recov_fdpe_C_PRE)     -0.534    10.627    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -6.294    
  -------------------------------------------------------------------
                         slack                                  4.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.128ns (33.723%)  route 0.252ns (66.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.259     1.830    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X41Y85         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDPE (Prop_fdpe_C_Q)         0.128     1.958 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          0.252     2.210    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/AS[0]
    SLICE_X39Y89         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.298     2.160    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/PixelClk_int
    SLICE_X39Y89         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.290     1.869    
    SLICE_X39Y89         FDPE (Remov_fdpe_C_PRE)     -0.149     1.720    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[0].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             1.271ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.143ns  (logic 0.128ns (11.202%)  route 1.015ns (88.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.259     1.830    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X41Y85         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDPE (Prop_fdpe_C_Q)         0.128     1.958 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.015     2.973    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/AS[0]
    SLICE_X41Y97         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.301     2.163    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/CLK
    SLICE_X41Y97         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.851    
    SLICE_X41Y97         FDPE (Remov_fdpe_C_PRE)     -0.149     1.702    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[1].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  1.271    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
                            (removal check against rising-edge clock PixelClk_int  {rise@0.000ns fall@2.424ns period=6.060ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_int rise@0.000ns - PixelClk_int rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.128ns (10.940%)  route 1.042ns (89.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.447     0.447 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.440     0.887    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.938 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.363     1.301    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.270     1.571 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.259     1.830    zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/PixelClk_int
    SLICE_X41Y85         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDPE (Prop_fdpe_C_Q)         0.128     1.958 f  zybo_dvi_input_i/dvi2rgb_0/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=27, routed)          1.042     3.001    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/out[0]
    SLICE_X43Y94         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_int rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  hdmi_clk_p (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/TMDS_Clk_p
    H16                  IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/InputBuffer/O
                         net (fo=1, routed)           0.480     0.975    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKIN1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.054     1.029 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator/CLKOUT0
                         net (fo=2, routed)           0.402     1.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator_n_4
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.431     1.862 r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClkBuffer/O
                         net (fo=375, routed)         0.300     2.162    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/CLK
    SLICE_X43Y94         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg/C
                         clock pessimism             -0.311     1.850    
    SLICE_X43Y94         FDPE (Remov_fdpe_C_PRE)     -0.149     1.701    zybo_dvi_input_i/dvi2rgb_0/U0/DataDecoders[2].DecoderX/pAlignRst_reg
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  1.299    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.905%)  route 0.563ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563    -1.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.237    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.723    -2.144    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.478    -1.666 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.164    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y77         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.576     2.193    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.193    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.905%)  route 0.563ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563    -1.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.279    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.118    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y77         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X41Y77         FDCE (Remov_fdce_C_CLR)     -0.145    -0.563    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.072    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.072    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.469    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.905%)  route 0.563ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563    -1.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.237    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.723    -2.144    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.478    -1.666 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.164    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y77         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.576     2.193    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.193    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.905%)  route 0.563ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563    -1.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.279    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.118    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y77         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X41Y77         FDCE (Remov_fdce_C_CLR)     -0.145    -0.498    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.072    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.477    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.072    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.477    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.905%)  route 0.563ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563    -1.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.237    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.237    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.723    -2.144    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.478    -1.666 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.164    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y77         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.576     2.193    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.193    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.905%)  route 0.563ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563    -1.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.769    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.279    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.279    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.118    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y77         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X41Y77         FDCE (Remov_fdce_C_CLR)     -0.145    -0.498    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.072    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.477    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.072    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
                         clock uncertainty            0.065    -0.353    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.477    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1
  To Clock:  clk_out1_zybo_dvi_input_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.905%)  route 0.563ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563    -1.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.770    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.532     2.238    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.238    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.357ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.980ns  (logic 0.478ns (48.768%)  route 0.502ns (51.232%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.144ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.723    -2.144    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.478    -1.666 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.502    -1.164    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y77         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.770    
    SLICE_X41Y77         FDCE (Recov_fdce_C_CLR)     -0.576     2.194    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          2.194    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  3.357    

Slack (MET) :             3.385ns  (required time - arrival time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@5.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.041ns  (logic 0.478ns (45.905%)  route 0.563ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.801ns = ( 3.199 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.147ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.303    -5.506 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.538    -3.968    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.720    -2.147    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.478    -1.669 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.563    -1.105    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      5.000     5.000 r  
    L16                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.602    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.440     0.162 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.397     1.559    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.650 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         1.549     3.199    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.364     2.834    
                         clock uncertainty           -0.065     2.770    
    SLICE_X42Y72         FDPE (Recov_fdpe_C_PRE)     -0.490     2.280    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.280    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  3.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.148ns (47.263%)  route 0.165ns (52.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.431ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.578    -0.431    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/RefClk
    SLICE_X42Y77         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y77         FDPE (Prop_fdpe_C_Q)         0.148    -0.283 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.118    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rRdyRst
    SLICE_X41Y77         FDCE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X41Y77         FDCE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X41Y77         FDCE (Remov_fdce_C_CLR)     -0.145    -0.563    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.072    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns - clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.148ns (40.965%)  route 0.213ns (59.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.197ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.162    -1.462 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.428    -1.034    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.575    -0.434    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/RefClk
    SLICE_X42Y74         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y74         FDPE (Prop_fdpe_C_Q)         0.148    -0.286 f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.213    -0.072    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rLockLostRst
    SLICE_X42Y72         FDPE                                         f  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_zybo_dvi_input_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  zybo_dvi_input_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    zybo_dvi_input_i/clk_wiz_0/inst/clk_in1_zybo_dvi_input_clk_wiz_0_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.462    -1.534 r  zybo_dvi_input_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.463    -1.071    zybo_dvi_input_i/clk_wiz_0/inst/clk_out1_zybo_dvi_input_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  zybo_dvi_input_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=162, routed)         0.845    -0.197    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/RefClk
    SLICE_X42Y72         FDPE                                         r  zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.221    -0.418    
    SLICE_X42Y72         FDPE (Remov_fdpe_C_PRE)     -0.124    -0.542    zybo_dvi_input_i/dvi2rgb_0/U0/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.469    





