module top_module(
    input d,
    input done_counting,
    input ack,
    input [9:0] state,    // 10-bit one-hot current state
    output B3_next,
    output S_next,
    output S1_next,
    output Count_next,
    output Wait_next,
    output done,
    output counting,
    output shift_ena
); //

    // You may use these parameters to access state bits using e.g., state[B2] instead of state[6].
    parameter S=0, S1=1, S11=2, S110=3, B0=4, B1=5, B2=6, B3=7, Count=8, Wait=9;

    assign B3_next = (state[B2])? 1:0;									//正确
    assign S_next = (((state[Wait])&(ack==1))|((state[S])&(d==0))|((state[S1])&(d==0))|((state[S110])&(d==0)))? 1:0;	//正确
    assign S1_next = ((state[S])&(d==1))? 1:0;							//正确
    assign Count_next = (state[B3]|((state[Count])&(done_counting==0)))? 1:0;	//正确
    assign Wait_next = (((state[Count])&(done_counting==1))|((state[Wait])&(ack==0)))? 1:0;	
    assign done = (state[Wait])? 1:0;									//正确
    assign counting = (state[Count])? 1:0;								//正确
    assign shift_ena = (state[B0]|state[B1]|state[B2]|state[B3])? 1:0;	//正确
    
endmodule
