{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701432140377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701432140377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 09:02:20 2023 " "Processing started: Fri Dec 01 09:02:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701432140377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701432140377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picwriter -c picwriter " "Command: quartus_map --read_settings_files=on --write_settings_files=off picwriter -c picwriter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701432140377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1701432141081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heiit/documents/github/gravador-pic/src/vhd/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/heiit/documents/github/gravador-pic/src/vhd/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-behavior " "Found design unit 1: uart-behavior" {  } { { "../src/vhd/uart.vhd" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/vhd/uart.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701432141721 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/vhd/uart.vhd" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/vhd/uart.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701432141721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701432141721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heiit/documents/github/gravador-pic/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/heiit/documents/github/gravador-pic/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701432141737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701432141737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/heiit/documents/github/gravador-pic/src/memram.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/heiit/documents/github/gravador-pic/src/memram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "../src/memram.v" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/memram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701432141737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701432141737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701432141784 ""}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "data_memory \"M9K\" top.v(34) " "Verilog HDL warning at top.v(34): can't infer memory for variable 'data_memory' with attribute '\"M9K\"'." {  } { { "../src/top.v" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 34 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Quartus II" 0 -1 1701432141784 "|top"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 4 top.v(37) " "Verilog HDL warning at top.v(37): number of words (6) in memory file does not match the number of elements in the address range \[0:4\]" {  } { { "../src/top.v" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 37 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 14 arquivo.hex(1) " "Verilog HDL assignment warning at arquivo.hex(1): truncated value with size 56 to match size of target (14)" {  } { { "C:\\Users\\heiit\\Documents\\GitHub\\Gravador-PIC\\docs\\arquivo.hex" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/docs/arquivo.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "88 14 arquivo.hex(2) " "Verilog HDL assignment warning at arquivo.hex(2): truncated value with size 88 to match size of target (14)" {  } { { "C:\\Users\\heiit\\Documents\\GitHub\\Gravador-PIC\\docs\\arquivo.hex" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/docs/arquivo.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "168 14 arquivo.hex(3) " "Verilog HDL assignment warning at arquivo.hex(3): truncated value with size 168 to match size of target (14)" {  } { { "C:\\Users\\heiit\\Documents\\GitHub\\Gravador-PIC\\docs\\arquivo.hex" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/docs/arquivo.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 14 arquivo.hex(4) " "Verilog HDL assignment warning at arquivo.hex(4): truncated value with size 56 to match size of target (14)" {  } { { "C:\\Users\\heiit\\Documents\\GitHub\\Gravador-PIC\\docs\\arquivo.hex" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/docs/arquivo.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 14 arquivo.hex(5) " "Verilog HDL assignment warning at arquivo.hex(5): truncated value with size 56 to match size of target (14)" {  } { { "C:\\Users\\heiit\\Documents\\GitHub\\Gravador-PIC\\docs\\arquivo.hex" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/docs/arquivo.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "top.v(38) " "Verilog HDL or VHDL warning at the top.v(38): index expression is not wide enough to address all of the elements in the array" {  } { { "../src/top.v" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 38 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Line 0 of data_memory: 0008 top.v(38) " "Verilog HDL Display System Task info at top.v(38): Line 0 of data_memory: 0008" {  } { { "../src/top.v" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 38 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "top.v(39) " "Verilog HDL or VHDL warning at the top.v(39): index expression is not wide enough to address all of the elements in the array" {  } { { "../src/top.v" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 39 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "data top.v(36) " "Verilog HDL warning at top.v(36): initial value for variable data should be constant" {  } { { "../src/top.v" "" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 36 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1701432141799 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:U00 " "Elaborating entity \"uart\" for hierarchy \"uart:U00\"" {  } { { "../src/top.v" "U00" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701432141831 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "U01 single_port_ram_with_init " "Node instance \"U01\" instantiates undefined entity \"single_port_ram_with_init\"" {  } { { "../src/top.v" "U01" { Text "C:/Users/heiit/Documents/GitHub/Gravador-PIC/src/top.v" 74 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701432141863 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4656 " "Peak virtual memory: 4656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701432142019 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 01 09:02:22 2023 " "Processing ended: Fri Dec 01 09:02:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701432142019 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701432142019 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701432142019 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701432142019 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 10 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 10 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701432142614 ""}
