Classic Timing Analyzer report for hardware
Wed May 02 11:20:39 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                         ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                             ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 9.913 ns                         ; reset                            ; controlador:ctrl|state[4]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 36.662 ns                        ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30]                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.395 ns                        ; reset                            ; controlador:ctrl|state[0]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 34.31 MHz ( period = 29.145 ns ) ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                  ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+----------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.31 MHz ( period = 29.145 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.879 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.145 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.879 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.145 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.879 ns               ;
; N/A                                     ; 34.31 MHz ( period = 29.145 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.879 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.136 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.869 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.136 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.869 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.136 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.869 ns               ;
; N/A                                     ; 34.32 MHz ( period = 29.136 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.869 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.117 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.851 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.117 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.851 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.117 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.851 ns               ;
; N/A                                     ; 34.34 MHz ( period = 29.117 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.851 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.087 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.820 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.087 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.820 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.087 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.820 ns               ;
; N/A                                     ; 34.38 MHz ( period = 29.087 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.820 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.068 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.791 ns               ;
; N/A                                     ; 34.40 MHz ( period = 29.068 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.791 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.059 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.781 ns               ;
; N/A                                     ; 34.41 MHz ( period = 29.059 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.781 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.052 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.796 ns               ;
; N/A                                     ; 34.42 MHz ( period = 29.052 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.796 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.043 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 34.43 MHz ( period = 29.043 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.786 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.040 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.763 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.040 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.763 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.035 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.035 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.767 ns               ;
; N/A                                     ; 34.44 MHz ( period = 29.032 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.774 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.766 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.028 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.766 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.026 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.757 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.026 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.757 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.024 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.768 ns               ;
; N/A                                     ; 34.45 MHz ( period = 29.024 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.768 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.023 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.764 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.020 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.762 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.020 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.762 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.020 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.762 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.020 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.762 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.019 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.756 ns               ;
; N/A                                     ; 34.46 MHz ( period = 29.019 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.756 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.011 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.752 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.011 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.752 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.011 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.752 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.011 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.752 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.010 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.732 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.010 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.732 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.009 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.009 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.009 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.009 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.007 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.739 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.007 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.739 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.007 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.745 ns               ;
; N/A                                     ; 34.47 MHz ( period = 29.007 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.745 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.004 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.746 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.724 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.738 ns               ;
; N/A                                     ; 34.48 MHz ( period = 29.000 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.738 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.998 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.735 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.998 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.735 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.994 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.737 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.994 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.737 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.992 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.992 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.992 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.49 MHz ( period = 28.992 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.734 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.981 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.706 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.981 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.706 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.981 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.706 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.981 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.706 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.979 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.717 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.979 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.717 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.977 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.708 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.977 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.708 ns               ;
; N/A                                     ; 34.51 MHz ( period = 28.974 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.715 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.970 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.707 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.970 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.707 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.968 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.710 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.968 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.710 ns               ;
; N/A                                     ; 34.52 MHz ( period = 28.968 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.710 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.962 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.703 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.962 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.703 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.962 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.703 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.962 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.703 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.959 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.959 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 34.53 MHz ( period = 28.959 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.700 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.955 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.722 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.955 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.722 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.955 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.722 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.955 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.722 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.951 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.675 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.951 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.675 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.951 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.675 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.951 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.675 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.949 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.686 ns               ;
; N/A                                     ; 34.54 MHz ( period = 28.949 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.686 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.946 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.712 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.946 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.712 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.946 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.712 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.946 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.712 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.675 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.675 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.675 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; Instr_Reg:inst_reg|Instr31_26[2] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.708 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.675 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.682 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.682 ns               ;
; N/A                                     ; 34.55 MHz ( period = 28.940 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.682 ns               ;
; N/A                                     ; 34.56 MHz ( period = 28.931 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.698 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.927 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.694 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.927 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.694 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.927 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.694 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.927 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.694 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.912 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.680 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.651 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.651 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.910 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.651 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.906 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.640 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.906 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.640 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.906 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.640 ns               ;
; N/A                                     ; 34.59 MHz ( period = 28.906 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.640 ns               ;
; N/A                                     ; 34.61 MHz ( period = 28.897 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.663 ns               ;
; N/A                                     ; 34.61 MHz ( period = 28.897 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.663 ns               ;
; N/A                                     ; 34.61 MHz ( period = 28.897 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.663 ns               ;
; N/A                                     ; 34.61 MHz ( period = 28.897 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.663 ns               ;
; N/A                                     ; 34.62 MHz ( period = 28.882 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.649 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.863 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.587 ns               ;
; N/A                                     ; 34.65 MHz ( period = 28.863 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.587 ns               ;
; N/A                                     ; 34.67 MHz ( period = 28.847 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.592 ns               ;
; N/A                                     ; 34.67 MHz ( period = 28.847 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.592 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.830 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.563 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.830 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.563 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.829 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.552 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.829 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.552 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.827 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.570 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.823 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.562 ns               ;
; N/A                                     ; 34.69 MHz ( period = 28.823 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.562 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.822 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.556 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.822 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.556 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.822 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.556 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.822 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.556 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.815 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.558 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.815 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.558 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.815 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.558 ns               ;
; N/A                                     ; 34.70 MHz ( period = 28.815 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.558 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.557 ns               ;
; N/A                                     ; 34.71 MHz ( period = 28.813 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 28.557 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.804 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.530 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.804 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.530 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.804 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.530 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.804 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.530 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.802 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.541 ns               ;
; N/A                                     ; 34.72 MHz ( period = 28.802 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.541 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.796 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.528 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.796 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.528 ns               ;
; N/A                                     ; 34.73 MHz ( period = 28.793 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 28.535 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.789 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 28.527 ns               ;
; N/A                                     ; 34.74 MHz ( period = 28.789 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 28.527 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.781 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.523 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.781 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 28.523 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.781 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.523 ns               ;
; N/A                                     ; 34.75 MHz ( period = 28.781 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 28.523 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 28.495 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.495 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.495 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.770 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 28.495 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.768 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.506 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.768 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 28.506 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.765 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.499 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.765 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.499 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.765 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.499 ns               ;
; N/A                                     ; 34.76 MHz ( period = 28.765 ns )                    ; Instr_Reg:inst_reg|Instr31_26[5] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.499 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.763 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.506 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.763 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.506 ns               ;
; N/A                                     ; 34.77 MHz ( period = 28.763 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.506 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.753 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.486 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.753 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.486 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.753 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.486 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.753 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.486 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.750 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 28.518 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.750 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.518 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.750 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 28.518 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.750 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.518 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.745 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.468 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.745 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.468 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.740 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.473 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.740 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.473 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.740 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 28.473 ns               ;
; N/A                                     ; 34.79 MHz ( period = 28.740 ns )                    ; Instr_Reg:inst_reg|Instr15_0[1]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.473 ns               ;
; N/A                                     ; 34.80 MHz ( period = 28.735 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 28.504 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.729 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.471 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.729 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.471 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.729 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 28.471 ns               ;
; N/A                                     ; 34.81 MHz ( period = 28.729 ns )                    ; Instr_Reg:inst_reg|Instr31_26[3] ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 28.473 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 9.913 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 4.238 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 4.008 ns   ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A   ; None         ; 3.491 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 3.268 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 1.935 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 36.662 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.653 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.634 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.604 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.457 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.423 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.339 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.282 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.270 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.257 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 36.091 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.791 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.695 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.674 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.594 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.536 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.507 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 35.464 ns  ; controlador:ctrl|state[5]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.511 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.502 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.483 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.463 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.454 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.453 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.435 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.405 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.306 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.272 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.258 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.224 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.188 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.140 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.131 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.119 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.106 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 34.083 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.071 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.058 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 34.013 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.004 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.985 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.955 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.940 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.892 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.889 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.880 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.861 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.831 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.808 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.774 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.690 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.684 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.650 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.640 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.633 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.621 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.608 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.592 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.566 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.544 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.523 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.509 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.497 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.496 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.484 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.475 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.443 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.442 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.395 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.385 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.356 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.356 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.337 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.318 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.313 ns  ; controlador:ctrl|state[5]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.308 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.265 ns  ; controlador:ctrl|state[5]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.142 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.046 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.025 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.018 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.945 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.922 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.901 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.887 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.858 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.828 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.821 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.815 ns  ; controlador:ctrl|state[5]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.763 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.734 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.695 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.691 ns  ; controlador:ctrl|state[5]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.361 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.352 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.333 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.326 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.303 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.213 ns  ; Registrador:B|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.156 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.122 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 32.065 ns  ; Registrador:B|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.050 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.038 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.981 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.969 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.956 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.850 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.811 ns  ; Registrador:A|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.790 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.781 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.772 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.753 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.723 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.576 ns  ; controlador:ctrl|state[2]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.542 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.539 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.511 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.490 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.458 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.401 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.394 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.389 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.376 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.373 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.293 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.261 ns  ; Registrador:B|Saida[7]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.235 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.231 ns  ; Registrador:B|Saida[5]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.216 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.210 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 31.207 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.206 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.205 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.188 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.174 ns  ; Registrador:A|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.163 ns  ; controlador:ctrl|state[5]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 31.158 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.157 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.080 ns  ; Registrador:A|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.011 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.977 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.910 ns  ; controlador:ctrl|state[3]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.893 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.836 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.824 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.814 ns  ; controlador:ctrl|state[1]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.811 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.803 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.793 ns  ; controlador:ctrl|state[4]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.713 ns  ; controlador:ctrl|state[0]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.707 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.677 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.655 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.645 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.629 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.626 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.601 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.592 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.584 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.583 ns  ; Registrador:B|Saida[0]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.583 ns  ; controlador:ctrl|state[5]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.573 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.544 ns  ; Registrador:B|Saida[1]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.543 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.496 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.452 ns  ; Instr_Reg:inst_reg|Instr15_0[7]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.396 ns  ; controlador:ctrl|state[2]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.362 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.358 ns  ; RegDesloc:Deslocamento|temp[5]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.345 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.336 ns  ; RegDesloc:Deslocamento|temp[6]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.320 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.278 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.269 ns  ; Registrador:PCreg|Saida[3]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.249 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.232 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.228 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.223 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.221 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.209 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.204 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.196 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.179 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.175 ns  ; Registrador:B|Saida[2]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.174 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.148 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.127 ns  ; Registrador:B|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 30.090 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.062 ns  ; Registrador:B|Saida[3]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 30.061 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.055 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.052 ns  ; Registrador:A|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.046 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.030 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.027 ns  ; controlador:ctrl|state[2]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.018 ns  ; controlador:ctrl|state[5]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.014 ns  ; Registrador:B|Saida[3]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.999 ns  ; RegDesloc:Deslocamento|temp[7]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.993 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[21] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.395 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.678 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A           ; None        ; -1.680 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -1.683 ns ; reset ; controlador:ctrl|state[5] ; clock    ;
; N/A           ; None        ; -2.867 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -7.847 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 02 11:20:38 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 34.31 MHz between source register "Instr_Reg:inst_reg|Instr31_26[2]" and destination register "Registrador:PCreg|Saida[30]" (period= 29.145 ns)
    Info: + Longest register to register delay is 28.879 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y31_N11; Fanout = 18; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: 2: + IC(0.400 ns) + CELL(0.545 ns) = 0.945 ns; Loc. = LCCOMB_X44_Y31_N26; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr13~0'
        Info: 3: + IC(0.809 ns) + CELL(0.521 ns) = 2.275 ns; Loc. = LCCOMB_X48_Y31_N8; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr13~2'
        Info: 4: + IC(0.309 ns) + CELL(0.322 ns) = 2.906 ns; Loc. = LCCOMB_X48_Y31_N2; Fanout = 1; COMB Node = 'controlador:ctrl|Selector16~6'
        Info: 5: + IC(0.573 ns) + CELL(0.545 ns) = 4.024 ns; Loc. = LCCOMB_X48_Y31_N30; Fanout = 65; COMB Node = 'controlador:ctrl|Selector16~5'
        Info: 6: + IC(0.332 ns) + CELL(0.521 ns) = 4.877 ns; Loc. = LCCOMB_X48_Y31_N20; Fanout = 2; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 7: + IC(0.308 ns) + CELL(0.278 ns) = 5.463 ns; Loc. = LCCOMB_X48_Y31_N22; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 8: + IC(0.310 ns) + CELL(0.521 ns) = 6.294 ns; Loc. = LCCOMB_X48_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~6'
        Info: 9: + IC(0.303 ns) + CELL(0.177 ns) = 6.774 ns; Loc. = LCCOMB_X48_Y31_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~7'
        Info: 10: + IC(0.311 ns) + CELL(0.521 ns) = 7.606 ns; Loc. = LCCOMB_X48_Y31_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~8'
        Info: 11: + IC(0.868 ns) + CELL(0.178 ns) = 8.652 ns; Loc. = LCCOMB_X50_Y31_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~9'
        Info: 12: + IC(0.289 ns) + CELL(0.178 ns) = 9.119 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~10'
        Info: 13: + IC(0.301 ns) + CELL(0.322 ns) = 9.742 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~11'
        Info: 14: + IC(0.297 ns) + CELL(0.178 ns) = 10.217 ns; Loc. = LCCOMB_X50_Y31_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~12'
        Info: 15: + IC(0.302 ns) + CELL(0.178 ns) = 10.697 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~13'
        Info: 16: + IC(0.303 ns) + CELL(0.319 ns) = 11.319 ns; Loc. = LCCOMB_X50_Y31_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~14'
        Info: 17: + IC(0.303 ns) + CELL(0.178 ns) = 11.800 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~15'
        Info: 18: + IC(0.300 ns) + CELL(0.319 ns) = 12.419 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~16'
        Info: 19: + IC(0.297 ns) + CELL(0.178 ns) = 12.894 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~17'
        Info: 20: + IC(0.295 ns) + CELL(0.178 ns) = 13.367 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~18'
        Info: 21: + IC(0.304 ns) + CELL(0.178 ns) = 13.849 ns; Loc. = LCCOMB_X50_Y31_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~19'
        Info: 22: + IC(0.303 ns) + CELL(0.322 ns) = 14.474 ns; Loc. = LCCOMB_X50_Y31_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~20'
        Info: 23: + IC(0.302 ns) + CELL(0.178 ns) = 14.954 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~21'
        Info: 24: + IC(0.293 ns) + CELL(0.178 ns) = 15.425 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~22'
        Info: 25: + IC(1.117 ns) + CELL(0.178 ns) = 16.720 ns; Loc. = LCCOMB_X52_Y30_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~23'
        Info: 26: + IC(0.294 ns) + CELL(0.178 ns) = 17.192 ns; Loc. = LCCOMB_X52_Y30_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~24'
        Info: 27: + IC(0.315 ns) + CELL(0.178 ns) = 17.685 ns; Loc. = LCCOMB_X52_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~25'
        Info: 28: + IC(0.299 ns) + CELL(0.178 ns) = 18.162 ns; Loc. = LCCOMB_X52_Y30_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~26'
        Info: 29: + IC(0.315 ns) + CELL(0.178 ns) = 18.655 ns; Loc. = LCCOMB_X52_Y30_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~27'
        Info: 30: + IC(0.295 ns) + CELL(0.178 ns) = 19.128 ns; Loc. = LCCOMB_X52_Y30_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~28'
        Info: 31: + IC(0.318 ns) + CELL(0.322 ns) = 19.768 ns; Loc. = LCCOMB_X52_Y30_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~29'
        Info: 32: + IC(0.295 ns) + CELL(0.178 ns) = 20.241 ns; Loc. = LCCOMB_X52_Y30_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~30'
        Info: 33: + IC(0.833 ns) + CELL(0.178 ns) = 21.252 ns; Loc. = LCCOMB_X49_Y30_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~31'
        Info: 34: + IC(0.303 ns) + CELL(0.319 ns) = 21.874 ns; Loc. = LCCOMB_X49_Y30_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~32'
        Info: 35: + IC(0.309 ns) + CELL(0.178 ns) = 22.361 ns; Loc. = LCCOMB_X49_Y30_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~34'
        Info: 36: + IC(0.305 ns) + CELL(0.178 ns) = 22.844 ns; Loc. = LCCOMB_X49_Y30_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~35'
        Info: 37: + IC(0.318 ns) + CELL(0.178 ns) = 23.340 ns; Loc. = LCCOMB_X49_Y30_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~37'
        Info: 38: + IC(0.296 ns) + CELL(0.178 ns) = 23.814 ns; Loc. = LCCOMB_X49_Y30_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~38'
        Info: 39: + IC(1.116 ns) + CELL(0.178 ns) = 25.108 ns; Loc. = LCCOMB_X54_Y30_N0; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[30]~2'
        Info: 40: + IC(1.116 ns) + CELL(0.177 ns) = 26.401 ns; Loc. = LCCOMB_X49_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 41: + IC(0.545 ns) + CELL(0.178 ns) = 27.124 ns; Loc. = LCCOMB_X50_Y30_N20; Fanout = 29; COMB Node = 'comb~12'
        Info: 42: + IC(0.551 ns) + CELL(0.178 ns) = 27.853 ns; Loc. = LCCOMB_X49_Y30_N30; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~19'
        Info: 43: + IC(0.268 ns) + CELL(0.758 ns) = 28.879 ns; Loc. = LCFF_X49_Y30_N21; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[30]'
        Info: Total cell delay = 11.259 ns ( 38.99 % )
        Info: Total interconnect delay = 17.620 ns ( 61.01 % )
    Info: - Smallest clock skew is -0.027 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.062 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.310 ns) + CELL(0.602 ns) = 3.062 ns; Loc. = LCFF_X49_Y30_N21; Fanout = 3; REG Node = 'Registrador:PCreg|Saida[30]'
            Info: Total cell delay = 1.628 ns ( 53.17 % )
            Info: Total interconnect delay = 1.434 ns ( 46.83 % )
        Info: - Longest clock path from clock "clock" to source register is 3.089 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.337 ns) + CELL(0.602 ns) = 3.089 ns; Loc. = LCFF_X44_Y31_N11; Fanout = 18; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
            Info: Total cell delay = 1.628 ns ( 52.70 % )
            Info: Total interconnect delay = 1.461 ns ( 47.30 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[4]" (data pin = "reset", clock pin = "clock") is 9.913 ns
    Info: + Longest pin to register delay is 13.039 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(2.499 ns) + CELL(0.322 ns) = 3.847 ns; Loc. = LCCOMB_X42_Y31_N10; Fanout = 6; COMB Node = 'controlador:ctrl|state~12'
        Info: 3: + IC(1.485 ns) + CELL(0.521 ns) = 5.853 ns; Loc. = LCCOMB_X47_Y27_N6; Fanout = 1; COMB Node = 'controlador:ctrl|state~46'
        Info: 4: + IC(1.495 ns) + CELL(0.178 ns) = 7.526 ns; Loc. = LCCOMB_X45_Y32_N16; Fanout = 1; COMB Node = 'controlador:ctrl|state~47'
        Info: 5: + IC(5.100 ns) + CELL(0.413 ns) = 13.039 ns; Loc. = LCFF_X43_Y31_N15; Fanout = 80; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 2.460 ns ( 18.87 % )
        Info: Total interconnect delay = 10.579 ns ( 81.13 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.088 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.336 ns) + CELL(0.602 ns) = 3.088 ns; Loc. = LCFF_X43_Y31_N15; Fanout = 80; REG Node = 'controlador:ctrl|state[4]'
        Info: Total cell delay = 1.628 ns ( 52.72 % )
        Info: Total interconnect delay = 1.460 ns ( 47.28 % )
Info: tco from clock "clock" to destination pin "Alu[30]" through register "Instr_Reg:inst_reg|Instr31_26[2]" is 36.662 ns
    Info: + Longest clock path from clock "clock" to source register is 3.089 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.337 ns) + CELL(0.602 ns) = 3.089 ns; Loc. = LCFF_X44_Y31_N11; Fanout = 18; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: Total cell delay = 1.628 ns ( 52.70 % )
        Info: Total interconnect delay = 1.461 ns ( 47.30 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 33.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y31_N11; Fanout = 18; REG Node = 'Instr_Reg:inst_reg|Instr31_26[2]'
        Info: 2: + IC(0.400 ns) + CELL(0.545 ns) = 0.945 ns; Loc. = LCCOMB_X44_Y31_N26; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr13~0'
        Info: 3: + IC(0.809 ns) + CELL(0.521 ns) = 2.275 ns; Loc. = LCCOMB_X48_Y31_N8; Fanout = 2; COMB Node = 'controlador:ctrl|WideOr13~2'
        Info: 4: + IC(0.309 ns) + CELL(0.322 ns) = 2.906 ns; Loc. = LCCOMB_X48_Y31_N2; Fanout = 1; COMB Node = 'controlador:ctrl|Selector16~6'
        Info: 5: + IC(0.573 ns) + CELL(0.545 ns) = 4.024 ns; Loc. = LCCOMB_X48_Y31_N30; Fanout = 65; COMB Node = 'controlador:ctrl|Selector16~5'
        Info: 6: + IC(0.332 ns) + CELL(0.521 ns) = 4.877 ns; Loc. = LCCOMB_X48_Y31_N20; Fanout = 2; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~0'
        Info: 7: + IC(0.308 ns) + CELL(0.278 ns) = 5.463 ns; Loc. = LCCOMB_X48_Y31_N22; Fanout = 5; COMB Node = 'mux4entradas32bits:EntradaULA2Selection|Mux31~1'
        Info: 8: + IC(0.310 ns) + CELL(0.521 ns) = 6.294 ns; Loc. = LCCOMB_X48_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[0]~6'
        Info: 9: + IC(0.303 ns) + CELL(0.177 ns) = 6.774 ns; Loc. = LCCOMB_X48_Y31_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~7'
        Info: 10: + IC(0.311 ns) + CELL(0.521 ns) = 7.606 ns; Loc. = LCCOMB_X48_Y31_N24; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~8'
        Info: 11: + IC(0.868 ns) + CELL(0.178 ns) = 8.652 ns; Loc. = LCCOMB_X50_Y31_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~9'
        Info: 12: + IC(0.289 ns) + CELL(0.178 ns) = 9.119 ns; Loc. = LCCOMB_X50_Y31_N4; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~10'
        Info: 13: + IC(0.301 ns) + CELL(0.322 ns) = 9.742 ns; Loc. = LCCOMB_X50_Y31_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~11'
        Info: 14: + IC(0.297 ns) + CELL(0.178 ns) = 10.217 ns; Loc. = LCCOMB_X50_Y31_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~12'
        Info: 15: + IC(0.302 ns) + CELL(0.178 ns) = 10.697 ns; Loc. = LCCOMB_X50_Y31_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~13'
        Info: 16: + IC(0.303 ns) + CELL(0.319 ns) = 11.319 ns; Loc. = LCCOMB_X50_Y31_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~14'
        Info: 17: + IC(0.303 ns) + CELL(0.178 ns) = 11.800 ns; Loc. = LCCOMB_X50_Y31_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~15'
        Info: 18: + IC(0.300 ns) + CELL(0.319 ns) = 12.419 ns; Loc. = LCCOMB_X50_Y31_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~16'
        Info: 19: + IC(0.297 ns) + CELL(0.178 ns) = 12.894 ns; Loc. = LCCOMB_X50_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~17'
        Info: 20: + IC(0.295 ns) + CELL(0.178 ns) = 13.367 ns; Loc. = LCCOMB_X50_Y31_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~18'
        Info: 21: + IC(0.304 ns) + CELL(0.178 ns) = 13.849 ns; Loc. = LCCOMB_X50_Y31_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~19'
        Info: 22: + IC(0.303 ns) + CELL(0.322 ns) = 14.474 ns; Loc. = LCCOMB_X50_Y31_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~20'
        Info: 23: + IC(0.302 ns) + CELL(0.178 ns) = 14.954 ns; Loc. = LCCOMB_X50_Y31_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~21'
        Info: 24: + IC(0.293 ns) + CELL(0.178 ns) = 15.425 ns; Loc. = LCCOMB_X50_Y31_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~22'
        Info: 25: + IC(1.117 ns) + CELL(0.178 ns) = 16.720 ns; Loc. = LCCOMB_X52_Y30_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~23'
        Info: 26: + IC(0.294 ns) + CELL(0.178 ns) = 17.192 ns; Loc. = LCCOMB_X52_Y30_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~24'
        Info: 27: + IC(0.315 ns) + CELL(0.178 ns) = 17.685 ns; Loc. = LCCOMB_X52_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~25'
        Info: 28: + IC(0.299 ns) + CELL(0.178 ns) = 18.162 ns; Loc. = LCCOMB_X52_Y30_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~26'
        Info: 29: + IC(0.315 ns) + CELL(0.178 ns) = 18.655 ns; Loc. = LCCOMB_X52_Y30_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[21]~27'
        Info: 30: + IC(0.295 ns) + CELL(0.178 ns) = 19.128 ns; Loc. = LCCOMB_X52_Y30_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~28'
        Info: 31: + IC(0.318 ns) + CELL(0.322 ns) = 19.768 ns; Loc. = LCCOMB_X52_Y30_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[23]~29'
        Info: 32: + IC(0.295 ns) + CELL(0.178 ns) = 20.241 ns; Loc. = LCCOMB_X52_Y30_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~30'
        Info: 33: + IC(0.833 ns) + CELL(0.178 ns) = 21.252 ns; Loc. = LCCOMB_X49_Y30_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~31'
        Info: 34: + IC(0.303 ns) + CELL(0.319 ns) = 21.874 ns; Loc. = LCCOMB_X49_Y30_N2; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~32'
        Info: 35: + IC(0.309 ns) + CELL(0.178 ns) = 22.361 ns; Loc. = LCCOMB_X49_Y30_N22; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~34'
        Info: 36: + IC(0.305 ns) + CELL(0.178 ns) = 22.844 ns; Loc. = LCCOMB_X49_Y30_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~35'
        Info: 37: + IC(0.318 ns) + CELL(0.178 ns) = 23.340 ns; Loc. = LCCOMB_X49_Y30_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~37'
        Info: 38: + IC(0.296 ns) + CELL(0.178 ns) = 23.814 ns; Loc. = LCCOMB_X49_Y30_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~38'
        Info: 39: + IC(1.116 ns) + CELL(0.178 ns) = 25.108 ns; Loc. = LCCOMB_X54_Y30_N0; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[30]~2'
        Info: 40: + IC(5.318 ns) + CELL(2.870 ns) = 33.296 ns; Loc. = PIN_AE29; Fanout = 0; PIN Node = 'Alu[30]'
        Info: Total cell delay = 12.838 ns ( 38.56 % )
        Info: Total interconnect delay = 20.458 ns ( 61.44 % )
Info: th for register "controlador:ctrl|state[0]" (data pin = "reset", clock pin = "clock") is -1.395 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.088 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1552; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.336 ns) + CELL(0.602 ns) = 3.088 ns; Loc. = LCFF_X43_Y31_N27; Fanout = 76; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.628 ns ( 52.72 % )
        Info: Total interconnect delay = 1.460 ns ( 47.28 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.769 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(2.497 ns) + CELL(0.427 ns) = 3.950 ns; Loc. = LCCOMB_X42_Y31_N8; Fanout = 1; COMB Node = 'controlador:ctrl|state~56'
        Info: 3: + IC(0.545 ns) + CELL(0.178 ns) = 4.673 ns; Loc. = LCCOMB_X43_Y31_N26; Fanout = 1; COMB Node = 'controlador:ctrl|state~65'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.769 ns; Loc. = LCFF_X43_Y31_N27; Fanout = 76; REG Node = 'controlador:ctrl|state[0]'
        Info: Total cell delay = 1.727 ns ( 36.21 % )
        Info: Total interconnect delay = 3.042 ns ( 63.79 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 208 megabytes
    Info: Processing ended: Wed May 02 11:20:39 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


