
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%% Commands list                                                %%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

% Writing
\newcommand{\ie}{i.e.,\xspace}
\newcommand{\eg}{e.g.,\xspace}
\newcommand{\etal}{\textit{et al.}\xspace}

% Adjetives
\newcommand{\exascale}{\textit{exascale}\xspace}

% Manycores
\newcommand{\lightweight}{\textit{lightweight}\xspace}
\newcommand{\manycore}{\textit{manycore}\xspace}
\newcommand{\manycores}{\textit{manycores}\xspace}
\newcommand{\scc}{Intel Single-Cloud Computer\xspace}
\newcommand{\xeonphi}{Intel Xeon Phi\xspace}
\newcommand{\tilegx}{Tilera TILE-Gx100\xspace}
\newcommand{\tilepro}{Tilera TILE64\xspace}
\newcommand{\mppa}{Kalray MPPA-256\xspace}
\newcommand{\taihulight}{Sunway SW26010\xspace}
\newcommand{\epiphany}{Adapteva Epiphany\xspace}
\newcommand{\optimsoc}{OpTiMSoC\xspace}
\newcommand{\hero}{HERO\xspace}
\newcommand{\arm}{ARM Cortex-A\xspace}
\newcommand{\riscv}{RISC-V\xspace}

% Architectures
\newcommand{\intel}{x86\xspace}
\newcommand{\openrisc}{OpenRISC\xspace}
\newcommand{\bostan}{Bostan\xspace}

% Operating Systems
\newcommand{\barrelfish}{Barrelfish\xspace}
\newcommand{\linux}{GNU/Linux\xspace}
\newcommand{\unix}{Unix\xspace}
\newcommand{\rtems}{RTEMS\xspace}
\newcommand{\bsd}{BSD\xspace}
\newcommand{\nodeos}{NodeOS\xspace}
\newcommand{\nanvix}{Nanvix\xspace}

% Abstractions
\newcommand{\openmp}{OpenMP}
\newcommand{\sync}{\textit{Sync}\xspace}
\newcommand{\mailbox}{\textit{Mailbox}\xspace}
\newcommand{\portal}{\textit{Portal}\xspace}

% Auxiliaries
\newcommand{\iocluster}{I/O Cluster\xspace}
\newcommand{\ioclusters}{I/O Clusters\xspace}
\newcommand{\ccluster}{Compute Cluster\xspace}
\newcommand{\cclusters}{Compute Clusters\xspace}
\newcommand{\multikernel}{\textit{Multikernel}\xspace}
\newcommand{\microkernel}{\textit{Microkernel}\xspace}

%%% Local Variables:
%%% mode: latex
%%% TeX-master: "main"
%%% End:
