<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: STM32F401RE.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">STM32F401RE.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="STM32F401RE_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef __STM32F401RE_H_</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define __STM32F401RE_H_</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160; </div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="STM32F401RE_8h.html#a5181eb756a197a06d1c4ed1f40a065bc">   19</a></span>&#160;<span class="preprocessor">#define __weak __attribute__((weak)) </span><span class="comment">// Weak definition</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">   20</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> uint32_t <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a>; <span class="comment">// Typedef for peripherial registers</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__ISER.html#gab37d21c2e44fe7e3967deaf10e30a763">   78</a></span>&#160;<span class="preprocessor">#define NVIC_ISER0 ((Register *)0xE000E100) </span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__ISER.html#gaeea822ab87e3ef3b207f26c6176a746c">   79</a></span>&#160;<span class="preprocessor">#define NVIC_ISER1 ((Register *)0xE000E104) </span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__ISER.html#gaf1656caf06ddb60684c2a936b87f89fa">   80</a></span>&#160;<span class="preprocessor">#define NVIC_ISER2 ((Register *)0xE000E108) </span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__ISER.html#gaccfbb81b7701d6820f5779db3e98c45e">   81</a></span>&#160;<span class="preprocessor">#define NVIC_ISER3 ((Register *)0xE000E10C) </span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__ISER.html#ga18d37975ddb1c51e0e15b709347e8e60">   82</a></span>&#160;<span class="preprocessor">#define NVIC_ISER4 ((Register *)0xE000E110) </span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__ISER.html#ga944232c69d23386ff69cea791addd52a">   83</a></span>&#160;<span class="preprocessor">#define NVIC_ISER5 ((Register *)0xE000E114) </span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__ISER.html#gaf02b6a9ab874e22950b89d89706126d6">   84</a></span>&#160;<span class="preprocessor">#define NVIC_ISER6 ((Register *)0xE000E118) </span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__ISER.html#gac5100ae0db5706211cd7d682196eafc6">   85</a></span>&#160;<span class="preprocessor">#define NVIC_ISER7 ((Register *)0xE000E11C) </span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__ICER.html#ga11cfe60b26fed9d1df48860d0274983b">   97</a></span>&#160;<span class="preprocessor">#define NVIC_ICER0 ((Register *)0xE000E180) </span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__ICER.html#gab65a09923e3fb94e67ea4642b7f85ccf">   98</a></span>&#160;<span class="preprocessor">#define NVIC_ICER1 ((Register *)0xE000E184) </span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__ICER.html#gad3652891fd1762d24da3ddcbd9e3165f">   99</a></span>&#160;<span class="preprocessor">#define NVIC_ICER2 ((Register *)0xE000E188) </span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__ICER.html#gaf861bf5443a0930f67581cd7dd6f5179">  100</a></span>&#160;<span class="preprocessor">#define NVIC_ICER3 ((Register *)0xE000E18C) </span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__ICER.html#gad66a851e5e07e0ac985d94145d834244">  101</a></span>&#160;<span class="preprocessor">#define NVIC_ICER4 ((Register *)0xE000E190) </span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__ICER.html#ga86a7ef2fb75895c89f4431d1f5ca732c">  102</a></span>&#160;<span class="preprocessor">#define NVIC_ICER5 ((Register *)0xE000E194) </span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__ICER.html#ga6ccb3585a368d2c34dccf6206527a2aa">  103</a></span>&#160;<span class="preprocessor">#define NVIC_ICER6 ((Register *)0xE000E198) </span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__ICER.html#ga19c6ac2d0adbd8f8a4ef6afcfa2b07e5">  104</a></span>&#160;<span class="preprocessor">#define NVIC_ICER7 ((Register *)0xE000E19C) </span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__ISPR.html#gac5c4c22865b33441cb6feb9cc7cc921e">  117</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR0 ((Register *)0xE000E200) </span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__ISPR.html#gaa50b0bf3244a15085b11885d05f5a774">  118</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR1 ((Register *)0xE000E204) </span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__ISPR.html#ga63a4ea90db38167de74624e30058ee96">  119</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR2 ((Register *)0xE000E208) </span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__ISPR.html#gacb92151cbb09ef7ec5491d6cb040b6e0">  120</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR3 ((Register *)0xE000E20C) </span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__ISPR.html#gae7e7eab2d243422c893a11a11289608c">  121</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR4 ((Register *)0xE000E210) </span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__ISPR.html#ga567cc360e61ed462acca80d6beb2aebe">  122</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR5 ((Register *)0xE000E214) </span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__ISPR.html#ga8c53974ca6054c97f9ab7889ccbbc285">  123</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR6 ((Register *)0xE000E218) </span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__ISPR.html#gacbe2f25e124e1cc8f84f4d831fe39dbe">  124</a></span>&#160;<span class="preprocessor">#define NVIC_ISPR7 ((Register *)0xE000E21C) </span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__ICPR.html#gaeb09517cca2787f10d91a2e25ebd41db">  137</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR0 ((Register *)0xE000E280) </span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__ICPR.html#ga58d5a0d0442bf3f5f7f6017536ce530e">  138</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR1 ((Register *)0xE000E284) </span></div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__ICPR.html#ga03d0eb4e1cefa437116a6080c1d62c52">  139</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR2 ((Register *)0xE000E288) </span></div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__ICPR.html#ga5a77799697bc1a8d880a5fb2f17ded14">  140</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR3 ((Register *)0xE000E28C) </span></div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__ICPR.html#ga7a6298b541268588e298616aecc23bd1">  141</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR4 ((Register *)0xE000E290) </span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__ICPR.html#ga2389dc166343d559e9ac71a1770e00b6">  142</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR5 ((Register *)0xE000E294) </span></div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__ICPR.html#ga0b010a981c261fb96b5aab7b927d1c11">  143</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR6 ((Register *)0xE000E298) </span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__ICPR.html#ga953d150e4c9b684d0820a72f59cfed9f">  144</a></span>&#160;<span class="preprocessor">#define NVIC_ICPR7 ((Register *)0xE000E29C) </span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__IABR.html#gab7922c27d311d9ea4e0617b0951cc884">  157</a></span>&#160;<span class="preprocessor">#define NVIC_IABR0 ((Register *)0xE000E300) </span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__IABR.html#ga31d34f75d4f071885f6b3c1a68f67e33">  158</a></span>&#160;<span class="preprocessor">#define NVIC_IABR1 ((Register *)0xE000E304) </span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__IABR.html#gacdec50e49a153464dae8c78505d23fdf">  159</a></span>&#160;<span class="preprocessor">#define NVIC_IABR2 ((Register *)0xE000E308) </span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__IABR.html#ga67e327f2277bd93604660b9e50d12465">  160</a></span>&#160;<span class="preprocessor">#define NVIC_IABR3 ((Register *)0xE000E30C) </span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__IABR.html#gae6193f426327e21cca3c2543cf675554">  161</a></span>&#160;<span class="preprocessor">#define NVIC_IABR4 ((Register *)0xE000E310) </span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__IABR.html#ga07cae15a19d6bed665defacd5f530fc7">  162</a></span>&#160;<span class="preprocessor">#define NVIC_IABR5 ((Register *)0xE000E314) </span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__IABR.html#gafadfdce9c083b8f96895353f26d5f0c4">  163</a></span>&#160;<span class="preprocessor">#define NVIC_IABR6 ((Register *)0xE000E318) </span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__IABR.html#ga71f709614d93bfeeea5a176d89d8882c">  164</a></span>&#160;<span class="preprocessor">#define NVIC_IABR7 ((Register *)0xE000E31C) </span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160; </div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__IPR.html#ga3adf1eca58dc064b64c3de8085124c54">  193</a></span>&#160;<span class="preprocessor">#define NVIC_IPR ((Register *)0xE000E400) </span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__IPR.html#ga6fb5a65fafa60fc8a1c80d744ccdf435">  194</a></span>&#160;<span class="preprocessor">#define CORTEX_NO_PR_BITS 4               </span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__STIR.html#gaaa80bc30d455351b9231f252632d481b">  208</a></span>&#160;<span class="preprocessor">#define NVIC_STIR ((Register *)0xE000EF00) </span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160; </div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__FLASH.html#gaf6863e7094aca292453684fa2af16686">  241</a></span>&#160;<span class="preprocessor">#define FLASH_BASEADDR 0x08000000U </span></div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__FLASH.html#ga4c7f3deaa05db244e6a6f47e7a2d352c">  242</a></span>&#160;<span class="preprocessor">#define SYSTEM_MEMORY 0x1FFF0000U  </span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__RAM.html#gaec02cd8a7872b7816d2a838e6956f6a1">  258</a></span>&#160;<span class="preprocessor">#define SRAM1_BASEADDR 0x20000000U </span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__RAM.html#ga6a7f90395054dfa1a2f6521213aad848">  259</a></span>&#160;<span class="preprocessor">#define SRAM1 SRAM1_BASEADDR </span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__BUSES.html#ga61007d5774c0eb9e7864c6368c811669">  275</a></span>&#160;<span class="preprocessor">#define PERIPH_BASEADDR 0x40000000U         </span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__BUSES.html#gab337f142a3ad57dbf74863dc3aac1dcc">  276</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASEADDR PERIPH_BASEADDR </span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__BUSES.html#gaac2acc49eab4162a25e6b61dc3f27a7c">  277</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASEADDR 0x40010000U     </span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__BUSES.html#gad1079208a6f6a29a637a550d1ca81a94">  278</a></span>&#160;<span class="preprocessor">#define AHB1PERIPH_BASEADDR 0x40020000U     </span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__BUSES.html#ga6b406467cd4492742190114cbbec9a8e">  279</a></span>&#160;<span class="preprocessor">#define AHB2PERIPH_BASEADDR 0x50000000U     </span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__APB1.html#ga3c771627a298dfa3d484c834f5b97649">  286</a></span>&#160;<span class="preprocessor">#define TIM2_BASEADDR (APB1PERIPH_BASEADDR + 0x0000U)    </span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__APB1.html#ga9be9b6a7119ff1f51c680d4de3d2595b">  287</a></span>&#160;<span class="preprocessor">#define TIM3_BASEADDR (APB1PERIPH_BASEADDR + 0x0400U)    </span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__APB1.html#ga0ab46f7a0878390457d8bb96c470d1b9">  288</a></span>&#160;<span class="preprocessor">#define TIM4_BASEADDR (APB1PERIPH_BASEADDR + 0x0800U)    </span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__APB1.html#ga2f2fd59ff0b3ef8ec4ec85f751855ed6">  289</a></span>&#160;<span class="preprocessor">#define TIM5_BASEADDR (APB1PERIPH_BASEADDR + 0x0C00U)    </span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__APB1.html#ga3d53dcd9e68f3fe32eb469087085435f">  290</a></span>&#160;<span class="preprocessor">#define RTC_BASEADDR (APB1PERIPH_BASEADDR + 0x2800U)     </span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__APB1.html#ga9c700161f4bab68714561c9ac183f50f">  291</a></span>&#160;<span class="preprocessor">#define WWDG_BASEADDR (APB1PERIPH_BASEADDR + 0x2C00U)    </span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__APB1.html#ga098010af0f6b7e11bce69396f245ef99">  292</a></span>&#160;<span class="preprocessor">#define IWDG_BASEADDR (APB1PERIPH_BASEADDR + 0x3000U)    </span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__APB1.html#gad0e0fbfede92fe77204f6bb4a351c401">  293</a></span>&#160;<span class="preprocessor">#define I2S2EXT_BASEADDR (APB1PERIPH_BASEADDR + 0x3400U) </span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__APB1.html#ga52fc929735639d70b44dea7885bb01ff">  294</a></span>&#160;<span class="preprocessor">#define SPI2_BASEADDR (APB1PERIPH_BASEADDR + 0x3800U)    </span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__APB1.html#gada16cf23d6a91088c447de485b616ed8">  295</a></span>&#160;<span class="preprocessor">#define SPI3_BASEADDR (APB1PERIPH_BASEADDR + 0x3C00U)    </span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__APB1.html#ga457a8aad3de2f57ccf22417e5592f551">  296</a></span>&#160;<span class="preprocessor">#define I2S3EXT_BASEADDR (APB1PERIPH_BASEADDR + 0x4000U) </span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__APB1.html#ga9e2d543dd90e725020d1f4b2ae3a0cdc">  297</a></span>&#160;<span class="preprocessor">#define USART2_BASEADDR (APB1PERIPH_BASEADDR + 0x4400U)  </span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__APB1.html#ga44e7e7597f47b4f3f3229de7c0ff7908">  298</a></span>&#160;<span class="preprocessor">#define I2C1_BASEADDR (APB1PERIPH_BASEADDR + 0x5400U)    </span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__APB1.html#ga94025f09df9dc7c9720293778c389e4c">  299</a></span>&#160;<span class="preprocessor">#define I2C2_BASEADDR (APB1PERIPH_BASEADDR + 0x5800U)    </span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group__APB1.html#ga02b13b7d3f55032e47973e192b94cb53">  300</a></span>&#160;<span class="preprocessor">#define I2C3_BASEADDR (APB1PERIPH_BASEADDR + 0x5C00U)    </span></div>
<div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="group__APB1.html#ga402f4f49ad6a541263b20b3ff2859a32">  301</a></span>&#160;<span class="preprocessor">#define PWR_BASEADDR (APB1PERIPH_BASEADDR + 0x7000U)     </span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__APB2.html#ga15216cf7b501073535d452823d93d50e">  309</a></span>&#160;<span class="preprocessor">#define TIM1_BASEADDR (APB2PERIPH_BASEADDR + 0x0000U)   </span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group__APB2.html#ga68f67915c98cef03345f71d6d57145f2">  310</a></span>&#160;<span class="preprocessor">#define TIM8_BASEADDR (APB2PERIPH_BASEADDR + 0x0400U)   </span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__APB2.html#ga4ccf21b5f54c80b031bff13956af2018">  311</a></span>&#160;<span class="preprocessor">#define USART1_BASEADDR (APB2PERIPH_BASEADDR + 0x1000U) </span></div>
<div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group__APB2.html#ga849c1342a2b7b4126c4a3b638c903c29">  312</a></span>&#160;<span class="preprocessor">#define USART6_BASEADDR (APB2PERIPH_BASEADDR + 0x1400U) </span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group__APB2.html#ga9b5790047dc254e28fedbfea2ec043e4">  313</a></span>&#160;<span class="preprocessor">#define ADC1_BASEADDR (APB2PERIPH_BASEADDR + 0x2000U)   </span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group__APB2.html#ga03ddceeb17b3c18fd16655a97a180b43">  314</a></span>&#160;<span class="preprocessor">#define SDIO_BASEADDR (APB2PERIPH_BASEADDR + 0x2C00U)   </span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group__APB2.html#ga64992f19fed3a459eb91f519c06b3427">  315</a></span>&#160;<span class="preprocessor">#define SPI1_BASEADDR (APB2PERIPH_BASEADDR + 0x3000U)   </span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group__APB2.html#ga8370319e63d6c3a62ce4f0539ebe2b68">  316</a></span>&#160;<span class="preprocessor">#define SPI4_BASEADDR (APB2PERIPH_BASEADDR + 0x3400U)   </span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__APB2.html#gad389e516cff9dd84a9b04685b391b8fe">  317</a></span>&#160;<span class="preprocessor">#define SYSCFG_BASEADDR (APB2PERIPH_BASEADDR + 0x3800U) </span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__APB2.html#ga9ce143f4fc043361dc774d877c672f0d">  318</a></span>&#160;<span class="preprocessor">#define EXTI_BASEADDR (APB2PERIPH_BASEADDR + 0x3C00U)   </span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__APB2.html#ga30f114534846e6efe1521f12239d72b8">  319</a></span>&#160;<span class="preprocessor">#define TIM9_BASEADDR (APB2PERIPH_BASEADDR + 0x4000U)   </span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__APB2.html#ga6e2fc569cc5dee0399604eee0c85e520">  320</a></span>&#160;<span class="preprocessor">#define TIM10_BASEADDR (APB2PERIPH_BASEADDR + 0x4400U)  </span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group__APB2.html#ga92505df211ea4d69ff2aace047b5da92">  321</a></span>&#160;<span class="preprocessor">#define TIM11_BASEADDR (APB2PERIPH_BASEADDR + 0x4800U)  </span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga3e615727451fa1abc89e436a7158d4aa">  329</a></span>&#160;<span class="preprocessor">#define GPIOA_BASEADDR (AHB1PERIPH_BASEADDR + 0x0000U) </span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga583cafe206b45c6e3507b0493b96bdf0">  330</a></span>&#160;<span class="preprocessor">#define GPIOB_BASEADDR (AHB1PERIPH_BASEADDR + 0x0400U) </span></div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga05e89040a5ad3c3e5f5bbd62b434512b">  331</a></span>&#160;<span class="preprocessor">#define GPIOC_BASEADDR (AHB1PERIPH_BASEADDR + 0x0800U) </span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga807336d6c75feb8d0e943d618b5eaf26">  332</a></span>&#160;<span class="preprocessor">#define GPIOD_BASEADDR (AHB1PERIPH_BASEADDR + 0x0C00U) </span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__AHB1.html#gac248e8d8a7113113481c2abb31d7660a">  333</a></span>&#160;<span class="preprocessor">#define GPIOE_BASEADDR (AHB1PERIPH_BASEADDR + 0x1000U) </span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga63f9598aea50d8c995a9037578bb0907">  334</a></span>&#160;<span class="preprocessor">#define GPIOH_BASEADDR (AHB1PERIPH_BASEADDR + 0x1C00U) </span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga799588b38166cb25baecaf3fd926ae5f">  335</a></span>&#160;<span class="preprocessor">#define CRC_BASEADDR (AHB1PERIPH_BASEADDR + 0x3000U)   </span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga89610f202a9f78bcc85f76c5ba52d009">  336</a></span>&#160;<span class="preprocessor">#define RCC_BASEADDR (AHB1PERIPH_BASEADDR + 0x3800U)   </span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga9e0148043c26c7c704e7261bf71e75fb">  337</a></span>&#160;<span class="preprocessor">#define FIR_BASEADDR (AHB1PERIPH_BASEADDR + 0x3C00U)   </span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__AHB1.html#ga489420976747e7bcf241e2a9bb6cd138">  338</a></span>&#160;<span class="preprocessor">#define DMA1_BASEADDR (AHB1PERIPH_BASEADDR + 0x6000U)  </span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__AHB1.html#gac3883cd723aa62055a055104bb3f6890">  339</a></span>&#160;<span class="preprocessor">#define DMA2_BASEADDR (AHB1PERIPH_BASEADDR + 0x6400U)  </span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__AHB2.html#ga64b43bca15e2f37902a47794a6769bda">  347</a></span>&#160;<span class="preprocessor">#define USBOTG_BASEADDR (AHB2PERIPH_BASEADDR + 0x0000U) </span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160; </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="structtypedef__CRC__t.html">  364</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;{</div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="structtypedef__CRC__t.html#a6c15043892c917947917e09a4cf99e93">  366</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__CRC__t.html#a6c15043892c917947917e09a4cf99e93">DR</a>;  </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structtypedef__CRC__t.html#ac7d71779436cc0fb78f4ddf244e11a77">  367</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__CRC__t.html#ac7d71779436cc0fb78f4ddf244e11a77">IDR</a>; </div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="structtypedef__CRC__t.html#adcb2daf7b3ba632dbc1a303045fb553e">  368</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__CRC__t.html#adcb2daf7b3ba632dbc1a303045fb553e">CR</a>;  </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;} <a class="code" href="structtypedef__CRC__t.html">typedef_CRC_t</a>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160; </div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="structtypedef__PWR__t.html">  379</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;{</div>
<div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="structtypedef__PWR__t.html#a710503cf3328f459149d205d768a4cd1">  381</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__PWR__t.html#a710503cf3328f459149d205d768a4cd1">CR</a>;  </div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structtypedef__PWR__t.html#a66719bb8e80779459645abf0bb9ce729">  382</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__PWR__t.html#a66719bb8e80779459645abf0bb9ce729">CSR</a>; </div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;} <a class="code" href="structtypedef__PWR__t.html">typedef_PWR_t</a>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html">  394</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;{</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a7cca61637ca1f0a7f06382e87200e97a">  396</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a7cca61637ca1f0a7f06382e87200e97a">CR</a>;         </div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a659132fb8dedc66e324dfa2353b9925f">  397</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a659132fb8dedc66e324dfa2353b9925f">PLLCFGR</a>;    </div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a6e65047366e59b5378291fc47acb3eba">  398</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a6e65047366e59b5378291fc47acb3eba">CFGR</a>;       </div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a13727553f10394c0eada48d1d2f9fc40">  399</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a13727553f10394c0eada48d1d2f9fc40">CIR</a>;        </div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a6aacaa697ef4e65540a870d6ceca9f34">  400</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a6aacaa697ef4e65540a870d6ceca9f34">AHB1RSTR</a>;   </div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#ab1eaadd43a0f91be2012c1b51a220e8c">  401</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#ab1eaadd43a0f91be2012c1b51a220e8c">AHB2RSTR</a>;   </div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#af28cd430a0dca4c827dd10c013db3b6c">  402</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#af28cd430a0dca4c827dd10c013db3b6c">rsv01</a>;      </div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a1a4d1002d07296cff226115057683973">  403</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a1a4d1002d07296cff226115057683973">rsv02</a>;      </div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#afed06a1dd41879ca19a30480a65d0e8c">  404</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#afed06a1dd41879ca19a30480a65d0e8c">APB1RSTR</a>;   </div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a494761b4cb157b0252d50fba85113576">  405</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a494761b4cb157b0252d50fba85113576">APB2RSTR</a>;   </div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a7fe39a7744e34feaa3041142bff9c30b">  406</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a7fe39a7744e34feaa3041142bff9c30b">rsv03</a>;      </div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a5d6d11210261ed1acf18b3181d5a51a3">  407</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a5d6d11210261ed1acf18b3181d5a51a3">rsv04</a>;      </div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a5ea080afea407e712c946218525fd0e3">  408</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a5ea080afea407e712c946218525fd0e3">AHB1ENR</a>;    </div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#acb82e7150a1f49447160cc4d227d7e38">  409</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#acb82e7150a1f49447160cc4d227d7e38">AHB2ENR</a>;    </div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#acae25238b51b1f877ddb85bc8013f009">  410</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#acae25238b51b1f877ddb85bc8013f009">rsv05</a>;      </div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a8fffb3b16260478fce28d89aae3c0bbb">  411</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a8fffb3b16260478fce28d89aae3c0bbb">rsv06</a>;      </div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a27f8ba96041cb43d53ae3a183560894b">  412</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a27f8ba96041cb43d53ae3a183560894b">APB1ENR</a>;    </div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#aa03044ba8fc2b935cc27a9380b4f6cce">  413</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#aa03044ba8fc2b935cc27a9380b4f6cce">APB2ENR</a>;    </div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#af1c1d00177c8269caf6f68f9bb5371cd">  414</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#af1c1d00177c8269caf6f68f9bb5371cd">rsv07</a>;      </div>
<div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a0e466adcbfe611290c6725d3dc15b9fe">  415</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a0e466adcbfe611290c6725d3dc15b9fe">rsv08</a>;      </div>
<div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a044561be66a36b81e3525cd1129d8721">  416</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a044561be66a36b81e3525cd1129d8721">AHB1LPENR</a>;  </div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#aba60ef6bf645e882a479edb8c25e5b98">  417</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#aba60ef6bf645e882a479edb8c25e5b98">AHB2LPENR</a>;  </div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a3535d272e87c3bc26b95ae811a6ec234">  418</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a3535d272e87c3bc26b95ae811a6ec234">rsv09</a>;      </div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#ac27de2e2f10b52eb620f0fcb153e1960">  419</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#ac27de2e2f10b52eb620f0fcb153e1960">rsv10</a>;      </div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a0092f3f987cf1fa9c35477790feb5d58">  420</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a0092f3f987cf1fa9c35477790feb5d58">APB1LPENR</a>;  </div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#ad77289ba69424946935c77fb141608b8">  421</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#ad77289ba69424946935c77fb141608b8">APB2LPENR</a>;  </div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a7021d9d841f8fb483c26e90b1ecbe94b">  422</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a7021d9d841f8fb483c26e90b1ecbe94b">rsv11</a>;      </div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a8ef3aa80fece780303dbed3eb058a5a1">  423</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a8ef3aa80fece780303dbed3eb058a5a1">rsv12</a>;      </div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a787879933685c7aeca273a2a0e9ec736">  424</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a787879933685c7aeca273a2a0e9ec736">BDCR</a>;       </div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#ad5c774eaabf9b4064656674b956cd99f">  425</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#ad5c774eaabf9b4064656674b956cd99f">CSR</a>;        </div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#ab7e7610195327d66aab156f0964cbe66">  426</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#ab7e7610195327d66aab156f0964cbe66">rsv13</a>;      </div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a17331d4209f513ef8431d4be0dccc338">  427</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a17331d4209f513ef8431d4be0dccc338">rsv14</a>;      </div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#aa1e7ae3c5d800395d4eada1f8a09b875">  428</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#aa1e7ae3c5d800395d4eada1f8a09b875">SSCGR</a>;      </div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a5ed3a50b072ba749765e613dc81c8897">  429</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a5ed3a50b072ba749765e613dc81c8897">PLLI2SCFGR</a>; </div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a2b4ccf19d2157b3044927a29fe922a52">  430</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a2b4ccf19d2157b3044927a29fe922a52">rsv15</a>;      </div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structtypedef__RCC__t.html#a55ac4687632869ab9aa2ceffebd15b26">  431</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__RCC__t.html#a55ac4687632869ab9aa2ceffebd15b26">DCKCFGR</a>;    </div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;} <a class="code" href="structtypedef__RCC__t.html">typedef_RCC_t</a>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="structtypedef__SYSCFG__t.html">  441</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;{</div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="structtypedef__SYSCFG__t.html#a15938213659024597ad48cdf899ceb33">  443</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SYSCFG__t.html#a15938213659024597ad48cdf899ceb33">MEMRMP</a>;    </div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="structtypedef__SYSCFG__t.html#a2e8c844eb80d586377d8036e43a5e119">  444</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SYSCFG__t.html#a2e8c844eb80d586377d8036e43a5e119">PMC</a>;       </div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="structtypedef__SYSCFG__t.html#a5e893e77bf29ade0be1219d48bb45c39">  445</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> EXTICR[4]; </div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="structtypedef__SYSCFG__t.html#afc93d060722a408bd4b26a94aa17702f">  446</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SYSCFG__t.html#afc93d060722a408bd4b26a94aa17702f">CMPCR</a>;     </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;} <a class="code" href="structtypedef__SYSCFG__t.html">typedef_SYSCFG_t</a>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160; </div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html">  456</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;{</div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#adc708bf2639ad4ffb6c195483d2050e7">  458</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__GPIO__t.html#adc708bf2639ad4ffb6c195483d2050e7">MODER</a>;   </div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#a73adfc89353fd0f5a525deb5ef0b4737">  459</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__GPIO__t.html#a73adfc89353fd0f5a525deb5ef0b4737">OTYPER</a>;  </div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#a6f9634be958ad73414221038519d79f3">  460</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__GPIO__t.html#a6f9634be958ad73414221038519d79f3">OSPEEDR</a>; </div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#a04c388e8f7bb3184858d03e403bc917a">  461</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__GPIO__t.html#a04c388e8f7bb3184858d03e403bc917a">PUPDR</a>;   </div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#a76af4a55a8e74f8aa9652f380c49e6e7">  462</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__GPIO__t.html#a76af4a55a8e74f8aa9652f380c49e6e7">IDR</a>;     </div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#ac81b92c65d7ca5dedd627278611c4393">  463</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__GPIO__t.html#ac81b92c65d7ca5dedd627278611c4393">ODR</a>;     </div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#a2f7438d6d1f9ab5660ea666f9748c37c">  464</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__GPIO__t.html#a2f7438d6d1f9ab5660ea666f9748c37c">BSRR</a>;    </div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#a2a4027616171ff44bac8e838f6daf191">  465</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__GPIO__t.html#a2a4027616171ff44bac8e838f6daf191">LCKR</a>;    </div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="structtypedef__GPIO__t.html#a45a89eed2798201be01ee3553db530e7">  466</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> AFR[2];  </div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;} <a class="code" href="structtypedef__GPIO__t.html">typedef_GPIO_t</a>;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160; </div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html">  476</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;{</div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#a62d9d1b0c83daa3b1a240350c5462ee1">  478</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#a62d9d1b0c83daa3b1a240350c5462ee1">LISR</a>;   </div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#a9d133732fc73ecd94001de97b7f08538">  479</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#a9d133732fc73ecd94001de97b7f08538">HISR</a>;   </div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#a67b35f808a29d827b378d6c61f3e255f">  480</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#a67b35f808a29d827b378d6c61f3e255f">LIFCR</a>;  </div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#ac99e5c70ef87bf8fe913ea7b3edd7b4e">  481</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#ac99e5c70ef87bf8fe913ea7b3edd7b4e">HIFCR</a>;  </div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#adc53d34482d6a4e9bfdb02dd586ce502">  482</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#adc53d34482d6a4e9bfdb02dd586ce502">S0CR</a>;   </div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#abe3bebdae7dca880dc464063e157717d">  483</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#abe3bebdae7dca880dc464063e157717d">SXNDTR</a>; </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#a1e41cf18ec9290ff2ff17144ebdab9d2">  484</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#a1e41cf18ec9290ff2ff17144ebdab9d2">SXPAR</a>;  </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#a19ab3e93421fa98ccf5cbcc31bd5d8ed">  485</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#a19ab3e93421fa98ccf5cbcc31bd5d8ed">SXM0AR</a>; </div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#a9eb08ddfe90ed0c39a7044e1b319e5a3">  486</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#a9eb08ddfe90ed0c39a7044e1b319e5a3">SXM1AR</a>; </div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="structtypedef__DMA__t.html#aee66e77f85acbdf06679ecf7cb33ca0f">  487</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__DMA__t.html#aee66e77f85acbdf06679ecf7cb33ca0f">SXFCR</a>;  </div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;} <a class="code" href="structtypedef__DMA__t.html">typedef_DMA_t</a>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="structtypedef__EXTI__t.html">  497</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;{</div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="structtypedef__EXTI__t.html#a82d86def73093f97ab51d53e4da866a2">  499</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__EXTI__t.html#a82d86def73093f97ab51d53e4da866a2">IMR</a>;   </div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="structtypedef__EXTI__t.html#af06e0948a47eff3c01c6d9ae915298a0">  500</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__EXTI__t.html#af06e0948a47eff3c01c6d9ae915298a0">EMR</a>;   </div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="structtypedef__EXTI__t.html#a5b5cd4c4e420b47bff8d3399bcd50565">  501</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__EXTI__t.html#a5b5cd4c4e420b47bff8d3399bcd50565">RTSR</a>;  </div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="structtypedef__EXTI__t.html#af2b7e102a5643abbedbaaa3c40ae3ffa">  502</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__EXTI__t.html#af2b7e102a5643abbedbaaa3c40ae3ffa">FTSR</a>;  </div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="structtypedef__EXTI__t.html#a02c428748fb3b914a2cb09154ff7c45b">  503</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__EXTI__t.html#a02c428748fb3b914a2cb09154ff7c45b">SWIER</a>; </div>
<div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="structtypedef__EXTI__t.html#a1974798228fd6b74e2706dd7399e2604">  504</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__EXTI__t.html#a1974798228fd6b74e2706dd7399e2604">PR</a>;    </div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;} <a class="code" href="structtypedef__EXTI__t.html">typedef_EXTI_t</a>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html">  514</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;{</div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a4f6e527e8dec423397ba57f24ada6a7a">  516</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a4f6e527e8dec423397ba57f24ada6a7a">SR</a>;    </div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a68851560f40784e25f84307bf7335de8">  517</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a68851560f40784e25f84307bf7335de8">CR1</a>;   </div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a2840990c2b8a0378e4cd72378021ff58">  518</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a2840990c2b8a0378e4cd72378021ff58">CR2</a>;   </div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a057b5ac3038fb5ae480d81cc10d29ed5">  519</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a057b5ac3038fb5ae480d81cc10d29ed5">SMPR1</a>; </div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a29c666342181db139adabc05abf0ccfa">  520</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a29c666342181db139adabc05abf0ccfa">SMPR2</a>; </div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a68f4e5c2a3ddec5651791bede149a0db">  521</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a68f4e5c2a3ddec5651791bede149a0db">JOFR1</a>; </div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#ac39243fd5c3ccc5d8ef0b0cc2573892c">  522</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#ac39243fd5c3ccc5d8ef0b0cc2573892c">JOFR2</a>; </div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a81fff7eefa1f7a07a5f8587238bddbee">  523</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a81fff7eefa1f7a07a5f8587238bddbee">JOFR3</a>; </div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a32830503bc0aebc3fc4188c6f719f2c2">  524</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a32830503bc0aebc3fc4188c6f719f2c2">JOFR4</a>; </div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a74001fc8b257e820324dd74e42a8316c">  525</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a74001fc8b257e820324dd74e42a8316c">HTR</a>;   </div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#ab71f2f8b4375d89db612ee7993622132">  526</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#ab71f2f8b4375d89db612ee7993622132">LTR</a>;   </div>
<div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a3dd691dbcfb68b72a997a3b18848a143">  527</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a3dd691dbcfb68b72a997a3b18848a143">SQR1</a>;  </div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a8276462d999650918ed108ccbe193489">  528</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a8276462d999650918ed108ccbe193489">SQR2</a>;  </div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a90383f7529c685893632aff3ffffa82c">  529</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a90383f7529c685893632aff3ffffa82c">SQR3</a>;  </div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a78b47527debd9e0ddf1f3f2813749d54">  530</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a78b47527debd9e0ddf1f3f2813749d54">JSQR</a>;  </div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#afecdc9d76d92712a31767099f76f1030">  531</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#afecdc9d76d92712a31767099f76f1030">JDR1</a>;  </div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#aeefe00f04279ff3cf84730bf25d5eed6">  532</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#aeefe00f04279ff3cf84730bf25d5eed6">JDR2</a>;  </div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a8060e24bdb469476985ffdce2c8e6c88">  533</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a8060e24bdb469476985ffdce2c8e6c88">JDR3</a>;  </div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a5eee75b42ab16e6efcfb4e785445b9e0">  534</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a5eee75b42ab16e6efcfb4e785445b9e0">JDR4</a>;  </div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a62b5a72f6d275cd4842821c489fdf09a">  535</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a62b5a72f6d275cd4842821c489fdf09a">DR</a>;    </div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="structtypedef__ADC__t.html#a13aeec6d6632ff1033704fcd84a64fd2">  536</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__ADC__t.html#a13aeec6d6632ff1033704fcd84a64fd2">CCR</a>;   </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;} <a class="code" href="structtypedef__ADC__t.html">typedef_ADC_t</a>;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160; </div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html">  548</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;{</div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#ad6d9c45ae9b1974897ad573f7e31dc23">  550</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#ad6d9c45ae9b1974897ad573f7e31dc23">CR1</a>;   </div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#acf1626a0dad08ce0efbbca5979ec12ba">  551</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#acf1626a0dad08ce0efbbca5979ec12ba">CR2</a>;   </div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a70fb63c3e8ba0f5ee8e7093bf1b8aa26">  552</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a70fb63c3e8ba0f5ee8e7093bf1b8aa26">SMCR</a>;  </div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a54772e5fd03010ccf6c274dad70b9dea">  553</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a54772e5fd03010ccf6c274dad70b9dea">DIER</a>;  </div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a1529c0d34ed9b2987f9aab2dfa462057">  554</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a1529c0d34ed9b2987f9aab2dfa462057">SR</a>;    </div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#aecea4f32d6a7b6d5ad38d0f334acff50">  555</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#aecea4f32d6a7b6d5ad38d0f334acff50">EGR</a>;   </div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a0815a3c25355ca4e6307cbdae53127df">  556</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a0815a3c25355ca4e6307cbdae53127df">CCMR1</a>; </div>
<div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a90b21f44fa8182859b8d415b92815451">  557</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a90b21f44fa8182859b8d415b92815451">CCMR2</a>; </div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#ab503354e2f12c1e858c7dfaf992204d1">  558</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#ab503354e2f12c1e858c7dfaf992204d1">CCER</a>;  </div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#ad2597991ccff3d3cc25b134b9725ccb9">  559</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#ad2597991ccff3d3cc25b134b9725ccb9">CNT</a>;   </div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a8fa7e5c938eaa093bb9854c1441663b6">  560</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a8fa7e5c938eaa093bb9854c1441663b6">PSC</a>;   </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a7480ee191b9a45242a857f742a0d2bea">  561</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a7480ee191b9a45242a857f742a0d2bea">ARR</a>;   </div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#aa7b6d54342570508d4871ca7e4195fc3">  562</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#aa7b6d54342570508d4871ca7e4195fc3">RCR</a>;   </div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a8693c38eaeb6e7287ac852cdb11a09a8">  563</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a8693c38eaeb6e7287ac852cdb11a09a8">CCR1</a>;  </div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a0402e0a935a6e02935fdf7830e1ac203">  564</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a0402e0a935a6e02935fdf7830e1ac203">CCR2</a>;  </div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#ace6664e9c78c9fc86575e58d81551273">  565</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#ace6664e9c78c9fc86575e58d81551273">CCR3</a>;  </div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a1d4f820b5ccfd556bbd9e9a86cacf012">  566</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a1d4f820b5ccfd556bbd9e9a86cacf012">CCR4</a>;  </div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a935195815ea99f4df35f0036546b0b1c">  567</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a935195815ea99f4df35f0036546b0b1c">BDTR</a>;  </div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#acfeba336512ba010aa7a1856a8c86aee">  568</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#acfeba336512ba010aa7a1856a8c86aee">DCR</a>;   </div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#af87b44d3fbf95ad06ed191be0b4e1edd">  569</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#af87b44d3fbf95ad06ed191be0b4e1edd">DMAR</a>;  </div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="structtypedef__TIM__t.html#a7e730f72360338dbbbb1a32ba6f8fd6a">  570</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__TIM__t.html#a7e730f72360338dbbbb1a32ba6f8fd6a">OR</a>;    </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;} <a class="code" href="structtypedef__TIM__t.html">typedef_TIM_t</a>;</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="structtypedef__IWDG__t.html">  580</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;{</div>
<div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="structtypedef__IWDG__t.html#a2e532a322962ae59341e2e616f1524fc">  582</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__IWDG__t.html#a2e532a322962ae59341e2e616f1524fc">KR</a>;  </div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="structtypedef__IWDG__t.html#ad58bdba87da9ebd3e1869ecf4142587c">  583</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__IWDG__t.html#ad58bdba87da9ebd3e1869ecf4142587c">PR</a>;  </div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="structtypedef__IWDG__t.html#a4de60f63e9746440d090810e1feef0df">  584</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__IWDG__t.html#a4de60f63e9746440d090810e1feef0df">RLR</a>; </div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="structtypedef__IWDG__t.html#ab7e709562fd2f598ea95d68c7a8e2f7a">  585</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__IWDG__t.html#ab7e709562fd2f598ea95d68c7a8e2f7a">SR</a>;  </div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;} <a class="code" href="structtypedef__IWDG__t.html">typedef_IWDG_t</a>;</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html">  595</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;{</div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#a8e538124e7c6da364c66bc6182c67fad">  597</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#a8e538124e7c6da364c66bc6182c67fad">CR1</a>;   </div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#ad0f3c1d72e2bfe8f8e9536b238848c91">  598</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#ad0f3c1d72e2bfe8f8e9536b238848c91">CR2</a>;   </div>
<div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#afcb6f28a4d849ec9f9b6dafae59f6e31">  599</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#afcb6f28a4d849ec9f9b6dafae59f6e31">OAR1</a>;  </div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#ac3f4bd1ba17b776dd5b6dc3f47e8b03a">  600</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#ac3f4bd1ba17b776dd5b6dc3f47e8b03a">OAR2</a>;  </div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#a905ce6595eee802436c42cbce7a6bafc">  601</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#a905ce6595eee802436c42cbce7a6bafc">DR</a>;    </div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#ada378ad867b63a2d42374900abb99b33">  602</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#ada378ad867b63a2d42374900abb99b33">SR1</a>;   </div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#abfb1bfa09fa186691beedfb11c26285e">  603</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#abfb1bfa09fa186691beedfb11c26285e">SR2</a>;   </div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#afa39094223c640db328a289415196f66">  604</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#afa39094223c640db328a289415196f66">CCR</a>;   </div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#a139a0f76f6f7da73b125fd7182796407">  605</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#a139a0f76f6f7da73b125fd7182796407">TRISE</a>; </div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="structtypedef__I2C__t.html#a51e743580b8076293dcf025719fcc61a">  606</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__I2C__t.html#a51e743580b8076293dcf025719fcc61a">FLTR</a>;  </div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;} <a class="code" href="structtypedef__I2C__t.html">typedef_I2C_t</a>;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="structtypedef__USART__t.html">  616</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;{</div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="structtypedef__USART__t.html#a39b18ed28ef083f7a6fd6ca2ef479b8a">  618</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__USART__t.html#a39b18ed28ef083f7a6fd6ca2ef479b8a">SR</a>;   </div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="structtypedef__USART__t.html#aeb9c6e555245f22d0781bfe52e2a3f4a">  619</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__USART__t.html#aeb9c6e555245f22d0781bfe52e2a3f4a">DR</a>;   </div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="structtypedef__USART__t.html#ab6dd9e419c1785bc422d08ddf1806adc">  620</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__USART__t.html#ab6dd9e419c1785bc422d08ddf1806adc">BRR</a>;  </div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="structtypedef__USART__t.html#a42ca65b4fee4b1f2f18fb619dae5d726">  621</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__USART__t.html#a42ca65b4fee4b1f2f18fb619dae5d726">CR1</a>;  </div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="structtypedef__USART__t.html#a013cf7a145587ea87c0928ee3f4607ed">  622</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__USART__t.html#a013cf7a145587ea87c0928ee3f4607ed">CR2</a>;  </div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="structtypedef__USART__t.html#a45710b2a066c568a2d4f9876c68a3282">  623</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__USART__t.html#a45710b2a066c568a2d4f9876c68a3282">CR3</a>;  </div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="structtypedef__USART__t.html#ad660fd369efcca85779495e060f00834">  624</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__USART__t.html#ad660fd369efcca85779495e060f00834">GTPR</a>; </div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;} <a class="code" href="structtypedef__USART__t.html">typedef_USART_t</a>;</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160; </div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html">  642</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;{</div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#aadfbba9cc20fc31bca9fe6c862235c85">  644</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#aadfbba9cc20fc31bca9fe6c862235c85">CR1</a>;     </div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#ae244f1bcb4aa196f589b746536eb2e06">  645</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#ae244f1bcb4aa196f589b746536eb2e06">CR2</a>;     </div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#a071d385e95541a271b513bd392ca6c50">  646</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#a071d385e95541a271b513bd392ca6c50">SR</a>;      </div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#ac98588f3b6484842a732e5145cc89fbb">  647</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#ac98588f3b6484842a732e5145cc89fbb">DR</a>;      </div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#a20b29a8e3904e7d3c13f1bc806519140">  648</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#a20b29a8e3904e7d3c13f1bc806519140">CRCPR</a>;   </div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#add1dac47d2018cfa4444621591bbf7a6">  649</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#add1dac47d2018cfa4444621591bbf7a6">RXCRCR</a>;  </div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#a4c4643d875d9f5cc83e8044e360a1654">  650</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#a4c4643d875d9f5cc83e8044e360a1654">TXCRCR</a>;  </div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#a37a9e2bad54a3b161c6c0ce67bdb2e57">  651</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#a37a9e2bad54a3b161c6c0ce67bdb2e57">I2SCFGR</a>; </div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="structtypedef__SPI__t.html#ac5369f2248e2edb246f1e7505124a231">  652</a></span>&#160;    <a class="code" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> <a class="code" href="structtypedef__SPI__t.html#ac5369f2248e2edb246f1e7505124a231">I2SPR</a>;   </div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="STM32F401RE_8h.html#a28353638ba492081e56d595a769de2ac">  653</a></span>&#160;} <a class="code" href="structtypedef__SPI__t.html">typedef_SPI_t</a>, <a class="code" href="STM32F401RE_8h.html#a28353638ba492081e56d595a769de2ac">typedef_I2S_t</a>;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="group__CRC.html#ga4381bb54c2dbc34500521165aa7b89b1">  662</a></span>&#160;<span class="preprocessor">#define CRC ((typedef_CRC_t *)CRC_BASEADDR)</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="group__PWR.html#ga04651c526497822a859942b928e57f8e">  669</a></span>&#160;<span class="preprocessor">#define PWR ((typedef_PWR_t *)PWR_BASEADDR)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160; </div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="group__RCC.html#ga74944438a086975793d26ae48d5882d4">  676</a></span>&#160;<span class="preprocessor">#define RCC ((typedef_RCC_t *)RCC_BASEADDR)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160; </div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group__SYSCFG.html#ga3c833fe1c486cb62250ccbca32899cb8">  683</a></span>&#160;<span class="preprocessor">#define SYSCFG ((typedef_SYSCFG_t *)SYSCFG_BASEADDR)</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160; </div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="group__GPIOx.html#gac485358099728ddae050db37924dd6b7">  691</a></span>&#160;<span class="preprocessor">#define GPIOA ((typedef_GPIO_t *)GPIOA_BASEADDR) </span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga68b66ac73be4c836db878a42e1fea3cd">  692</a></span>&#160;<span class="preprocessor">#define GPIOB ((typedef_GPIO_t *)GPIOB_BASEADDR)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga2dca03332d620196ba943bc2346eaa08">  693</a></span>&#160;<span class="preprocessor">#define GPIOC ((typedef_GPIO_t *)GPIOC_BASEADDR)</span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga7580b1a929ea9df59725ba9c18eba6ac">  694</a></span>&#160;<span class="preprocessor">#define GPIOD ((typedef_GPIO_t *)GPIOD_BASEADDR)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group__GPIOx.html#gae04bdb5e8acc47cab1d0532e6b0d0763">  695</a></span>&#160;<span class="preprocessor">#define GPIOE ((typedef_GPIO_t *)GPIOE_BASEADDR)</span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="group__GPIOx.html#gadeacbb43ae86c879945afe98c679b285">  696</a></span>&#160;<span class="preprocessor">#define GPIOH ((typedef_GPIO_t *)GPIOH_BASEADDR)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group__DMAx.html#gacc16d2a5937f7585320a98f7f6b578f9">  705</a></span>&#160;<span class="preprocessor">#define DMA1 ((typedef_DMA_t *)DMA1_BASEADDR)</span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group__DMAx.html#ga506520140eec1708bc7570c49bdf972d">  706</a></span>&#160;<span class="preprocessor">#define DMA2 ((typedef_DMA_t *)DMA2_BASEADDR)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="STM32F401RE_8h.html#a9189e770cd9b63dadd36683eb9843cac">  714</a></span>&#160;<span class="preprocessor">#define EXTI ((typedef_EXTI_t *)EXTI_BASEADDR)</span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160; </div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="group__ADC.html#ga90d2d5c526ce5c0a551f533eccbee71a">  721</a></span>&#160;<span class="preprocessor">#define ADC1 ((typedef_ADC_t *)ADC1_BASEADDR)</span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160; </div>
<div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group__TMRx.html#ga4dedcb5ae32698839ce5e62aa2c3cd3b">  729</a></span>&#160;<span class="preprocessor">#define TMR1 ((typedef_Timer_t *)TMR1_BASEADDR)</span></div>
<div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="group__TMRx.html#gab9ba0f088efcfb18f08b7d2490486b98">  730</a></span>&#160;<span class="preprocessor">#define TMR2 ((typedef_Timer_t *)TMR2_BASEADDR)</span></div>
<div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="group__TMRx.html#ga443f07a9b884886d9b82597d02e594b7">  731</a></span>&#160;<span class="preprocessor">#define TMR3 ((typedef_Timer_t *)TMR3_BASEADDR)</span></div>
<div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group__TMRx.html#gacebd208546d34896c1904ab4c7c5ef27">  732</a></span>&#160;<span class="preprocessor">#define TMR4 ((typedef_Timer_t *)TMR4_BASEADDR)</span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="group__TMRx.html#gacf9da0ba0e15ec19546e94d16787d5f5">  733</a></span>&#160;<span class="preprocessor">#define TMR5 ((typedef_Timer_t *)TMR5_BASEADDR)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__IWDG.html#gad16b79dd94ee85d261d08a8ee94187e7">  741</a></span>&#160;<span class="preprocessor">#define IWDG ((typedef_IDWG_t *)IWDG_BASEADDR)</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160; </div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__I2Cx.html#gab45d257574da6fe1f091cc45b7eda6cc">  749</a></span>&#160;<span class="preprocessor">#define I2C1 ((typedef_I2C_t *)I2C1_BASEADDR)</span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__I2Cx.html#gafa60ac20c1921ef1002083bb3e1f5d16">  750</a></span>&#160;<span class="preprocessor">#define I2C2 ((typedef_I2C_t *)I2C2_BASEADDR)</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__I2Cx.html#ga1489b37ed2bca9d9c659119590583bda">  751</a></span>&#160;<span class="preprocessor">#define I2C3 ((typedef_I2C_t *)I2C3_BASEADDR)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__USARTx.html#ga92871691058ff7ccffd7635930cb08da">  760</a></span>&#160;<span class="preprocessor">#define USART1 ((typedef_USART_t *)USART1_BASEADDR)</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__USARTx.html#gaf114a9eab03ca08a6fb720e511595930">  761</a></span>&#160;<span class="preprocessor">#define USART2 ((typedef_USART_t *)USART2_BASEADDR)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__USARTx.html#ga2dab39a19ce3dd05fe360dcbb7b5dc84">  762</a></span>&#160;<span class="preprocessor">#define USART6 ((typedef_USART_t *)USART6_BASEADDR)</span></div>
<div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__SPIx.html#gad483be344a28ac800be8f03654a9612f">  771</a></span>&#160;<span class="preprocessor">#define SPI1 ((typedef_SPI_t *)SPI1_BASEADDR)</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__SPIx.html#gaf2c3d8ce359dcfbb2261e07ed42af72b">  772</a></span>&#160;<span class="preprocessor">#define SPI2 ((typedef_SPI_t *)SPI2_BASEADDR)</span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__SPIx.html#gab2339cbf25502bf562b19208b1b257fc">  773</a></span>&#160;<span class="preprocessor">#define SPI3 ((typedef_SPI_t *)SPI3_BASEADDR)</span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga2a2e6edef68cfe1946f39a5033da2301">  774</a></span>&#160;<span class="preprocessor">#define SPI4 ((typedef_SPI_t *)SPI4_BASEADDR)</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160; </div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga17c0eb1a7e7645a5d63d8b7a41fbb19c">  787</a></span>&#160;<span class="preprocessor">#define GPIOA_PCLK_EN() (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 0)) </span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga1bc2b8b73bb42c4d2cd758a732fbe871">  788</a></span>&#160;<span class="preprocessor">#define GPIOB_PCLK_EN() (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 1)) </span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__GPIOx.html#gab9e994b2e5e4ada47764117634c64728">  789</a></span>&#160;<span class="preprocessor">#define GPIOC_PCLK_EN() (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 2)) </span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__GPIOx.html#gac08ecd1bbe57ab59746d6da5b972f493">  790</a></span>&#160;<span class="preprocessor">#define GPIOD_PCLK_EN() (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 3)) </span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="group__GPIOx.html#gaa93bc85ce9310ae89c709ad615d9bb18">  791</a></span>&#160;<span class="preprocessor">#define GPIOE_PCLK_EN() (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 4)) </span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga2be7b357e112e2036141678aa6bc3506">  792</a></span>&#160;<span class="preprocessor">#define GPIOH_PCLK_EN() (RCC-&gt;AHB1ENR |= (1 &lt;&lt; 7)) </span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga7bd5daf4b7f73ce65ccccc10f3f62c25">  806</a></span>&#160;<span class="preprocessor">#define GPIOA_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 0)) </span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga0b8beefb50159bf0b57ce00f391b9ffb">  807</a></span>&#160;<span class="preprocessor">#define GPIOB_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 1)) </span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga786bf409a60ff677716cb03a610bd73e">  808</a></span>&#160;<span class="preprocessor">#define GPIOC_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 2)) </span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga454d99148231ab9d69d282fa2977794a">  809</a></span>&#160;<span class="preprocessor">#define GPIOD_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 3)) </span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga978a7db44c8d879d33a615ef3b0ec112">  810</a></span>&#160;<span class="preprocessor">#define GPIOE_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 4)) </span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga5e62f105900568285d3f1c703048566b">  811</a></span>&#160;<span class="preprocessor">#define GPIOH_PCLK_DI() (RCC-&gt;AHB1ENR &amp;= ~(1 &lt;&lt; 7)) </span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="group__I2Cx.html#ga38b3719d33b55faf15f9b9b08295b353">  824</a></span>&#160;<span class="preprocessor">#define I2C1_PCLK_EN() (RCC-&gt;APB1ENR |= (1 &lt;&lt; 21)) </span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="group__I2Cx.html#gabe017af091eb4ddc6eb863f5a4dce79e">  825</a></span>&#160;<span class="preprocessor">#define I2C2_PCLK_EN() (RCC-&gt;APB1ENR |= (1 &lt;&lt; 22)) </span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="group__I2Cx.html#ga5bc760dcdbeebc5bcf1f36fdb4ff3c62">  826</a></span>&#160;<span class="preprocessor">#define I2C3_PCLK_EN() (RCC-&gt;APB1ENR |= (1 &lt;&lt; 23)) </span></div>
<div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="group__I2Cx.html#gaced37391c6600e3a7fdced9eff1af33d">  839</a></span>&#160;<span class="preprocessor">#define I2C1_PCLK_DI() (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 21)) </span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="group__I2Cx.html#gaf26def2cfb411c0452a81cc0f07600bc">  840</a></span>&#160;<span class="preprocessor">#define I2C2_PCLK_DI() (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 22)) </span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="group__I2Cx.html#ga244d0f54bfe8be366d938c5bcd64b740">  841</a></span>&#160;<span class="preprocessor">#define I2C3_PCLK_DI() (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 23)) </span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="group__SPIx.html#gae72a543f0dff6747a7b65968b1dcbb28">  854</a></span>&#160;<span class="preprocessor">#define SPI1_PCLK_EN() (RCC-&gt;APB2ENR |= (1 &lt;&lt; 12)) </span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga76e0d058783c88190b860bfaecec1d87">  855</a></span>&#160;<span class="preprocessor">#define SPI2_PCLK_EN() (RCC-&gt;APB1ENR |= (1 &lt;&lt; 14)) </span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="group__SPIx.html#gaf9dcb6773cab8a79434d8ce7cc900342">  856</a></span>&#160;<span class="preprocessor">#define SPI3_PCLK_EN() (RCC-&gt;APB1ENR |= (1 &lt;&lt; 15)) </span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga93b5644ae1f7ff01640d1a77c87ac973">  857</a></span>&#160;<span class="preprocessor">#define SPI4_PCLK_EN() (RCC-&gt;APB2ENR |= (1 &lt;&lt; 13)) </span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga5d981b8f6a68cd77963d57d42693d170">  870</a></span>&#160;<span class="preprocessor">#define SPI1_PCLK_DI() (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 12)) </span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga8155a469b85817f3e6d37e4ff09f727f">  871</a></span>&#160;<span class="preprocessor">#define SPI2_PCLK_DI() (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 14)) </span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__SPIx.html#gad4de3e58530324cb9a9a1c32504b8c26">  872</a></span>&#160;<span class="preprocessor">#define SPI3_PCLK_DI() (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 15)) </span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga30c26071cf3d08af993808262f790cdf">  873</a></span>&#160;<span class="preprocessor">#define SPI4_PCLK_DI() (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 13)) </span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160; </div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__SYSCGF.html#gaf4132dd5c45ad1cbdb0226b3f0108cf6">  887</a></span>&#160;<span class="preprocessor">#define SYSCFG_PCLK_EN() (RCC-&gt;APB2ENR |= (1 &lt;&lt; 14))  </span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__SYSCGF.html#ga11f49b5c109b1eacd48dc52c94acea3e">  888</a></span>&#160;<span class="preprocessor">#define SYSCFG_PCLK_DI() (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 14)) </span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="group__USARTx.html#gac4410a1d3f7d178bc9d962da70092d5d">  901</a></span>&#160;<span class="preprocessor">#define USART1_PCLK_EN() (RCC-&gt;APB2ENR |= (1 &lt;&lt; 4))  </span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="group__USARTx.html#ga46edab80171922a374bd5a264f1f0e14">  902</a></span>&#160;<span class="preprocessor">#define USART2_PCLK_EN() (RCC-&gt;APB1ENR |= (1 &lt;&lt; 17)) </span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="group__USARTx.html#gab95e3976500c683ba5745f22579994cf">  903</a></span>&#160;<span class="preprocessor">#define USART6_PCLK_EN() (RCC-&gt;APB2ENR |= (1 &lt;&lt; 5))  </span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="group__USARTx.html#gac73ad50ae751cf615a38b3746789491f">  916</a></span>&#160;<span class="preprocessor">#define USART1_PCLK_DI() (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 4))  </span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="group__USARTx.html#gacb4956d8b2b9289454c2b0eadd711e34">  917</a></span>&#160;<span class="preprocessor">#define USART2_PCLK_DI() (RCC-&gt;APB1ENR &amp;= ~(1 &lt;&lt; 17)) </span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="group__USARTx.html#ga0b34ade86ce39c5af78c1cbbdfb22ece">  918</a></span>&#160;<span class="preprocessor">#define USART6_PCLK_DI() (RCC-&gt;APB2ENR &amp;= ~(1 &lt;&lt; 5))  </span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="group__GPIOx.html#gadc67c9a26e533fd6949e8ee286428574">  932</a></span>&#160;<span class="preprocessor">#define GPIOA_REG_RESET()           \</span></div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR |= (1 &lt;&lt; RCC_AHB1RSTR_GPIOARST);  \</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; RCC_AHB1RSTR_GPIOARST); \</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160; </div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga56bd14a304c634ad5bfac7622f0b544a">  940</a></span>&#160;<span class="preprocessor">#define GPIOB_REG_RESET()           \</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR |= (1 &lt;&lt; RCC_AHB1RSTR_GPIOBRST);  \</span></div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; RCC_AHB1RSTR_GPIOBRST); \</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160; </div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga670acbee38ec2144a2ff4741ec07e42a">  948</a></span>&#160;<span class="preprocessor">#define GPIOC_REG_RESET()           \</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR |= (1 &lt;&lt; RCC_AHB1RSTR_GPIOCRST);  \</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; RCC_AHB1RSTR_GPIOCRST); \</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; </div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga4079b0a5bde67f387ace0a336d9b5c12">  956</a></span>&#160;<span class="preprocessor">#define GPIOD_REG_RESET()           \</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR |= (1 &lt;&lt; RCC_AHB1RSTR_GPIODRST);  \</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; RCC_AHB1RSTR_GPIODRST); \</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160; </div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga81f5e66d8d1d6aeae1e7cdf6ab3080d4">  964</a></span>&#160;<span class="preprocessor">#define GPIOE_REG_RESET()           \</span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR |= (1 &lt;&lt; RCC_AHB1RSTR_GPIOERST);  \</span></div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; RCC_AHB1RSTR_GPIOERST); \</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160; </div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="group__GPIOx.html#gaafc0615682b1b6646ad8c1478356da9d">  972</a></span>&#160;<span class="preprocessor">#define GPIOH_REG_RESET()           \</span></div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR |= (1 &lt;&lt; RCC_AHB1RSTR_GPIOHRST);  \</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">        RCC-&gt;AHB1RSTR &amp;= ~(1 &lt;&lt; RCC_AHB1RSTR_GPIOHRST); \</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="group__GPIOx.html#ga0400130c7d7bd6dbeb4f0724a3dc460a"> 1000</a></span>&#160;<span class="preprocessor">#define GPIO_BASEADDR_TO_CODE(port) ((port == GPIOA) ? 0x00 : (port == GPIOB) ? 0x01 \</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">                                                          : (port == GPIOC)   ? 0x02 \</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="preprocessor">                                                          : (port == GPIOD)   ? 0x03 \</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">                                                          : (port == GPIOE)   ? 0x04 \</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">                                                          : (port == GPIOH)   ? 0x07 \</span></div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">                                                                              : 0)</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga8ad3456e4edd9d3a56bb24017c74a0f8"> 1019</a></span>&#160;<span class="preprocessor">#define SPI1_REG_RESET()             \</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">    do                               \</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">    {                                \</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">        RCC-&gt;APB2RSTR |= (1 &lt;&lt; RCC_APB2RSTR_SPI1RST);  \</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor">        RCC-&gt;APB2RSTR &amp;= ~(1 &lt;&lt; RCC_APB2RSTR_SPI1RST); \</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160; </div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga44e99a893c3d829b4976108cd7491f3e"> 1027</a></span>&#160;<span class="preprocessor">#define SPI2_REG_RESET()             \</span></div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">    do                               \</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">    {                                \</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR |= (1 &lt;&lt; RCC_APB1RSTR_SPI2RST);  \</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR &amp;= ~(1 &lt;&lt; RCC_APB1RSTR_SPI2RST); \</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160; </div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga5ab7e6322f1ec13413d2587f14151ba8"> 1035</a></span>&#160;<span class="preprocessor">#define SPI3_REG_RESET()             \</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">    do                               \</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">    {                                \</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR |= (1 &lt;&lt; RCC_APB1RSTR_SPI3RST);  \</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR &amp;= ~(1 &lt;&lt; RCC_APB1RSTR_SPI3RST); \</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160; </div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="group__SPIx.html#ga3a017fd54dca0dfcc151eac5b4de42a6"> 1043</a></span>&#160;<span class="preprocessor">#define SPI4_REG_RESET()             \</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">    do                               \</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">    {                                \</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR |= (1 &lt;&lt; RCC_APB2RSTR_SPI4RST);  \</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR &amp;= ~(1 &lt;&lt; RCC_APB2RSTR_SPI4RST); \</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="group__I2Cx.html#ga2c722b8f7564ed6f471ca3a9c8a375e4"> 1061</a></span>&#160;<span class="preprocessor">#define I2C1_REG_RESET()            \</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR |= (1 &lt;&lt; RCC_APB1RSTR_I2C1RST); \</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR &amp;= ~(1 &lt;&lt; RCC_APB1RSTR_I2C1RST); \</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    </div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group__I2Cx.html#ga1059963aabd5ada3aec6c337a3304685"> 1068</a></span>&#160;<span class="preprocessor">#define I2C2_REG_RESET()            \</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR |= (1 &lt;&lt; RCC_APB1RSTR_I2C2RST); \</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR &amp;= ~(1 &lt;&lt; RCC_APB1RSTR_I2C2RST); \</span></div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    </div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="group__I2Cx.html#ga22c31a82c4d41e30844436fba8e4b693"> 1075</a></span>&#160;<span class="preprocessor">#define I2C3_REG_RESET()            \</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">    do                              \</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">    {                               \</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR |= (1 &lt;&lt; RCC_APB1RSTR_I2C3RST); \</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">        RCC-&gt;APB1RSTR &amp;= ~(1 &lt;&lt; RCC_APB1RSTR_I2C3RST); \</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">    } while (0)</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga45aef80db4bd55ae2e509ebf53cf39d3"> 1094</a></span>&#160;<span class="preprocessor">#define IRQ_NO_WWDG 0</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga021e4da999a18b510c57c5b0c8e3ec2f"> 1095</a></span>&#160;<span class="preprocessor">#define IRQ_NO_PVD 1</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="group__NVIC.html#gad7da1eaa1be310709abfc80693e5c286"> 1096</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TAMP_STAMP 2</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga90762a324c7735fbc4b1728f494d2dba"> 1097</a></span>&#160;<span class="preprocessor">#define IRQ_NO_RTC_WKUP 3</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga0517a0dfa6e8f0ca019893faf048f025"> 1098</a></span>&#160;<span class="preprocessor">#define IRQ_NO_FLASH 4</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="group__NVIC.html#gaaf5e6e410a64b0d6e71a69536e712b6d"> 1099</a></span>&#160;<span class="preprocessor">#define IRQ_NO_RCC 5</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__NVIC.html#gabafd764fa6dcf27ebb3405975fe221c7"> 1100</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI0 6</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga3c28288c2813252972ae24078a87db92"> 1101</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI1 7</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga5be57dc7d31306fe614b5a742e27545e"> 1102</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI2 8</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga3e2ff68388529978704dea5edd1a0a95"> 1103</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI3 9</span></div>
<div class="line"><a name="l01104"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga12e4157b684ccff94ec0f6f3ec4fec6e"> 1104</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI4 10</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga9205c8d98cd3ab652f029c97bfa50596"> 1105</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA1_STREAM0 11</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga0c043e7ab9500711c50234205283c046"> 1106</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA1_STREAM1 12</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga84f2720650ba21c7ea394e61e966e990"> 1107</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA1_STREAM2 13</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"><a class="line" href="group__NVIC.html#gaaeb452d981ba8f178fb13c9b63a77fcb"> 1108</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA1_STREAM3 14</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga24b376739881971df487c80b992e881e"> 1109</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA1_STREAM4 15</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga39fff9166ddaf60cb39fefb6f4690a4e"> 1110</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA1_STREAM5 16</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga522920cf3503bcb77a8cc18212d7a716"> 1111</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA1_STREAM6 17</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga1ea51168792a53e117787c0ea8322629"> 1112</a></span>&#160;<span class="preprocessor">#define IRQ_NO_ADC 18</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga56d5721d1c30cfa96e2be9642b25ab84"> 1113</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI9_5 23</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga225e3fe49fd95723641883e7d2eb51b6"> 1114</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TIM1_BRK_TIM9 24</span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="group__NVIC.html#gae1418505e8d785d075c445f315ca585d"> 1115</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TIM1_UP_TIM10 25</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga94a417bbc3cc69f35b66d34e27f1ed07"> 1116</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TIM1_TRG_COM_TIM11 26</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="group__NVIC.html#gabf79f65aeb734450bf58893f9dbf1897"> 1117</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TIM1_CC 27</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga0a3d4b6af8657bee10ff2d376128dad1"> 1118</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TIM2 28</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="group__NVIC.html#gac708051988853dfa2c05b189c370abb0"> 1119</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TIM3 29</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga48779bc917f38c1377631dc25e41acda"> 1120</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TIM4 30</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga0e0eb0691c39bcf171c2adc9088ba98a"> 1121</a></span>&#160;<span class="preprocessor">#define IRQ_NO_I2C1_EV 31</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="group__NVIC.html#gad9a499ea124eed61ef9271ac42697301"> 1122</a></span>&#160;<span class="preprocessor">#define IRQ_NO_I2C1_ER 32</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga35289da24d543058ae57b0838a13832c"> 1123</a></span>&#160;<span class="preprocessor">#define IRQ_NO_I2C2_EV 33</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga9bad89fc830cbf2710685e2f667de4d0"> 1124</a></span>&#160;<span class="preprocessor">#define IRQ_NO_I2C2_ER 34</span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="group__NVIC.html#gac17a38feb67a4256257e3c2cb0315406"> 1125</a></span>&#160;<span class="preprocessor">#define IRQ_NO_SPI1 35</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="group__NVIC.html#gad4937ee2978d9d3606d02840ed8d76e7"> 1126</a></span>&#160;<span class="preprocessor">#define IRQ_NO_SPI2 36</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga9fc55379e599d695ac0471b3f11f86f0"> 1127</a></span>&#160;<span class="preprocessor">#define IRQ_NO_USART1 37</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="group__NVIC.html#gac7dbb01c0039785a8ae29570d7dcee52"> 1128</a></span>&#160;<span class="preprocessor">#define IRQ_NO_USART2 38</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga55c46970c262d711800e0c8ada980d9f"> 1129</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI15_10 40</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga828cbe11ed422d042fc45a55823bf6c5"> 1130</a></span>&#160;<span class="preprocessor">#define IRQ_NO_RTC_ALARM 41</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga010da947a8f50191efc6f1d5be43b70c"> 1131</a></span>&#160;<span class="preprocessor">#define IRQ_NO_OTG_FS_WKUP 42</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="group__NVIC.html#gaa7101afb101d740c0429db0d5c386278"> 1132</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA1_STREAM7 47</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga0610117c312ae0a759eaf8e7d3e67273"> 1133</a></span>&#160;<span class="preprocessor">#define IRQ_NO_SDIO 49</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga48b7388230bd3b768db8e7741955bb8e"> 1134</a></span>&#160;<span class="preprocessor">#define IRQ_NO_TIM5 50</span></div>
<div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga99f3e1ba831d9aa2d6f04cb536fe44d7"> 1135</a></span>&#160;<span class="preprocessor">#define IRQ_NO_SPI3 51</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga698b3d5f6adcd029a7fb7943d1486fef"> 1136</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA2_STREAM0 56</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga345312bb61b956b85820a4494b05f1a3"> 1137</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA2_STREAM1 57</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"><a class="line" href="group__NVIC.html#gacb0b25464be24b4ee683bb3e0a9c28b7"> 1138</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA2_STREAM2 58</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga0e65c5feddbea6110c49ce68c9bc3227"> 1139</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA2_STREAM3 59</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="group__NVIC.html#gac09ffa13617238668de4a32f08d598f6"> 1140</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA2_STREAM4 60</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga0c90a5356cb65354778099a28b244d72"> 1141</a></span>&#160;<span class="preprocessor">#define IRQ_NO_OTG_FS 67</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="group__NVIC.html#gaa2c3f54017b3baebc5f7f66fde910135"> 1142</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA2_STREAM5 68</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga8f810fd9dce392e63cc173cd99a0fdcc"> 1143</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA2_STREAM6 69</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga8e2cefb6a63ce0962c62a794cd734cf4"> 1144</a></span>&#160;<span class="preprocessor">#define IRQ_NO_DMA2_STREAM7 70</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga7ef04689f937f1ec1e2ccfd9ea9e99c7"> 1145</a></span>&#160;<span class="preprocessor">#define IRQ_NO_USART6 71</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga506e419347714e7f41e8d507d4c693bb"> 1146</a></span>&#160;<span class="preprocessor">#define IRQ_NO_I2C3_EV 72</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga292a8368c8f2383706b3a988ceaef359"> 1147</a></span>&#160;<span class="preprocessor">#define IRQ_NO_I2C3_ER 73</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="group__NVIC.html#gabd9e078c1c0c4502c493f1a6e5d67475"> 1148</a></span>&#160;<span class="preprocessor">#define IRQ_NO_FPU 81</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga5aa2b48859edd9f802f582de5004007c"> 1149</a></span>&#160;<span class="preprocessor">#define IRQ_NO_SPI4 84</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga5df47be874df281bb2d87de6067f8a32"> 1151</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI16 IRQ_NO_PVD</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__NVIC.html#gade8b1bcb5c2f62c65e3bec7cfeb661b2"> 1152</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI17 IRQ_NO_RTC_ALARM</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="group__NVIC.html#gadadedaceed48741d21c0430c9c08fef2"> 1153</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI18 IRQ_NO_OTG_FS_WKUP</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga94663b95fb77e7fd83ba4784a3c922e4"> 1154</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI21 IRQ_NO_TAMP_STAMP</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="group__NVIC.html#ga049c2fdbb0ca60af7aac2d1477dbf321"> 1155</a></span>&#160;<span class="preprocessor">#define IRQ_NO_EXTI22 IRQ_NO_RTC_WKUP</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="group__misc.html#ga514ad415fb6125ba296793df7d1a468a"> 1167</a></span>&#160;<span class="preprocessor">#define ENABLE 1                </span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="group__misc.html#ga99496f7308834e8b220f7894efa0b6ab"> 1168</a></span>&#160;<span class="preprocessor">#define DISABLE 0               </span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="group__misc.html#ga59da1d65e87a723efe808dbabb4fc205"> 1169</a></span>&#160;<span class="preprocessor">#define SET ENABLE              </span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="group__misc.html#gab702106cf3b3e96750b6845ded4e0299"> 1170</a></span>&#160;<span class="preprocessor">#define RESET DISABLE           </span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="group__misc.html#ga91d0fd3e69589389c320fff36dea968d"> 1171</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_SET SET        </span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="group__misc.html#ga42fa7f29052b8f1661b34ba2bf4aea9f"> 1172</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_RESET RESET    </span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group__misc.html#ga61d914b762371cb8ee60a428dfeadf22"> 1173</a></span>&#160;<span class="preprocessor">#define FLAG_RESET RESET        </span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="group__misc.html#gaeadc670e6fd25b11cefab921983d1f63"> 1174</a></span>&#160;<span class="preprocessor">#define FLAG_SET SET            </span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STM32F401RE__GPIO__DRIVER_8h.html">STM32F401RE_GPIO_DRIVER.h</a>&quot;</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STM32F401RE__SPI__DRIVER_8h.html">STM32F401RE_SPI_DRIVER.h</a>&quot;</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f401xx__i2c__driver_8h.html">stm32f401xx_i2c_driver.h</a>&quot;</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160; </div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="aSTM32F401RE_8h_html_a08ef1f468988ad227bb9918f704c6148"><div class="ttname"><a href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a></div><div class="ttdeci">volatile uint32_t Register</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:20</div></div>
<div class="ttc" id="aSTM32F401RE_8h_html_a28353638ba492081e56d595a769de2ac"><div class="ttname"><a href="STM32F401RE_8h.html#a28353638ba492081e56d595a769de2ac">typedef_I2S_t</a></div><div class="ttdeci">struct typedef_SPI_t typedef_I2S_t</div></div>
<div class="ttc" id="aSTM32F401RE__GPIO__DRIVER_8h_html"><div class="ttname"><a href="STM32F401RE__GPIO__DRIVER_8h.html">STM32F401RE_GPIO_DRIVER.h</a></div></div>
<div class="ttc" id="aSTM32F401RE__SPI__DRIVER_8h_html"><div class="ttname"><a href="STM32F401RE__SPI__DRIVER_8h.html">STM32F401RE_SPI_DRIVER.h</a></div></div>
<div class="ttc" id="astm32f401xx__i2c__driver_8h_html"><div class="ttname"><a href="stm32f401xx__i2c__driver_8h.html">stm32f401xx_i2c_driver.h</a></div></div>
<div class="ttc" id="astructtypedef__ADC__t_html"><div class="ttname"><a href="structtypedef__ADC__t.html">typedef_ADC_t</a></div><div class="ttdoc">Memory arrangement of the ADC peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:515</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a057b5ac3038fb5ae480d81cc10d29ed5"><div class="ttname"><a href="structtypedef__ADC__t.html#a057b5ac3038fb5ae480d81cc10d29ed5">typedef_ADC_t::SMPR1</a></div><div class="ttdeci">Register SMPR1</div><div class="ttdoc">Sample Time Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:519</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a13aeec6d6632ff1033704fcd84a64fd2"><div class="ttname"><a href="structtypedef__ADC__t.html#a13aeec6d6632ff1033704fcd84a64fd2">typedef_ADC_t::CCR</a></div><div class="ttdeci">Register CCR</div><div class="ttdoc">Common Control Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:536</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a2840990c2b8a0378e4cd72378021ff58"><div class="ttname"><a href="structtypedef__ADC__t.html#a2840990c2b8a0378e4cd72378021ff58">typedef_ADC_t::CR2</a></div><div class="ttdeci">Register CR2</div><div class="ttdoc">Control Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:518</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a29c666342181db139adabc05abf0ccfa"><div class="ttname"><a href="structtypedef__ADC__t.html#a29c666342181db139adabc05abf0ccfa">typedef_ADC_t::SMPR2</a></div><div class="ttdeci">Register SMPR2</div><div class="ttdoc">Sample Time Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:520</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a32830503bc0aebc3fc4188c6f719f2c2"><div class="ttname"><a href="structtypedef__ADC__t.html#a32830503bc0aebc3fc4188c6f719f2c2">typedef_ADC_t::JOFR4</a></div><div class="ttdeci">Register JOFR4</div><div class="ttdoc">Injected Channel Data Offset Register 4.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:524</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a3dd691dbcfb68b72a997a3b18848a143"><div class="ttname"><a href="structtypedef__ADC__t.html#a3dd691dbcfb68b72a997a3b18848a143">typedef_ADC_t::SQR1</a></div><div class="ttdeci">Register SQR1</div><div class="ttdoc">Regular Sequence Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:527</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a4f6e527e8dec423397ba57f24ada6a7a"><div class="ttname"><a href="structtypedef__ADC__t.html#a4f6e527e8dec423397ba57f24ada6a7a">typedef_ADC_t::SR</a></div><div class="ttdeci">Register SR</div><div class="ttdoc">Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:516</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a5eee75b42ab16e6efcfb4e785445b9e0"><div class="ttname"><a href="structtypedef__ADC__t.html#a5eee75b42ab16e6efcfb4e785445b9e0">typedef_ADC_t::JDR4</a></div><div class="ttdeci">Register JDR4</div><div class="ttdoc">Injected Data Register 4.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:534</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a62b5a72f6d275cd4842821c489fdf09a"><div class="ttname"><a href="structtypedef__ADC__t.html#a62b5a72f6d275cd4842821c489fdf09a">typedef_ADC_t::DR</a></div><div class="ttdeci">Register DR</div><div class="ttdoc">Regular Data Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:535</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a68851560f40784e25f84307bf7335de8"><div class="ttname"><a href="structtypedef__ADC__t.html#a68851560f40784e25f84307bf7335de8">typedef_ADC_t::CR1</a></div><div class="ttdeci">Register CR1</div><div class="ttdoc">Control Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:517</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a68f4e5c2a3ddec5651791bede149a0db"><div class="ttname"><a href="structtypedef__ADC__t.html#a68f4e5c2a3ddec5651791bede149a0db">typedef_ADC_t::JOFR1</a></div><div class="ttdeci">Register JOFR1</div><div class="ttdoc">Injected Channel Data Offset Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:521</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a74001fc8b257e820324dd74e42a8316c"><div class="ttname"><a href="structtypedef__ADC__t.html#a74001fc8b257e820324dd74e42a8316c">typedef_ADC_t::HTR</a></div><div class="ttdeci">Register HTR</div><div class="ttdoc">Watchdog Higher Threshold Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:525</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a78b47527debd9e0ddf1f3f2813749d54"><div class="ttname"><a href="structtypedef__ADC__t.html#a78b47527debd9e0ddf1f3f2813749d54">typedef_ADC_t::JSQR</a></div><div class="ttdeci">Register JSQR</div><div class="ttdoc">Injected Sequence Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:530</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a8060e24bdb469476985ffdce2c8e6c88"><div class="ttname"><a href="structtypedef__ADC__t.html#a8060e24bdb469476985ffdce2c8e6c88">typedef_ADC_t::JDR3</a></div><div class="ttdeci">Register JDR3</div><div class="ttdoc">Injected Data Register 3.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:533</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a81fff7eefa1f7a07a5f8587238bddbee"><div class="ttname"><a href="structtypedef__ADC__t.html#a81fff7eefa1f7a07a5f8587238bddbee">typedef_ADC_t::JOFR3</a></div><div class="ttdeci">Register JOFR3</div><div class="ttdoc">Injected Channel Data Offset Register 3.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:523</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a8276462d999650918ed108ccbe193489"><div class="ttname"><a href="structtypedef__ADC__t.html#a8276462d999650918ed108ccbe193489">typedef_ADC_t::SQR2</a></div><div class="ttdeci">Register SQR2</div><div class="ttdoc">Regular Sequence Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:528</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_a90383f7529c685893632aff3ffffa82c"><div class="ttname"><a href="structtypedef__ADC__t.html#a90383f7529c685893632aff3ffffa82c">typedef_ADC_t::SQR3</a></div><div class="ttdeci">Register SQR3</div><div class="ttdoc">Regular Sequence Register 3.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:529</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_ab71f2f8b4375d89db612ee7993622132"><div class="ttname"><a href="structtypedef__ADC__t.html#ab71f2f8b4375d89db612ee7993622132">typedef_ADC_t::LTR</a></div><div class="ttdeci">Register LTR</div><div class="ttdoc">Watchdog Lower Threshold Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:526</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_ac39243fd5c3ccc5d8ef0b0cc2573892c"><div class="ttname"><a href="structtypedef__ADC__t.html#ac39243fd5c3ccc5d8ef0b0cc2573892c">typedef_ADC_t::JOFR2</a></div><div class="ttdeci">Register JOFR2</div><div class="ttdoc">Injected Channel Data Offset Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:522</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_aeefe00f04279ff3cf84730bf25d5eed6"><div class="ttname"><a href="structtypedef__ADC__t.html#aeefe00f04279ff3cf84730bf25d5eed6">typedef_ADC_t::JDR2</a></div><div class="ttdeci">Register JDR2</div><div class="ttdoc">Injected Data Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:532</div></div>
<div class="ttc" id="astructtypedef__ADC__t_html_afecdc9d76d92712a31767099f76f1030"><div class="ttname"><a href="structtypedef__ADC__t.html#afecdc9d76d92712a31767099f76f1030">typedef_ADC_t::JDR1</a></div><div class="ttdeci">Register JDR1</div><div class="ttdoc">Injected Data Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:531</div></div>
<div class="ttc" id="astructtypedef__CRC__t_html"><div class="ttname"><a href="structtypedef__CRC__t.html">typedef_CRC_t</a></div><div class="ttdoc">Memory arrangement of the CRC peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:365</div></div>
<div class="ttc" id="astructtypedef__CRC__t_html_a6c15043892c917947917e09a4cf99e93"><div class="ttname"><a href="structtypedef__CRC__t.html#a6c15043892c917947917e09a4cf99e93">typedef_CRC_t::DR</a></div><div class="ttdeci">Register DR</div><div class="ttdoc">Data Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:366</div></div>
<div class="ttc" id="astructtypedef__CRC__t_html_ac7d71779436cc0fb78f4ddf244e11a77"><div class="ttname"><a href="structtypedef__CRC__t.html#ac7d71779436cc0fb78f4ddf244e11a77">typedef_CRC_t::IDR</a></div><div class="ttdeci">Register IDR</div><div class="ttdoc">Independent data register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:367</div></div>
<div class="ttc" id="astructtypedef__CRC__t_html_adcb2daf7b3ba632dbc1a303045fb553e"><div class="ttname"><a href="structtypedef__CRC__t.html#adcb2daf7b3ba632dbc1a303045fb553e">typedef_CRC_t::CR</a></div><div class="ttdeci">Register CR</div><div class="ttdoc">Control register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:368</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html"><div class="ttname"><a href="structtypedef__DMA__t.html">typedef_DMA_t</a></div><div class="ttdoc">Memory arrangement of the DMA peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:477</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_a19ab3e93421fa98ccf5cbcc31bd5d8ed"><div class="ttname"><a href="structtypedef__DMA__t.html#a19ab3e93421fa98ccf5cbcc31bd5d8ed">typedef_DMA_t::SXM0AR</a></div><div class="ttdeci">Register SXM0AR</div><div class="ttdoc">Stream X Memory 0 Address Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:485</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_a1e41cf18ec9290ff2ff17144ebdab9d2"><div class="ttname"><a href="structtypedef__DMA__t.html#a1e41cf18ec9290ff2ff17144ebdab9d2">typedef_DMA_t::SXPAR</a></div><div class="ttdeci">Register SXPAR</div><div class="ttdoc">Stream X Peripheral Address Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:484</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_a62d9d1b0c83daa3b1a240350c5462ee1"><div class="ttname"><a href="structtypedef__DMA__t.html#a62d9d1b0c83daa3b1a240350c5462ee1">typedef_DMA_t::LISR</a></div><div class="ttdeci">Register LISR</div><div class="ttdoc">Low Interrupt Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:478</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_a67b35f808a29d827b378d6c61f3e255f"><div class="ttname"><a href="structtypedef__DMA__t.html#a67b35f808a29d827b378d6c61f3e255f">typedef_DMA_t::LIFCR</a></div><div class="ttdeci">Register LIFCR</div><div class="ttdoc">Low Interrupt Flag Clear.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:480</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_a9d133732fc73ecd94001de97b7f08538"><div class="ttname"><a href="structtypedef__DMA__t.html#a9d133732fc73ecd94001de97b7f08538">typedef_DMA_t::HISR</a></div><div class="ttdeci">Register HISR</div><div class="ttdoc">High Interrupt Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:479</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_a9eb08ddfe90ed0c39a7044e1b319e5a3"><div class="ttname"><a href="structtypedef__DMA__t.html#a9eb08ddfe90ed0c39a7044e1b319e5a3">typedef_DMA_t::SXM1AR</a></div><div class="ttdeci">Register SXM1AR</div><div class="ttdoc">Stream X Memory 1 Address Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:486</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_abe3bebdae7dca880dc464063e157717d"><div class="ttname"><a href="structtypedef__DMA__t.html#abe3bebdae7dca880dc464063e157717d">typedef_DMA_t::SXNDTR</a></div><div class="ttdeci">Register SXNDTR</div><div class="ttdoc">Stream X Number of Data Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:483</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_ac99e5c70ef87bf8fe913ea7b3edd7b4e"><div class="ttname"><a href="structtypedef__DMA__t.html#ac99e5c70ef87bf8fe913ea7b3edd7b4e">typedef_DMA_t::HIFCR</a></div><div class="ttdeci">Register HIFCR</div><div class="ttdoc">High Interrupt Flag Clear.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:481</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_adc53d34482d6a4e9bfdb02dd586ce502"><div class="ttname"><a href="structtypedef__DMA__t.html#adc53d34482d6a4e9bfdb02dd586ce502">typedef_DMA_t::S0CR</a></div><div class="ttdeci">Register S0CR</div><div class="ttdoc">Stream X Configuration Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:482</div></div>
<div class="ttc" id="astructtypedef__DMA__t_html_aee66e77f85acbdf06679ecf7cb33ca0f"><div class="ttname"><a href="structtypedef__DMA__t.html#aee66e77f85acbdf06679ecf7cb33ca0f">typedef_DMA_t::SXFCR</a></div><div class="ttdeci">Register SXFCR</div><div class="ttdoc">Stream X FIFO Control Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:487</div></div>
<div class="ttc" id="astructtypedef__EXTI__t_html"><div class="ttname"><a href="structtypedef__EXTI__t.html">typedef_EXTI_t</a></div><div class="ttdoc">Memory arrangement of the EXTI peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:498</div></div>
<div class="ttc" id="astructtypedef__EXTI__t_html_a02c428748fb3b914a2cb09154ff7c45b"><div class="ttname"><a href="structtypedef__EXTI__t.html#a02c428748fb3b914a2cb09154ff7c45b">typedef_EXTI_t::SWIER</a></div><div class="ttdeci">Register SWIER</div><div class="ttdoc">Software Interrupt Event Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:503</div></div>
<div class="ttc" id="astructtypedef__EXTI__t_html_a1974798228fd6b74e2706dd7399e2604"><div class="ttname"><a href="structtypedef__EXTI__t.html#a1974798228fd6b74e2706dd7399e2604">typedef_EXTI_t::PR</a></div><div class="ttdeci">Register PR</div><div class="ttdoc">Pending Registers.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:504</div></div>
<div class="ttc" id="astructtypedef__EXTI__t_html_a5b5cd4c4e420b47bff8d3399bcd50565"><div class="ttname"><a href="structtypedef__EXTI__t.html#a5b5cd4c4e420b47bff8d3399bcd50565">typedef_EXTI_t::RTSR</a></div><div class="ttdeci">Register RTSR</div><div class="ttdoc">Rising Trigger Selection Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:501</div></div>
<div class="ttc" id="astructtypedef__EXTI__t_html_a82d86def73093f97ab51d53e4da866a2"><div class="ttname"><a href="structtypedef__EXTI__t.html#a82d86def73093f97ab51d53e4da866a2">typedef_EXTI_t::IMR</a></div><div class="ttdeci">Register IMR</div><div class="ttdoc">Interrupt Mask Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:499</div></div>
<div class="ttc" id="astructtypedef__EXTI__t_html_af06e0948a47eff3c01c6d9ae915298a0"><div class="ttname"><a href="structtypedef__EXTI__t.html#af06e0948a47eff3c01c6d9ae915298a0">typedef_EXTI_t::EMR</a></div><div class="ttdeci">Register EMR</div><div class="ttdoc">Event Mask Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:500</div></div>
<div class="ttc" id="astructtypedef__EXTI__t_html_af2b7e102a5643abbedbaaa3c40ae3ffa"><div class="ttname"><a href="structtypedef__EXTI__t.html#af2b7e102a5643abbedbaaa3c40ae3ffa">typedef_EXTI_t::FTSR</a></div><div class="ttdeci">Register FTSR</div><div class="ttdoc">Falling Trigger Selection Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:502</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html"><div class="ttname"><a href="structtypedef__GPIO__t.html">typedef_GPIO_t</a></div><div class="ttdoc">Memory arrangement of the GPIO peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:457</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html_a04c388e8f7bb3184858d03e403bc917a"><div class="ttname"><a href="structtypedef__GPIO__t.html#a04c388e8f7bb3184858d03e403bc917a">typedef_GPIO_t::PUPDR</a></div><div class="ttdeci">Register PUPDR</div><div class="ttdoc">Port Pull-Up/Pull-Down Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:461</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html_a2a4027616171ff44bac8e838f6daf191"><div class="ttname"><a href="structtypedef__GPIO__t.html#a2a4027616171ff44bac8e838f6daf191">typedef_GPIO_t::LCKR</a></div><div class="ttdeci">Register LCKR</div><div class="ttdoc">Port Configuration Lock Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:465</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html_a2f7438d6d1f9ab5660ea666f9748c37c"><div class="ttname"><a href="structtypedef__GPIO__t.html#a2f7438d6d1f9ab5660ea666f9748c37c">typedef_GPIO_t::BSRR</a></div><div class="ttdeci">Register BSRR</div><div class="ttdoc">Port Bit Set/Reset Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:464</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html_a6f9634be958ad73414221038519d79f3"><div class="ttname"><a href="structtypedef__GPIO__t.html#a6f9634be958ad73414221038519d79f3">typedef_GPIO_t::OSPEEDR</a></div><div class="ttdeci">Register OSPEEDR</div><div class="ttdoc">Port Output Speed Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:460</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html_a73adfc89353fd0f5a525deb5ef0b4737"><div class="ttname"><a href="structtypedef__GPIO__t.html#a73adfc89353fd0f5a525deb5ef0b4737">typedef_GPIO_t::OTYPER</a></div><div class="ttdeci">Register OTYPER</div><div class="ttdoc">Port Output Type Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:459</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html_a76af4a55a8e74f8aa9652f380c49e6e7"><div class="ttname"><a href="structtypedef__GPIO__t.html#a76af4a55a8e74f8aa9652f380c49e6e7">typedef_GPIO_t::IDR</a></div><div class="ttdeci">Register IDR</div><div class="ttdoc">Port input Data Regster.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:462</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html_ac81b92c65d7ca5dedd627278611c4393"><div class="ttname"><a href="structtypedef__GPIO__t.html#ac81b92c65d7ca5dedd627278611c4393">typedef_GPIO_t::ODR</a></div><div class="ttdeci">Register ODR</div><div class="ttdoc">Port Output Data Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:463</div></div>
<div class="ttc" id="astructtypedef__GPIO__t_html_adc708bf2639ad4ffb6c195483d2050e7"><div class="ttname"><a href="structtypedef__GPIO__t.html#adc708bf2639ad4ffb6c195483d2050e7">typedef_GPIO_t::MODER</a></div><div class="ttdeci">Register MODER</div><div class="ttdoc">Port Mode Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:458</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html"><div class="ttname"><a href="structtypedef__I2C__t.html">typedef_I2C_t</a></div><div class="ttdoc">Memory arrangement of the I2C peripherals.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:596</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_a139a0f76f6f7da73b125fd7182796407"><div class="ttname"><a href="structtypedef__I2C__t.html#a139a0f76f6f7da73b125fd7182796407">typedef_I2C_t::TRISE</a></div><div class="ttdeci">Register TRISE</div><div class="ttdoc">TRISE Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:605</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_a51e743580b8076293dcf025719fcc61a"><div class="ttname"><a href="structtypedef__I2C__t.html#a51e743580b8076293dcf025719fcc61a">typedef_I2C_t::FLTR</a></div><div class="ttdeci">Register FLTR</div><div class="ttdoc">FLTR Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:606</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_a8e538124e7c6da364c66bc6182c67fad"><div class="ttname"><a href="structtypedef__I2C__t.html#a8e538124e7c6da364c66bc6182c67fad">typedef_I2C_t::CR1</a></div><div class="ttdeci">Register CR1</div><div class="ttdoc">Control Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:597</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_a905ce6595eee802436c42cbce7a6bafc"><div class="ttname"><a href="structtypedef__I2C__t.html#a905ce6595eee802436c42cbce7a6bafc">typedef_I2C_t::DR</a></div><div class="ttdeci">Register DR</div><div class="ttdoc">Data Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:601</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_abfb1bfa09fa186691beedfb11c26285e"><div class="ttname"><a href="structtypedef__I2C__t.html#abfb1bfa09fa186691beedfb11c26285e">typedef_I2C_t::SR2</a></div><div class="ttdeci">Register SR2</div><div class="ttdoc">Status Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:603</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_ac3f4bd1ba17b776dd5b6dc3f47e8b03a"><div class="ttname"><a href="structtypedef__I2C__t.html#ac3f4bd1ba17b776dd5b6dc3f47e8b03a">typedef_I2C_t::OAR2</a></div><div class="ttdeci">Register OAR2</div><div class="ttdoc">Own Address Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:600</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_ad0f3c1d72e2bfe8f8e9536b238848c91"><div class="ttname"><a href="structtypedef__I2C__t.html#ad0f3c1d72e2bfe8f8e9536b238848c91">typedef_I2C_t::CR2</a></div><div class="ttdeci">Register CR2</div><div class="ttdoc">Control Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:598</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_ada378ad867b63a2d42374900abb99b33"><div class="ttname"><a href="structtypedef__I2C__t.html#ada378ad867b63a2d42374900abb99b33">typedef_I2C_t::SR1</a></div><div class="ttdeci">Register SR1</div><div class="ttdoc">Status Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:602</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_afa39094223c640db328a289415196f66"><div class="ttname"><a href="structtypedef__I2C__t.html#afa39094223c640db328a289415196f66">typedef_I2C_t::CCR</a></div><div class="ttdeci">Register CCR</div><div class="ttdoc">Clock Control Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:604</div></div>
<div class="ttc" id="astructtypedef__I2C__t_html_afcb6f28a4d849ec9f9b6dafae59f6e31"><div class="ttname"><a href="structtypedef__I2C__t.html#afcb6f28a4d849ec9f9b6dafae59f6e31">typedef_I2C_t::OAR1</a></div><div class="ttdeci">Register OAR1</div><div class="ttdoc">Own Address Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:599</div></div>
<div class="ttc" id="astructtypedef__IWDG__t_html"><div class="ttname"><a href="structtypedef__IWDG__t.html">typedef_IWDG_t</a></div><div class="ttdoc">Memory arrangement of the IWDG peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:581</div></div>
<div class="ttc" id="astructtypedef__IWDG__t_html_a2e532a322962ae59341e2e616f1524fc"><div class="ttname"><a href="structtypedef__IWDG__t.html#a2e532a322962ae59341e2e616f1524fc">typedef_IWDG_t::KR</a></div><div class="ttdeci">Register KR</div><div class="ttdoc">Key Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:582</div></div>
<div class="ttc" id="astructtypedef__IWDG__t_html_a4de60f63e9746440d090810e1feef0df"><div class="ttname"><a href="structtypedef__IWDG__t.html#a4de60f63e9746440d090810e1feef0df">typedef_IWDG_t::RLR</a></div><div class="ttdeci">Register RLR</div><div class="ttdoc">Reload Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:584</div></div>
<div class="ttc" id="astructtypedef__IWDG__t_html_ab7e709562fd2f598ea95d68c7a8e2f7a"><div class="ttname"><a href="structtypedef__IWDG__t.html#ab7e709562fd2f598ea95d68c7a8e2f7a">typedef_IWDG_t::SR</a></div><div class="ttdeci">Register SR</div><div class="ttdoc">Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:585</div></div>
<div class="ttc" id="astructtypedef__IWDG__t_html_ad58bdba87da9ebd3e1869ecf4142587c"><div class="ttname"><a href="structtypedef__IWDG__t.html#ad58bdba87da9ebd3e1869ecf4142587c">typedef_IWDG_t::PR</a></div><div class="ttdeci">Register PR</div><div class="ttdoc">Prescaler Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:583</div></div>
<div class="ttc" id="astructtypedef__PWR__t_html"><div class="ttname"><a href="structtypedef__PWR__t.html">typedef_PWR_t</a></div><div class="ttdoc">Memory arrangement of the PWR peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:380</div></div>
<div class="ttc" id="astructtypedef__PWR__t_html_a66719bb8e80779459645abf0bb9ce729"><div class="ttname"><a href="structtypedef__PWR__t.html#a66719bb8e80779459645abf0bb9ce729">typedef_PWR_t::CSR</a></div><div class="ttdeci">Register CSR</div><div class="ttdoc">Power Control/Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:382</div></div>
<div class="ttc" id="astructtypedef__PWR__t_html_a710503cf3328f459149d205d768a4cd1"><div class="ttname"><a href="structtypedef__PWR__t.html#a710503cf3328f459149d205d768a4cd1">typedef_PWR_t::CR</a></div><div class="ttdeci">Register CR</div><div class="ttdoc">Control Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:381</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html"><div class="ttname"><a href="structtypedef__RCC__t.html">typedef_RCC_t</a></div><div class="ttdoc">Memory arrangemet of the RCC peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:395</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a0092f3f987cf1fa9c35477790feb5d58"><div class="ttname"><a href="structtypedef__RCC__t.html#a0092f3f987cf1fa9c35477790feb5d58">typedef_RCC_t::APB1LPENR</a></div><div class="ttdeci">Register APB1LPENR</div><div class="ttdoc">APB1 Peripherial Clock Enabled in Low Power Mode Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:420</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a044561be66a36b81e3525cd1129d8721"><div class="ttname"><a href="structtypedef__RCC__t.html#a044561be66a36b81e3525cd1129d8721">typedef_RCC_t::AHB1LPENR</a></div><div class="ttdeci">Register AHB1LPENR</div><div class="ttdoc">AHB1 Peripherial Clock Enabled in Low Power Mode Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:416</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a0e466adcbfe611290c6725d3dc15b9fe"><div class="ttname"><a href="structtypedef__RCC__t.html#a0e466adcbfe611290c6725d3dc15b9fe">typedef_RCC_t::rsv08</a></div><div class="ttdeci">Register rsv08</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:415</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a13727553f10394c0eada48d1d2f9fc40"><div class="ttname"><a href="structtypedef__RCC__t.html#a13727553f10394c0eada48d1d2f9fc40">typedef_RCC_t::CIR</a></div><div class="ttdeci">Register CIR</div><div class="ttdoc">Clock interrupt register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:399</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a17331d4209f513ef8431d4be0dccc338"><div class="ttname"><a href="structtypedef__RCC__t.html#a17331d4209f513ef8431d4be0dccc338">typedef_RCC_t::rsv14</a></div><div class="ttdeci">Register rsv14</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:427</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a1a4d1002d07296cff226115057683973"><div class="ttname"><a href="structtypedef__RCC__t.html#a1a4d1002d07296cff226115057683973">typedef_RCC_t::rsv02</a></div><div class="ttdeci">Register rsv02</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:403</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a27f8ba96041cb43d53ae3a183560894b"><div class="ttname"><a href="structtypedef__RCC__t.html#a27f8ba96041cb43d53ae3a183560894b">typedef_RCC_t::APB1ENR</a></div><div class="ttdeci">Register APB1ENR</div><div class="ttdoc">APB1 peripheral clock enable register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:412</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a2b4ccf19d2157b3044927a29fe922a52"><div class="ttname"><a href="structtypedef__RCC__t.html#a2b4ccf19d2157b3044927a29fe922a52">typedef_RCC_t::rsv15</a></div><div class="ttdeci">Register rsv15</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:430</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a3535d272e87c3bc26b95ae811a6ec234"><div class="ttname"><a href="structtypedef__RCC__t.html#a3535d272e87c3bc26b95ae811a6ec234">typedef_RCC_t::rsv09</a></div><div class="ttdeci">Register rsv09</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:418</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a494761b4cb157b0252d50fba85113576"><div class="ttname"><a href="structtypedef__RCC__t.html#a494761b4cb157b0252d50fba85113576">typedef_RCC_t::APB2RSTR</a></div><div class="ttdeci">Register APB2RSTR</div><div class="ttdoc">APB2 peripheral reset register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:405</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a55ac4687632869ab9aa2ceffebd15b26"><div class="ttname"><a href="structtypedef__RCC__t.html#a55ac4687632869ab9aa2ceffebd15b26">typedef_RCC_t::DCKCFGR</a></div><div class="ttdeci">Register DCKCFGR</div><div class="ttdoc">Dedicated Clocks Configuration.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:431</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a5d6d11210261ed1acf18b3181d5a51a3"><div class="ttname"><a href="structtypedef__RCC__t.html#a5d6d11210261ed1acf18b3181d5a51a3">typedef_RCC_t::rsv04</a></div><div class="ttdeci">Register rsv04</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:407</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a5ea080afea407e712c946218525fd0e3"><div class="ttname"><a href="structtypedef__RCC__t.html#a5ea080afea407e712c946218525fd0e3">typedef_RCC_t::AHB1ENR</a></div><div class="ttdeci">Register AHB1ENR</div><div class="ttdoc">AHB1 peripheral clock enable register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:408</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a5ed3a50b072ba749765e613dc81c8897"><div class="ttname"><a href="structtypedef__RCC__t.html#a5ed3a50b072ba749765e613dc81c8897">typedef_RCC_t::PLLI2SCFGR</a></div><div class="ttdeci">Register PLLI2SCFGR</div><div class="ttdoc">PLLI2S Configuration Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:429</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a659132fb8dedc66e324dfa2353b9925f"><div class="ttname"><a href="structtypedef__RCC__t.html#a659132fb8dedc66e324dfa2353b9925f">typedef_RCC_t::PLLCFGR</a></div><div class="ttdeci">Register PLLCFGR</div><div class="ttdoc">Configuration register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:397</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a6aacaa697ef4e65540a870d6ceca9f34"><div class="ttname"><a href="structtypedef__RCC__t.html#a6aacaa697ef4e65540a870d6ceca9f34">typedef_RCC_t::AHB1RSTR</a></div><div class="ttdeci">Register AHB1RSTR</div><div class="ttdoc">AHB1 peripheral reset register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:400</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a6e65047366e59b5378291fc47acb3eba"><div class="ttname"><a href="structtypedef__RCC__t.html#a6e65047366e59b5378291fc47acb3eba">typedef_RCC_t::CFGR</a></div><div class="ttdeci">Register CFGR</div><div class="ttdoc">Clock configuration register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:398</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a7021d9d841f8fb483c26e90b1ecbe94b"><div class="ttname"><a href="structtypedef__RCC__t.html#a7021d9d841f8fb483c26e90b1ecbe94b">typedef_RCC_t::rsv11</a></div><div class="ttdeci">Register rsv11</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:422</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a787879933685c7aeca273a2a0e9ec736"><div class="ttname"><a href="structtypedef__RCC__t.html#a787879933685c7aeca273a2a0e9ec736">typedef_RCC_t::BDCR</a></div><div class="ttdeci">Register BDCR</div><div class="ttdoc">Backup Domain Control Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:424</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a7cca61637ca1f0a7f06382e87200e97a"><div class="ttname"><a href="structtypedef__RCC__t.html#a7cca61637ca1f0a7f06382e87200e97a">typedef_RCC_t::CR</a></div><div class="ttdeci">Register CR</div><div class="ttdoc">Clock control register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:396</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a7fe39a7744e34feaa3041142bff9c30b"><div class="ttname"><a href="structtypedef__RCC__t.html#a7fe39a7744e34feaa3041142bff9c30b">typedef_RCC_t::rsv03</a></div><div class="ttdeci">Register rsv03</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:406</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a8ef3aa80fece780303dbed3eb058a5a1"><div class="ttname"><a href="structtypedef__RCC__t.html#a8ef3aa80fece780303dbed3eb058a5a1">typedef_RCC_t::rsv12</a></div><div class="ttdeci">Register rsv12</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:423</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_a8fffb3b16260478fce28d89aae3c0bbb"><div class="ttname"><a href="structtypedef__RCC__t.html#a8fffb3b16260478fce28d89aae3c0bbb">typedef_RCC_t::rsv06</a></div><div class="ttdeci">Register rsv06</div><div class="ttdoc">Reserverd.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:411</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_aa03044ba8fc2b935cc27a9380b4f6cce"><div class="ttname"><a href="structtypedef__RCC__t.html#aa03044ba8fc2b935cc27a9380b4f6cce">typedef_RCC_t::APB2ENR</a></div><div class="ttdeci">Register APB2ENR</div><div class="ttdoc">APB2 peripheral clock enable register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:413</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_aa1e7ae3c5d800395d4eada1f8a09b875"><div class="ttname"><a href="structtypedef__RCC__t.html#aa1e7ae3c5d800395d4eada1f8a09b875">typedef_RCC_t::SSCGR</a></div><div class="ttdeci">Register SSCGR</div><div class="ttdoc">Spread Spectrum Clock Generation Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:428</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_ab1eaadd43a0f91be2012c1b51a220e8c"><div class="ttname"><a href="structtypedef__RCC__t.html#ab1eaadd43a0f91be2012c1b51a220e8c">typedef_RCC_t::AHB2RSTR</a></div><div class="ttdeci">Register AHB2RSTR</div><div class="ttdoc">AHB2 peripheral reset register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:401</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_ab7e7610195327d66aab156f0964cbe66"><div class="ttname"><a href="structtypedef__RCC__t.html#ab7e7610195327d66aab156f0964cbe66">typedef_RCC_t::rsv13</a></div><div class="ttdeci">Register rsv13</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:426</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_aba60ef6bf645e882a479edb8c25e5b98"><div class="ttname"><a href="structtypedef__RCC__t.html#aba60ef6bf645e882a479edb8c25e5b98">typedef_RCC_t::AHB2LPENR</a></div><div class="ttdeci">Register AHB2LPENR</div><div class="ttdoc">AHB2 Peripherial Clock Enabled in Low Power Mode Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:417</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_ac27de2e2f10b52eb620f0fcb153e1960"><div class="ttname"><a href="structtypedef__RCC__t.html#ac27de2e2f10b52eb620f0fcb153e1960">typedef_RCC_t::rsv10</a></div><div class="ttdeci">Register rsv10</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:419</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_acae25238b51b1f877ddb85bc8013f009"><div class="ttname"><a href="structtypedef__RCC__t.html#acae25238b51b1f877ddb85bc8013f009">typedef_RCC_t::rsv05</a></div><div class="ttdeci">Register rsv05</div><div class="ttdoc">Reserverd.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:410</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_acb82e7150a1f49447160cc4d227d7e38"><div class="ttname"><a href="structtypedef__RCC__t.html#acb82e7150a1f49447160cc4d227d7e38">typedef_RCC_t::AHB2ENR</a></div><div class="ttdeci">Register AHB2ENR</div><div class="ttdoc">AHB2 peripheral clock enable register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:409</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_ad5c774eaabf9b4064656674b956cd99f"><div class="ttname"><a href="structtypedef__RCC__t.html#ad5c774eaabf9b4064656674b956cd99f">typedef_RCC_t::CSR</a></div><div class="ttdeci">Register CSR</div><div class="ttdoc">Clock &amp; Control Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:425</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_ad77289ba69424946935c77fb141608b8"><div class="ttname"><a href="structtypedef__RCC__t.html#ad77289ba69424946935c77fb141608b8">typedef_RCC_t::APB2LPENR</a></div><div class="ttdeci">Register APB2LPENR</div><div class="ttdoc">APB2 Peripherial Clock Enabled in Low Power Mode Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:421</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_af1c1d00177c8269caf6f68f9bb5371cd"><div class="ttname"><a href="structtypedef__RCC__t.html#af1c1d00177c8269caf6f68f9bb5371cd">typedef_RCC_t::rsv07</a></div><div class="ttdeci">Register rsv07</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:414</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_af28cd430a0dca4c827dd10c013db3b6c"><div class="ttname"><a href="structtypedef__RCC__t.html#af28cd430a0dca4c827dd10c013db3b6c">typedef_RCC_t::rsv01</a></div><div class="ttdeci">Register rsv01</div><div class="ttdoc">Reserved.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:402</div></div>
<div class="ttc" id="astructtypedef__RCC__t_html_afed06a1dd41879ca19a30480a65d0e8c"><div class="ttname"><a href="structtypedef__RCC__t.html#afed06a1dd41879ca19a30480a65d0e8c">typedef_RCC_t::APB1RSTR</a></div><div class="ttdeci">Register APB1RSTR</div><div class="ttdoc">APB1 peripheral reset register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:404</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html"><div class="ttname"><a href="structtypedef__SPI__t.html">typedef_SPI_t</a></div><div class="ttdoc">Memory arrangement of the SPI peripherals.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:643</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_a071d385e95541a271b513bd392ca6c50"><div class="ttname"><a href="structtypedef__SPI__t.html#a071d385e95541a271b513bd392ca6c50">typedef_SPI_t::SR</a></div><div class="ttdeci">Register SR</div><div class="ttdoc">Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:646</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_a20b29a8e3904e7d3c13f1bc806519140"><div class="ttname"><a href="structtypedef__SPI__t.html#a20b29a8e3904e7d3c13f1bc806519140">typedef_SPI_t::CRCPR</a></div><div class="ttdeci">Register CRCPR</div><div class="ttdoc">CRC Polynomial Register. Not in I2S.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:648</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_a37a9e2bad54a3b161c6c0ce67bdb2e57"><div class="ttname"><a href="structtypedef__SPI__t.html#a37a9e2bad54a3b161c6c0ce67bdb2e57">typedef_SPI_t::I2SCFGR</a></div><div class="ttdeci">Register I2SCFGR</div><div class="ttdoc">I2S Configuration Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:651</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_a4c4643d875d9f5cc83e8044e360a1654"><div class="ttname"><a href="structtypedef__SPI__t.html#a4c4643d875d9f5cc83e8044e360a1654">typedef_SPI_t::TXCRCR</a></div><div class="ttdeci">Register TXCRCR</div><div class="ttdoc">TX CRC Register. Not in I2S.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:650</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_aadfbba9cc20fc31bca9fe6c862235c85"><div class="ttname"><a href="structtypedef__SPI__t.html#aadfbba9cc20fc31bca9fe6c862235c85">typedef_SPI_t::CR1</a></div><div class="ttdeci">Register CR1</div><div class="ttdoc">Control Register 1. Not in I2S.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:644</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_ac5369f2248e2edb246f1e7505124a231"><div class="ttname"><a href="structtypedef__SPI__t.html#ac5369f2248e2edb246f1e7505124a231">typedef_SPI_t::I2SPR</a></div><div class="ttdeci">Register I2SPR</div><div class="ttdoc">I2S Prescaler Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:652</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_ac98588f3b6484842a732e5145cc89fbb"><div class="ttname"><a href="structtypedef__SPI__t.html#ac98588f3b6484842a732e5145cc89fbb">typedef_SPI_t::DR</a></div><div class="ttdeci">Register DR</div><div class="ttdoc">Data Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:647</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_add1dac47d2018cfa4444621591bbf7a6"><div class="ttname"><a href="structtypedef__SPI__t.html#add1dac47d2018cfa4444621591bbf7a6">typedef_SPI_t::RXCRCR</a></div><div class="ttdeci">Register RXCRCR</div><div class="ttdoc">RX CRC Register. Not in I2S.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:649</div></div>
<div class="ttc" id="astructtypedef__SPI__t_html_ae244f1bcb4aa196f589b746536eb2e06"><div class="ttname"><a href="structtypedef__SPI__t.html#ae244f1bcb4aa196f589b746536eb2e06">typedef_SPI_t::CR2</a></div><div class="ttdeci">Register CR2</div><div class="ttdoc">Control Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:645</div></div>
<div class="ttc" id="astructtypedef__SYSCFG__t_html"><div class="ttname"><a href="structtypedef__SYSCFG__t.html">typedef_SYSCFG_t</a></div><div class="ttdoc">Memory arrangement of the SYSCFG peripheral.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:442</div></div>
<div class="ttc" id="astructtypedef__SYSCFG__t_html_a15938213659024597ad48cdf899ceb33"><div class="ttname"><a href="structtypedef__SYSCFG__t.html#a15938213659024597ad48cdf899ceb33">typedef_SYSCFG_t::MEMRMP</a></div><div class="ttdeci">Register MEMRMP</div><div class="ttdoc">Memory Remap Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:443</div></div>
<div class="ttc" id="astructtypedef__SYSCFG__t_html_a2e8c844eb80d586377d8036e43a5e119"><div class="ttname"><a href="structtypedef__SYSCFG__t.html#a2e8c844eb80d586377d8036e43a5e119">typedef_SYSCFG_t::PMC</a></div><div class="ttdeci">Register PMC</div><div class="ttdoc">Peripheral Mode Configuration Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:444</div></div>
<div class="ttc" id="astructtypedef__SYSCFG__t_html_afc93d060722a408bd4b26a94aa17702f"><div class="ttname"><a href="structtypedef__SYSCFG__t.html#afc93d060722a408bd4b26a94aa17702f">typedef_SYSCFG_t::CMPCR</a></div><div class="ttdeci">Register CMPCR</div><div class="ttdoc">Compensation Cell Control Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:446</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html"><div class="ttname"><a href="structtypedef__TIM__t.html">typedef_TIM_t</a></div><div class="ttdoc">Memory arrangement of the TIM1 and TIM2-5 peripherals.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:549</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a0402e0a935a6e02935fdf7830e1ac203"><div class="ttname"><a href="structtypedef__TIM__t.html#a0402e0a935a6e02935fdf7830e1ac203">typedef_TIM_t::CCR2</a></div><div class="ttdeci">Register CCR2</div><div class="ttdoc">Capture/Compare Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:564</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a0815a3c25355ca4e6307cbdae53127df"><div class="ttname"><a href="structtypedef__TIM__t.html#a0815a3c25355ca4e6307cbdae53127df">typedef_TIM_t::CCMR1</a></div><div class="ttdeci">Register CCMR1</div><div class="ttdoc">Capture/Compare Mode Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:556</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a1529c0d34ed9b2987f9aab2dfa462057"><div class="ttname"><a href="structtypedef__TIM__t.html#a1529c0d34ed9b2987f9aab2dfa462057">typedef_TIM_t::SR</a></div><div class="ttdeci">Register SR</div><div class="ttdoc">Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:554</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a1d4f820b5ccfd556bbd9e9a86cacf012"><div class="ttname"><a href="structtypedef__TIM__t.html#a1d4f820b5ccfd556bbd9e9a86cacf012">typedef_TIM_t::CCR4</a></div><div class="ttdeci">Register CCR4</div><div class="ttdoc">Capture/Compare Register 4.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:566</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a54772e5fd03010ccf6c274dad70b9dea"><div class="ttname"><a href="structtypedef__TIM__t.html#a54772e5fd03010ccf6c274dad70b9dea">typedef_TIM_t::DIER</a></div><div class="ttdeci">Register DIER</div><div class="ttdoc">DMA/INterrupt Enable Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:553</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a70fb63c3e8ba0f5ee8e7093bf1b8aa26"><div class="ttname"><a href="structtypedef__TIM__t.html#a70fb63c3e8ba0f5ee8e7093bf1b8aa26">typedef_TIM_t::SMCR</a></div><div class="ttdeci">Register SMCR</div><div class="ttdoc">Slave Mode Control Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:552</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a7480ee191b9a45242a857f742a0d2bea"><div class="ttname"><a href="structtypedef__TIM__t.html#a7480ee191b9a45242a857f742a0d2bea">typedef_TIM_t::ARR</a></div><div class="ttdeci">Register ARR</div><div class="ttdoc">Auto-Reload.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:561</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a7e730f72360338dbbbb1a32ba6f8fd6a"><div class="ttname"><a href="structtypedef__TIM__t.html#a7e730f72360338dbbbb1a32ba6f8fd6a">typedef_TIM_t::OR</a></div><div class="ttdeci">Register OR</div><div class="ttdoc">Option Register. Only Timer 2 &amp; 5.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:570</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a8693c38eaeb6e7287ac852cdb11a09a8"><div class="ttname"><a href="structtypedef__TIM__t.html#a8693c38eaeb6e7287ac852cdb11a09a8">typedef_TIM_t::CCR1</a></div><div class="ttdeci">Register CCR1</div><div class="ttdoc">Capture/Compare Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:563</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a8fa7e5c938eaa093bb9854c1441663b6"><div class="ttname"><a href="structtypedef__TIM__t.html#a8fa7e5c938eaa093bb9854c1441663b6">typedef_TIM_t::PSC</a></div><div class="ttdeci">Register PSC</div><div class="ttdoc">Prescaler Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:560</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a90b21f44fa8182859b8d415b92815451"><div class="ttname"><a href="structtypedef__TIM__t.html#a90b21f44fa8182859b8d415b92815451">typedef_TIM_t::CCMR2</a></div><div class="ttdeci">Register CCMR2</div><div class="ttdoc">Capture/Compare Mode Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:557</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_a935195815ea99f4df35f0036546b0b1c"><div class="ttname"><a href="structtypedef__TIM__t.html#a935195815ea99f4df35f0036546b0b1c">typedef_TIM_t::BDTR</a></div><div class="ttdeci">Register BDTR</div><div class="ttdoc">Break and Dead-Time Register. Only Timer 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:567</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_aa7b6d54342570508d4871ca7e4195fc3"><div class="ttname"><a href="structtypedef__TIM__t.html#aa7b6d54342570508d4871ca7e4195fc3">typedef_TIM_t::RCR</a></div><div class="ttdeci">Register RCR</div><div class="ttdoc">Repetition Counter Register. Only Timer 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:562</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_ab503354e2f12c1e858c7dfaf992204d1"><div class="ttname"><a href="structtypedef__TIM__t.html#ab503354e2f12c1e858c7dfaf992204d1">typedef_TIM_t::CCER</a></div><div class="ttdeci">Register CCER</div><div class="ttdoc">Capture/Compare Enable Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:558</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_ace6664e9c78c9fc86575e58d81551273"><div class="ttname"><a href="structtypedef__TIM__t.html#ace6664e9c78c9fc86575e58d81551273">typedef_TIM_t::CCR3</a></div><div class="ttdeci">Register CCR3</div><div class="ttdoc">Capture/Compare Register 3.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:565</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_acf1626a0dad08ce0efbbca5979ec12ba"><div class="ttname"><a href="structtypedef__TIM__t.html#acf1626a0dad08ce0efbbca5979ec12ba">typedef_TIM_t::CR2</a></div><div class="ttdeci">Register CR2</div><div class="ttdoc">Control Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:551</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_acfeba336512ba010aa7a1856a8c86aee"><div class="ttname"><a href="structtypedef__TIM__t.html#acfeba336512ba010aa7a1856a8c86aee">typedef_TIM_t::DCR</a></div><div class="ttdeci">Register DCR</div><div class="ttdoc">DMA Control Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:568</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_ad2597991ccff3d3cc25b134b9725ccb9"><div class="ttname"><a href="structtypedef__TIM__t.html#ad2597991ccff3d3cc25b134b9725ccb9">typedef_TIM_t::CNT</a></div><div class="ttdeci">Register CNT</div><div class="ttdoc">Counter Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:559</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_ad6d9c45ae9b1974897ad573f7e31dc23"><div class="ttname"><a href="structtypedef__TIM__t.html#ad6d9c45ae9b1974897ad573f7e31dc23">typedef_TIM_t::CR1</a></div><div class="ttdeci">Register CR1</div><div class="ttdoc">Control Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:550</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_aecea4f32d6a7b6d5ad38d0f334acff50"><div class="ttname"><a href="structtypedef__TIM__t.html#aecea4f32d6a7b6d5ad38d0f334acff50">typedef_TIM_t::EGR</a></div><div class="ttdeci">Register EGR</div><div class="ttdoc">Event Generation Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:555</div></div>
<div class="ttc" id="astructtypedef__TIM__t_html_af87b44d3fbf95ad06ed191be0b4e1edd"><div class="ttname"><a href="structtypedef__TIM__t.html#af87b44d3fbf95ad06ed191be0b4e1edd">typedef_TIM_t::DMAR</a></div><div class="ttdeci">Register DMAR</div><div class="ttdoc">DMA Address for Full Transfer.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:569</div></div>
<div class="ttc" id="astructtypedef__USART__t_html"><div class="ttname"><a href="structtypedef__USART__t.html">typedef_USART_t</a></div><div class="ttdoc">Memory arrangement of the USART peripherals.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:617</div></div>
<div class="ttc" id="astructtypedef__USART__t_html_a013cf7a145587ea87c0928ee3f4607ed"><div class="ttname"><a href="structtypedef__USART__t.html#a013cf7a145587ea87c0928ee3f4607ed">typedef_USART_t::CR2</a></div><div class="ttdeci">Register CR2</div><div class="ttdoc">Control Register 2.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:622</div></div>
<div class="ttc" id="astructtypedef__USART__t_html_a39b18ed28ef083f7a6fd6ca2ef479b8a"><div class="ttname"><a href="structtypedef__USART__t.html#a39b18ed28ef083f7a6fd6ca2ef479b8a">typedef_USART_t::SR</a></div><div class="ttdeci">Register SR</div><div class="ttdoc">Status Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:618</div></div>
<div class="ttc" id="astructtypedef__USART__t_html_a42ca65b4fee4b1f2f18fb619dae5d726"><div class="ttname"><a href="structtypedef__USART__t.html#a42ca65b4fee4b1f2f18fb619dae5d726">typedef_USART_t::CR1</a></div><div class="ttdeci">Register CR1</div><div class="ttdoc">Control Register 1.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:621</div></div>
<div class="ttc" id="astructtypedef__USART__t_html_a45710b2a066c568a2d4f9876c68a3282"><div class="ttname"><a href="structtypedef__USART__t.html#a45710b2a066c568a2d4f9876c68a3282">typedef_USART_t::CR3</a></div><div class="ttdeci">Register CR3</div><div class="ttdoc">Control Register 3.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:623</div></div>
<div class="ttc" id="astructtypedef__USART__t_html_ab6dd9e419c1785bc422d08ddf1806adc"><div class="ttname"><a href="structtypedef__USART__t.html#ab6dd9e419c1785bc422d08ddf1806adc">typedef_USART_t::BRR</a></div><div class="ttdeci">Register BRR</div><div class="ttdoc">Baudrate Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:620</div></div>
<div class="ttc" id="astructtypedef__USART__t_html_ad660fd369efcca85779495e060f00834"><div class="ttname"><a href="structtypedef__USART__t.html#ad660fd369efcca85779495e060f00834">typedef_USART_t::GTPR</a></div><div class="ttdeci">Register GTPR</div><div class="ttdoc">Guard Time Prescaler Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:624</div></div>
<div class="ttc" id="astructtypedef__USART__t_html_aeb9c6e555245f22d0781bfe52e2a3f4a"><div class="ttname"><a href="structtypedef__USART__t.html#aeb9c6e555245f22d0781bfe52e2a3f4a">typedef_USART_t::DR</a></div><div class="ttdeci">Register DR</div><div class="ttdoc">Data Register.</div><div class="ttdef"><b>Definition:</b> STM32F401RE.h:619</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
