# Hi, I'm Namrata Yadav! ðŸ‘‹

ðŸš€ **Passionate Analog Design & Layout Engineer | Digital Design | VLSI Enthusiast**

I am a Master's student in **Computer Engineering** at **San Diego State University**, specializing in **Analog and Digital VLSI Design**. My expertise lies in **CMOS circuit design, custom layouts, and verification**, with a strong command over **Cadence Virtuoso, Assura (DRC, LVS, ERC), Verilog-based Digital Design, and Static Timing Analysis (STA)**. I am passionate about bridging the **analog and digital domains** to develop high-performance **IC solutions**.

## ðŸ”§ Technical Skills
- **Analog & Physical Design:** Cadence Virtuoso, Layout, Assura (DRC, LVS, ERC)
- **Digital Design & Simulation:** Verilog, Xilinx Vivado, Icarus Verilog, GTKWave, MATLAB
- **Verification & Physical Checks:** Design Rule Checking (DRC), Layout Versus Schematic (LVS), Electrical Rule Check (ERC)
- **Programming & Tools:** Verilog, Python, Linux Terminal
- **Operating Systems:** Linux, Windows

## ðŸŽ“ Education
- **Masterâ€™s in Computer Engineering** *(2024 - 2026)* - *San Diego State University, CA, USA*
  - Relevant Courses: Analog Electronics, Analog IC Design, CMOS, Neuromorphic Computing
- **Bachelorâ€™s of Technology in Computer Science and Technology** *(2019 - 2023)* - *JNTUH | CVR College of Engineering, Hyderabad*
  - Relevant Courses: Digital Design, STA, FSM, Verilog, MATLAB

## ðŸ’¼ Experience
### RTL and Verification Trainee | **VLSI FOR ALL Pvt Ltd.** *(Aug 2023 - Dec 2023)*
- Gained hands-on experience in **Verilog-based digital design**, coding, and circuit simulation.
- Worked on **testbench creation** and **design optimization techniques** in **Xilinx Vivado**.

### Analog Layout Design Trainee | **Takshila Institute of VLSI Technologies** *(Aug 2022 - June 2023)*
- Designed **standard cells, analog blocks, and power management circuits**.
- Experience with **latch-up, antenna effect, IR drop**, and **Assura verification (DRC, LVS, ERC)**.

## ðŸ“‚ Featured Projects
### ðŸŸ¢ **Neural Network-Based Video Processing System for Color Detection** *(Sep 2024 â€“ Nov 2024)*
- Designed a **video processing system** for **RGB color detection** using **neural networks**.
- Implemented **Adder, Multiplier, and Color Mapping** in **Cadence Virtuoso** with **DRC/LVS verification**.


### ðŸŸ¢ **Analog Layout Designs (TSMC 90nm)** *(Sep 2024 â€“ Nov 2024)*
- Designed **Inverter, NAND, NOR, AND, OR, XOR, D Flip-Flop, Level Shifter, Op-Amp, LDO, Bandgap**.
- Performed **floor-planning, routing, LVS, DRC, and Antenna checks** using **Cadence Virtuoso Layout**.


### ðŸŸ¢ **Design of Traffic Signal Controller Using FSM (Verilog)** *(Sep 2024 â€“ Nov 2024)*
- Developed and simulated a **traffic signal controller** using **Finite State Machine (FSM) logic**.
- Implemented and verified in **Xilinx Vivado** with **testbenches and timing analysis**.


## ðŸŒ± Currently Exploring
- **Neuromorphic Computing & RISC-V Architecture**
- **Machine Learning for VLSI Design**
- **ASIC & FPGA-based Design**

## ðŸ“« Connect with Me
- **Email:** namratayadav.097@gmail.com
- **LinkedIn:** [Namrata Yadav](https://www.linkedin.com/in/namrata-yadav-3645b9243/)
- **GitHub:** [NamrataVLSI](https://github.com/NamrataVLSI)

ðŸš€ *I am open to collaboration and discussions in Analog & Digital VLSI Design, RTL Verification, and Semiconductor Design!*


