{"vcs1":{"timestamp_begin":1731306181.261309973, "rt":3.42, "ut":1.98, "st":0.23}}
{"vcselab":{"timestamp_begin":1731306184.743665941, "rt":1.18, "ut":0.28, "st":0.15}}
{"link":{"timestamp_begin":1731306185.990367052, "rt":0.41, "ut":0.19, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731306180.816594527}
{"VCS_COMP_START_TIME": 1731306180.816594527}
{"VCS_COMP_END_TIME": 1731306191.906586441}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336468}}
{"stitch_vcselab": {"peak_mem": 231620}}
