

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_142_4'
================================================================
* Date:           Sat Nov 19 21:58:00 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  2.600 us|  2.600 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_142_4  |      258|      258|         7|          4|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_7_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %i_7"   --->   Operation 11 'read' 'i_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_7 = load i7 %j" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 22 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.81ns)   --->   "%icmp_ln142 = icmp_eq  i7 %j_7, i7 64" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 23 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln142 = br i1 %icmp_ln142, void %fpga_resource_limit_hint.for.inc35.1_begin, void %for.inc38.exitStub" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 24 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 25 'specregionbegin' 'rbegin' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 26 'specregionbegin' 'rbegin2' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 27 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %i_7_read, i5 %lshr_ln7" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 28 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i11 %add_ln1" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 29 'zext' 'zext_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 30 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 31 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 32 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 33 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 34 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 35 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 36 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 37 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 38 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 39 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 40 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 41 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 42 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln146" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 43 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.38>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.77ns)   --->   "%add_ln142 = add i7 %j_7, i7 1" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 46 'add' 'add_ln142' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i7 %j_7" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 47 'trunc' 'trunc_ln146' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 48 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 49 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 49 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 50 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 50 'mux' 'tmp' <Predicate = (!icmp_ln142)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 51 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 52 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln146" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 53 'mux' 'tmp_s' <Predicate = (!icmp_ln142)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [2/2] (4.72ns)   --->   "%val1 = hmul i16 %tmp, i16 %tmp_s" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 54 'hmul' 'val1' <Predicate = (!icmp_ln142)> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 55 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 56 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 56 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln146" [vscale-max-sharing/src/correlation.cpp:147]   --->   Operation 57 'mux' 'val2' <Predicate = (!icmp_ln142)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %trunc_ln146, void %arrayidx2948.case.0, void %arrayidx2948.case.1" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 58 'br' 'br_ln149' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%specresourcelimit_ln150 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_14, void @empty_6, void @empty_6, void @empty_6" [vscale-max-sharing/src/correlation.cpp:150]   --->   Operation 59 'specresourcelimit' 'specresourcelimit_ln150' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%rend3 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin2" [vscale-max-sharing/src/correlation.cpp:150]   --->   Operation 60 'specregionend' 'rend3' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%specresourcelimit_ln150 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6" [vscale-max-sharing/src/correlation.cpp:150]   --->   Operation 61 'specresourcelimit' 'specresourcelimit_ln150' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin" [vscale-max-sharing/src/correlation.cpp:150]   --->   Operation 62 'specregionend' 'rend' <Predicate = (!icmp_ln142)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln142 = store i7 %add_ln142, i7 %j" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 63 'store' 'store_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc35" [vscale-max-sharing/src/correlation.cpp:142]   --->   Operation 64 'br' 'br_ln142' <Predicate = (!icmp_ln142)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 65 [1/2] (4.72ns)   --->   "%val1 = hmul i16 %tmp, i16 %tmp_s" [vscale-max-sharing/src/correlation.cpp:146]   --->   Operation 65 'hmul' 'val1' <Predicate = (!icmp_ln142)> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln142)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.90>
ST_4 : Operation 66 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 66 'load' 'reg_file_5_0_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 67 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 67 'load' 'reg_file_5_1_load' <Predicate = (!icmp_ln142)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 68 [2/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 68 'hadd' 'add' <Predicate = (!icmp_ln142)> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 69 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 69 'load' 'reg_file_5_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 70 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 70 'load' 'reg_file_5_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 71 [1/1] (0.42ns)   --->   "%val3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln146" [vscale-max-sharing/src/correlation.cpp:148]   --->   Operation 71 'mux' 'val3' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 72 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.90>
ST_6 : Operation 73 [2/2] (5.90ns)   --->   "%add1 = hadd i16 %add, i16 %val3" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 73 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [vscale-max-sharing/src/correlation.cpp:131]   --->   Operation 74 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 75 [1/2] (5.90ns)   --->   "%add1 = hadd i16 %add, i16 %val3" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 75 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.23ns)   --->   "%store_ln149 = store i16 %add1, i11 %reg_file_5_0_addr" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 76 'store' 'store_ln149' <Predicate = (!trunc_ln146)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln149 = br void %fpga_resource_limit_hint.for.inc35.2_end" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 77 'br' 'br_ln149' <Predicate = (!trunc_ln146)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln149 = store i16 %add1, i11 %reg_file_5_1_addr" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 78 'store' 'store_ln149' <Predicate = (trunc_ln146)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln149 = br void %fpga_resource_limit_hint.for.inc35.2_end" [vscale-max-sharing/src/correlation.cpp:149]   --->   Operation 79 'br' 'br_ln149' <Predicate = (trunc_ln146)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.24ns
The critical path consists of the following:
	'alloca' operation ('j') [10]  (0 ns)
	'load' operation ('j', vscale-max-sharing/src/correlation.cpp:146) on local variable 'j' [23]  (0 ns)
	'getelementptr' operation ('reg_file_4_0_addr', vscale-max-sharing/src/correlation.cpp:146) [36]  (0 ns)
	'load' operation ('reg_file_4_0_load', vscale-max-sharing/src/correlation.cpp:146) on array 'reg_file_4_0' [39]  (1.24 ns)

 <State 2>: 6.39ns
The critical path consists of the following:
	'load' operation ('reg_file_4_0_load', vscale-max-sharing/src/correlation.cpp:146) on array 'reg_file_4_0' [39]  (1.24 ns)
	'mux' operation ('tmp', vscale-max-sharing/src/correlation.cpp:146) [41]  (0.427 ns)
	'hmul' operation ('val1', vscale-max-sharing/src/correlation.cpp:146) [47]  (4.72 ns)

 <State 3>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('val1', vscale-max-sharing/src/correlation.cpp:146) [47]  (4.72 ns)

 <State 4>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', vscale-max-sharing/src/correlation.cpp:149) [58]  (5.9 ns)

 <State 5>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', vscale-max-sharing/src/correlation.cpp:149) [58]  (5.9 ns)

 <State 6>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add1', vscale-max-sharing/src/correlation.cpp:149) [59]  (5.9 ns)

 <State 7>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add1', vscale-max-sharing/src/correlation.cpp:149) [59]  (5.9 ns)
	'store' operation ('store_ln149', vscale-max-sharing/src/correlation.cpp:149) of variable 'add1', vscale-max-sharing/src/correlation.cpp:149 on array 'reg_file_5_0' [62]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
