Assembler report for soc_system
Tue Sep 29 18:21:13 2020
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: D:/cv_chameleon96-ghrd/output_files/soc_system.sof
  7. Assembler Device Options: D:/cv_chameleon96-ghrd/output_files/soc_system.rbf
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Tue Sep 29 18:21:13 2020 ;
; Revision Name         ; soc_system                            ;
; Top-level Entity Name ; ghrd_top                              ;
; Family                ; Cyclone V                             ;
; Device                ; 5CSEBA6U19I7                          ;
+-----------------------+---------------------------------------+


+----------------------------------+
; Assembler Settings               ;
+--------+---------+---------------+
; Option ; Setting ; Default Value ;
+--------+---------+---------------+


+-----------------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                            ;
+--------+-----------------------------------------+--------------+
; Vendor ; IP Core Name                            ; License Type ;
+--------+-----------------------------------------+--------------+
; Altera ; VIP Clocked Video Output II (6AF7 00EF) ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCE1)                  ; Licensed     ;
; Altera ; Signal Tap (6AF7 BCEC)                  ; Licensed     ;
; Altera ; Unknown (6AF7 FFFF)                     ; Licensed     ;
+--------+-----------------------------------------+--------------+


+----------------------------------------------------+
; Assembler Generated Files                          ;
+----------------------------------------------------+
; File Name                                          ;
+----------------------------------------------------+
; D:/cv_chameleon96-ghrd/output_files/soc_system.sof ;
; D:/cv_chameleon96-ghrd/output_files/soc_system.rbf ;
+----------------------------------------------------+


+------------------------------------------------------------------------------+
; Assembler Device Options: D:/cv_chameleon96-ghrd/output_files/soc_system.sof ;
+----------------+-------------------------------------------------------------+
; Option         ; Setting                                                     ;
+----------------+-------------------------------------------------------------+
; JTAG usercode  ; 0x021F7D4E                                                  ;
; Checksum       ; 0x021F7D4E                                                  ;
+----------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Assembler Device Options: D:/cv_chameleon96-ghrd/output_files/soc_system.rbf ;
+---------------------+--------------------------------------------------------+
; Option              ; Setting                                                ;
+---------------------+--------------------------------------------------------+
; Raw Binary File     ;                                                        ;
;  Compression Ratio  ; 3                                                      ;
+---------------------+--------------------------------------------------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Tue Sep 29 18:20:33 2020
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off soc_system -c soc_system
Info (115030): Assembler is generating device programming files
Warning (11713): The configuration of the Hard Processor Subsystem (HPS) within this design has changed.
The Preloader software that initializes the HPS requires an update.
Using hps_isw_handoff/soc_system_hps_0/, run the Preloader Support Package Generator to update your Preloader software
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 5009 megabytes
    Info: Processing ended: Tue Sep 29 18:21:14 2020
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:37


