# Memory Interface Module

[![License: MIT][license-image]][license]

Project of "**Reti Logiche**" 2022-2023 held by Professor <a href="http://palermo.faculty.polimi.it/">**Gianluca Palermo**</a> at Politecnico di Milano.

More detailed specifications and informations (in italian) can be found in the [requirements][spec] folder.<br>
The public test banches with inputs and the expected outputs given by the professor can be found in the [test banches][tests] folder.<br>
The project documentation (in italian) with architectural structure and experimental results can be found in the [documentation][doc] folder.



<h2>Copyright and license</h2>

This project is copyright 2023.

Licensed under the **[MIT License][license]**; you may not use this software except in compliance with the License.

[spec]: https://github.com/simoneponginibbio/Memory_Interface_Module/tree/main/requirements
[tests]: https://github.com/simoneponginibbio/Memory_Interface_Module/tree/main/test_banches
[doc]: https://github.com/simoneponginibbio/Memory_Interface_Module/tree/main/documentation
[license]: https://github.com/simoneponginibbio/Exam_Manager_application/blob/main/LICENSE
[license-image]: https://img.shields.io/badge/License-MIT-blue.svg
