
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,0,0,rD,0,18}                        Premise(F2)
	S3= [Lo]=lo                                                 Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= Lo.Out=lo                                               Lo-Out(S3)
	S7= Lo.Out1_0={lo}[1:0]                                     Lo-Out(S3)
	S8= Lo.Out4_0={lo}[4:0]                                     Lo-Out(S3)
	S9= PC.Out=>IMem.RAddr                                      Premise(F4)
	S10= IMem.RAddr=addr                                        Path(S5,S9)
	S11= CP0.ASID=>IMem.ASID                                    Premise(F5)
	S12= IMem.ASID=pid                                          Path(S4,S11)
	S13= IMem.Out={0,0,0,rD,0,18}                               IMem-Read(S12,S10,S2)
	S14= IMem.Out=>FU.IR_IF                                     Premise(F6)
	S15= FU.IR_IF={0,0,0,rD,0,18}                               Path(S13,S14)
	S16= IMem.Out=>IR_ID.In                                     Premise(F7)
	S17= IR_ID.In={0,0,0,rD,0,18}                               Path(S13,S16)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F8)
	S19= FU.Bub_IF=>CU_IF.Bub                                   Premise(F9)
	S20= IR_ID.Out=>FU.IR_ID                                    Premise(F10)
	S21= IR_ID.Out31_26=>CU_ID.Op                               Premise(F11)
	S22= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F12)
	S23= IR_ID.Out=>IR_EX.In                                    Premise(F13)
	S24= FU.Halt_ID=>CU_ID.Halt                                 Premise(F14)
	S25= FU.Bub_ID=>CU_ID.Bub                                   Premise(F15)
	S26= IR_EX.Out=>FU.IR_EX                                    Premise(F16)
	S27= IR_EX.Out31_26=>CU_EX.Op                               Premise(F17)
	S28= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F18)
	S29= Lo.Out=>ALUOut_MEM.In                                  Premise(F19)
	S30= ALUOut_MEM.In=lo                                       Path(S6,S29)
	S31= Lo.Out=>FU.InEX                                        Premise(F20)
	S32= FU.InEX=lo                                             Path(S6,S31)
	S33= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F21)
	S34= IR_EX.Out=>IR_MEM.In                                   Premise(F22)
	S35= IR_MEM.Out=>FU.IR_MEM                                  Premise(F23)
	S36= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F24)
	S37= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F25)
	S38= IR_MEM.Out=>IR_WB.In                                   Premise(F26)
	S39= ALUOut_MEM.Out=>ALUOut_WB.In                           Premise(F27)
	S40= ALUOut_MEM.Out=>FU.InMEM                               Premise(F28)
	S41= IR_MEM.Out15_11=>FU.InMEM_WReg                         Premise(F29)
	S42= IR_WB.Out=>FU.IR_WB                                    Premise(F30)
	S43= IR_WB.Out31_26=>CU_WB.Op                               Premise(F31)
	S44= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F32)
	S45= IR_WB.Out15_11=>GPR.WReg                               Premise(F33)
	S46= ALUOut_WB.Out=>GPR.WData                               Premise(F34)
	S47= ALUOut_WB.Out=>FU.InWB                                 Premise(F35)
	S48= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F36)
	S49= CtrlPC=0                                               Premise(F37)
	S50= CtrlPCInc=1                                            Premise(F38)
	S51= PC[Out]=addr+4                                         PC-Inc(S1,S49,S50)
	S52= PC[CIA]=addr                                           PC-Inc(S1,S49,S50)
	S53= CtrlIMem=0                                             Premise(F39)
	S54= IMem[{pid,addr}]={0,0,0,rD,0,18}                       IMem-Hold(S2,S53)
	S55= CtrlASIDIn=0                                           Premise(F40)
	S56= CtrlCP0=0                                              Premise(F41)
	S57= CP0[ASID]=pid                                          CP0-Hold(S0,S56)
	S58= CtrlEPCIn=0                                            Premise(F42)
	S59= CtrlExCodeIn=0                                         Premise(F43)
	S60= CtrlIR_ID=1                                            Premise(F44)
	S61= [IR_ID]={0,0,0,rD,0,18}                                IR_ID-Write(S17,S60)
	S62= CtrlIR_EX=0                                            Premise(F45)
	S63= CtrlLo=0                                               Premise(F46)
	S64= [Lo]=lo                                                Lo-Hold(S3,S63)
	S65= CtrlALUOut_MEM=0                                       Premise(F47)
	S66= CtrlIR_MEM=0                                           Premise(F48)
	S67= CtrlIR_WB=0                                            Premise(F49)
	S68= CtrlALUOut_WB=0                                        Premise(F50)
	S69= CtrlGPR=0                                              Premise(F51)

ID	S70= PC.Out=addr+4                                          PC-Out(S51)
	S71= PC.CIA=addr                                            PC-Out(S52)
	S72= PC.CIA31_28=addr[31:28]                                PC-Out(S52)
	S73= CP0.ASID=pid                                           CP0-Read-ASID(S57)
	S74= IR_ID.Out={0,0,0,rD,0,18}                              IR-Out(S61)
	S75= IR_ID.Out31_26=0                                       IR-Out(S61)
	S76= IR_ID.Out25_21=0                                       IR-Out(S61)
	S77= IR_ID.Out20_16=0                                       IR-Out(S61)
	S78= IR_ID.Out15_11=rD                                      IR-Out(S61)
	S79= IR_ID.Out10_6=0                                        IR-Out(S61)
	S80= IR_ID.Out5_0=18                                        IR-Out(S61)
	S81= Lo.Out=lo                                              Lo-Out(S64)
	S82= Lo.Out1_0={lo}[1:0]                                    Lo-Out(S64)
	S83= Lo.Out4_0={lo}[4:0]                                    Lo-Out(S64)
	S84= PC.Out=>IMem.RAddr                                     Premise(F52)
	S85= IMem.RAddr=addr+4                                      Path(S70,S84)
	S86= CP0.ASID=>IMem.ASID                                    Premise(F53)
	S87= IMem.ASID=pid                                          Path(S73,S86)
	S88= IMem.Out=>FU.IR_IF                                     Premise(F54)
	S89= IMem.Out=>IR_ID.In                                     Premise(F55)
	S90= FU.Halt_IF=>CU_IF.Halt                                 Premise(F56)
	S91= FU.Bub_IF=>CU_IF.Bub                                   Premise(F57)
	S92= IR_ID.Out=>FU.IR_ID                                    Premise(F58)
	S93= FU.IR_ID={0,0,0,rD,0,18}                               Path(S74,S92)
	S94= IR_ID.Out31_26=>CU_ID.Op                               Premise(F59)
	S95= CU_ID.Op=0                                             Path(S75,S94)
	S96= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F60)
	S97= CU_ID.IRFunc=18                                        Path(S80,S96)
	S98= IR_ID.Out=>IR_EX.In                                    Premise(F61)
	S99= IR_EX.In={0,0,0,rD,0,18}                               Path(S74,S98)
	S100= FU.Halt_ID=>CU_ID.Halt                                Premise(F62)
	S101= FU.Bub_ID=>CU_ID.Bub                                  Premise(F63)
	S102= FU.InID1_RReg=5'b00000                                Premise(F64)
	S103= FU.InID2_RReg=5'b00000                                Premise(F65)
	S104= IR_EX.Out=>FU.IR_EX                                   Premise(F66)
	S105= IR_EX.Out31_26=>CU_EX.Op                              Premise(F67)
	S106= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F68)
	S107= Lo.Out=>ALUOut_MEM.In                                 Premise(F69)
	S108= ALUOut_MEM.In=lo                                      Path(S81,S107)
	S109= Lo.Out=>FU.InEX                                       Premise(F70)
	S110= FU.InEX=lo                                            Path(S81,S109)
	S111= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F71)
	S112= IR_EX.Out=>IR_MEM.In                                  Premise(F72)
	S113= IR_MEM.Out=>FU.IR_MEM                                 Premise(F73)
	S114= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F74)
	S115= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F75)
	S116= IR_MEM.Out=>IR_WB.In                                  Premise(F76)
	S117= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F77)
	S118= ALUOut_MEM.Out=>FU.InMEM                              Premise(F78)
	S119= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F79)
	S120= IR_WB.Out=>FU.IR_WB                                   Premise(F80)
	S121= IR_WB.Out31_26=>CU_WB.Op                              Premise(F81)
	S122= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F82)
	S123= IR_WB.Out15_11=>GPR.WReg                              Premise(F83)
	S124= ALUOut_WB.Out=>GPR.WData                              Premise(F84)
	S125= ALUOut_WB.Out=>FU.InWB                                Premise(F85)
	S126= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F86)
	S127= CtrlPC=0                                              Premise(F87)
	S128= CtrlPCInc=0                                           Premise(F88)
	S129= PC[CIA]=addr                                          PC-Hold(S52,S128)
	S130= PC[Out]=addr+4                                        PC-Hold(S51,S127,S128)
	S131= CtrlIMem=0                                            Premise(F89)
	S132= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S54,S131)
	S133= CtrlASIDIn=0                                          Premise(F90)
	S134= CtrlCP0=0                                             Premise(F91)
	S135= CP0[ASID]=pid                                         CP0-Hold(S57,S134)
	S136= CtrlEPCIn=0                                           Premise(F92)
	S137= CtrlExCodeIn=0                                        Premise(F93)
	S138= CtrlIR_ID=0                                           Premise(F94)
	S139= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S61,S138)
	S140= CtrlIR_EX=1                                           Premise(F95)
	S141= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Write(S99,S140)
	S142= CtrlLo=0                                              Premise(F96)
	S143= [Lo]=lo                                               Lo-Hold(S64,S142)
	S144= CtrlALUOut_MEM=0                                      Premise(F97)
	S145= CtrlIR_MEM=0                                          Premise(F98)
	S146= CtrlIR_WB=0                                           Premise(F99)
	S147= CtrlALUOut_WB=0                                       Premise(F100)
	S148= CtrlGPR=0                                             Premise(F101)

EX	S149= PC.CIA=addr                                           PC-Out(S129)
	S150= PC.CIA31_28=addr[31:28]                               PC-Out(S129)
	S151= PC.Out=addr+4                                         PC-Out(S130)
	S152= CP0.ASID=pid                                          CP0-Read-ASID(S135)
	S153= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S139)
	S154= IR_ID.Out31_26=0                                      IR-Out(S139)
	S155= IR_ID.Out25_21=0                                      IR-Out(S139)
	S156= IR_ID.Out20_16=0                                      IR-Out(S139)
	S157= IR_ID.Out15_11=rD                                     IR-Out(S139)
	S158= IR_ID.Out10_6=0                                       IR-Out(S139)
	S159= IR_ID.Out5_0=18                                       IR-Out(S139)
	S160= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S141)
	S161= IR_EX.Out31_26=0                                      IR_EX-Out(S141)
	S162= IR_EX.Out25_21=0                                      IR_EX-Out(S141)
	S163= IR_EX.Out20_16=0                                      IR_EX-Out(S141)
	S164= IR_EX.Out15_11=rD                                     IR_EX-Out(S141)
	S165= IR_EX.Out10_6=0                                       IR_EX-Out(S141)
	S166= IR_EX.Out5_0=18                                       IR_EX-Out(S141)
	S167= Lo.Out=lo                                             Lo-Out(S143)
	S168= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S143)
	S169= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S143)
	S170= PC.Out=>IMem.RAddr                                    Premise(F102)
	S171= IMem.RAddr=addr+4                                     Path(S151,S170)
	S172= CP0.ASID=>IMem.ASID                                   Premise(F103)
	S173= IMem.ASID=pid                                         Path(S152,S172)
	S174= IMem.Out=>FU.IR_IF                                    Premise(F104)
	S175= IMem.Out=>IR_ID.In                                    Premise(F105)
	S176= FU.Halt_IF=>CU_IF.Halt                                Premise(F106)
	S177= FU.Bub_IF=>CU_IF.Bub                                  Premise(F107)
	S178= IR_ID.Out=>FU.IR_ID                                   Premise(F108)
	S179= FU.IR_ID={0,0,0,rD,0,18}                              Path(S153,S178)
	S180= IR_ID.Out31_26=>CU_ID.Op                              Premise(F109)
	S181= CU_ID.Op=0                                            Path(S154,S180)
	S182= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F110)
	S183= CU_ID.IRFunc=18                                       Path(S159,S182)
	S184= IR_ID.Out=>IR_EX.In                                   Premise(F111)
	S185= IR_EX.In={0,0,0,rD,0,18}                              Path(S153,S184)
	S186= FU.Halt_ID=>CU_ID.Halt                                Premise(F112)
	S187= FU.Bub_ID=>CU_ID.Bub                                  Premise(F113)
	S188= IR_EX.Out=>FU.IR_EX                                   Premise(F114)
	S189= FU.IR_EX={0,0,0,rD,0,18}                              Path(S160,S188)
	S190= IR_EX.Out31_26=>CU_EX.Op                              Premise(F115)
	S191= CU_EX.Op=0                                            Path(S161,S190)
	S192= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F116)
	S193= CU_EX.IRFunc=18                                       Path(S166,S192)
	S194= Lo.Out=>ALUOut_MEM.In                                 Premise(F117)
	S195= ALUOut_MEM.In=lo                                      Path(S167,S194)
	S196= Lo.Out=>FU.InEX                                       Premise(F118)
	S197= FU.InEX=lo                                            Path(S167,S196)
	S198= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F119)
	S199= FU.InEX_WReg=rD                                       Path(S164,S198)
	S200= IR_EX.Out=>IR_MEM.In                                  Premise(F120)
	S201= IR_MEM.In={0,0,0,rD,0,18}                             Path(S160,S200)
	S202= IR_MEM.Out=>FU.IR_MEM                                 Premise(F121)
	S203= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F122)
	S204= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F123)
	S205= IR_MEM.Out=>IR_WB.In                                  Premise(F124)
	S206= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F125)
	S207= ALUOut_MEM.Out=>FU.InMEM                              Premise(F126)
	S208= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F127)
	S209= IR_WB.Out=>FU.IR_WB                                   Premise(F128)
	S210= IR_WB.Out31_26=>CU_WB.Op                              Premise(F129)
	S211= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F130)
	S212= IR_WB.Out15_11=>GPR.WReg                              Premise(F131)
	S213= ALUOut_WB.Out=>GPR.WData                              Premise(F132)
	S214= ALUOut_WB.Out=>FU.InWB                                Premise(F133)
	S215= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F134)
	S216= CtrlPC=0                                              Premise(F135)
	S217= CtrlPCInc=0                                           Premise(F136)
	S218= PC[CIA]=addr                                          PC-Hold(S129,S217)
	S219= PC[Out]=addr+4                                        PC-Hold(S130,S216,S217)
	S220= CtrlIMem=0                                            Premise(F137)
	S221= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S132,S220)
	S222= CtrlASIDIn=0                                          Premise(F138)
	S223= CtrlCP0=0                                             Premise(F139)
	S224= CP0[ASID]=pid                                         CP0-Hold(S135,S223)
	S225= CtrlEPCIn=0                                           Premise(F140)
	S226= CtrlExCodeIn=0                                        Premise(F141)
	S227= CtrlIR_ID=0                                           Premise(F142)
	S228= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S139,S227)
	S229= CtrlIR_EX=0                                           Premise(F143)
	S230= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S141,S229)
	S231= CtrlLo=0                                              Premise(F144)
	S232= [Lo]=lo                                               Lo-Hold(S143,S231)
	S233= CtrlALUOut_MEM=1                                      Premise(F145)
	S234= [ALUOut_MEM]=lo                                       ALUOut_MEM-Write(S195,S233)
	S235= CtrlIR_MEM=1                                          Premise(F146)
	S236= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Write(S201,S235)
	S237= CtrlIR_WB=0                                           Premise(F147)
	S238= CtrlALUOut_WB=0                                       Premise(F148)
	S239= CtrlGPR=0                                             Premise(F149)

MEM	S240= PC.CIA=addr                                           PC-Out(S218)
	S241= PC.CIA31_28=addr[31:28]                               PC-Out(S218)
	S242= PC.Out=addr+4                                         PC-Out(S219)
	S243= CP0.ASID=pid                                          CP0-Read-ASID(S224)
	S244= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S228)
	S245= IR_ID.Out31_26=0                                      IR-Out(S228)
	S246= IR_ID.Out25_21=0                                      IR-Out(S228)
	S247= IR_ID.Out20_16=0                                      IR-Out(S228)
	S248= IR_ID.Out15_11=rD                                     IR-Out(S228)
	S249= IR_ID.Out10_6=0                                       IR-Out(S228)
	S250= IR_ID.Out5_0=18                                       IR-Out(S228)
	S251= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S230)
	S252= IR_EX.Out31_26=0                                      IR_EX-Out(S230)
	S253= IR_EX.Out25_21=0                                      IR_EX-Out(S230)
	S254= IR_EX.Out20_16=0                                      IR_EX-Out(S230)
	S255= IR_EX.Out15_11=rD                                     IR_EX-Out(S230)
	S256= IR_EX.Out10_6=0                                       IR_EX-Out(S230)
	S257= IR_EX.Out5_0=18                                       IR_EX-Out(S230)
	S258= Lo.Out=lo                                             Lo-Out(S232)
	S259= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S232)
	S260= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S232)
	S261= ALUOut_MEM.Out=lo                                     ALUOut_MEM-Out(S234)
	S262= ALUOut_MEM.Out1_0={lo}[1:0]                           ALUOut_MEM-Out(S234)
	S263= ALUOut_MEM.Out4_0={lo}[4:0]                           ALUOut_MEM-Out(S234)
	S264= IR_MEM.Out={0,0,0,rD,0,18}                            IR_MEM-Out(S236)
	S265= IR_MEM.Out31_26=0                                     IR_MEM-Out(S236)
	S266= IR_MEM.Out25_21=0                                     IR_MEM-Out(S236)
	S267= IR_MEM.Out20_16=0                                     IR_MEM-Out(S236)
	S268= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S236)
	S269= IR_MEM.Out10_6=0                                      IR_MEM-Out(S236)
	S270= IR_MEM.Out5_0=18                                      IR_MEM-Out(S236)
	S271= PC.Out=>IMem.RAddr                                    Premise(F150)
	S272= IMem.RAddr=addr+4                                     Path(S242,S271)
	S273= CP0.ASID=>IMem.ASID                                   Premise(F151)
	S274= IMem.ASID=pid                                         Path(S243,S273)
	S275= IMem.Out=>FU.IR_IF                                    Premise(F152)
	S276= IMem.Out=>IR_ID.In                                    Premise(F153)
	S277= FU.Halt_IF=>CU_IF.Halt                                Premise(F154)
	S278= FU.Bub_IF=>CU_IF.Bub                                  Premise(F155)
	S279= IR_ID.Out=>FU.IR_ID                                   Premise(F156)
	S280= FU.IR_ID={0,0,0,rD,0,18}                              Path(S244,S279)
	S281= IR_ID.Out31_26=>CU_ID.Op                              Premise(F157)
	S282= CU_ID.Op=0                                            Path(S245,S281)
	S283= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F158)
	S284= CU_ID.IRFunc=18                                       Path(S250,S283)
	S285= IR_ID.Out=>IR_EX.In                                   Premise(F159)
	S286= IR_EX.In={0,0,0,rD,0,18}                              Path(S244,S285)
	S287= FU.Halt_ID=>CU_ID.Halt                                Premise(F160)
	S288= FU.Bub_ID=>CU_ID.Bub                                  Premise(F161)
	S289= IR_EX.Out=>FU.IR_EX                                   Premise(F162)
	S290= FU.IR_EX={0,0,0,rD,0,18}                              Path(S251,S289)
	S291= IR_EX.Out31_26=>CU_EX.Op                              Premise(F163)
	S292= CU_EX.Op=0                                            Path(S252,S291)
	S293= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F164)
	S294= CU_EX.IRFunc=18                                       Path(S257,S293)
	S295= Lo.Out=>ALUOut_MEM.In                                 Premise(F165)
	S296= ALUOut_MEM.In=lo                                      Path(S258,S295)
	S297= Lo.Out=>FU.InEX                                       Premise(F166)
	S298= FU.InEX=lo                                            Path(S258,S297)
	S299= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F167)
	S300= FU.InEX_WReg=rD                                       Path(S255,S299)
	S301= IR_EX.Out=>IR_MEM.In                                  Premise(F168)
	S302= IR_MEM.In={0,0,0,rD,0,18}                             Path(S251,S301)
	S303= IR_MEM.Out=>FU.IR_MEM                                 Premise(F169)
	S304= FU.IR_MEM={0,0,0,rD,0,18}                             Path(S264,S303)
	S305= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F170)
	S306= CU_MEM.Op=0                                           Path(S265,S305)
	S307= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F171)
	S308= CU_MEM.IRFunc=18                                      Path(S270,S307)
	S309= IR_MEM.Out=>IR_WB.In                                  Premise(F172)
	S310= IR_WB.In={0,0,0,rD,0,18}                              Path(S264,S309)
	S311= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F173)
	S312= ALUOut_WB.In=lo                                       Path(S261,S311)
	S313= ALUOut_MEM.Out=>FU.InMEM                              Premise(F174)
	S314= FU.InMEM=lo                                           Path(S261,S313)
	S315= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F175)
	S316= FU.InMEM_WReg=rD                                      Path(S268,S315)
	S317= IR_WB.Out=>FU.IR_WB                                   Premise(F176)
	S318= IR_WB.Out31_26=>CU_WB.Op                              Premise(F177)
	S319= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F178)
	S320= IR_WB.Out15_11=>GPR.WReg                              Premise(F179)
	S321= ALUOut_WB.Out=>GPR.WData                              Premise(F180)
	S322= ALUOut_WB.Out=>FU.InWB                                Premise(F181)
	S323= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F182)
	S324= CtrlPC=0                                              Premise(F183)
	S325= CtrlPCInc=0                                           Premise(F184)
	S326= PC[CIA]=addr                                          PC-Hold(S218,S325)
	S327= PC[Out]=addr+4                                        PC-Hold(S219,S324,S325)
	S328= CtrlIMem=0                                            Premise(F185)
	S329= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S221,S328)
	S330= CtrlASIDIn=0                                          Premise(F186)
	S331= CtrlCP0=0                                             Premise(F187)
	S332= CP0[ASID]=pid                                         CP0-Hold(S224,S331)
	S333= CtrlEPCIn=0                                           Premise(F188)
	S334= CtrlExCodeIn=0                                        Premise(F189)
	S335= CtrlIR_ID=0                                           Premise(F190)
	S336= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S228,S335)
	S337= CtrlIR_EX=0                                           Premise(F191)
	S338= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S230,S337)
	S339= CtrlLo=0                                              Premise(F192)
	S340= [Lo]=lo                                               Lo-Hold(S232,S339)
	S341= CtrlALUOut_MEM=0                                      Premise(F193)
	S342= [ALUOut_MEM]=lo                                       ALUOut_MEM-Hold(S234,S341)
	S343= CtrlIR_MEM=0                                          Premise(F194)
	S344= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S236,S343)
	S345= CtrlIR_WB=1                                           Premise(F195)
	S346= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Write(S310,S345)
	S347= CtrlALUOut_WB=1                                       Premise(F196)
	S348= [ALUOut_WB]=lo                                        ALUOut_WB-Write(S312,S347)
	S349= CtrlGPR=0                                             Premise(F197)

WB	S350= PC.CIA=addr                                           PC-Out(S326)
	S351= PC.CIA31_28=addr[31:28]                               PC-Out(S326)
	S352= PC.Out=addr+4                                         PC-Out(S327)
	S353= CP0.ASID=pid                                          CP0-Read-ASID(S332)
	S354= IR_ID.Out={0,0,0,rD,0,18}                             IR-Out(S336)
	S355= IR_ID.Out31_26=0                                      IR-Out(S336)
	S356= IR_ID.Out25_21=0                                      IR-Out(S336)
	S357= IR_ID.Out20_16=0                                      IR-Out(S336)
	S358= IR_ID.Out15_11=rD                                     IR-Out(S336)
	S359= IR_ID.Out10_6=0                                       IR-Out(S336)
	S360= IR_ID.Out5_0=18                                       IR-Out(S336)
	S361= IR_EX.Out={0,0,0,rD,0,18}                             IR_EX-Out(S338)
	S362= IR_EX.Out31_26=0                                      IR_EX-Out(S338)
	S363= IR_EX.Out25_21=0                                      IR_EX-Out(S338)
	S364= IR_EX.Out20_16=0                                      IR_EX-Out(S338)
	S365= IR_EX.Out15_11=rD                                     IR_EX-Out(S338)
	S366= IR_EX.Out10_6=0                                       IR_EX-Out(S338)
	S367= IR_EX.Out5_0=18                                       IR_EX-Out(S338)
	S368= Lo.Out=lo                                             Lo-Out(S340)
	S369= Lo.Out1_0={lo}[1:0]                                   Lo-Out(S340)
	S370= Lo.Out4_0={lo}[4:0]                                   Lo-Out(S340)
	S371= ALUOut_MEM.Out=lo                                     ALUOut_MEM-Out(S342)
	S372= ALUOut_MEM.Out1_0={lo}[1:0]                           ALUOut_MEM-Out(S342)
	S373= ALUOut_MEM.Out4_0={lo}[4:0]                           ALUOut_MEM-Out(S342)
	S374= IR_MEM.Out={0,0,0,rD,0,18}                            IR_MEM-Out(S344)
	S375= IR_MEM.Out31_26=0                                     IR_MEM-Out(S344)
	S376= IR_MEM.Out25_21=0                                     IR_MEM-Out(S344)
	S377= IR_MEM.Out20_16=0                                     IR_MEM-Out(S344)
	S378= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S344)
	S379= IR_MEM.Out10_6=0                                      IR_MEM-Out(S344)
	S380= IR_MEM.Out5_0=18                                      IR_MEM-Out(S344)
	S381= IR_WB.Out={0,0,0,rD,0,18}                             IR-Out(S346)
	S382= IR_WB.Out31_26=0                                      IR-Out(S346)
	S383= IR_WB.Out25_21=0                                      IR-Out(S346)
	S384= IR_WB.Out20_16=0                                      IR-Out(S346)
	S385= IR_WB.Out15_11=rD                                     IR-Out(S346)
	S386= IR_WB.Out10_6=0                                       IR-Out(S346)
	S387= IR_WB.Out5_0=18                                       IR-Out(S346)
	S388= ALUOut_WB.Out=lo                                      ALUOut_WB-Out(S348)
	S389= ALUOut_WB.Out1_0={lo}[1:0]                            ALUOut_WB-Out(S348)
	S390= ALUOut_WB.Out4_0={lo}[4:0]                            ALUOut_WB-Out(S348)
	S391= PC.Out=>IMem.RAddr                                    Premise(F198)
	S392= IMem.RAddr=addr+4                                     Path(S352,S391)
	S393= CP0.ASID=>IMem.ASID                                   Premise(F199)
	S394= IMem.ASID=pid                                         Path(S353,S393)
	S395= IMem.Out=>FU.IR_IF                                    Premise(F200)
	S396= IMem.Out=>IR_ID.In                                    Premise(F201)
	S397= FU.Halt_IF=>CU_IF.Halt                                Premise(F202)
	S398= FU.Bub_IF=>CU_IF.Bub                                  Premise(F203)
	S399= IR_ID.Out=>FU.IR_ID                                   Premise(F204)
	S400= FU.IR_ID={0,0,0,rD,0,18}                              Path(S354,S399)
	S401= IR_ID.Out31_26=>CU_ID.Op                              Premise(F205)
	S402= CU_ID.Op=0                                            Path(S355,S401)
	S403= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F206)
	S404= CU_ID.IRFunc=18                                       Path(S360,S403)
	S405= IR_ID.Out=>IR_EX.In                                   Premise(F207)
	S406= IR_EX.In={0,0,0,rD,0,18}                              Path(S354,S405)
	S407= FU.Halt_ID=>CU_ID.Halt                                Premise(F208)
	S408= FU.Bub_ID=>CU_ID.Bub                                  Premise(F209)
	S409= IR_EX.Out=>FU.IR_EX                                   Premise(F210)
	S410= FU.IR_EX={0,0,0,rD,0,18}                              Path(S361,S409)
	S411= IR_EX.Out31_26=>CU_EX.Op                              Premise(F211)
	S412= CU_EX.Op=0                                            Path(S362,S411)
	S413= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F212)
	S414= CU_EX.IRFunc=18                                       Path(S367,S413)
	S415= Lo.Out=>ALUOut_MEM.In                                 Premise(F213)
	S416= ALUOut_MEM.In=lo                                      Path(S368,S415)
	S417= Lo.Out=>FU.InEX                                       Premise(F214)
	S418= FU.InEX=lo                                            Path(S368,S417)
	S419= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F215)
	S420= FU.InEX_WReg=rD                                       Path(S365,S419)
	S421= IR_EX.Out=>IR_MEM.In                                  Premise(F216)
	S422= IR_MEM.In={0,0,0,rD,0,18}                             Path(S361,S421)
	S423= IR_MEM.Out=>FU.IR_MEM                                 Premise(F217)
	S424= FU.IR_MEM={0,0,0,rD,0,18}                             Path(S374,S423)
	S425= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F218)
	S426= CU_MEM.Op=0                                           Path(S375,S425)
	S427= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F219)
	S428= CU_MEM.IRFunc=18                                      Path(S380,S427)
	S429= IR_MEM.Out=>IR_WB.In                                  Premise(F220)
	S430= IR_WB.In={0,0,0,rD,0,18}                              Path(S374,S429)
	S431= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F221)
	S432= ALUOut_WB.In=lo                                       Path(S371,S431)
	S433= ALUOut_MEM.Out=>FU.InMEM                              Premise(F222)
	S434= FU.InMEM=lo                                           Path(S371,S433)
	S435= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F223)
	S436= FU.InMEM_WReg=rD                                      Path(S378,S435)
	S437= IR_WB.Out=>FU.IR_WB                                   Premise(F224)
	S438= FU.IR_WB={0,0,0,rD,0,18}                              Path(S381,S437)
	S439= IR_WB.Out31_26=>CU_WB.Op                              Premise(F225)
	S440= CU_WB.Op=0                                            Path(S382,S439)
	S441= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F226)
	S442= CU_WB.IRFunc=18                                       Path(S387,S441)
	S443= IR_WB.Out15_11=>GPR.WReg                              Premise(F227)
	S444= GPR.WReg=rD                                           Path(S385,S443)
	S445= ALUOut_WB.Out=>GPR.WData                              Premise(F228)
	S446= GPR.WData=lo                                          Path(S388,S445)
	S447= ALUOut_WB.Out=>FU.InWB                                Premise(F229)
	S448= FU.InWB=lo                                            Path(S388,S447)
	S449= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F230)
	S450= FU.InWB_WReg=rD                                       Path(S385,S449)
	S451= CtrlPC=0                                              Premise(F231)
	S452= CtrlPCInc=0                                           Premise(F232)
	S453= PC[CIA]=addr                                          PC-Hold(S326,S452)
	S454= PC[Out]=addr+4                                        PC-Hold(S327,S451,S452)
	S455= CtrlIMem=0                                            Premise(F233)
	S456= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S329,S455)
	S457= CtrlASIDIn=0                                          Premise(F234)
	S458= CtrlCP0=0                                             Premise(F235)
	S459= CP0[ASID]=pid                                         CP0-Hold(S332,S458)
	S460= CtrlEPCIn=0                                           Premise(F236)
	S461= CtrlExCodeIn=0                                        Premise(F237)
	S462= CtrlIR_ID=0                                           Premise(F238)
	S463= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S336,S462)
	S464= CtrlIR_EX=0                                           Premise(F239)
	S465= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S338,S464)
	S466= CtrlLo=0                                              Premise(F240)
	S467= [Lo]=lo                                               Lo-Hold(S340,S466)
	S468= CtrlALUOut_MEM=0                                      Premise(F241)
	S469= [ALUOut_MEM]=lo                                       ALUOut_MEM-Hold(S342,S468)
	S470= CtrlIR_MEM=0                                          Premise(F242)
	S471= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S344,S470)
	S472= CtrlIR_WB=0                                           Premise(F243)
	S473= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Hold(S346,S472)
	S474= CtrlALUOut_WB=0                                       Premise(F244)
	S475= [ALUOut_WB]=lo                                        ALUOut_WB-Hold(S348,S474)
	S476= CtrlGPR=1                                             Premise(F245)
	S477= GPR[rD]=lo                                            GPR-Write(S444,S446,S476)

POST	S453= PC[CIA]=addr                                          PC-Hold(S326,S452)
	S454= PC[Out]=addr+4                                        PC-Hold(S327,S451,S452)
	S456= IMem[{pid,addr}]={0,0,0,rD,0,18}                      IMem-Hold(S329,S455)
	S459= CP0[ASID]=pid                                         CP0-Hold(S332,S458)
	S463= [IR_ID]={0,0,0,rD,0,18}                               IR_ID-Hold(S336,S462)
	S465= [IR_EX]={0,0,0,rD,0,18}                               IR_EX-Hold(S338,S464)
	S467= [Lo]=lo                                               Lo-Hold(S340,S466)
	S469= [ALUOut_MEM]=lo                                       ALUOut_MEM-Hold(S342,S468)
	S471= [IR_MEM]={0,0,0,rD,0,18}                              IR_MEM-Hold(S344,S470)
	S473= [IR_WB]={0,0,0,rD,0,18}                               IR_WB-Hold(S346,S472)
	S475= [ALUOut_WB]=lo                                        ALUOut_WB-Hold(S348,S474)
	S477= GPR[rD]=lo                                            GPR-Write(S444,S446,S476)

