vhdl xil_defaultlib  \
"g:/Documents/EE493_VHDL/EE493_Lab4/EE493_Lab4.srcs/sources_1/bd/clk_40MHz/ip/clk_40MHz_clk_wiz_0_0/clk_40MHz_clk_wiz_0_0_sim_netlist.vhdl" \
"../../../bd/clk_40MHz/sim/clk_40MHz.vhd" \

nosort
