{
  "design": {
    "design_info": {
      "boundary_crc": "0x347EB1D4009C36E1",
      "device": "xc7z020clg484-1",
      "gen_directory": "../../../../Vivado.gen/sources_1/bd/bachelor",
      "name": "bachelor",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "COMBINED_OPERATIONS_0": "",
      "UART_TRANSMITTER_0": "",
      "UART_TRANSMITTER_1": "",
      "vio_0": ""
    },
    "ports": {
      "combined_operations_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "combined_operations_reset"
          },
          "CLK_DOMAIN": {
            "value": "bachelor_combined_operations_clock_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "combined_operations_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "combined_operations_done": {
        "direction": "O"
      },
      "uart_transmitter_output_u": {
        "direction": "O"
      },
      "uart_transmitter_output_d": {
        "direction": "O"
      }
    },
    "components": {
      "COMBINED_OPERATIONS_0": {
        "vlnv": "xilinx.com:module_ref:COMBINED_OPERATIONS:1.0",
        "ip_revision": "1",
        "xci_name": "bachelor_COMBINED_OPERATIONS_0_0",
        "xci_path": "ip/bachelor_COMBINED_OPERATIONS_0_0/bachelor_COMBINED_OPERATIONS_0_0.xci",
        "inst_hier_path": "COMBINED_OPERATIONS_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "COMBINED_OPERATIONS",
          "boundary_crc": "0x0"
        },
        "ports": {
          "combined_operations_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "combined_operations_reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "bachelor_combined_operations_clock_0",
                "value_src": "default_prop"
              }
            }
          },
          "combined_operations_reset": {
            "type": "rst",
            "direction": "I"
          },
          "combined_operations_m_a_btint_a": {
            "direction": "I",
            "left": "95",
            "right": "0"
          },
          "combined_operations_m_a_btint_b": {
            "direction": "I",
            "left": "95",
            "right": "0"
          },
          "combined_operations_m_a_overflow": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "combined_operations_m_b_btint_a": {
            "direction": "I",
            "left": "95",
            "right": "0"
          },
          "combined_operations_m_b_btint_b": {
            "direction": "I",
            "left": "95",
            "right": "0"
          },
          "combined_operations_m_b_overflow": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "combined_operations_v_btint_a": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "combined_operations_v_btint_b": {
            "direction": "I",
            "left": "23",
            "right": "0"
          },
          "combined_operations_v_overflow": {
            "direction": "I",
            "left": "5",
            "right": "0"
          },
          "combined_operations_op": {
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "combined_operations_done": {
            "direction": "O"
          },
          "combined_operations_result_u_btint_a": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "combined_operations_result_u_btint_b": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "combined_operations_result_u_overflow": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "combined_operations_result_d_btint_a": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "combined_operations_result_d_btint_b": {
            "direction": "O",
            "left": "127",
            "right": "0"
          },
          "combined_operations_result_d_overflow": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "UART_TRANSMITTER_0": {
        "vlnv": "xilinx.com:module_ref:UART_TRANSMITTER:1.0",
        "ip_revision": "1",
        "xci_name": "bachelor_UART_TRANSMITTER_0_0",
        "xci_path": "ip/bachelor_UART_TRANSMITTER_0_0/bachelor_UART_TRANSMITTER_0_0.xci",
        "inst_hier_path": "UART_TRANSMITTER_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_TRANSMITTER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "uart_transmitter_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "bachelor_combined_operations_clock_0",
                "value_src": "default_prop"
              }
            }
          },
          "uart_transmitter_reset_active_low": {
            "direction": "I"
          },
          "uart_transmitter_input_btint_a": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "uart_transmitter_input_btint_b": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "uart_transmitter_input_overflow": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "uart_transmitter_column": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "uart_transmitter_output": {
            "direction": "O"
          }
        }
      },
      "UART_TRANSMITTER_1": {
        "vlnv": "xilinx.com:module_ref:UART_TRANSMITTER:1.0",
        "ip_revision": "1",
        "xci_name": "bachelor_UART_TRANSMITTER_1_0",
        "xci_path": "ip/bachelor_UART_TRANSMITTER_1_0/bachelor_UART_TRANSMITTER_1_0.xci",
        "inst_hier_path": "UART_TRANSMITTER_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "UART_TRANSMITTER",
          "boundary_crc": "0x0"
        },
        "ports": {
          "uart_transmitter_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "bachelor_combined_operations_clock_0",
                "value_src": "default_prop"
              }
            }
          },
          "uart_transmitter_reset_active_low": {
            "direction": "I"
          },
          "uart_transmitter_input_btint_a": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "uart_transmitter_input_btint_b": {
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "uart_transmitter_input_overflow": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "uart_transmitter_column": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "uart_transmitter_output": {
            "direction": "O"
          }
        }
      },
      "vio_0": {
        "vlnv": "xilinx.com:ip:vio:3.0",
        "ip_revision": "24",
        "xci_name": "bachelor_vio_0_0",
        "xci_path": "ip/bachelor_vio_0_0/bachelor_vio_0_0.xci",
        "inst_hier_path": "vio_0",
        "parameters": {
          "C_NUM_PROBE_IN": {
            "value": "9"
          },
          "C_NUM_PROBE_OUT": {
            "value": "12"
          },
          "C_PROBE_OUT0_WIDTH": {
            "value": "96"
          },
          "C_PROBE_OUT10_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT11_WIDTH": {
            "value": "32"
          },
          "C_PROBE_OUT1_WIDTH": {
            "value": "96"
          },
          "C_PROBE_OUT2_WIDTH": {
            "value": "24"
          },
          "C_PROBE_OUT3_WIDTH": {
            "value": "96"
          },
          "C_PROBE_OUT4_WIDTH": {
            "value": "96"
          },
          "C_PROBE_OUT5_WIDTH": {
            "value": "24"
          },
          "C_PROBE_OUT6_WIDTH": {
            "value": "24"
          },
          "C_PROBE_OUT7_WIDTH": {
            "value": "24"
          },
          "C_PROBE_OUT8_WIDTH": {
            "value": "6"
          },
          "C_PROBE_OUT9_WIDTH": {
            "value": "2"
          }
        }
      }
    },
    "nets": {
      "COMBINED_OPERATIONS_0_combined_operations_done": {
        "ports": [
          "COMBINED_OPERATIONS_0/combined_operations_done",
          "combined_operations_done",
          "vio_0/probe_in0",
          "UART_TRANSMITTER_0/uart_transmitter_reset_active_low",
          "UART_TRANSMITTER_1/uart_transmitter_reset_active_low"
        ]
      },
      "COMBINED_OPERATIONS_0_combined_operations_result_d_btint_a": {
        "ports": [
          "COMBINED_OPERATIONS_0/combined_operations_result_d_btint_a",
          "vio_0/probe_in4",
          "UART_TRANSMITTER_1/uart_transmitter_input_btint_a"
        ]
      },
      "COMBINED_OPERATIONS_0_combined_operations_result_d_btint_b": {
        "ports": [
          "COMBINED_OPERATIONS_0/combined_operations_result_d_btint_b",
          "vio_0/probe_in5",
          "UART_TRANSMITTER_1/uart_transmitter_input_btint_b"
        ]
      },
      "COMBINED_OPERATIONS_0_combined_operations_result_d_overflow": {
        "ports": [
          "COMBINED_OPERATIONS_0/combined_operations_result_d_overflow",
          "vio_0/probe_in6",
          "UART_TRANSMITTER_1/uart_transmitter_input_overflow"
        ]
      },
      "COMBINED_OPERATIONS_0_combined_operations_result_u_btint_a": {
        "ports": [
          "COMBINED_OPERATIONS_0/combined_operations_result_u_btint_a",
          "vio_0/probe_in1",
          "UART_TRANSMITTER_0/uart_transmitter_input_btint_a"
        ]
      },
      "COMBINED_OPERATIONS_0_combined_operations_result_u_btint_b": {
        "ports": [
          "COMBINED_OPERATIONS_0/combined_operations_result_u_btint_b",
          "vio_0/probe_in2",
          "UART_TRANSMITTER_0/uart_transmitter_input_btint_b"
        ]
      },
      "COMBINED_OPERATIONS_0_combined_operations_result_u_overflow": {
        "ports": [
          "COMBINED_OPERATIONS_0/combined_operations_result_u_overflow",
          "vio_0/probe_in3",
          "UART_TRANSMITTER_0/uart_transmitter_input_overflow"
        ]
      },
      "UART_TRANSMITTER_0_uart_transmitter_output": {
        "ports": [
          "UART_TRANSMITTER_0/uart_transmitter_output",
          "uart_transmitter_output_u",
          "vio_0/probe_in7"
        ]
      },
      "UART_TRANSMITTER_1_uart_transmitter_output": {
        "ports": [
          "UART_TRANSMITTER_1/uart_transmitter_output",
          "uart_transmitter_output_d",
          "vio_0/probe_in8"
        ]
      },
      "combined_operations_clock_0_1": {
        "ports": [
          "combined_operations_clock",
          "vio_0/clk",
          "UART_TRANSMITTER_0/uart_transmitter_clock",
          "UART_TRANSMITTER_1/uart_transmitter_clock",
          "COMBINED_OPERATIONS_0/combined_operations_clock"
        ]
      },
      "combined_operations_reset_0_1": {
        "ports": [
          "combined_operations_reset",
          "COMBINED_OPERATIONS_0/combined_operations_reset"
        ]
      },
      "vio_0_probe_out0": {
        "ports": [
          "vio_0/probe_out0",
          "COMBINED_OPERATIONS_0/combined_operations_m_a_btint_a"
        ]
      },
      "vio_0_probe_out1": {
        "ports": [
          "vio_0/probe_out1",
          "COMBINED_OPERATIONS_0/combined_operations_m_a_btint_b"
        ]
      },
      "vio_0_probe_out2": {
        "ports": [
          "vio_0/probe_out2",
          "COMBINED_OPERATIONS_0/combined_operations_m_a_overflow"
        ]
      },
      "vio_0_probe_out3": {
        "ports": [
          "vio_0/probe_out3",
          "COMBINED_OPERATIONS_0/combined_operations_m_b_btint_a"
        ]
      },
      "vio_0_probe_out4": {
        "ports": [
          "vio_0/probe_out4",
          "COMBINED_OPERATIONS_0/combined_operations_m_b_btint_b"
        ]
      },
      "vio_0_probe_out5": {
        "ports": [
          "vio_0/probe_out5",
          "COMBINED_OPERATIONS_0/combined_operations_m_b_overflow"
        ]
      },
      "vio_0_probe_out6": {
        "ports": [
          "vio_0/probe_out6",
          "COMBINED_OPERATIONS_0/combined_operations_v_btint_a"
        ]
      },
      "vio_0_probe_out7": {
        "ports": [
          "vio_0/probe_out7",
          "COMBINED_OPERATIONS_0/combined_operations_v_btint_b"
        ]
      },
      "vio_0_probe_out8": {
        "ports": [
          "vio_0/probe_out8",
          "COMBINED_OPERATIONS_0/combined_operations_v_overflow"
        ]
      },
      "vio_0_probe_out9": {
        "ports": [
          "vio_0/probe_out9",
          "COMBINED_OPERATIONS_0/combined_operations_op"
        ]
      },
      "vio_0_probe_out10": {
        "ports": [
          "vio_0/probe_out10",
          "UART_TRANSMITTER_0/uart_transmitter_column"
        ]
      },
      "vio_0_probe_out11": {
        "ports": [
          "vio_0/probe_out11",
          "UART_TRANSMITTER_1/uart_transmitter_column"
        ]
      }
    }
  }
}