;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @10, @2
	SUB 10, 0
	SUB 10, 0
	SUB @21, -6
	MOV -17, <-20
	SUB @121, 103
	JMZ -17, @-20
	SUB @21, -6
	MOV -1, <-20
	SPL @300, 91
	MOV -17, <-20
	SPL @300, 91
	JMN 0, <190
	JMN -1, @-20
	SUB @127, @106
	JMN -1, @-20
	DJN 0, #20
	SUB @127, @806
	SPL @300, 91
	SLT -1, <-20
	SPL <127, #106
	SPL @172, #202
	JMZ -7, @-20
	DJN -1, @-20
	ADD 210, @60
	MOV 101, <20
	SUB 1, 0
	SLT -17, <-20
	JMZ 101, @629
	ADD @121, 103
	SLT -1, <-20
	CMP -207, <-120
	MOV 101, <20
	MOV -17, <-20
	MOV 0, @0
	SUB @127, @106
	SPL @300, 91
	ADD 271, 66
	SUB 10, 0
	SPL @300, 90
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	DJN -1, @-20
	SUB @127, 106
	MOV -1, <-20
	MOV -7, <-20
