

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Aug  6 19:41:47 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution10
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1153|     1153| 46.120 us | 46.120 us |  1153|  1153|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop          |     1152|     1152|       576|          -|          -|     2|    no    |
        | + Col_Loop         |      574|      574|       287|          -|          -|     2|    no    |
        |  ++ Filter1_Loop   |      285|      285|        95|          -|          -|     3|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        |   +++ W_Col_Loop   |       30|       30|        10|          -|          -|     3|    no    |
        |    ++++ Chan_Loop  |        8|        8|         4|          -|          -|     2|    no    |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     521|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     305|     402|    -|
|Memory           |        0|      -|      96|      27|    -|
|Multiplexer      |        -|      -|       -|     320|    -|
|Register         |        -|      -|     281|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     682|    1270|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  138|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  305|  402|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_weights_0_U  |conv_1_conv_weighbkb  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_weights_1_U  |conv_1_conv_weighcud  |        0|  32|   9|    0|    18|   32|     1|          576|
    |conv_weights_2_U  |conv_1_conv_weighdEe  |        0|  32|   9|    0|    18|   32|     1|          576|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                      |        0|  96|  27|    0|    54|   96|     3|         1728|
    +------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln21_1_fu_579_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln21_2_fu_685_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln21_fu_472_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln24_1_fu_622_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln24_2_fu_763_p2    |     +    |      0|  0|  10|           2|           1|
    |add_ln24_fu_516_p2      |     +    |      0|  0|  10|           2|           1|
    |add_ln26_10_fu_777_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln26_11_fu_800_p2   |     +    |      0|  0|   8|           6|           6|
    |add_ln26_12_fu_810_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln26_1_fu_597_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln26_2_fu_703_p2    |     +    |      0|  0|  10|           2|           2|
    |add_ln26_4_fu_530_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_5_fu_553_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_6_fu_563_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_7_fu_636_p2    |     +    |      0|  0|  13|           4|           4|
    |add_ln26_8_fu_659_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln26_9_fu_669_p2    |     +    |      0|  0|  15|           6|           6|
    |add_ln26_fu_490_p2      |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_456_p2    |     +    |      0|  0|  15|           5|           5|
    |add_ln34_fu_409_p2      |     +    |      0|  0|  13|           4|           4|
    |c_fu_399_p2             |     +    |      0|  0|  10|           2|           1|
    |f_fu_442_p2             |     +    |      0|  0|  10|           2|           1|
    |r_fu_369_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_653_p2    |     -    |      0|  0|   8|           6|           6|
    |sub_ln26_2_fu_794_p2    |     -    |      0|  0|   8|           6|           6|
    |sub_ln26_fu_547_p2      |     -    |      0|  0|   8|           6|           6|
    |sub_ln34_fu_430_p2      |     -    |      0|  0|  15|           5|           5|
    |and_ln33_fu_856_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_393_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln14_fu_436_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_1_fu_573_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_2_fu_679_p2   |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_466_p2     |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln24_1_fu_616_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_2_fu_757_p2   |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln24_fu_510_p2     |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln33_1_fu_844_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_838_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln7_1_fu_728_p2    |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln7_fu_722_p2      |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln8_fu_363_p2      |   icmp   |      0|  0|   9|           2|           3|
    |empty_15_fu_742_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln33_fu_850_p2       |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0             |  select  |      0|  0|  32|           1|          32|
    |merge_i_fu_748_p3       |  select  |      0|  0|  32|           1|          32|
    |select_ln7_i_fu_734_p3  |  select  |      0|  0|  31|           1|          31|
    |xor_ln26_fu_387_p2      |    xor   |      0|  0|   3|           2|           3|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 521|         165|         224|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  101|         21|    1|         21|
    |c_0_reg_170        |    9|          2|    2|          4|
    |ch_0_0_reg_229     |    9|          2|    2|          4|
    |ch_0_1_reg_274     |    9|          2|    2|          4|
    |ch_0_2_reg_319     |    9|          2|    2|          4|
    |f_0_reg_182        |    9|          2|    2|          4|
    |grp_fu_330_p0      |   27|          5|   32|        160|
    |grp_fu_330_p1      |   15|          3|   32|         96|
    |grp_fu_338_p0      |   21|          4|   32|        128|
    |input_r_address0   |   21|          4|    5|         20|
    |r_0_reg_158        |    9|          2|    2|          4|
    |w_sum_1_0_reg_194  |    9|          2|   32|         64|
    |w_sum_1_1_reg_240  |    9|          2|   32|         64|
    |w_sum_1_2_reg_285  |    9|          2|   32|         64|
    |w_sum_2_0_reg_217  |    9|          2|   32|         64|
    |w_sum_2_1_reg_262  |    9|          2|   32|         64|
    |w_sum_2_2_reg_307  |    9|          2|   32|         64|
    |wc_0_0_reg_206     |    9|          2|    2|          4|
    |wc_0_1_reg_251     |    9|          2|    2|          4|
    |wc_0_2_reg_296     |    9|          2|    2|          4|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  320|         67|  312|        845|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln21_1_reg_972     |   2|   0|    2|          0|
    |add_ln21_2_reg_1018    |   2|   0|    2|          0|
    |add_ln21_reg_926       |   2|   0|    2|          0|
    |add_ln24_1_reg_990     |   2|   0|    2|          0|
    |add_ln24_2_reg_1041    |   2|   0|    2|          0|
    |add_ln24_reg_944       |   2|   0|    2|          0|
    |ap_CS_fsm              |  20|   0|   20|          0|
    |c_0_reg_170            |   2|   0|    2|          0|
    |c_reg_893              |   2|   0|    2|          0|
    |ch_0_0_reg_229         |   2|   0|    2|          0|
    |ch_0_1_reg_274         |   2|   0|    2|          0|
    |ch_0_2_reg_319         |   2|   0|    2|          0|
    |conv_out_addr_reg_918  |   4|   0|    4|          0|
    |f_0_reg_182            |   2|   0|    2|          0|
    |f_reg_906              |   2|   0|    2|          0|
    |r_0_reg_158            |   2|   0|    2|          0|
    |r_reg_874              |   2|   0|    2|          0|
    |sub_ln34_reg_898       |   5|   0|    5|          0|
    |w_sum_1_0_reg_194      |  32|   0|   32|          0|
    |w_sum_1_1_reg_240      |  32|   0|   32|          0|
    |w_sum_1_2_reg_285      |  32|   0|   32|          0|
    |w_sum_2_0_reg_217      |  32|   0|   32|          0|
    |w_sum_2_1_reg_262      |  32|   0|   32|          0|
    |w_sum_2_2_reg_307      |  32|   0|   32|          0|
    |wc_0_0_reg_206         |   2|   0|    2|          0|
    |wc_0_1_reg_251         |   2|   0|    2|          0|
    |wc_0_2_reg_296         |   2|   0|    2|          0|
    |xor_ln26_reg_885       |   2|   0|    2|          0|
    |zext_ln24_1_reg_982    |   4|   0|    6|          2|
    |zext_ln24_2_reg_1028   |   4|   0|    6|          2|
    |zext_ln24_reg_936      |   4|   0|    6|          2|
    |zext_ln26_1_reg_931    |   2|   0|    4|          2|
    |zext_ln26_2_reg_977    |   2|   0|    4|          2|
    |zext_ln26_8_reg_1023   |   2|   0|    4|          2|
    |zext_ln26_reg_880      |   2|   0|    4|          2|
    |zext_ln34_2_reg_911    |   2|   0|    6|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 281|   0|  299|         18|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

