// Seed: 305280464
module module_0 (
    input tri0 id_0,
    input tri  id_1,
    input tri0 id_2
);
  assign id_4 = 1;
  always_comb deassign id_4;
  assign module_1.type_14 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    output supply1 id_5,
    input wire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri1 id_11,
    input wor id_12,
    output tri0 id_13,
    input uwire id_14,
    output tri0 id_15,
    input uwire id_16,
    input supply1 id_17,
    input tri0 id_18
);
  module_0 modCall_1 (
      id_2,
      id_10,
      id_6
  );
  assign id_15 = 1;
  assign id_5  = id_17;
  supply0 id_20 = 1;
endmodule
