
####################################################################################
# Generated by Vivado 2018.2 built on 'Thu Jun 14 20:03:12 MDT 2018' by 'xbuild'
# Command Used: write_xdc -force D:/constrs_1.xdc
####################################################################################


####################################################################################
# Constraints from file : 'system_processing_system7_0_1.xdc'
####################################################################################

############################################################################
##
##  Xilinx, Inc. 2006            www.xilinx.com
############################################################################
##  File name :       ps7_constraints.xdc
##
##  Details :     Constraints file
##                    FPGA family:       zynq
##                    FPGA:              xc7z010clg400-1
##                    Device Size:        xc7z010
##                    Package:            clg400
##                    Speedgrade:         -1
##
##
############################################################################
############################################################################
############################################################################
# Clock constraints                                                        #
############################################################################
current_instance system_i/processing_system7_0/inst
create_clock -period 8.000 -name clk_fpga_0 [get_pins {PS7_i/FCLKCLK[0]}]
set_input_jitter clk_fpga_0 0.240
#The clocks are asynchronous, user should constrain them appropriately.#


############################################################################
# I/O STANDARDS and Location Constraints                                   #
############################################################################

#  Enet 0 / mdio / MIO[53]
current_instance -quiet
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[53]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[53]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[53]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[53]}]
#  Enet 0 / mdc / MIO[52]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[52]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[52]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[52]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[52]}]
#  GPIO / gpio[51] / MIO[51]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[51]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[51]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[51]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[51]}]
#  GPIO / gpio[50] / MIO[50]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[50]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[50]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[50]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[50]}]
#  UART 1 / rx / MIO[49]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[49]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[49]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[49]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[49]}]
#  UART 1 / tx / MIO[48]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[48]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[48]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[48]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[48]}]
#  SD 0 / cd / MIO[47]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[47]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[47]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[47]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[47]}]
#  USB Reset / reset / MIO[46]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[46]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[46]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[46]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[46]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[46]}]
#  SD 0 / data[3] / MIO[45]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[45]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[45]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[45]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[45]}]
#  SD 0 / data[2] / MIO[44]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[44]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[44]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[44]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[44]}]
#  SD 0 / data[1] / MIO[43]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[43]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[43]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[43]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[43]}]
#  SD 0 / data[0] / MIO[42]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[42]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[42]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[42]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[42]}]
#  SD 0 / cmd / MIO[41]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[41]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[41]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[41]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[41]}]
#  SD 0 / clk / MIO[40]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[40]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[40]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[40]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[40]}]
#  USB 0 / data[7] / MIO[39]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[39]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[39]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[39]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[39]}]
#  USB 0 / data[6] / MIO[38]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[38]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[38]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[38]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[38]}]
#  USB 0 / data[5] / MIO[37]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[37]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[37]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[37]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[37]}]
#  USB 0 / clk / MIO[36]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[36]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[36]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[36]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[36]}]
#  USB 0 / data[3] / MIO[35]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[35]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[35]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[35]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[35]}]
#  USB 0 / data[2] / MIO[34]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[34]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[34]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[34]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[34]}]
#  USB 0 / data[1] / MIO[33]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[33]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[33]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[33]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[33]}]
#  USB 0 / data[0] / MIO[32]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[32]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[32]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[32]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[32]}]
#  USB 0 / nxt / MIO[31]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[31]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[31]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[31]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[31]}]
#  USB 0 / stp / MIO[30]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[30]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[30]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[30]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[30]}]
#  USB 0 / dir / MIO[29]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[29]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[29]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[29]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[29]}]
#  USB 0 / data[4] / MIO[28]
set_property IOSTANDARD LVCMOS18 [get_ports {FIXED_IO_0_mio[28]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[28]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[28]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[28]}]
#  Enet 0 / rx_ctl / MIO[27]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[27]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[27]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[27]}]
#  Enet 0 / rxd[3] / MIO[26]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[26]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[26]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[26]}]
#  Enet 0 / rxd[2] / MIO[25]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[25]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[25]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[25]}]
#  Enet 0 / rxd[1] / MIO[24]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[24]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[24]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[24]}]
#  Enet 0 / rxd[0] / MIO[23]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[23]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[23]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[23]}]
#  Enet 0 / rx_clk / MIO[22]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[22]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[22]}]
set_property PIO_DIRECTION INPUT [get_ports {FIXED_IO_0_mio[22]}]
#  Enet 0 / tx_ctl / MIO[21]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[21]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[21]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[21]}]
#  Enet 0 / txd[3] / MIO[20]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[20]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[20]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[20]}]
#  Enet 0 / txd[2] / MIO[19]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[19]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[19]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[19]}]
#  Enet 0 / txd[1] / MIO[18]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[18]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[18]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[18]}]
#  Enet 0 / txd[0] / MIO[17]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[17]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[17]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[17]}]
#  Enet 0 / tx_clk / MIO[16]
set_property IOSTANDARD HSTL_I_18 [get_ports {FIXED_IO_0_mio[16]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[16]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[16]}]
#  GPIO / gpio[15] / MIO[15]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[15]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[15]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[15]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[15]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[15]}]
#  GPIO / gpio[14] / MIO[14]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[14]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[14]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[14]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[14]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[14]}]
#  GPIO / gpio[13] / MIO[13]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[13]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[13]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[13]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[13]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[13]}]
#  GPIO / gpio[12] / MIO[12]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[12]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[12]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[12]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[12]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[12]}]
#  GPIO / gpio[11] / MIO[11]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[11]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[11]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[11]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[11]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[11]}]
#  GPIO / gpio[10] / MIO[10]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[10]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[10]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[10]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[10]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[10]}]
#  GPIO / gpio[9] / MIO[9]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[9]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[9]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[9]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[9]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[9]}]
#  Quad SPI Flash / qspi_fbclk / MIO[8]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[8]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[8]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[8]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[8]}]
#  GPIO / gpio[7] / MIO[7]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[7]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[7]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[7]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[7]}]
#  Quad SPI Flash / qspi0_sclk / MIO[6]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[6]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[6]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[6]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[6]}]
#  Quad SPI Flash / qspi0_io[3]/HOLD_B / MIO[5]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[5]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[5]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[5]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[5]}]
#  Quad SPI Flash / qspi0_io[2] / MIO[4]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[4]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[4]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[4]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[4]}]
#  Quad SPI Flash / qspi0_io[1] / MIO[3]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[3]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[3]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[3]}]
#  Quad SPI Flash / qspi0_io[0] / MIO[2]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[2]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[2]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[2]}]
#  Quad SPI Flash / qspi0_ss_b / MIO[1]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[1]}]
set_property SLEW FAST [get_ports {FIXED_IO_0_mio[1]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[1]}]
set_property PIO_DIRECTION OUTPUT [get_ports {FIXED_IO_0_mio[1]}]
#  GPIO / gpio[0] / MIO[0]
set_property IOSTANDARD LVCMOS33 [get_ports {FIXED_IO_0_mio[0]}]
set_property SLEW SLOW [get_ports {FIXED_IO_0_mio[0]}]
set_property DRIVE 8 [get_ports {FIXED_IO_0_mio[0]}]
set_property PULLUP true [get_ports {FIXED_IO_0_mio[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {FIXED_IO_0_mio[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_0_ddr_vrp]
set_property SLEW FAST [get_ports FIXED_IO_0_ddr_vrp]
set_property PIO_DIRECTION BIDIR [get_ports FIXED_IO_0_ddr_vrp]
set_property IOSTANDARD SSTL15_T_DCI [get_ports FIXED_IO_0_ddr_vrn]
set_property SLEW FAST [get_ports FIXED_IO_0_ddr_vrn]
set_property PIO_DIRECTION BIDIR [get_ports FIXED_IO_0_ddr_vrn]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_we_n]
set_property SLEW SLOW [get_ports DDR_0_we_n]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_we_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_ras_n]
set_property SLEW SLOW [get_ports DDR_0_ras_n]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_ras_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_odt]
set_property SLEW SLOW [get_ports DDR_0_odt]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_odt]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_reset_n]
set_property SLEW FAST [get_ports DDR_0_reset_n]
set_property PIO_DIRECTION BIDIR [get_ports DDR_0_reset_n]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_p[3]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_p[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_p[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_p[2]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_p[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_p[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_p[1]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_p[1]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_p[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_p[0]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_p[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_p[0]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_n[3]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_n[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_n[3]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_n[2]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_n[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_n[2]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_n[1]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_n[1]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_n[1]}]
set_property IOSTANDARD DIFF_SSTL15_T_DCI [get_ports {DDR_0_dqs_n[0]}]
set_property SLEW FAST [get_ports {DDR_0_dqs_n[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dqs_n[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[9]}]
set_property SLEW FAST [get_ports {DDR_0_dq[9]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[9]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[8]}]
set_property SLEW FAST [get_ports {DDR_0_dq[8]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[8]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[7]}]
set_property SLEW FAST [get_ports {DDR_0_dq[7]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[7]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[6]}]
set_property SLEW FAST [get_ports {DDR_0_dq[6]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[6]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[5]}]
set_property SLEW FAST [get_ports {DDR_0_dq[5]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[5]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[4]}]
set_property SLEW FAST [get_ports {DDR_0_dq[4]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[4]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[3]}]
set_property SLEW FAST [get_ports {DDR_0_dq[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[31]}]
set_property SLEW FAST [get_ports {DDR_0_dq[31]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[31]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[30]}]
set_property SLEW FAST [get_ports {DDR_0_dq[30]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[30]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[2]}]
set_property SLEW FAST [get_ports {DDR_0_dq[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[29]}]
set_property SLEW FAST [get_ports {DDR_0_dq[29]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[29]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[28]}]
set_property SLEW FAST [get_ports {DDR_0_dq[28]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[28]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[27]}]
set_property SLEW FAST [get_ports {DDR_0_dq[27]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[27]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[26]}]
set_property SLEW FAST [get_ports {DDR_0_dq[26]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[26]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[25]}]
set_property SLEW FAST [get_ports {DDR_0_dq[25]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[25]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[24]}]
set_property SLEW FAST [get_ports {DDR_0_dq[24]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[24]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[23]}]
set_property SLEW FAST [get_ports {DDR_0_dq[23]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[23]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[22]}]
set_property SLEW FAST [get_ports {DDR_0_dq[22]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[22]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[21]}]
set_property SLEW FAST [get_ports {DDR_0_dq[21]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[21]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[20]}]
set_property SLEW FAST [get_ports {DDR_0_dq[20]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[20]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[1]}]
set_property SLEW FAST [get_ports {DDR_0_dq[1]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[19]}]
set_property SLEW FAST [get_ports {DDR_0_dq[19]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[19]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[18]}]
set_property SLEW FAST [get_ports {DDR_0_dq[18]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[18]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[17]}]
set_property SLEW FAST [get_ports {DDR_0_dq[17]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[17]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[16]}]
set_property SLEW FAST [get_ports {DDR_0_dq[16]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[16]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[15]}]
set_property SLEW FAST [get_ports {DDR_0_dq[15]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[15]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[14]}]
set_property SLEW FAST [get_ports {DDR_0_dq[14]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[14]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[13]}]
set_property SLEW FAST [get_ports {DDR_0_dq[13]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[13]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[12]}]
set_property SLEW FAST [get_ports {DDR_0_dq[12]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[12]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[11]}]
set_property SLEW FAST [get_ports {DDR_0_dq[11]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[11]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[10]}]
set_property SLEW FAST [get_ports {DDR_0_dq[10]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[10]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dq[0]}]
set_property SLEW FAST [get_ports {DDR_0_dq[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dq[0]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dm[3]}]
set_property SLEW FAST [get_ports {DDR_0_dm[3]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dm[3]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dm[2]}]
set_property SLEW FAST [get_ports {DDR_0_dm[2]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dm[2]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dm[1]}]
set_property SLEW FAST [get_ports {DDR_0_dm[1]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dm[1]}]
set_property IOSTANDARD SSTL15_T_DCI [get_ports {DDR_0_dm[0]}]
set_property SLEW FAST [get_ports {DDR_0_dm[0]}]
set_property PIO_DIRECTION BIDIR [get_ports {DDR_0_dm[0]}]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_cs_n]
set_property SLEW SLOW [get_ports DDR_0_cs_n]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_cs_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_cke]
set_property SLEW SLOW [get_ports DDR_0_cke]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_cke]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_0_ck_p]
set_property SLEW FAST [get_ports DDR_0_ck_p]
set_property PIO_DIRECTION INPUT [get_ports DDR_0_ck_p]
set_property IOSTANDARD DIFF_SSTL15 [get_ports DDR_0_ck_n]
set_property SLEW FAST [get_ports DDR_0_ck_n]
set_property PIO_DIRECTION INPUT [get_ports DDR_0_ck_n]
set_property IOSTANDARD SSTL15 [get_ports DDR_0_cas_n]
set_property SLEW SLOW [get_ports DDR_0_cas_n]
set_property PIO_DIRECTION OUTPUT [get_ports DDR_0_cas_n]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_ba[2]}]
set_property SLEW SLOW [get_ports {DDR_0_ba[2]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_ba[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_ba[1]}]
set_property SLEW SLOW [get_ports {DDR_0_ba[1]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_ba[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_ba[0]}]
set_property SLEW SLOW [get_ports {DDR_0_ba[0]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_ba[0]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[9]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[9]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[9]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[8]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[8]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[8]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[7]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[7]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[7]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[6]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[6]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[6]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[5]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[5]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[5]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[4]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[4]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[4]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[3]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[3]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[3]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[2]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[2]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[2]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[1]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[1]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[1]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[14]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[14]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[14]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[13]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[13]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[13]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[12]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[12]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[12]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[11]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[11]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[11]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[10]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[10]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[10]}]
set_property IOSTANDARD SSTL15 [get_ports {DDR_0_addr[0]}]
set_property SLEW SLOW [get_ports {DDR_0_addr[0]}]
set_property PIO_DIRECTION OUTPUT [get_ports {DDR_0_addr[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_0_ps_porb]
set_property SLEW FAST [get_ports FIXED_IO_0_ps_porb]
set_property IOSTANDARD LVCMOS18 [get_ports FIXED_IO_0_ps_srstb]
set_property SLEW FAST [get_ports FIXED_IO_0_ps_srstb]
set_property IOSTANDARD LVCMOS33 [get_ports FIXED_IO_0_ps_clk]
set_property PACKAGE_PIN B10 [get_ports FIXED_IO_0_ps_srstb]
set_property PACKAGE_PIN P4 [get_ports DDR_0_ras_n]
set_property PACKAGE_PIN C7 [get_ports FIXED_IO_0_ps_porb]
set_property PACKAGE_PIN N5 [get_ports DDR_0_odt]
set_property PACKAGE_PIN C11 [get_ports {FIXED_IO_0_mio[53]}]
set_property PACKAGE_PIN C10 [get_ports {FIXED_IO_0_mio[52]}]
set_property PACKAGE_PIN B9 [get_ports {FIXED_IO_0_mio[51]}]
set_property PACKAGE_PIN B13 [get_ports {FIXED_IO_0_mio[50]}]
set_property PACKAGE_PIN C12 [get_ports {FIXED_IO_0_mio[49]}]
set_property PACKAGE_PIN B12 [get_ports {FIXED_IO_0_mio[48]}]
set_property PACKAGE_PIN B14 [get_ports {FIXED_IO_0_mio[47]}]
set_property PACKAGE_PIN D16 [get_ports {FIXED_IO_0_mio[46]}]
set_property PACKAGE_PIN B15 [get_ports {FIXED_IO_0_mio[45]}]
set_property PACKAGE_PIN F13 [get_ports {FIXED_IO_0_mio[44]}]
set_property PACKAGE_PIN A9 [get_ports {FIXED_IO_0_mio[43]}]
set_property PACKAGE_PIN E12 [get_ports {FIXED_IO_0_mio[42]}]
set_property PACKAGE_PIN C17 [get_ports {FIXED_IO_0_mio[41]}]
set_property PACKAGE_PIN D14 [get_ports {FIXED_IO_0_mio[40]}]
set_property PACKAGE_PIN C18 [get_ports {FIXED_IO_0_mio[39]}]
set_property PACKAGE_PIN E13 [get_ports {FIXED_IO_0_mio[38]}]
set_property PACKAGE_PIN A10 [get_ports {FIXED_IO_0_mio[37]}]
set_property PACKAGE_PIN A11 [get_ports {FIXED_IO_0_mio[36]}]
set_property PACKAGE_PIN F12 [get_ports {FIXED_IO_0_mio[35]}]
set_property PACKAGE_PIN A12 [get_ports {FIXED_IO_0_mio[34]}]
set_property PACKAGE_PIN D15 [get_ports {FIXED_IO_0_mio[33]}]
set_property PACKAGE_PIN A14 [get_ports {FIXED_IO_0_mio[32]}]
set_property PACKAGE_PIN E16 [get_ports {FIXED_IO_0_mio[31]}]
set_property PACKAGE_PIN C15 [get_ports {FIXED_IO_0_mio[30]}]
set_property PACKAGE_PIN C13 [get_ports {FIXED_IO_0_mio[29]}]
set_property PACKAGE_PIN C16 [get_ports {FIXED_IO_0_mio[28]}]
set_property PACKAGE_PIN D13 [get_ports {FIXED_IO_0_mio[27]}]
set_property PACKAGE_PIN A15 [get_ports {FIXED_IO_0_mio[26]}]
set_property PACKAGE_PIN F15 [get_ports {FIXED_IO_0_mio[25]}]
set_property PACKAGE_PIN A16 [get_ports {FIXED_IO_0_mio[24]}]
set_property PACKAGE_PIN D11 [get_ports {FIXED_IO_0_mio[23]}]
set_property PACKAGE_PIN B17 [get_ports {FIXED_IO_0_mio[22]}]
set_property PACKAGE_PIN F14 [get_ports {FIXED_IO_0_mio[21]}]
set_property PACKAGE_PIN A17 [get_ports {FIXED_IO_0_mio[20]}]
set_property PACKAGE_PIN D10 [get_ports {FIXED_IO_0_mio[19]}]
set_property PACKAGE_PIN B18 [get_ports {FIXED_IO_0_mio[18]}]
set_property PACKAGE_PIN E14 [get_ports {FIXED_IO_0_mio[17]}]
set_property PACKAGE_PIN A19 [get_ports {FIXED_IO_0_mio[16]}]
set_property PACKAGE_PIN C8 [get_ports {FIXED_IO_0_mio[15]}]
set_property PACKAGE_PIN C5 [get_ports {FIXED_IO_0_mio[14]}]
set_property PACKAGE_PIN E8 [get_ports {FIXED_IO_0_mio[13]}]
set_property PACKAGE_PIN D9 [get_ports {FIXED_IO_0_mio[12]}]
set_property PACKAGE_PIN C6 [get_ports {FIXED_IO_0_mio[11]}]
set_property PACKAGE_PIN E9 [get_ports {FIXED_IO_0_mio[10]}]
set_property PACKAGE_PIN B5 [get_ports {FIXED_IO_0_mio[9]}]
set_property PACKAGE_PIN D5 [get_ports {FIXED_IO_0_mio[8]}]
set_property PACKAGE_PIN D8 [get_ports {FIXED_IO_0_mio[7]}]
set_property PACKAGE_PIN A5 [get_ports {FIXED_IO_0_mio[6]}]
set_property PACKAGE_PIN A6 [get_ports {FIXED_IO_0_mio[5]}]
set_property PACKAGE_PIN B7 [get_ports {FIXED_IO_0_mio[4]}]
set_property PACKAGE_PIN D6 [get_ports {FIXED_IO_0_mio[3]}]
set_property PACKAGE_PIN B8 [get_ports {FIXED_IO_0_mio[2]}]
set_property PACKAGE_PIN A7 [get_ports {FIXED_IO_0_mio[1]}]
set_property PACKAGE_PIN E6 [get_ports {FIXED_IO_0_mio[0]}]
set_property PACKAGE_PIN B4 [get_ports DDR_0_reset_n]
set_property PACKAGE_PIN W5 [get_ports {DDR_0_dqs_p[3]}]
set_property PACKAGE_PIN M5 [get_ports DDR_0_we_n]
set_property PACKAGE_PIN G5 [get_ports FIXED_IO_0_ddr_vrn]
set_property PACKAGE_PIN H5 [get_ports FIXED_IO_0_ddr_vrp]
set_property PACKAGE_PIN N2 [get_ports {DDR_0_addr[0]}]
set_property PACKAGE_PIN K2 [get_ports {DDR_0_addr[1]}]
set_property PACKAGE_PIN M3 [get_ports {DDR_0_addr[2]}]
set_property PACKAGE_PIN K3 [get_ports {DDR_0_addr[3]}]
set_property PACKAGE_PIN M4 [get_ports {DDR_0_addr[4]}]
set_property PACKAGE_PIN L1 [get_ports {DDR_0_addr[5]}]
set_property PACKAGE_PIN L4 [get_ports {DDR_0_addr[6]}]
set_property PACKAGE_PIN K4 [get_ports {DDR_0_addr[7]}]
set_property PACKAGE_PIN K1 [get_ports {DDR_0_addr[8]}]
set_property PACKAGE_PIN J4 [get_ports {DDR_0_addr[9]}]
set_property PACKAGE_PIN F5 [get_ports {DDR_0_addr[10]}]
set_property PACKAGE_PIN G4 [get_ports {DDR_0_addr[11]}]
set_property PACKAGE_PIN E4 [get_ports {DDR_0_addr[12]}]
set_property PACKAGE_PIN F4 [get_ports {DDR_0_addr[14]}]
set_property PACKAGE_PIN D4 [get_ports {DDR_0_addr[13]}]
set_property PACKAGE_PIN L5 [get_ports {DDR_0_ba[0]}]
set_property PACKAGE_PIN R4 [get_ports {DDR_0_ba[1]}]
set_property PACKAGE_PIN J5 [get_ports {DDR_0_ba[2]}]
set_property PACKAGE_PIN P5 [get_ports DDR_0_cas_n]
set_property PACKAGE_PIN N3 [get_ports DDR_0_cke]
set_property PACKAGE_PIN M2 [get_ports DDR_0_ck_n]
set_property PACKAGE_PIN L2 [get_ports DDR_0_ck_p]
set_property PACKAGE_PIN E7 [get_ports FIXED_IO_0_ps_clk]
set_property PACKAGE_PIN N1 [get_ports DDR_0_cs_n]
set_property PACKAGE_PIN A1 [get_ports {DDR_0_dm[0]}]
set_property PACKAGE_PIN F1 [get_ports {DDR_0_dm[1]}]
set_property PACKAGE_PIN T1 [get_ports {DDR_0_dm[2]}]
set_property PACKAGE_PIN Y1 [get_ports {DDR_0_dm[3]}]
set_property PACKAGE_PIN C3 [get_ports {DDR_0_dq[0]}]
set_property PACKAGE_PIN B3 [get_ports {DDR_0_dq[1]}]
set_property PACKAGE_PIN A2 [get_ports {DDR_0_dq[2]}]
set_property PACKAGE_PIN A4 [get_ports {DDR_0_dq[3]}]
set_property PACKAGE_PIN D3 [get_ports {DDR_0_dq[4]}]
set_property PACKAGE_PIN D1 [get_ports {DDR_0_dq[5]}]
set_property PACKAGE_PIN C1 [get_ports {DDR_0_dq[6]}]
set_property PACKAGE_PIN E1 [get_ports {DDR_0_dq[7]}]
set_property PACKAGE_PIN E2 [get_ports {DDR_0_dq[8]}]
set_property PACKAGE_PIN E3 [get_ports {DDR_0_dq[9]}]
set_property PACKAGE_PIN G3 [get_ports {DDR_0_dq[10]}]
set_property PACKAGE_PIN H3 [get_ports {DDR_0_dq[11]}]
set_property PACKAGE_PIN J3 [get_ports {DDR_0_dq[12]}]
set_property PACKAGE_PIN H2 [get_ports {DDR_0_dq[13]}]
set_property PACKAGE_PIN H1 [get_ports {DDR_0_dq[14]}]
set_property PACKAGE_PIN J1 [get_ports {DDR_0_dq[15]}]
set_property PACKAGE_PIN P1 [get_ports {DDR_0_dq[16]}]
set_property PACKAGE_PIN P3 [get_ports {DDR_0_dq[17]}]
set_property PACKAGE_PIN R3 [get_ports {DDR_0_dq[18]}]
set_property PACKAGE_PIN R1 [get_ports {DDR_0_dq[19]}]
set_property PACKAGE_PIN T4 [get_ports {DDR_0_dq[20]}]
set_property PACKAGE_PIN U4 [get_ports {DDR_0_dq[21]}]
set_property PACKAGE_PIN U2 [get_ports {DDR_0_dq[22]}]
set_property PACKAGE_PIN U3 [get_ports {DDR_0_dq[23]}]
set_property PACKAGE_PIN V1 [get_ports {DDR_0_dq[24]}]
set_property PACKAGE_PIN Y3 [get_ports {DDR_0_dq[25]}]
set_property PACKAGE_PIN W1 [get_ports {DDR_0_dq[26]}]
set_property PACKAGE_PIN Y4 [get_ports {DDR_0_dq[27]}]
set_property PACKAGE_PIN Y2 [get_ports {DDR_0_dq[28]}]
set_property PACKAGE_PIN W3 [get_ports {DDR_0_dq[29]}]
set_property PACKAGE_PIN V2 [get_ports {DDR_0_dq[30]}]
set_property PACKAGE_PIN V3 [get_ports {DDR_0_dq[31]}]
set_property PACKAGE_PIN B2 [get_ports {DDR_0_dqs_n[0]}]
set_property PACKAGE_PIN F2 [get_ports {DDR_0_dqs_n[1]}]
set_property PACKAGE_PIN T2 [get_ports {DDR_0_dqs_n[2]}]
set_property PACKAGE_PIN W4 [get_ports {DDR_0_dqs_n[3]}]
set_property PACKAGE_PIN C2 [get_ports {DDR_0_dqs_p[0]}]
set_property PACKAGE_PIN G2 [get_ports {DDR_0_dqs_p[1]}]
set_property PACKAGE_PIN R2 [get_ports {DDR_0_dqs_p[2]}]
set_property SLEW FAST [get_ports FIXED_IO_0_ps_clk]



####################################################################################
# Constraints from file : 'system_axi_dma_0_0.xdc'
####################################################################################

# file: system_axi_dma_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance system_i/axi_dma_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'system_axis_data_fifo_0_0.xdc'
####################################################################################







################################################################################
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.
#
################################################################################

#------------------------------------------------------------------------------#
#                             AXI FIFO Constraints                             #
#------------------------------------------------------------------------------#
# Set false path on the asynchronous AXI reset port (s_aresetn) to the inputs of synchronizers



################################################################################



####################################################################################
# Constraints from file : 'system_proc_sys_reset_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_proc_sys_reset_0_0.xdc'
####################################################################################


# file: system_proc_sys_reset_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance system_i/reset_control/rst_ps7_0_125M/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'system_proc_sys_reset_0_1_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_proc_sys_reset_0_1.xdc'
####################################################################################


# file: system_proc_sys_reset_0_1.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance system_i/reset_control/reset_tlast/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'system_axi_gpio_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_axi_gpio_0_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance system_i/gpio_control/axi_gpio_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'system_util_ds_buf_0_1_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'system_util_ds_buf_0_1.xdc'
####################################################################################

################################################################################
############################# Clock Specifications #############################
################################################################################
################################################################################


####################################################################################
# Constraints from file : 'zybo_constrain.xdc'
####################################################################################

## This file is a general .xdc for the ZYBO Rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used signals according to the project

##Clock signal
##IO_L11P_T1_SRCC_35
#set_property PACKAGE_PIN L16 [get_ports clk_0]
#set_property IOSTANDARD LVCMOS33 [get_ports clk_0]
#create_clock -period 8.000 -name sys_clk_pin -waveform {0.000 4.000} -add [get_ports clk_0]

##RST_N
##IO_L19P_T3_35
current_instance -quiet
set_property PACKAGE_PIN H15 [get_ports rst_n_0]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n_0]

##IO_L3N_T0_DQS_AD1N_35
set_property PACKAGE_PIN D18 [get_ports {status_led[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {status_led[0]}]

##RO probe coordinate macro

#coordinate 0 - 7
create_macro ro_probe_0
update_macro [get_macros ro_probe_0] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/inv6 X0Y0}
create_macro ro_probe_1
update_macro [get_macros ro_probe_1] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/inv6 X0Y0}
create_macro ro_probe_2
update_macro [get_macros ro_probe_2] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/inv6 X0Y0}
create_macro ro_probe_3
update_macro [get_macros ro_probe_3] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/inv6 X0Y0}
create_macro ro_probe_4
update_macro [get_macros ro_probe_4] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/inv6 X0Y0}
create_macro ro_probe_5
update_macro [get_macros ro_probe_5] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/inv6 X0Y0}
create_macro ro_probe_6
update_macro [get_macros ro_probe_6] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/inv6 X0Y0}
create_macro ro_probe_7
update_macro [get_macros ro_probe_7] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/inv6 X0Y0}

#coordinate 8 - 15
create_macro ro_probe_8
update_macro [get_macros ro_probe_8] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/inv6 X0Y0}
create_macro ro_probe_9
update_macro [get_macros ro_probe_9] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/inv6 X0Y0}
create_macro ro_probe_10
update_macro [get_macros ro_probe_10] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/inv6 X0Y0}
create_macro ro_probe_11
update_macro [get_macros ro_probe_11] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/inv6 X0Y0}
create_macro ro_probe_12
update_macro [get_macros ro_probe_12] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/inv6 X0Y0}
create_macro ro_probe_13
update_macro [get_macros ro_probe_13] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/inv6 X0Y0}
create_macro ro_probe_14
update_macro [get_macros ro_probe_14] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/inv6 X0Y0}
create_macro ro_probe_15
update_macro [get_macros ro_probe_15] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/inv6 X0Y0}

#coordinate 16 - 23
create_macro ro_probe_16
update_macro [get_macros ro_probe_16] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/inv6 X0Y0}
create_macro ro_probe_17
update_macro [get_macros ro_probe_17] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/inv6 X0Y0}
create_macro ro_probe_18
update_macro [get_macros ro_probe_18] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/inv6 X0Y0}
create_macro ro_probe_19
update_macro [get_macros ro_probe_19] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/inv6 X0Y0}
create_macro ro_probe_20
update_macro [get_macros ro_probe_20] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/inv6 X0Y0}
create_macro ro_probe_21
update_macro [get_macros ro_probe_21] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/inv6 X0Y0}
create_macro ro_probe_22
update_macro [get_macros ro_probe_22] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/inv6 X0Y0}
create_macro ro_probe_23
update_macro [get_macros ro_probe_23] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/inv6 X0Y0}

#coordinate 24 - 31
create_macro ro_probe_24
update_macro [get_macros ro_probe_24] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/inv6 X0Y0}
create_macro ro_probe_25
update_macro [get_macros ro_probe_25] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/inv6 X0Y0}
create_macro ro_probe_26
update_macro [get_macros ro_probe_26] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/inv6 X0Y0}
create_macro ro_probe_27
update_macro [get_macros ro_probe_27] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/inv6 X0Y0}
create_macro ro_probe_28
update_macro [get_macros ro_probe_28] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/inv6 X0Y0}
create_macro ro_probe_29
update_macro [get_macros ro_probe_29] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/inv6 X0Y0}
create_macro ro_probe_30
update_macro [get_macros ro_probe_30] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/inv6 X0Y0}
create_macro ro_probe_31
update_macro [get_macros ro_probe_31] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/inv6 X0Y0}

#coordinate 32 - 39
create_macro ro_probe_32
update_macro [get_macros ro_probe_32] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/inv6 X0Y0}
create_macro ro_probe_33
update_macro [get_macros ro_probe_33] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/inv6 X0Y0}
create_macro ro_probe_34
update_macro [get_macros ro_probe_34] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/inv6 X0Y0}
create_macro ro_probe_35
update_macro [get_macros ro_probe_35] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/inv6 X0Y0}
create_macro ro_probe_36
update_macro [get_macros ro_probe_36] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/inv6 X0Y0}
create_macro ro_probe_37
update_macro [get_macros ro_probe_37] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/inv6 X0Y0}
create_macro ro_probe_38
update_macro [get_macros ro_probe_38] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/inv6 X0Y0}
create_macro ro_probe_39
update_macro [get_macros ro_probe_39] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/inv6 X0Y0}

#coordinate 40 - 47
create_macro ro_probe_40
update_macro [get_macros ro_probe_40] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/inv6 X0Y0}
create_macro ro_probe_41
update_macro [get_macros ro_probe_41] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/inv6 X0Y0}
create_macro ro_probe_42
update_macro [get_macros ro_probe_42] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/inv6 X0Y0}
create_macro ro_probe_43
update_macro [get_macros ro_probe_43] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/inv6 X0Y0}
create_macro ro_probe_44
update_macro [get_macros ro_probe_44] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/inv6 X0Y0}
create_macro ro_probe_45
update_macro [get_macros ro_probe_45] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/inv6 X0Y0}
create_macro ro_probe_46
update_macro [get_macros ro_probe_46] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/inv6 X0Y0}
create_macro ro_probe_47
update_macro [get_macros ro_probe_47] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/inv6 X0Y0}

#coordinate 48 - 55
create_macro ro_probe_48
update_macro [get_macros ro_probe_48] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/inv6 X0Y0}
create_macro ro_probe_49
update_macro [get_macros ro_probe_49] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/inv6 X0Y0}
create_macro ro_probe_50
update_macro [get_macros ro_probe_50] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/inv6 X0Y0}
create_macro ro_probe_51
update_macro [get_macros ro_probe_51] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/inv6 X0Y0}
create_macro ro_probe_52
update_macro [get_macros ro_probe_52] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/inv6 X0Y0}
create_macro ro_probe_53
update_macro [get_macros ro_probe_53] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/inv6 X0Y0}
create_macro ro_probe_54
update_macro [get_macros ro_probe_54] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/inv6 X0Y0}
create_macro ro_probe_55
update_macro [get_macros ro_probe_55] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/inv6 X0Y0}

#coordinate 56 - 63
create_macro ro_probe_56
update_macro [get_macros ro_probe_56] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/inv6 X0Y0}
create_macro ro_probe_57
update_macro [get_macros ro_probe_57] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/inv6 X0Y0}
create_macro ro_probe_58
update_macro [get_macros ro_probe_58] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/inv6 X0Y0}
create_macro ro_probe_59
update_macro [get_macros ro_probe_59] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/inv6 X0Y0}
create_macro ro_probe_60
update_macro [get_macros ro_probe_60] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/inv6 X0Y0}
create_macro ro_probe_61
update_macro [get_macros ro_probe_61] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/inv6 X0Y0}
create_macro ro_probe_62
update_macro [get_macros ro_probe_62] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/inv6 X0Y0}
create_macro ro_probe_63
update_macro [get_macros ro_probe_63] -rlocs {system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/ctrl X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/inv1 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/inv2 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/inv3 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/inv4 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/inv5 X0Y0 system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/inv6 X0Y0}

# User Generated physical constraints

set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/inv3]
set_property LOC SLICE_X2Y99 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_0/inv3]
set_property BEL D5LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/inv3]
set_property LOC SLICE_X8Y99 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_1/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/inv4]
set_property LOC SLICE_X13Y99 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_2/inv4]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/inv3]
set_property LOC SLICE_X19Y99 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_3/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/inv3]
set_property LOC SLICE_X24Y99 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_4/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/inv3]
set_property LOC SLICE_X30Y99 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_5/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/inv3]
set_property LOC SLICE_X40Y99 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_7/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/inv3]
set_property LOC SLICE_X35Y99 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_0/inst/inst_pn8/probe_6/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/inv3]
set_property LOC SLICE_X2Y95 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_0/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/inv3]
set_property LOC SLICE_X9Y95 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_1/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/inv3]
set_property LOC SLICE_X12Y95 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_2/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/inv3]
set_property LOC SLICE_X19Y95 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_3/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/inv3]
set_property LOC SLICE_X24Y95 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_4/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/inv3]
set_property LOC SLICE_X31Y95 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_5/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/inv3]
set_property LOC SLICE_X34Y95 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_6/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/inv3]
set_property LOC SLICE_X40Y95 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_1/inst/inst_pn8/probe_7/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/inv3]
set_property LOC SLICE_X4Y90 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_0/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/inv3]
set_property LOC SLICE_X8Y90 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_1/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/inv3]
set_property LOC SLICE_X12Y90 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_2/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/inv3]
set_property LOC SLICE_X19Y90 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_3/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/inv3]
set_property LOC SLICE_X25Y90 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_4/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/inv3]
set_property LOC SLICE_X31Y90 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_5/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/inv3]
set_property LOC SLICE_X34Y90 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_6/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/inv3]
set_property LOC SLICE_X40Y90 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_2/inst/inst_pn8/probe_7/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/inv3]
set_property LOC SLICE_X2Y85 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_0/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/inv3]
set_property LOC SLICE_X8Y85 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_1/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/inv3]
set_property LOC SLICE_X12Y85 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_2/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/inv3]
set_property LOC SLICE_X25Y85 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_4/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/inv3]
set_property LOC SLICE_X30Y85 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_5/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/inv3]
set_property LOC SLICE_X34Y85 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_6/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/inv3]
set_property LOC SLICE_X40Y85 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_7/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/inv3]
set_property LOC SLICE_X19Y85 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_3/inst/inst_pn8/probe_3/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/inv3]
set_property LOC SLICE_X9Y79 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_1/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/inv3]
set_property LOC SLICE_X4Y79 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_0/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/inv3]
set_property LOC SLICE_X12Y79 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_2/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/inv3]
set_property LOC SLICE_X19Y79 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_3/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/inv3]
set_property LOC SLICE_X25Y79 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_4/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/inv3]
set_property LOC SLICE_X31Y79 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_5/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/inv3]
set_property LOC SLICE_X34Y79 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_6/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/inv3]
set_property LOC SLICE_X40Y79 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_4/inst/inst_pn8/probe_7/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/inv3]
set_property LOC SLICE_X2Y74 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_0/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/inv3]
set_property LOC SLICE_X8Y74 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_1/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/inv3]
set_property LOC SLICE_X13Y74 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_2/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/inv3]
set_property LOC SLICE_X19Y74 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_3/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/inv3]
set_property LOC SLICE_X24Y74 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_4/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/inv3]
set_property LOC SLICE_X31Y74 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_5/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/inv3]
set_property LOC SLICE_X35Y74 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_6/inv3]
set_property BEL D5LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/inv3]
set_property LOC SLICE_X42Y74 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_5/inst/inst_pn8/probe_7/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/inv3]
set_property LOC SLICE_X4Y69 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_0/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/inv3]
set_property LOC SLICE_X9Y69 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_1/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/inv3]
set_property LOC SLICE_X12Y69 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_2/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/inv3]
set_property LOC SLICE_X19Y69 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_3/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/inv3]
set_property LOC SLICE_X25Y69 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_4/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/inv3]
set_property LOC SLICE_X31Y69 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_5/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/inv3]
set_property LOC SLICE_X34Y69 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_6/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/inv3]
set_property LOC SLICE_X40Y69 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_6/inst/inst_pn8/probe_7/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/inv3]
set_property LOC SLICE_X2Y65 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_0/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/inv3]
set_property LOC SLICE_X9Y65 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_1/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/inv3]
set_property LOC SLICE_X13Y65 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_2/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/inv3]
set_property LOC SLICE_X20Y65 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_3/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/inv3]
set_property LOC SLICE_X24Y65 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_4/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/inv3]
set_property LOC SLICE_X31Y65 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_5/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/inv3]
set_property LOC SLICE_X35Y65 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_6/inv3]
set_property BEL D6LUT [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/inv3]
set_property LOC SLICE_X40Y65 [get_cells system_i/ro_probe_coordinate/ro_probe_count_out_7/inst/inst_pn8/probe_7/inv3]



####################################################################################
# Constraints from file : 'system_axi_dma_0_0_clocks.xdc'
####################################################################################

# file: system_axi_dma_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


####################################################################################
# Constraints from file : 'system_auto_us_2_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_2"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_us_1_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_1"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'system_auto_us_0_clocks.xdc'
####################################################################################

###############################################################################################################
# Core-Level Timing Constraints for axi_dwidth_converter Component "system_auto_us_0"
###############################################################################################################
#
# This component is not configured to perform asynchronous clock-domain-crossing.
# No timing core-level constraints are needed.
# (Synchronous clock-domain-crossings, if any, remain covered by your system-level PERIOD constraints.)


####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_async_rst
current_instance system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]


# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]


# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance system_i/axi_interconnect_1/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst
set_false_path -through [get_ports -scoped_to_current_instance src_arst] -to [all_registers]


# Scoped constraints for xpm_cdc_async_rst



####################################################################################
# Constraints from file : 'xpm_cdc_sync_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_srst
current_instance -quiet
current_instance system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst
set_false_path -to [get_cells {syncstages_ff_reg[0]}]



####################################################################################
# Constraints from file : 'xpm_fifo_rst.tcl'
####################################################################################

# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}



# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}



# Scoped constraints for xpm_fifo
#if {([llength [ get_cells -hier *src_gray_ff_reg* -quiet]] > 0)} {
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *wr_rst_i_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#wr_rst_rd_reg[*]/D}]
#set_false_path -from [get_pins -hierarchical -filter {NAME =~ *rd_rst_d3_reg/C}] -to [get_pins -hierarchical -filter {NAME =~ *d_out_reg/D}]
#}




# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
