
bdm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fec  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  080050ac  080050ac  000150ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052c4  080052c4  00020060  2**0
                  CONTENTS
  4 .ARM          00000008  080052c4  080052c4  000152c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052cc  080052cc  00020060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052cc  080052cc  000152cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052d0  080052d0  000152d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000060  20000000  080052d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000060  08005334  00020060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000480  08005334  00020480  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d9fb  00000000  00000000  000200cb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001949  00000000  00000000  0002dac6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c30  00000000  00000000  0002f410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000960  00000000  00000000  00030040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001471e  00000000  00000000  000309a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bfaf  00000000  00000000  000450be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007fcb6  00000000  00000000  0005106d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000031b8  00000000  00000000  000d0d24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  000d3edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000060 	.word	0x20000060
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005094 	.word	0x08005094

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000064 	.word	0x20000064
 8000104:	08005094 	.word	0x08005094

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_uldivmod>:
 8000418:	2b00      	cmp	r3, #0
 800041a:	d111      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 800041c:	2a00      	cmp	r2, #0
 800041e:	d10f      	bne.n	8000440 <__aeabi_uldivmod+0x28>
 8000420:	2900      	cmp	r1, #0
 8000422:	d100      	bne.n	8000426 <__aeabi_uldivmod+0xe>
 8000424:	2800      	cmp	r0, #0
 8000426:	d002      	beq.n	800042e <__aeabi_uldivmod+0x16>
 8000428:	2100      	movs	r1, #0
 800042a:	43c9      	mvns	r1, r1
 800042c:	0008      	movs	r0, r1
 800042e:	b407      	push	{r0, r1, r2}
 8000430:	4802      	ldr	r0, [pc, #8]	; (800043c <__aeabi_uldivmod+0x24>)
 8000432:	a102      	add	r1, pc, #8	; (adr r1, 800043c <__aeabi_uldivmod+0x24>)
 8000434:	1840      	adds	r0, r0, r1
 8000436:	9002      	str	r0, [sp, #8]
 8000438:	bd03      	pop	{r0, r1, pc}
 800043a:	46c0      	nop			; (mov r8, r8)
 800043c:	ffffffd9 	.word	0xffffffd9
 8000440:	b403      	push	{r0, r1}
 8000442:	4668      	mov	r0, sp
 8000444:	b501      	push	{r0, lr}
 8000446:	9802      	ldr	r0, [sp, #8]
 8000448:	f000 f834 	bl	80004b4 <__udivmoddi4>
 800044c:	9b01      	ldr	r3, [sp, #4]
 800044e:	469e      	mov	lr, r3
 8000450:	b002      	add	sp, #8
 8000452:	bc0c      	pop	{r2, r3}
 8000454:	4770      	bx	lr
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_lmul>:
 8000458:	b5f0      	push	{r4, r5, r6, r7, lr}
 800045a:	46ce      	mov	lr, r9
 800045c:	4699      	mov	r9, r3
 800045e:	0c03      	lsrs	r3, r0, #16
 8000460:	469c      	mov	ip, r3
 8000462:	0413      	lsls	r3, r2, #16
 8000464:	4647      	mov	r7, r8
 8000466:	0c1b      	lsrs	r3, r3, #16
 8000468:	001d      	movs	r5, r3
 800046a:	000e      	movs	r6, r1
 800046c:	4661      	mov	r1, ip
 800046e:	0404      	lsls	r4, r0, #16
 8000470:	0c24      	lsrs	r4, r4, #16
 8000472:	b580      	push	{r7, lr}
 8000474:	0007      	movs	r7, r0
 8000476:	0c10      	lsrs	r0, r2, #16
 8000478:	434b      	muls	r3, r1
 800047a:	4365      	muls	r5, r4
 800047c:	4341      	muls	r1, r0
 800047e:	4360      	muls	r0, r4
 8000480:	0c2c      	lsrs	r4, r5, #16
 8000482:	18c0      	adds	r0, r0, r3
 8000484:	1820      	adds	r0, r4, r0
 8000486:	468c      	mov	ip, r1
 8000488:	4283      	cmp	r3, r0
 800048a:	d903      	bls.n	8000494 <__aeabi_lmul+0x3c>
 800048c:	2380      	movs	r3, #128	; 0x80
 800048e:	025b      	lsls	r3, r3, #9
 8000490:	4698      	mov	r8, r3
 8000492:	44c4      	add	ip, r8
 8000494:	4649      	mov	r1, r9
 8000496:	4379      	muls	r1, r7
 8000498:	4356      	muls	r6, r2
 800049a:	0c03      	lsrs	r3, r0, #16
 800049c:	042d      	lsls	r5, r5, #16
 800049e:	0c2d      	lsrs	r5, r5, #16
 80004a0:	1989      	adds	r1, r1, r6
 80004a2:	4463      	add	r3, ip
 80004a4:	0400      	lsls	r0, r0, #16
 80004a6:	1940      	adds	r0, r0, r5
 80004a8:	18c9      	adds	r1, r1, r3
 80004aa:	bcc0      	pop	{r6, r7}
 80004ac:	46b9      	mov	r9, r7
 80004ae:	46b0      	mov	r8, r6
 80004b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004b2:	46c0      	nop			; (mov r8, r8)

080004b4 <__udivmoddi4>:
 80004b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004b6:	4657      	mov	r7, sl
 80004b8:	464e      	mov	r6, r9
 80004ba:	4645      	mov	r5, r8
 80004bc:	46de      	mov	lr, fp
 80004be:	b5e0      	push	{r5, r6, r7, lr}
 80004c0:	0004      	movs	r4, r0
 80004c2:	000d      	movs	r5, r1
 80004c4:	4692      	mov	sl, r2
 80004c6:	4699      	mov	r9, r3
 80004c8:	b083      	sub	sp, #12
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d830      	bhi.n	8000530 <__udivmoddi4+0x7c>
 80004ce:	d02d      	beq.n	800052c <__udivmoddi4+0x78>
 80004d0:	4649      	mov	r1, r9
 80004d2:	4650      	mov	r0, sl
 80004d4:	f000 f8d8 	bl	8000688 <__clzdi2>
 80004d8:	0029      	movs	r1, r5
 80004da:	0006      	movs	r6, r0
 80004dc:	0020      	movs	r0, r4
 80004de:	f000 f8d3 	bl	8000688 <__clzdi2>
 80004e2:	1a33      	subs	r3, r6, r0
 80004e4:	4698      	mov	r8, r3
 80004e6:	3b20      	subs	r3, #32
 80004e8:	d434      	bmi.n	8000554 <__udivmoddi4+0xa0>
 80004ea:	469b      	mov	fp, r3
 80004ec:	4653      	mov	r3, sl
 80004ee:	465a      	mov	r2, fp
 80004f0:	4093      	lsls	r3, r2
 80004f2:	4642      	mov	r2, r8
 80004f4:	001f      	movs	r7, r3
 80004f6:	4653      	mov	r3, sl
 80004f8:	4093      	lsls	r3, r2
 80004fa:	001e      	movs	r6, r3
 80004fc:	42af      	cmp	r7, r5
 80004fe:	d83b      	bhi.n	8000578 <__udivmoddi4+0xc4>
 8000500:	42af      	cmp	r7, r5
 8000502:	d100      	bne.n	8000506 <__udivmoddi4+0x52>
 8000504:	e079      	b.n	80005fa <__udivmoddi4+0x146>
 8000506:	465b      	mov	r3, fp
 8000508:	1ba4      	subs	r4, r4, r6
 800050a:	41bd      	sbcs	r5, r7
 800050c:	2b00      	cmp	r3, #0
 800050e:	da00      	bge.n	8000512 <__udivmoddi4+0x5e>
 8000510:	e076      	b.n	8000600 <__udivmoddi4+0x14c>
 8000512:	2200      	movs	r2, #0
 8000514:	2300      	movs	r3, #0
 8000516:	9200      	str	r2, [sp, #0]
 8000518:	9301      	str	r3, [sp, #4]
 800051a:	2301      	movs	r3, #1
 800051c:	465a      	mov	r2, fp
 800051e:	4093      	lsls	r3, r2
 8000520:	9301      	str	r3, [sp, #4]
 8000522:	2301      	movs	r3, #1
 8000524:	4642      	mov	r2, r8
 8000526:	4093      	lsls	r3, r2
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	e029      	b.n	8000580 <__udivmoddi4+0xcc>
 800052c:	4282      	cmp	r2, r0
 800052e:	d9cf      	bls.n	80004d0 <__udivmoddi4+0x1c>
 8000530:	2200      	movs	r2, #0
 8000532:	2300      	movs	r3, #0
 8000534:	9200      	str	r2, [sp, #0]
 8000536:	9301      	str	r3, [sp, #4]
 8000538:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800053a:	2b00      	cmp	r3, #0
 800053c:	d001      	beq.n	8000542 <__udivmoddi4+0x8e>
 800053e:	601c      	str	r4, [r3, #0]
 8000540:	605d      	str	r5, [r3, #4]
 8000542:	9800      	ldr	r0, [sp, #0]
 8000544:	9901      	ldr	r1, [sp, #4]
 8000546:	b003      	add	sp, #12
 8000548:	bcf0      	pop	{r4, r5, r6, r7}
 800054a:	46bb      	mov	fp, r7
 800054c:	46b2      	mov	sl, r6
 800054e:	46a9      	mov	r9, r5
 8000550:	46a0      	mov	r8, r4
 8000552:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000554:	4642      	mov	r2, r8
 8000556:	469b      	mov	fp, r3
 8000558:	2320      	movs	r3, #32
 800055a:	1a9b      	subs	r3, r3, r2
 800055c:	4652      	mov	r2, sl
 800055e:	40da      	lsrs	r2, r3
 8000560:	4641      	mov	r1, r8
 8000562:	0013      	movs	r3, r2
 8000564:	464a      	mov	r2, r9
 8000566:	408a      	lsls	r2, r1
 8000568:	0017      	movs	r7, r2
 800056a:	4642      	mov	r2, r8
 800056c:	431f      	orrs	r7, r3
 800056e:	4653      	mov	r3, sl
 8000570:	4093      	lsls	r3, r2
 8000572:	001e      	movs	r6, r3
 8000574:	42af      	cmp	r7, r5
 8000576:	d9c3      	bls.n	8000500 <__udivmoddi4+0x4c>
 8000578:	2200      	movs	r2, #0
 800057a:	2300      	movs	r3, #0
 800057c:	9200      	str	r2, [sp, #0]
 800057e:	9301      	str	r3, [sp, #4]
 8000580:	4643      	mov	r3, r8
 8000582:	2b00      	cmp	r3, #0
 8000584:	d0d8      	beq.n	8000538 <__udivmoddi4+0x84>
 8000586:	07fb      	lsls	r3, r7, #31
 8000588:	0872      	lsrs	r2, r6, #1
 800058a:	431a      	orrs	r2, r3
 800058c:	4646      	mov	r6, r8
 800058e:	087b      	lsrs	r3, r7, #1
 8000590:	e00e      	b.n	80005b0 <__udivmoddi4+0xfc>
 8000592:	42ab      	cmp	r3, r5
 8000594:	d101      	bne.n	800059a <__udivmoddi4+0xe6>
 8000596:	42a2      	cmp	r2, r4
 8000598:	d80c      	bhi.n	80005b4 <__udivmoddi4+0x100>
 800059a:	1aa4      	subs	r4, r4, r2
 800059c:	419d      	sbcs	r5, r3
 800059e:	2001      	movs	r0, #1
 80005a0:	1924      	adds	r4, r4, r4
 80005a2:	416d      	adcs	r5, r5
 80005a4:	2100      	movs	r1, #0
 80005a6:	3e01      	subs	r6, #1
 80005a8:	1824      	adds	r4, r4, r0
 80005aa:	414d      	adcs	r5, r1
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d006      	beq.n	80005be <__udivmoddi4+0x10a>
 80005b0:	42ab      	cmp	r3, r5
 80005b2:	d9ee      	bls.n	8000592 <__udivmoddi4+0xde>
 80005b4:	3e01      	subs	r6, #1
 80005b6:	1924      	adds	r4, r4, r4
 80005b8:	416d      	adcs	r5, r5
 80005ba:	2e00      	cmp	r6, #0
 80005bc:	d1f8      	bne.n	80005b0 <__udivmoddi4+0xfc>
 80005be:	9800      	ldr	r0, [sp, #0]
 80005c0:	9901      	ldr	r1, [sp, #4]
 80005c2:	465b      	mov	r3, fp
 80005c4:	1900      	adds	r0, r0, r4
 80005c6:	4169      	adcs	r1, r5
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	db24      	blt.n	8000616 <__udivmoddi4+0x162>
 80005cc:	002b      	movs	r3, r5
 80005ce:	465a      	mov	r2, fp
 80005d0:	4644      	mov	r4, r8
 80005d2:	40d3      	lsrs	r3, r2
 80005d4:	002a      	movs	r2, r5
 80005d6:	40e2      	lsrs	r2, r4
 80005d8:	001c      	movs	r4, r3
 80005da:	465b      	mov	r3, fp
 80005dc:	0015      	movs	r5, r2
 80005de:	2b00      	cmp	r3, #0
 80005e0:	db2a      	blt.n	8000638 <__udivmoddi4+0x184>
 80005e2:	0026      	movs	r6, r4
 80005e4:	409e      	lsls	r6, r3
 80005e6:	0033      	movs	r3, r6
 80005e8:	0026      	movs	r6, r4
 80005ea:	4647      	mov	r7, r8
 80005ec:	40be      	lsls	r6, r7
 80005ee:	0032      	movs	r2, r6
 80005f0:	1a80      	subs	r0, r0, r2
 80005f2:	4199      	sbcs	r1, r3
 80005f4:	9000      	str	r0, [sp, #0]
 80005f6:	9101      	str	r1, [sp, #4]
 80005f8:	e79e      	b.n	8000538 <__udivmoddi4+0x84>
 80005fa:	42a3      	cmp	r3, r4
 80005fc:	d8bc      	bhi.n	8000578 <__udivmoddi4+0xc4>
 80005fe:	e782      	b.n	8000506 <__udivmoddi4+0x52>
 8000600:	4642      	mov	r2, r8
 8000602:	2320      	movs	r3, #32
 8000604:	2100      	movs	r1, #0
 8000606:	1a9b      	subs	r3, r3, r2
 8000608:	2200      	movs	r2, #0
 800060a:	9100      	str	r1, [sp, #0]
 800060c:	9201      	str	r2, [sp, #4]
 800060e:	2201      	movs	r2, #1
 8000610:	40da      	lsrs	r2, r3
 8000612:	9201      	str	r2, [sp, #4]
 8000614:	e785      	b.n	8000522 <__udivmoddi4+0x6e>
 8000616:	4642      	mov	r2, r8
 8000618:	2320      	movs	r3, #32
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	002a      	movs	r2, r5
 800061e:	4646      	mov	r6, r8
 8000620:	409a      	lsls	r2, r3
 8000622:	0023      	movs	r3, r4
 8000624:	40f3      	lsrs	r3, r6
 8000626:	4644      	mov	r4, r8
 8000628:	4313      	orrs	r3, r2
 800062a:	002a      	movs	r2, r5
 800062c:	40e2      	lsrs	r2, r4
 800062e:	001c      	movs	r4, r3
 8000630:	465b      	mov	r3, fp
 8000632:	0015      	movs	r5, r2
 8000634:	2b00      	cmp	r3, #0
 8000636:	dad4      	bge.n	80005e2 <__udivmoddi4+0x12e>
 8000638:	4642      	mov	r2, r8
 800063a:	002f      	movs	r7, r5
 800063c:	2320      	movs	r3, #32
 800063e:	0026      	movs	r6, r4
 8000640:	4097      	lsls	r7, r2
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	40de      	lsrs	r6, r3
 8000646:	003b      	movs	r3, r7
 8000648:	4333      	orrs	r3, r6
 800064a:	e7cd      	b.n	80005e8 <__udivmoddi4+0x134>

0800064c <__clzsi2>:
 800064c:	211c      	movs	r1, #28
 800064e:	2301      	movs	r3, #1
 8000650:	041b      	lsls	r3, r3, #16
 8000652:	4298      	cmp	r0, r3
 8000654:	d301      	bcc.n	800065a <__clzsi2+0xe>
 8000656:	0c00      	lsrs	r0, r0, #16
 8000658:	3910      	subs	r1, #16
 800065a:	0a1b      	lsrs	r3, r3, #8
 800065c:	4298      	cmp	r0, r3
 800065e:	d301      	bcc.n	8000664 <__clzsi2+0x18>
 8000660:	0a00      	lsrs	r0, r0, #8
 8000662:	3908      	subs	r1, #8
 8000664:	091b      	lsrs	r3, r3, #4
 8000666:	4298      	cmp	r0, r3
 8000668:	d301      	bcc.n	800066e <__clzsi2+0x22>
 800066a:	0900      	lsrs	r0, r0, #4
 800066c:	3904      	subs	r1, #4
 800066e:	a202      	add	r2, pc, #8	; (adr r2, 8000678 <__clzsi2+0x2c>)
 8000670:	5c10      	ldrb	r0, [r2, r0]
 8000672:	1840      	adds	r0, r0, r1
 8000674:	4770      	bx	lr
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	02020304 	.word	0x02020304
 800067c:	01010101 	.word	0x01010101
	...

08000688 <__clzdi2>:
 8000688:	b510      	push	{r4, lr}
 800068a:	2900      	cmp	r1, #0
 800068c:	d103      	bne.n	8000696 <__clzdi2+0xe>
 800068e:	f7ff ffdd 	bl	800064c <__clzsi2>
 8000692:	3020      	adds	r0, #32
 8000694:	e002      	b.n	800069c <__clzdi2+0x14>
 8000696:	0008      	movs	r0, r1
 8000698:	f7ff ffd8 	bl	800064c <__clzsi2>
 800069c:	bd10      	pop	{r4, pc}
 800069e:	46c0      	nop			; (mov r8, r8)

080006a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006a4:	f001 fa46 	bl	8001b34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006a8:	f000 f838 	bl	800071c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ac:	f000 f924 	bl	80008f8 <MX_GPIO_Init>
  MX_SPI1_Init();
 80006b0:	f000 f888 	bl	80007c4 <MX_SPI1_Init>
  MX_USART5_UART_Init();
 80006b4:	f000 f8f0 	bl	8000898 <MX_USART5_UART_Init>
  MX_USART4_UART_Init();
 80006b8:	f000 f8bc 	bl	8000834 <MX_USART4_UART_Init>
  /* USER CODE BEGIN 2 */

	/* IIS2DLPC configuration */
	iis2dlpc_ctx.write_reg = platform_write ;
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <main+0x64>)
 80006be:	4a12      	ldr	r2, [pc, #72]	; (8000708 <main+0x68>)
 80006c0:	601a      	str	r2, [r3, #0]
	iis2dlpc_ctx.read_reg = platform_read ;
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <main+0x64>)
 80006c4:	4a11      	ldr	r2, [pc, #68]	; (800070c <main+0x6c>)
 80006c6:	605a      	str	r2, [r3, #4]
	iis2dlpc_ctx.handle = &IIS2DLPC_BUS ;
 80006c8:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <main+0x64>)
 80006ca:	4a11      	ldr	r2, [pc, #68]	; (8000710 <main+0x70>)
 80006cc:	609a      	str	r2, [r3, #8]
	iis2dlpc_conf_set () ;
 80006ce:	f000 fa85 	bl	8000bdc <iis2dlpc_conf_set>
	iis2dlpc_int_notification_set ( &iis2dlpc_ctx , IIS2DLPC_LIR ) ;
 80006d2:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <main+0x64>)
 80006d4:	2101      	movs	r1, #1
 80006d6:	0018      	movs	r0, r3
 80006d8:	f001 f8f9 	bl	80018ce <iis2dlpc_int_notification_set>
	iis2dlpc_conf_print () ;
 80006dc:	f000 faea 	bl	8000cb4 <iis2dlpc_conf_print>

	/* BG96 configuration */
	bg96_ps_on () ;
 80006e0:	f000 fc28 	bl	8000f34 <bg96_ps_on>
	bg96_uart1_tx_ati () ;
 80006e4:	f000 fc76 	bl	8000fd4 <bg96_uart1_tx_ati>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		HAL_UART_Receive ( &BG96_UART1 , uart_rx_buff , strlen ( uart_rx_buff ) , 1000 ) ;
 80006e8:	4b0a      	ldr	r3, [pc, #40]	; (8000714 <main+0x74>)
 80006ea:	0018      	movs	r0, r3
 80006ec:	f7ff fd0c 	bl	8000108 <strlen>
 80006f0:	0003      	movs	r3, r0
 80006f2:	b29a      	uxth	r2, r3
 80006f4:	23fa      	movs	r3, #250	; 0xfa
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	4906      	ldr	r1, [pc, #24]	; (8000714 <main+0x74>)
 80006fa:	4807      	ldr	r0, [pc, #28]	; (8000718 <main+0x78>)
 80006fc:	f003 fa76 	bl	8003bec <HAL_UART_Receive>
 8000700:	e7f2      	b.n	80006e8 <main+0x48>
 8000702:	46c0      	nop			; (mov r8, r8)
 8000704:	20000318 	.word	0x20000318
 8000708:	08000a11 	.word	0x08000a11
 800070c:	08000a81 	.word	0x08000a81
 8000710:	2000007c 	.word	0x2000007c
 8000714:	20000000 	.word	0x20000000
 8000718:	200000d4 	.word	0x200000d4

0800071c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800071c:	b590      	push	{r4, r7, lr}
 800071e:	b095      	sub	sp, #84	; 0x54
 8000720:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000722:	2418      	movs	r4, #24
 8000724:	193b      	adds	r3, r7, r4
 8000726:	0018      	movs	r0, r3
 8000728:	2338      	movs	r3, #56	; 0x38
 800072a:	001a      	movs	r2, r3
 800072c:	2100      	movs	r1, #0
 800072e:	f004 f82b 	bl	8004788 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	0018      	movs	r0, r3
 8000736:	2314      	movs	r3, #20
 8000738:	001a      	movs	r2, r3
 800073a:	2100      	movs	r1, #0
 800073c:	f004 f824 	bl	8004788 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000740:	4b1e      	ldr	r3, [pc, #120]	; (80007bc <SystemClock_Config+0xa0>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a1e      	ldr	r2, [pc, #120]	; (80007c0 <SystemClock_Config+0xa4>)
 8000746:	401a      	ands	r2, r3
 8000748:	4b1c      	ldr	r3, [pc, #112]	; (80007bc <SystemClock_Config+0xa0>)
 800074a:	2180      	movs	r1, #128	; 0x80
 800074c:	0109      	lsls	r1, r1, #4
 800074e:	430a      	orrs	r2, r1
 8000750:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000752:	0021      	movs	r1, r4
 8000754:	187b      	adds	r3, r7, r1
 8000756:	2210      	movs	r2, #16
 8000758:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800075a:	187b      	adds	r3, r7, r1
 800075c:	2201      	movs	r2, #1
 800075e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000760:	187b      	adds	r3, r7, r1
 8000762:	2200      	movs	r2, #0
 8000764:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8000766:	187b      	adds	r3, r7, r1
 8000768:	22a0      	movs	r2, #160	; 0xa0
 800076a:	0212      	lsls	r2, r2, #8
 800076c:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800076e:	187b      	adds	r3, r7, r1
 8000770:	2200      	movs	r2, #0
 8000772:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000774:	187b      	adds	r3, r7, r1
 8000776:	0018      	movs	r0, r3
 8000778:	f001 fd22 	bl	80021c0 <HAL_RCC_OscConfig>
 800077c:	1e03      	subs	r3, r0, #0
 800077e:	d001      	beq.n	8000784 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8000780:	f000 fcea 	bl	8001158 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000784:	1d3b      	adds	r3, r7, #4
 8000786:	220f      	movs	r2, #15
 8000788:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800078a:	1d3b      	adds	r3, r7, #4
 800078c:	2200      	movs	r2, #0
 800078e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	2200      	movs	r2, #0
 8000794:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2200      	movs	r2, #0
 800079a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2200      	movs	r2, #0
 80007a0:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	2100      	movs	r1, #0
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 f8de 	bl	8002968 <HAL_RCC_ClockConfig>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007b0:	f000 fcd2 	bl	8001158 <Error_Handler>
  }
}
 80007b4:	46c0      	nop			; (mov r8, r8)
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b015      	add	sp, #84	; 0x54
 80007ba:	bd90      	pop	{r4, r7, pc}
 80007bc:	40007000 	.word	0x40007000
 80007c0:	ffffe7ff 	.word	0xffffe7ff

080007c4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80007c8:	4b18      	ldr	r3, [pc, #96]	; (800082c <MX_SPI1_Init+0x68>)
 80007ca:	4a19      	ldr	r2, [pc, #100]	; (8000830 <MX_SPI1_Init+0x6c>)
 80007cc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007ce:	4b17      	ldr	r3, [pc, #92]	; (800082c <MX_SPI1_Init+0x68>)
 80007d0:	2282      	movs	r2, #130	; 0x82
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007d6:	4b15      	ldr	r3, [pc, #84]	; (800082c <MX_SPI1_Init+0x68>)
 80007d8:	2200      	movs	r2, #0
 80007da:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007dc:	4b13      	ldr	r3, [pc, #76]	; (800082c <MX_SPI1_Init+0x68>)
 80007de:	2200      	movs	r2, #0
 80007e0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007e2:	4b12      	ldr	r3, [pc, #72]	; (800082c <MX_SPI1_Init+0x68>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007e8:	4b10      	ldr	r3, [pc, #64]	; (800082c <MX_SPI1_Init+0x68>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007ee:	4b0f      	ldr	r3, [pc, #60]	; (800082c <MX_SPI1_Init+0x68>)
 80007f0:	2280      	movs	r2, #128	; 0x80
 80007f2:	0092      	lsls	r2, r2, #2
 80007f4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007f6:	4b0d      	ldr	r3, [pc, #52]	; (800082c <MX_SPI1_Init+0x68>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007fc:	4b0b      	ldr	r3, [pc, #44]	; (800082c <MX_SPI1_Init+0x68>)
 80007fe:	2200      	movs	r2, #0
 8000800:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000802:	4b0a      	ldr	r3, [pc, #40]	; (800082c <MX_SPI1_Init+0x68>)
 8000804:	2200      	movs	r2, #0
 8000806:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <MX_SPI1_Init+0x68>)
 800080a:	2200      	movs	r2, #0
 800080c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800080e:	4b07      	ldr	r3, [pc, #28]	; (800082c <MX_SPI1_Init+0x68>)
 8000810:	2207      	movs	r2, #7
 8000812:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000814:	4b05      	ldr	r3, [pc, #20]	; (800082c <MX_SPI1_Init+0x68>)
 8000816:	0018      	movs	r0, r3
 8000818:	f002 faca 	bl	8002db0 <HAL_SPI_Init>
 800081c:	1e03      	subs	r3, r0, #0
 800081e:	d001      	beq.n	8000824 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000820:	f000 fc9a 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000824:	46c0      	nop			; (mov r8, r8)
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	2000007c 	.word	0x2000007c
 8000830:	40013000 	.word	0x40013000

08000834 <MX_USART4_UART_Init>:
  * @brief USART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART4_UART_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 8000838:	4b15      	ldr	r3, [pc, #84]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 800083a:	4a16      	ldr	r2, [pc, #88]	; (8000894 <MX_USART4_UART_Init+0x60>)
 800083c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800083e:	4b14      	ldr	r3, [pc, #80]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 8000840:	22e1      	movs	r2, #225	; 0xe1
 8000842:	0252      	lsls	r2, r2, #9
 8000844:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000846:	4b12      	ldr	r3, [pc, #72]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 8000848:	2200      	movs	r2, #0
 800084a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800084c:	4b10      	ldr	r3, [pc, #64]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 800084e:	2200      	movs	r2, #0
 8000850:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000852:	4b0f      	ldr	r3, [pc, #60]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 8000854:	2200      	movs	r2, #0
 8000856:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000858:	4b0d      	ldr	r3, [pc, #52]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 800085a:	220c      	movs	r2, #12
 800085c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_RTS_CTS;
 800085e:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 8000860:	22c0      	movs	r2, #192	; 0xc0
 8000862:	0092      	lsls	r2, r2, #2
 8000864:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000866:	4b0a      	ldr	r3, [pc, #40]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 8000868:	2200      	movs	r2, #0
 800086a:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 800086e:	2200      	movs	r2, #0
 8000870:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000872:	4b07      	ldr	r3, [pc, #28]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 8000874:	2200      	movs	r2, #0
 8000876:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000878:	4b05      	ldr	r3, [pc, #20]	; (8000890 <MX_USART4_UART_Init+0x5c>)
 800087a:	0018      	movs	r0, r3
 800087c:	f003 f8c2 	bl	8003a04 <HAL_UART_Init>
 8000880:	1e03      	subs	r3, r0, #0
 8000882:	d001      	beq.n	8000888 <MX_USART4_UART_Init+0x54>
  {
    Error_Handler();
 8000884:	f000 fc68 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 8000888:	46c0      	nop			; (mov r8, r8)
 800088a:	46bd      	mov	sp, r7
 800088c:	bd80      	pop	{r7, pc}
 800088e:	46c0      	nop			; (mov r8, r8)
 8000890:	200000d4 	.word	0x200000d4
 8000894:	40004c00 	.word	0x40004c00

08000898 <MX_USART5_UART_Init>:
  * @brief USART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART5_UART_Init(void)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE END USART5_Init 0 */

  /* USER CODE BEGIN USART5_Init 1 */

  /* USER CODE END USART5_Init 1 */
  huart5.Instance = USART5;
 800089c:	4b14      	ldr	r3, [pc, #80]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 800089e:	4a15      	ldr	r2, [pc, #84]	; (80008f4 <MX_USART5_UART_Init+0x5c>)
 80008a0:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 9600;
 80008a2:	4b13      	ldr	r3, [pc, #76]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008a4:	2296      	movs	r2, #150	; 0x96
 80008a6:	0192      	lsls	r2, r2, #6
 80008a8:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80008aa:	4b11      	ldr	r3, [pc, #68]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80008b0:	4b0f      	ldr	r3, [pc, #60]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80008b6:	4b0e      	ldr	r3, [pc, #56]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80008bc:	4b0c      	ldr	r3, [pc, #48]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008be:	220c      	movs	r2, #12
 80008c0:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008c2:	4b0b      	ldr	r3, [pc, #44]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80008c8:	4b09      	ldr	r3, [pc, #36]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	61da      	str	r2, [r3, #28]
  huart5.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ce:	4b08      	ldr	r3, [pc, #32]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	621a      	str	r2, [r3, #32]
  huart5.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008d4:	4b06      	ldr	r3, [pc, #24]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80008da:	4b05      	ldr	r3, [pc, #20]	; (80008f0 <MX_USART5_UART_Init+0x58>)
 80008dc:	0018      	movs	r0, r3
 80008de:	f003 f891 	bl	8003a04 <HAL_UART_Init>
 80008e2:	1e03      	subs	r3, r0, #0
 80008e4:	d001      	beq.n	80008ea <MX_USART5_UART_Init+0x52>
  {
    Error_Handler();
 80008e6:	f000 fc37 	bl	8001158 <Error_Handler>
  }
  /* USER CODE BEGIN USART5_Init 2 */

  /* USER CODE END USART5_Init 2 */

}
 80008ea:	46c0      	nop			; (mov r8, r8)
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	2000015c 	.word	0x2000015c
 80008f4:	40005000 	.word	0x40005000

080008f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008f8:	b590      	push	{r4, r7, lr}
 80008fa:	b089      	sub	sp, #36	; 0x24
 80008fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008fe:	240c      	movs	r4, #12
 8000900:	193b      	adds	r3, r7, r4
 8000902:	0018      	movs	r0, r3
 8000904:	2314      	movs	r3, #20
 8000906:	001a      	movs	r2, r3
 8000908:	2100      	movs	r1, #0
 800090a:	f003 ff3d 	bl	8004788 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800090e:	4b3d      	ldr	r3, [pc, #244]	; (8000a04 <MX_GPIO_Init+0x10c>)
 8000910:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000912:	4b3c      	ldr	r3, [pc, #240]	; (8000a04 <MX_GPIO_Init+0x10c>)
 8000914:	2101      	movs	r1, #1
 8000916:	430a      	orrs	r2, r1
 8000918:	62da      	str	r2, [r3, #44]	; 0x2c
 800091a:	4b3a      	ldr	r3, [pc, #232]	; (8000a04 <MX_GPIO_Init+0x10c>)
 800091c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800091e:	2201      	movs	r2, #1
 8000920:	4013      	ands	r3, r2
 8000922:	60bb      	str	r3, [r7, #8]
 8000924:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000926:	4b37      	ldr	r3, [pc, #220]	; (8000a04 <MX_GPIO_Init+0x10c>)
 8000928:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800092a:	4b36      	ldr	r3, [pc, #216]	; (8000a04 <MX_GPIO_Init+0x10c>)
 800092c:	2102      	movs	r1, #2
 800092e:	430a      	orrs	r2, r1
 8000930:	62da      	str	r2, [r3, #44]	; 0x2c
 8000932:	4b34      	ldr	r3, [pc, #208]	; (8000a04 <MX_GPIO_Init+0x10c>)
 8000934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000936:	2202      	movs	r2, #2
 8000938:	4013      	ands	r3, r2
 800093a:	607b      	str	r3, [r7, #4]
 800093c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BG96_PWRKEY_Pin|BG96_RESET_N_Pin|IIS2DLPC_CS_Pin|BG96_PS_Pin, GPIO_PIN_RESET);
 800093e:	4932      	ldr	r1, [pc, #200]	; (8000a08 <MX_GPIO_Init+0x110>)
 8000940:	4b32      	ldr	r3, [pc, #200]	; (8000a0c <MX_GPIO_Init+0x114>)
 8000942:	2200      	movs	r2, #0
 8000944:	0018      	movs	r0, r3
 8000946:	f001 fc02 	bl	800214e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IIS2DLPC_SHDN_GPIO_Port, IIS2DLPC_SHDN_Pin, GPIO_PIN_RESET);
 800094a:	2380      	movs	r3, #128	; 0x80
 800094c:	0059      	lsls	r1, r3, #1
 800094e:	23a0      	movs	r3, #160	; 0xa0
 8000950:	05db      	lsls	r3, r3, #23
 8000952:	2200      	movs	r2, #0
 8000954:	0018      	movs	r0, r3
 8000956:	f001 fbfa 	bl	800214e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BG96_PWRKEY_Pin BG96_RESET_N_Pin IIS2DLPC_CS_Pin BG96_PS_Pin */
  GPIO_InitStruct.Pin = BG96_PWRKEY_Pin|BG96_RESET_N_Pin|IIS2DLPC_CS_Pin|BG96_PS_Pin;
 800095a:	193b      	adds	r3, r7, r4
 800095c:	4a2a      	ldr	r2, [pc, #168]	; (8000a08 <MX_GPIO_Init+0x110>)
 800095e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000960:	193b      	adds	r3, r7, r4
 8000962:	2201      	movs	r2, #1
 8000964:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	193b      	adds	r3, r7, r4
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800096c:	193b      	adds	r3, r7, r4
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000972:	193b      	adds	r3, r7, r4
 8000974:	4a25      	ldr	r2, [pc, #148]	; (8000a0c <MX_GPIO_Init+0x114>)
 8000976:	0019      	movs	r1, r3
 8000978:	0010      	movs	r0, r2
 800097a:	f001 fa4d 	bl	8001e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : BG96_STATUS_Pin */
  GPIO_InitStruct.Pin = BG96_STATUS_Pin;
 800097e:	193b      	adds	r3, r7, r4
 8000980:	2204      	movs	r2, #4
 8000982:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000984:	193b      	adds	r3, r7, r4
 8000986:	2200      	movs	r2, #0
 8000988:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800098a:	193b      	adds	r3, r7, r4
 800098c:	2201      	movs	r2, #1
 800098e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BG96_STATUS_GPIO_Port, &GPIO_InitStruct);
 8000990:	193b      	adds	r3, r7, r4
 8000992:	4a1e      	ldr	r2, [pc, #120]	; (8000a0c <MX_GPIO_Init+0x114>)
 8000994:	0019      	movs	r1, r3
 8000996:	0010      	movs	r0, r2
 8000998:	f001 fa3e 	bl	8001e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : IIS2DLPC_SHDN_Pin */
  GPIO_InitStruct.Pin = IIS2DLPC_SHDN_Pin;
 800099c:	0021      	movs	r1, r4
 800099e:	187b      	adds	r3, r7, r1
 80009a0:	2280      	movs	r2, #128	; 0x80
 80009a2:	0052      	lsls	r2, r2, #1
 80009a4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009a6:	000c      	movs	r4, r1
 80009a8:	193b      	adds	r3, r7, r4
 80009aa:	2201      	movs	r2, #1
 80009ac:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ae:	193b      	adds	r3, r7, r4
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009b4:	193b      	adds	r3, r7, r4
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(IIS2DLPC_SHDN_GPIO_Port, &GPIO_InitStruct);
 80009ba:	193a      	adds	r2, r7, r4
 80009bc:	23a0      	movs	r3, #160	; 0xa0
 80009be:	05db      	lsls	r3, r3, #23
 80009c0:	0011      	movs	r1, r2
 80009c2:	0018      	movs	r0, r3
 80009c4:	f001 fa28 	bl	8001e18 <HAL_GPIO_Init>

  /*Configure GPIO pin : IIS2DLPC_INT1_Pin */
  GPIO_InitStruct.Pin = IIS2DLPC_INT1_Pin;
 80009c8:	0021      	movs	r1, r4
 80009ca:	187b      	adds	r3, r7, r1
 80009cc:	2280      	movs	r2, #128	; 0x80
 80009ce:	0052      	lsls	r2, r2, #1
 80009d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009d2:	187b      	adds	r3, r7, r1
 80009d4:	2288      	movs	r2, #136	; 0x88
 80009d6:	0352      	lsls	r2, r2, #13
 80009d8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	187b      	adds	r3, r7, r1
 80009dc:	2200      	movs	r2, #0
 80009de:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(IIS2DLPC_INT1_GPIO_Port, &GPIO_InitStruct);
 80009e0:	187b      	adds	r3, r7, r1
 80009e2:	4a0a      	ldr	r2, [pc, #40]	; (8000a0c <MX_GPIO_Init+0x114>)
 80009e4:	0019      	movs	r1, r3
 80009e6:	0010      	movs	r0, r2
 80009e8:	f001 fa16 	bl	8001e18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 2, 0);
 80009ec:	2200      	movs	r2, #0
 80009ee:	2102      	movs	r1, #2
 80009f0:	2007      	movs	r0, #7
 80009f2:	f001 f9df 	bl	8001db4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80009f6:	2007      	movs	r0, #7
 80009f8:	f001 f9f1 	bl	8001dde <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009fc:	46c0      	nop			; (mov r8, r8)
 80009fe:	46bd      	mov	sp, r7
 8000a00:	b009      	add	sp, #36	; 0x24
 8000a02:	bd90      	pop	{r4, r7, pc}
 8000a04:	40021000 	.word	0x40021000
 8000a08:	00008803 	.word	0x00008803
 8000a0c:	50000400 	.word	0x50000400

08000a10 <platform_write>:
 * @param  bufp      pointer to data to write in register reg
 * @param  len       number of consecutive register to write
 *
 */
static int32_t platform_write ( void *handle , uint8_t reg , const uint8_t *bufp , uint16_t len )
{
 8000a10:	b5b0      	push	{r4, r5, r7, lr}
 8000a12:	b084      	sub	sp, #16
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	60f8      	str	r0, [r7, #12]
 8000a18:	0008      	movs	r0, r1
 8000a1a:	607a      	str	r2, [r7, #4]
 8000a1c:	0019      	movs	r1, r3
 8000a1e:	240b      	movs	r4, #11
 8000a20:	193b      	adds	r3, r7, r4
 8000a22:	1c02      	adds	r2, r0, #0
 8000a24:	701a      	strb	r2, [r3, #0]
 8000a26:	2508      	movs	r5, #8
 8000a28:	197b      	adds	r3, r7, r5
 8000a2a:	1c0a      	adds	r2, r1, #0
 8000a2c:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin	( IIS2DLPC_CS_GPIO_Port , IIS2DLPC_CS_Pin , GPIO_PIN_RESET ) ;
 8000a2e:	2380      	movs	r3, #128	; 0x80
 8000a30:	011b      	lsls	r3, r3, #4
 8000a32:	4812      	ldr	r0, [pc, #72]	; (8000a7c <platform_write+0x6c>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	0019      	movs	r1, r3
 8000a38:	f001 fb89 	bl	800214e <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8000a3c:	2014      	movs	r0, #20
 8000a3e:	f001 f8e9 	bl	8001c14 <HAL_Delay>
	HAL_SPI_Transmit	( handle , &reg , 1 , 1000 ) ;
 8000a42:	23fa      	movs	r3, #250	; 0xfa
 8000a44:	009b      	lsls	r3, r3, #2
 8000a46:	1939      	adds	r1, r7, r4
 8000a48:	68f8      	ldr	r0, [r7, #12]
 8000a4a:	2201      	movs	r2, #1
 8000a4c:	f002 fa44 	bl	8002ed8 <HAL_SPI_Transmit>
	HAL_SPI_Transmit	( handle , (uint8_t*) bufp , len , 1000 ) ;
 8000a50:	23fa      	movs	r3, #250	; 0xfa
 8000a52:	009c      	lsls	r4, r3, #2
 8000a54:	197b      	adds	r3, r7, r5
 8000a56:	881a      	ldrh	r2, [r3, #0]
 8000a58:	6879      	ldr	r1, [r7, #4]
 8000a5a:	68f8      	ldr	r0, [r7, #12]
 8000a5c:	0023      	movs	r3, r4
 8000a5e:	f002 fa3b 	bl	8002ed8 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin	( IIS2DLPC_CS_GPIO_Port , IIS2DLPC_CS_Pin , GPIO_PIN_SET) ;
 8000a62:	2380      	movs	r3, #128	; 0x80
 8000a64:	011b      	lsls	r3, r3, #4
 8000a66:	4805      	ldr	r0, [pc, #20]	; (8000a7c <platform_write+0x6c>)
 8000a68:	2201      	movs	r2, #1
 8000a6a:	0019      	movs	r1, r3
 8000a6c:	f001 fb6f 	bl	800214e <HAL_GPIO_WritePin>

	return 0;
 8000a70:	2300      	movs	r3, #0
}
 8000a72:	0018      	movs	r0, r3
 8000a74:	46bd      	mov	sp, r7
 8000a76:	b004      	add	sp, #16
 8000a78:	bdb0      	pop	{r4, r5, r7, pc}
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	50000400 	.word	0x50000400

08000a80 <platform_read>:
 * @param  bufp      pointer to buffer that store the data read
 * @param  len       number of consecutive register to read
 *
 */
static int32_t platform_read ( void *handle , uint8_t reg , uint8_t *bufp , uint16_t len )
{
 8000a80:	b5b0      	push	{r4, r5, r7, lr}
 8000a82:	b084      	sub	sp, #16
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	60f8      	str	r0, [r7, #12]
 8000a88:	0008      	movs	r0, r1
 8000a8a:	607a      	str	r2, [r7, #4]
 8000a8c:	0019      	movs	r1, r3
 8000a8e:	240b      	movs	r4, #11
 8000a90:	193b      	adds	r3, r7, r4
 8000a92:	1c02      	adds	r2, r0, #0
 8000a94:	701a      	strb	r2, [r3, #0]
 8000a96:	2508      	movs	r5, #8
 8000a98:	197b      	adds	r3, r7, r5
 8000a9a:	1c0a      	adds	r2, r1, #0
 8000a9c:	801a      	strh	r2, [r3, #0]
	reg |= 0x80;
 8000a9e:	193b      	adds	r3, r7, r4
 8000aa0:	781b      	ldrb	r3, [r3, #0]
 8000aa2:	2280      	movs	r2, #128	; 0x80
 8000aa4:	4252      	negs	r2, r2
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	b2da      	uxtb	r2, r3
 8000aaa:	193b      	adds	r3, r7, r4
 8000aac:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin ( IIS2DLPC_CS_GPIO_Port , IIS2DLPC_CS_Pin , GPIO_PIN_RESET) ;
 8000aae:	2380      	movs	r3, #128	; 0x80
 8000ab0:	011b      	lsls	r3, r3, #4
 8000ab2:	4812      	ldr	r0, [pc, #72]	; (8000afc <platform_read+0x7c>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	0019      	movs	r1, r3
 8000ab8:	f001 fb49 	bl	800214e <HAL_GPIO_WritePin>
	HAL_Delay ( 20 ) ;
 8000abc:	2014      	movs	r0, #20
 8000abe:	f001 f8a9 	bl	8001c14 <HAL_Delay>
	HAL_SPI_Transmit ( handle , &reg , 1 , 1000 ) ;
 8000ac2:	23fa      	movs	r3, #250	; 0xfa
 8000ac4:	009b      	lsls	r3, r3, #2
 8000ac6:	1939      	adds	r1, r7, r4
 8000ac8:	68f8      	ldr	r0, [r7, #12]
 8000aca:	2201      	movs	r2, #1
 8000acc:	f002 fa04 	bl	8002ed8 <HAL_SPI_Transmit>
	HAL_SPI_Receive ( handle , bufp , len , 1000 ) ;
 8000ad0:	23fa      	movs	r3, #250	; 0xfa
 8000ad2:	009c      	lsls	r4, r3, #2
 8000ad4:	197b      	adds	r3, r7, r5
 8000ad6:	881a      	ldrh	r2, [r3, #0]
 8000ad8:	6879      	ldr	r1, [r7, #4]
 8000ada:	68f8      	ldr	r0, [r7, #12]
 8000adc:	0023      	movs	r3, r4
 8000ade:	f002 fb59 	bl	8003194 <HAL_SPI_Receive>
	HAL_GPIO_WritePin ( IIS2DLPC_CS_GPIO_Port , IIS2DLPC_CS_Pin , GPIO_PIN_SET) ;
 8000ae2:	2380      	movs	r3, #128	; 0x80
 8000ae4:	011b      	lsls	r3, r3, #4
 8000ae6:	4805      	ldr	r0, [pc, #20]	; (8000afc <platform_read+0x7c>)
 8000ae8:	2201      	movs	r2, #1
 8000aea:	0019      	movs	r1, r3
 8000aec:	f001 fb2f 	bl	800214e <HAL_GPIO_WritePin>

	return 0;
 8000af0:	2300      	movs	r3, #0
}
 8000af2:	0018      	movs	r0, r3
 8000af4:	46bd      	mov	sp, r7
 8000af6:	b004      	add	sp, #16
 8000af8:	bdb0      	pop	{r4, r5, r7, pc}
 8000afa:	46c0      	nop			; (mov r8, r8)
 8000afc:	50000400 	.word	0x50000400

08000b00 <iis2dlpc_int1_print>:

static uint8_t iis2dlpc_int1_print ( void )
{
 8000b00:	b590      	push	{r4, r7, lr}
 8000b02:	b083      	sub	sp, #12
 8000b04:	af00      	add	r7, sp, #0
	uint8_t r = (uint8_t)HAL_GPIO_ReadPin ( IIS2DLPC_INT1_GPIO_Port , IIS2DLPC_INT1_Pin ) ;
 8000b06:	1dfc      	adds	r4, r7, #7
 8000b08:	2380      	movs	r3, #128	; 0x80
 8000b0a:	005b      	lsls	r3, r3, #1
 8000b0c:	4a0f      	ldr	r2, [pc, #60]	; (8000b4c <iis2dlpc_int1_print+0x4c>)
 8000b0e:	0019      	movs	r1, r3
 8000b10:	0010      	movs	r0, r2
 8000b12:	f001 faff 	bl	8002114 <HAL_GPIO_ReadPin>
 8000b16:	0003      	movs	r3, r0
 8000b18:	7023      	strb	r3, [r4, #0]
	sprintf ( (char *)uart_tx_buff , "IIS2DLPC_INT1_Pin: %d\r\n" , r ) ;
 8000b1a:	1dfb      	adds	r3, r7, #7
 8000b1c:	781a      	ldrb	r2, [r3, #0]
 8000b1e:	490c      	ldr	r1, [pc, #48]	; (8000b50 <iis2dlpc_int1_print+0x50>)
 8000b20:	4b0c      	ldr	r3, [pc, #48]	; (8000b54 <iis2dlpc_int1_print+0x54>)
 8000b22:	0018      	movs	r0, r3
 8000b24:	f003 fe10 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <iis2dlpc_int1_print+0x54>)
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f7ff faec 	bl	8000108 <strlen>
 8000b30:	0003      	movs	r3, r0
 8000b32:	b29a      	uxth	r2, r3
 8000b34:	4b07      	ldr	r3, [pc, #28]	; (8000b54 <iis2dlpc_int1_print+0x54>)
 8000b36:	0011      	movs	r1, r2
 8000b38:	0018      	movs	r0, r3
 8000b3a:	f000 f99f 	bl	8000e7c <dbg_tx>
	return r ;
 8000b3e:	1dfb      	adds	r3, r7, #7
 8000b40:	781b      	ldrb	r3, [r3, #0]
}
 8000b42:	0018      	movs	r0, r3
 8000b44:	46bd      	mov	sp, r7
 8000b46:	b003      	add	sp, #12
 8000b48:	bd90      	pop	{r4, r7, pc}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	50000400 	.word	0x50000400
 8000b50:	080050ac 	.word	0x080050ac
 8000b54:	200001e8 	.word	0x200001e8

08000b58 <iis2dlpc_temp_print>:

/* get and print to dbg IIS2DLPC raw temp */
static void iis2dlpc_temp_print ( void )
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
	iis2dlpc_temperature_raw_get ( &iis2dlpc_ctx , &iis2dlpc_temp_reg ) ;
 8000b5e:	4a1b      	ldr	r2, [pc, #108]	; (8000bcc <iis2dlpc_temp_print+0x74>)
 8000b60:	4b1b      	ldr	r3, [pc, #108]	; (8000bd0 <iis2dlpc_temp_print+0x78>)
 8000b62:	0011      	movs	r1, r2
 8000b64:	0018      	movs	r0, r3
 8000b66:	f000 fdd4 	bl	8001712 <iis2dlpc_temperature_raw_get>

	int8_t temp_integer = iis2dlpc_temp_reg >> 8 ;
 8000b6a:	4b18      	ldr	r3, [pc, #96]	; (8000bcc <iis2dlpc_temp_print+0x74>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	5e9b      	ldrsh	r3, [r3, r2]
 8000b70:	121b      	asrs	r3, r3, #8
 8000b72:	b21a      	sxth	r2, r3
 8000b74:	1dfb      	adds	r3, r7, #7
 8000b76:	701a      	strb	r2, [r3, #0]
	uint8_t temp_fraction = (uint8_t)iis2dlpc_temp_reg ;
 8000b78:	4b14      	ldr	r3, [pc, #80]	; (8000bcc <iis2dlpc_temp_print+0x74>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	5e9a      	ldrsh	r2, [r3, r2]
 8000b7e:	1dbb      	adds	r3, r7, #6
 8000b80:	701a      	strb	r2, [r3, #0]

	sprintf ( (char *)uart_tx_buff , "IIS2DLPC temp is %d.%d\r\n" , 25 + temp_integer , temp_fraction * 10 / 255 ) ;
 8000b82:	1dfb      	adds	r3, r7, #7
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	b25b      	sxtb	r3, r3
 8000b88:	3319      	adds	r3, #25
 8000b8a:	001c      	movs	r4, r3
 8000b8c:	1dbb      	adds	r3, r7, #6
 8000b8e:	781a      	ldrb	r2, [r3, #0]
 8000b90:	0013      	movs	r3, r2
 8000b92:	009b      	lsls	r3, r3, #2
 8000b94:	189b      	adds	r3, r3, r2
 8000b96:	005b      	lsls	r3, r3, #1
 8000b98:	21ff      	movs	r1, #255	; 0xff
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f7ff fb50 	bl	8000240 <__divsi3>
 8000ba0:	0003      	movs	r3, r0
 8000ba2:	490c      	ldr	r1, [pc, #48]	; (8000bd4 <iis2dlpc_temp_print+0x7c>)
 8000ba4:	480c      	ldr	r0, [pc, #48]	; (8000bd8 <iis2dlpc_temp_print+0x80>)
 8000ba6:	0022      	movs	r2, r4
 8000ba8:	f003 fdce 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000bac:	4b0a      	ldr	r3, [pc, #40]	; (8000bd8 <iis2dlpc_temp_print+0x80>)
 8000bae:	0018      	movs	r0, r3
 8000bb0:	f7ff faaa 	bl	8000108 <strlen>
 8000bb4:	0003      	movs	r3, r0
 8000bb6:	b29a      	uxth	r2, r3
 8000bb8:	4b07      	ldr	r3, [pc, #28]	; (8000bd8 <iis2dlpc_temp_print+0x80>)
 8000bba:	0011      	movs	r1, r2
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f000 f95d 	bl	8000e7c <dbg_tx>
}
 8000bc2:	46c0      	nop			; (mov r8, r8)
 8000bc4:	46bd      	mov	sp, r7
 8000bc6:	b003      	add	sp, #12
 8000bc8:	bd90      	pop	{r4, r7, pc}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	20000316 	.word	0x20000316
 8000bd0:	20000318 	.word	0x20000318
 8000bd4:	080050c4 	.word	0x080050c4
 8000bd8:	200001e8 	.word	0x200001e8

08000bdc <iis2dlpc_conf_set>:

static void	iis2dlpc_conf_set ( void )
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
	iis2dlpc_device_id_get ( &iis2dlpc_ctx , &iis2dlpc_whoami_reg ) ;
 8000be0:	4a2e      	ldr	r2, [pc, #184]	; (8000c9c <iis2dlpc_conf_set+0xc0>)
 8000be2:	4b2f      	ldr	r3, [pc, #188]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000be4:	0011      	movs	r1, r2
 8000be6:	0018      	movs	r0, r3
 8000be8:	f000 fdba 	bl	8001760 <iis2dlpc_device_id_get>
	if ( iis2dlpc_whoami_reg == IIS2DLPC_ID )
 8000bec:	4b2b      	ldr	r3, [pc, #172]	; (8000c9c <iis2dlpc_conf_set+0xc0>)
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	2b44      	cmp	r3, #68	; 0x44
 8000bf2:	d112      	bne.n	8000c1a <iis2dlpc_conf_set+0x3e>
	{
		sprintf ( (char*)uart_tx_buff , "Hello! My name is %d\n", iis2dlpc_whoami_reg ) ;
 8000bf4:	4b29      	ldr	r3, [pc, #164]	; (8000c9c <iis2dlpc_conf_set+0xc0>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	001a      	movs	r2, r3
 8000bfa:	492a      	ldr	r1, [pc, #168]	; (8000ca4 <iis2dlpc_conf_set+0xc8>)
 8000bfc:	4b2a      	ldr	r3, [pc, #168]	; (8000ca8 <iis2dlpc_conf_set+0xcc>)
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f003 fda2 	bl	8004748 <siprintf>
		dbg_tx ( uart_tx_buff, strlen ( (char const*)uart_tx_buff) ) ;
 8000c04:	4b28      	ldr	r3, [pc, #160]	; (8000ca8 <iis2dlpc_conf_set+0xcc>)
 8000c06:	0018      	movs	r0, r3
 8000c08:	f7ff fa7e 	bl	8000108 <strlen>
 8000c0c:	0003      	movs	r3, r0
 8000c0e:	b29a      	uxth	r2, r3
 8000c10:	4b25      	ldr	r3, [pc, #148]	; (8000ca8 <iis2dlpc_conf_set+0xcc>)
 8000c12:	0011      	movs	r1, r2
 8000c14:	0018      	movs	r0, r3
 8000c16:	f000 f931 	bl	8000e7c <dbg_tx>
	else
	{
		/* manage here device not found */
	}
	/*Restore default configuration */
	iis2dlpc_reset_set ( &iis2dlpc_ctx , PROPERTY_ENABLE ) ;
 8000c1a:	4b21      	ldr	r3, [pc, #132]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c1c:	2101      	movs	r1, #1
 8000c1e:	0018      	movs	r0, r3
 8000c20:	f000 fdb0 	bl	8001784 <iis2dlpc_reset_set>
	do {
		iis2dlpc_reset_get ( &iis2dlpc_ctx, &rst ) ;
 8000c24:	4a21      	ldr	r2, [pc, #132]	; (8000cac <iis2dlpc_conf_set+0xd0>)
 8000c26:	4b1e      	ldr	r3, [pc, #120]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c28:	0011      	movs	r1, r2
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f000 fdda 	bl	80017e4 <iis2dlpc_reset_get>
	} while ( rst ) ;
 8000c30:	4b1e      	ldr	r3, [pc, #120]	; (8000cac <iis2dlpc_conf_set+0xd0>)
 8000c32:	781b      	ldrb	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d1f5      	bne.n	8000c24 <iis2dlpc_conf_set+0x48>
	/*Set full scale */
	iis2dlpc_full_scale_set ( &iis2dlpc_ctx , IIS2DLPC_2g ) ;
 8000c38:	4b19      	ldr	r3, [pc, #100]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	f000 fd26 	bl	800168e <iis2dlpc_full_scale_set>
	/*Configure power mode */
	iis2dlpc_power_mode_set ( &iis2dlpc_ctx , IIS2DLPC_CONT_LOW_PWR_LOW_NOISE_12bit ) ;
 8000c42:	4b17      	ldr	r3, [pc, #92]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c44:	2110      	movs	r1, #16
 8000c46:	0018      	movs	r0, r3
 8000c48:	f000 fc5d 	bl	8001506 <iis2dlpc_power_mode_set>
	/*Set Output Data Rate */
	iis2dlpc_data_rate_set ( &iis2dlpc_ctx , IIS2DLPC_XL_ODR_200Hz );
 8000c4c:	4b14      	ldr	r3, [pc, #80]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c4e:	2106      	movs	r1, #6
 8000c50:	0018      	movs	r0, r3
 8000c52:	f000 fcc4 	bl	80015de <iis2dlpc_data_rate_set>
	/*Apply high-pass digital filter on Wake-Up function */
	iis2dlpc_filter_path_set ( &iis2dlpc_ctx , IIS2DLPC_HIGH_PASS_ON_OUT ) ;
 8000c56:	4b12      	ldr	r3, [pc, #72]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c58:	2110      	movs	r1, #16
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f000 fddd 	bl	800181a <iis2dlpc_filter_path_set>
	 * is generated for each X,Y,Z filtered data exceeding the
	 * configured threshold
	*/
	// default iis2dlpc_wkup_dur_set(&dev_ctx, 0);
	// range is 0-3
	iis2dlpc_wkup_dur_set ( &iis2dlpc_ctx , IIS2DLPC_WAKEUP_DUR ) ;
 8000c60:	4b0f      	ldr	r3, [pc, #60]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c62:	2102      	movs	r1, #2
 8000c64:	0018      	movs	r0, r3
 8000c66:	f000 ff34 	bl	8001ad2 <iis2dlpc_wkup_dur_set>
	/* Set wake-up threshold
	 * Set Wake-Up threshold: 1 LSb corresponds to FS_XL/2^6
	 */
	// default iis2dlpc_wkup_threshold_set ( &iis2dlpc_ctx , 2 ) ;
	// range is 0-63
	iis2dlpc_wkup_threshold_set ( &iis2dlpc_ctx , IIS2DLPC_WAKEUP_THS ) ;
 8000c6a:	4b0d      	ldr	r3, [pc, #52]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c6c:	2104      	movs	r1, #4
 8000c6e:	0018      	movs	r0, r3
 8000c70:	f000 fee4 	bl	8001a3c <iis2dlpc_wkup_threshold_set>
	/*Enable interrupt generation on Wake-Up INT1 pin */
	iis2dlpc_pin_int1_route_get ( &iis2dlpc_ctx , &iis2dlpc_int_route.ctrl4_int1_pad_ctrl ) ;
 8000c74:	4a0e      	ldr	r2, [pc, #56]	; (8000cb0 <iis2dlpc_conf_set+0xd4>)
 8000c76:	4b0a      	ldr	r3, [pc, #40]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c78:	0011      	movs	r1, r2
 8000c7a:	0018      	movs	r0, r3
 8000c7c:	f000 fecc 	bl	8001a18 <iis2dlpc_pin_int1_route_get>
	iis2dlpc_int_route.ctrl4_int1_pad_ctrl.int1_wu = PROPERTY_ENABLE ;
 8000c80:	4b0b      	ldr	r3, [pc, #44]	; (8000cb0 <iis2dlpc_conf_set+0xd4>)
 8000c82:	781a      	ldrb	r2, [r3, #0]
 8000c84:	2120      	movs	r1, #32
 8000c86:	430a      	orrs	r2, r1
 8000c88:	701a      	strb	r2, [r3, #0]
	iis2dlpc_pin_int1_route_set ( &iis2dlpc_ctx , &iis2dlpc_int_route.ctrl4_int1_pad_ctrl ) ;
 8000c8a:	4a09      	ldr	r2, [pc, #36]	; (8000cb0 <iis2dlpc_conf_set+0xd4>)
 8000c8c:	4b04      	ldr	r3, [pc, #16]	; (8000ca0 <iis2dlpc_conf_set+0xc4>)
 8000c8e:	0011      	movs	r1, r2
 8000c90:	0018      	movs	r0, r3
 8000c92:	f000 fe4c 	bl	800192e <iis2dlpc_pin_int1_route_set>
}
 8000c96:	46c0      	nop			; (mov r8, r8)
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000314 	.word	0x20000314
 8000ca0:	20000318 	.word	0x20000318
 8000ca4:	080050e0 	.word	0x080050e0
 8000ca8:	200001e8 	.word	0x200001e8
 8000cac:	20000315 	.word	0x20000315
 8000cb0:	20000324 	.word	0x20000324

08000cb4 <iis2dlpc_conf_print>:

static void	iis2dlpc_conf_print	( void )
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	af00      	add	r7, sp, #0
	iis2dlpc_wkup_threshold_get ( &iis2dlpc_ctx , &reg8bit ) ;
 8000cb8:	4a65      	ldr	r2, [pc, #404]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000cba:	4b66      	ldr	r3, [pc, #408]	; (8000e54 <iis2dlpc_conf_print+0x1a0>)
 8000cbc:	0011      	movs	r1, r2
 8000cbe:	0018      	movs	r0, r3
 8000cc0:	f000 feec 	bl	8001a9c <iis2dlpc_wkup_threshold_get>
	sprintf ( (char *)uart_tx_buff , "WAKE_UP_THS: %d\r\n" , reg8bit ) ;
 8000cc4:	4b62      	ldr	r3, [pc, #392]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	001a      	movs	r2, r3
 8000cca:	4963      	ldr	r1, [pc, #396]	; (8000e58 <iis2dlpc_conf_print+0x1a4>)
 8000ccc:	4b63      	ldr	r3, [pc, #396]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000cce:	0018      	movs	r0, r3
 8000cd0:	f003 fd3a 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000cd4:	4b61      	ldr	r3, [pc, #388]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000cd6:	0018      	movs	r0, r3
 8000cd8:	f7ff fa16 	bl	8000108 <strlen>
 8000cdc:	0003      	movs	r3, r0
 8000cde:	b29a      	uxth	r2, r3
 8000ce0:	4b5e      	ldr	r3, [pc, #376]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000ce2:	0011      	movs	r1, r2
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f000 f8c9 	bl	8000e7c <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL1 , &reg8bit , 1 ) ;
 8000cea:	4a59      	ldr	r2, [pc, #356]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000cec:	4859      	ldr	r0, [pc, #356]	; (8000e54 <iis2dlpc_conf_print+0x1a0>)
 8000cee:	2301      	movs	r3, #1
 8000cf0:	2120      	movs	r1, #32
 8000cf2:	f000 fbc6 	bl	8001482 <iis2dlpc_read_reg>
	sprintf ( (char *)uart_tx_buff , "CTRL1: %d\r\n" , reg8bit ) ;
 8000cf6:	4b56      	ldr	r3, [pc, #344]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	001a      	movs	r2, r3
 8000cfc:	4958      	ldr	r1, [pc, #352]	; (8000e60 <iis2dlpc_conf_print+0x1ac>)
 8000cfe:	4b57      	ldr	r3, [pc, #348]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d00:	0018      	movs	r0, r3
 8000d02:	f003 fd21 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000d06:	4b55      	ldr	r3, [pc, #340]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f7ff f9fd 	bl	8000108 <strlen>
 8000d0e:	0003      	movs	r3, r0
 8000d10:	b29a      	uxth	r2, r3
 8000d12:	4b52      	ldr	r3, [pc, #328]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d14:	0011      	movs	r1, r2
 8000d16:	0018      	movs	r0, r3
 8000d18:	f000 f8b0 	bl	8000e7c <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL3 , &reg8bit , 1 ) ;
 8000d1c:	4a4c      	ldr	r2, [pc, #304]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000d1e:	484d      	ldr	r0, [pc, #308]	; (8000e54 <iis2dlpc_conf_print+0x1a0>)
 8000d20:	2301      	movs	r3, #1
 8000d22:	2122      	movs	r1, #34	; 0x22
 8000d24:	f000 fbad 	bl	8001482 <iis2dlpc_read_reg>
	sprintf ( (char *)uart_tx_buff , "CTRL3: %d\r\n" , reg8bit ) ;
 8000d28:	4b49      	ldr	r3, [pc, #292]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000d2a:	781b      	ldrb	r3, [r3, #0]
 8000d2c:	001a      	movs	r2, r3
 8000d2e:	494d      	ldr	r1, [pc, #308]	; (8000e64 <iis2dlpc_conf_print+0x1b0>)
 8000d30:	4b4a      	ldr	r3, [pc, #296]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d32:	0018      	movs	r0, r3
 8000d34:	f003 fd08 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000d38:	4b48      	ldr	r3, [pc, #288]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d3a:	0018      	movs	r0, r3
 8000d3c:	f7ff f9e4 	bl	8000108 <strlen>
 8000d40:	0003      	movs	r3, r0
 8000d42:	b29a      	uxth	r2, r3
 8000d44:	4b45      	ldr	r3, [pc, #276]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d46:	0011      	movs	r1, r2
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f000 f897 	bl	8000e7c <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL4_INT1_PAD_CTRL , &reg8bit , 1 ) ;
 8000d4e:	4a40      	ldr	r2, [pc, #256]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000d50:	4840      	ldr	r0, [pc, #256]	; (8000e54 <iis2dlpc_conf_print+0x1a0>)
 8000d52:	2301      	movs	r3, #1
 8000d54:	2123      	movs	r1, #35	; 0x23
 8000d56:	f000 fb94 	bl	8001482 <iis2dlpc_read_reg>
	sprintf ( (char *)uart_tx_buff , "CTRL4: %d\r\n" , reg8bit ) ;
 8000d5a:	4b3d      	ldr	r3, [pc, #244]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	001a      	movs	r2, r3
 8000d60:	4941      	ldr	r1, [pc, #260]	; (8000e68 <iis2dlpc_conf_print+0x1b4>)
 8000d62:	4b3e      	ldr	r3, [pc, #248]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d64:	0018      	movs	r0, r3
 8000d66:	f003 fcef 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000d6a:	4b3c      	ldr	r3, [pc, #240]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d6c:	0018      	movs	r0, r3
 8000d6e:	f7ff f9cb 	bl	8000108 <strlen>
 8000d72:	0003      	movs	r3, r0
 8000d74:	b29a      	uxth	r2, r3
 8000d76:	4b39      	ldr	r3, [pc, #228]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d78:	0011      	movs	r1, r2
 8000d7a:	0018      	movs	r0, r3
 8000d7c:	f000 f87e 	bl	8000e7c <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL5_INT2_PAD_CTRL , &reg8bit , 1 ) ;
 8000d80:	4a33      	ldr	r2, [pc, #204]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000d82:	4834      	ldr	r0, [pc, #208]	; (8000e54 <iis2dlpc_conf_print+0x1a0>)
 8000d84:	2301      	movs	r3, #1
 8000d86:	2124      	movs	r1, #36	; 0x24
 8000d88:	f000 fb7b 	bl	8001482 <iis2dlpc_read_reg>
	sprintf ( (char *)uart_tx_buff , "CTRL5: %d\r\n" , reg8bit ) ;
 8000d8c:	4b30      	ldr	r3, [pc, #192]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000d8e:	781b      	ldrb	r3, [r3, #0]
 8000d90:	001a      	movs	r2, r3
 8000d92:	4936      	ldr	r1, [pc, #216]	; (8000e6c <iis2dlpc_conf_print+0x1b8>)
 8000d94:	4b31      	ldr	r3, [pc, #196]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d96:	0018      	movs	r0, r3
 8000d98:	f003 fcd6 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000d9c:	4b2f      	ldr	r3, [pc, #188]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f7ff f9b2 	bl	8000108 <strlen>
 8000da4:	0003      	movs	r3, r0
 8000da6:	b29a      	uxth	r2, r3
 8000da8:	4b2c      	ldr	r3, [pc, #176]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000daa:	0011      	movs	r1, r2
 8000dac:	0018      	movs	r0, r3
 8000dae:	f000 f865 	bl	8000e7c <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_CTRL6 , &reg8bit , 1 ) ;
 8000db2:	4a27      	ldr	r2, [pc, #156]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000db4:	4827      	ldr	r0, [pc, #156]	; (8000e54 <iis2dlpc_conf_print+0x1a0>)
 8000db6:	2301      	movs	r3, #1
 8000db8:	2125      	movs	r1, #37	; 0x25
 8000dba:	f000 fb62 	bl	8001482 <iis2dlpc_read_reg>
	sprintf ( (char *)uart_tx_buff , "CTRL6: %d\r\n" , reg8bit ) ;
 8000dbe:	4b24      	ldr	r3, [pc, #144]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000dc0:	781b      	ldrb	r3, [r3, #0]
 8000dc2:	001a      	movs	r2, r3
 8000dc4:	492a      	ldr	r1, [pc, #168]	; (8000e70 <iis2dlpc_conf_print+0x1bc>)
 8000dc6:	4b25      	ldr	r3, [pc, #148]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f003 fcbd 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000dce:	4b23      	ldr	r3, [pc, #140]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000dd0:	0018      	movs	r0, r3
 8000dd2:	f7ff f999 	bl	8000108 <strlen>
 8000dd6:	0003      	movs	r3, r0
 8000dd8:	b29a      	uxth	r2, r3
 8000dda:	4b20      	ldr	r3, [pc, #128]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000ddc:	0011      	movs	r1, r2
 8000dde:	0018      	movs	r0, r3
 8000de0:	f000 f84c 	bl	8000e7c <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_STATUS , &reg8bit , 1 ) ;
 8000de4:	4a1a      	ldr	r2, [pc, #104]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000de6:	481b      	ldr	r0, [pc, #108]	; (8000e54 <iis2dlpc_conf_print+0x1a0>)
 8000de8:	2301      	movs	r3, #1
 8000dea:	2127      	movs	r1, #39	; 0x27
 8000dec:	f000 fb49 	bl	8001482 <iis2dlpc_read_reg>
	sprintf ( (char *)uart_tx_buff , "STATUS: %d\r\n" , reg8bit ) ;
 8000df0:	4b17      	ldr	r3, [pc, #92]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	001a      	movs	r2, r3
 8000df6:	491f      	ldr	r1, [pc, #124]	; (8000e74 <iis2dlpc_conf_print+0x1c0>)
 8000df8:	4b18      	ldr	r3, [pc, #96]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f003 fca4 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000e00:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000e02:	0018      	movs	r0, r3
 8000e04:	f7ff f980 	bl	8000108 <strlen>
 8000e08:	0003      	movs	r3, r0
 8000e0a:	b29a      	uxth	r2, r3
 8000e0c:	4b13      	ldr	r3, [pc, #76]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000e0e:	0011      	movs	r1, r2
 8000e10:	0018      	movs	r0, r3
 8000e12:	f000 f833 	bl	8000e7c <dbg_tx>

	iis2dlpc_read_reg ( &iis2dlpc_ctx , IIS2DLPC_WAKE_UP_SRC , &reg8bit , 1 ) ;
 8000e16:	4a0e      	ldr	r2, [pc, #56]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000e18:	480e      	ldr	r0, [pc, #56]	; (8000e54 <iis2dlpc_conf_print+0x1a0>)
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	2138      	movs	r1, #56	; 0x38
 8000e1e:	f000 fb30 	bl	8001482 <iis2dlpc_read_reg>
	sprintf ( (char *)uart_tx_buff , "WAKE_UP_SRC: %d\r\n" , reg8bit ) ;
 8000e22:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <iis2dlpc_conf_print+0x19c>)
 8000e24:	781b      	ldrb	r3, [r3, #0]
 8000e26:	001a      	movs	r2, r3
 8000e28:	4913      	ldr	r1, [pc, #76]	; (8000e78 <iis2dlpc_conf_print+0x1c4>)
 8000e2a:	4b0c      	ldr	r3, [pc, #48]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000e2c:	0018      	movs	r0, r3
 8000e2e:	f003 fc8b 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000e32:	4b0a      	ldr	r3, [pc, #40]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff f967 	bl	8000108 <strlen>
 8000e3a:	0003      	movs	r3, r0
 8000e3c:	b29a      	uxth	r2, r3
 8000e3e:	4b07      	ldr	r3, [pc, #28]	; (8000e5c <iis2dlpc_conf_print+0x1a8>)
 8000e40:	0011      	movs	r1, r2
 8000e42:	0018      	movs	r0, r3
 8000e44:	f000 f81a 	bl	8000e7c <dbg_tx>
}
 8000e48:	46c0      	nop			; (mov r8, r8)
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	200001e4 	.word	0x200001e4
 8000e54:	20000318 	.word	0x20000318
 8000e58:	080050f8 	.word	0x080050f8
 8000e5c:	200001e8 	.word	0x200001e8
 8000e60:	0800510c 	.word	0x0800510c
 8000e64:	08005118 	.word	0x08005118
 8000e68:	08005124 	.word	0x08005124
 8000e6c:	08005130 	.word	0x08005130
 8000e70:	0800513c 	.word	0x0800513c
 8000e74:	08005148 	.word	0x08005148
 8000e78:	08005158 	.word	0x08005158

08000e7c <dbg_tx>:
 *
 */

/* DBG functions */
static void dbg_tx ( uint8_t* tx_buff , uint16_t len )
{
 8000e7c:	b590      	push	{r4, r7, lr}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	000a      	movs	r2, r1
 8000e86:	1cbb      	adds	r3, r7, #2
 8000e88:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit ( &DBG , tx_buff , len , 1000 ) ;
 8000e8a:	23fa      	movs	r3, #250	; 0xfa
 8000e8c:	009c      	lsls	r4, r3, #2
 8000e8e:	1cbb      	adds	r3, r7, #2
 8000e90:	881a      	ldrh	r2, [r3, #0]
 8000e92:	6879      	ldr	r1, [r7, #4]
 8000e94:	4803      	ldr	r0, [pc, #12]	; (8000ea4 <dbg_tx+0x28>)
 8000e96:	0023      	movs	r3, r4
 8000e98:	f002 fe08 	bl	8003aac <HAL_UART_Transmit>
}
 8000e9c:	46c0      	nop			; (mov r8, r8)
 8000e9e:	46bd      	mov	sp, r7
 8000ea0:	b003      	add	sp, #12
 8000ea2:	bd90      	pop	{r4, r7, pc}
 8000ea4:	2000015c 	.word	0x2000015c

08000ea8 <uart_rx_buff_print>:
	sprintf ( (char*)uart_tx_buff , message ) ;
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
}
*/
static void uart_rx_buff_print ( void )
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
	sprintf ( (char *)uart_tx_buff , "UART Rx: %s\r\n" , (const char*)uart_rx_buff ) ;
 8000eac:	4a09      	ldr	r2, [pc, #36]	; (8000ed4 <uart_rx_buff_print+0x2c>)
 8000eae:	490a      	ldr	r1, [pc, #40]	; (8000ed8 <uart_rx_buff_print+0x30>)
 8000eb0:	4b0a      	ldr	r3, [pc, #40]	; (8000edc <uart_rx_buff_print+0x34>)
 8000eb2:	0018      	movs	r0, r3
 8000eb4:	f003 fc48 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , (uint16_t)strlen ( (const char*)uart_tx_buff ) ) ;
 8000eb8:	4b08      	ldr	r3, [pc, #32]	; (8000edc <uart_rx_buff_print+0x34>)
 8000eba:	0018      	movs	r0, r3
 8000ebc:	f7ff f924 	bl	8000108 <strlen>
 8000ec0:	0003      	movs	r3, r0
 8000ec2:	b29a      	uxth	r2, r3
 8000ec4:	4b05      	ldr	r3, [pc, #20]	; (8000edc <uart_rx_buff_print+0x34>)
 8000ec6:	0011      	movs	r1, r2
 8000ec8:	0018      	movs	r0, r3
 8000eca:	f7ff ffd7 	bl	8000e7c <dbg_tx>
}
 8000ece:	46c0      	nop			; (mov r8, r8)
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	0800516c 	.word	0x0800516c
 8000edc:	200001e8 	.word	0x200001e8

08000ee0 <bg96_status_print>:

/* BG96 function */
static uint8_t bg96_status_print ( void )
{
 8000ee0:	b590      	push	{r4, r7, lr}
 8000ee2:	b083      	sub	sp, #12
 8000ee4:	af00      	add	r7, sp, #0
	uint8_t r = (uint8_t)HAL_GPIO_ReadPin ( BG96_STATUS_GPIO_Port , BG96_STATUS_Pin ) ;
 8000ee6:	1dfc      	adds	r4, r7, #7
 8000ee8:	4b0f      	ldr	r3, [pc, #60]	; (8000f28 <bg96_status_print+0x48>)
 8000eea:	2104      	movs	r1, #4
 8000eec:	0018      	movs	r0, r3
 8000eee:	f001 f911 	bl	8002114 <HAL_GPIO_ReadPin>
 8000ef2:	0003      	movs	r3, r0
 8000ef4:	7023      	strb	r3, [r4, #0]
	sprintf ( (char *)uart_tx_buff , "BG96_STATUS_Pin: %d\r\n" , r ) ;
 8000ef6:	1dfb      	adds	r3, r7, #7
 8000ef8:	781a      	ldrb	r2, [r3, #0]
 8000efa:	490c      	ldr	r1, [pc, #48]	; (8000f2c <bg96_status_print+0x4c>)
 8000efc:	4b0c      	ldr	r3, [pc, #48]	; (8000f30 <bg96_status_print+0x50>)
 8000efe:	0018      	movs	r0, r3
 8000f00:	f003 fc22 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff , strlen ( (char const*)uart_tx_buff ) ) ;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	; (8000f30 <bg96_status_print+0x50>)
 8000f06:	0018      	movs	r0, r3
 8000f08:	f7ff f8fe 	bl	8000108 <strlen>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	b29a      	uxth	r2, r3
 8000f10:	4b07      	ldr	r3, [pc, #28]	; (8000f30 <bg96_status_print+0x50>)
 8000f12:	0011      	movs	r1, r2
 8000f14:	0018      	movs	r0, r3
 8000f16:	f7ff ffb1 	bl	8000e7c <dbg_tx>
	return r ;
 8000f1a:	1dfb      	adds	r3, r7, #7
 8000f1c:	781b      	ldrb	r3, [r3, #0]
}
 8000f1e:	0018      	movs	r0, r3
 8000f20:	46bd      	mov	sp, r7
 8000f22:	b003      	add	sp, #12
 8000f24:	bd90      	pop	{r4, r7, pc}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	50000400 	.word	0x50000400
 8000f2c:	0800517c 	.word	0x0800517c
 8000f30:	200001e8 	.word	0x200001e8

08000f34 <bg96_ps_on>:
static uint8_t bg96_ps_on ( void )
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
	bg96_status_print () ;
 8000f38:	f7ff ffd2 	bl	8000ee0 <bg96_status_print>
	HAL_GPIO_WritePin ( BG96_PS_GPIO_Port , BG96_PS_Pin , GPIO_PIN_SET ) ;
 8000f3c:	2380      	movs	r3, #128	; 0x80
 8000f3e:	021b      	lsls	r3, r3, #8
 8000f40:	4816      	ldr	r0, [pc, #88]	; (8000f9c <bg96_ps_on+0x68>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	0019      	movs	r1, r3
 8000f46:	f001 f902 	bl	800214e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( BG96_RESET_N_GPIO_Port , BG96_RESET_N_Pin , GPIO_PIN_SET ) ;
 8000f4a:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <bg96_ps_on+0x68>)
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	2102      	movs	r1, #2
 8000f50:	0018      	movs	r0, r3
 8000f52:	f001 f8fc 	bl	800214e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( BG96_PWRKEY_GPIO_Port , BG96_PWRKEY_Pin , GPIO_PIN_SET ) ;
 8000f56:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <bg96_ps_on+0x68>)
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2101      	movs	r1, #1
 8000f5c:	0018      	movs	r0, r3
 8000f5e:	f001 f8f6 	bl	800214e <HAL_GPIO_WritePin>
	HAL_Delay ( 35 ) ;
 8000f62:	2023      	movs	r0, #35	; 0x23
 8000f64:	f000 fe56 	bl	8001c14 <HAL_Delay>
	HAL_GPIO_WritePin ( BG96_PWRKEY_GPIO_Port , BG96_PWRKEY_Pin , GPIO_PIN_RESET ) ;
 8000f68:	4b0c      	ldr	r3, [pc, #48]	; (8000f9c <bg96_ps_on+0x68>)
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	2101      	movs	r1, #1
 8000f6e:	0018      	movs	r0, r3
 8000f70:	f001 f8ed 	bl	800214e <HAL_GPIO_WritePin>
	HAL_Delay ( 550 ) ;
 8000f74:	4b0a      	ldr	r3, [pc, #40]	; (8000fa0 <bg96_ps_on+0x6c>)
 8000f76:	0018      	movs	r0, r3
 8000f78:	f000 fe4c 	bl	8001c14 <HAL_Delay>
	HAL_GPIO_WritePin ( BG96_PWRKEY_GPIO_Port , BG96_PWRKEY_Pin , GPIO_PIN_SET ) ;
 8000f7c:	4b07      	ldr	r3, [pc, #28]	; (8000f9c <bg96_ps_on+0x68>)
 8000f7e:	2201      	movs	r2, #1
 8000f80:	2101      	movs	r1, #1
 8000f82:	0018      	movs	r0, r3
 8000f84:	f001 f8e3 	bl	800214e <HAL_GPIO_WritePin>
	HAL_Delay ( 4500 ) ;
 8000f88:	4b06      	ldr	r3, [pc, #24]	; (8000fa4 <bg96_ps_on+0x70>)
 8000f8a:	0018      	movs	r0, r3
 8000f8c:	f000 fe42 	bl	8001c14 <HAL_Delay>
	return bg96_status_print () ;
 8000f90:	f7ff ffa6 	bl	8000ee0 <bg96_status_print>
 8000f94:	0003      	movs	r3, r0

}
 8000f96:	0018      	movs	r0, r3
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}
 8000f9c:	50000400 	.word	0x50000400
 8000fa0:	00000226 	.word	0x00000226
 8000fa4:	00001194 	.word	0x00001194

08000fa8 <bg96_uart1_tx>:
static void bg96_uart1_tx ( uint8_t* tx_buff , uint16_t len )
//docelowo poczy z dbg_tx
{
 8000fa8:	b590      	push	{r4, r7, lr}
 8000faa:	b083      	sub	sp, #12
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	000a      	movs	r2, r1
 8000fb2:	1cbb      	adds	r3, r7, #2
 8000fb4:	801a      	strh	r2, [r3, #0]
	HAL_UART_Transmit ( &BG96_UART1 , tx_buff , len , 1000 ) ;
 8000fb6:	23fa      	movs	r3, #250	; 0xfa
 8000fb8:	009c      	lsls	r4, r3, #2
 8000fba:	1cbb      	adds	r3, r7, #2
 8000fbc:	881a      	ldrh	r2, [r3, #0]
 8000fbe:	6879      	ldr	r1, [r7, #4]
 8000fc0:	4803      	ldr	r0, [pc, #12]	; (8000fd0 <bg96_uart1_tx+0x28>)
 8000fc2:	0023      	movs	r3, r4
 8000fc4:	f002 fd72 	bl	8003aac <HAL_UART_Transmit>
}
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	b003      	add	sp, #12
 8000fce:	bd90      	pop	{r4, r7, pc}
 8000fd0:	200000d4 	.word	0x200000d4

08000fd4 <bg96_uart1_tx_ati>:
static void bg96_uart1_tx_ati ( void )
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	af00      	add	r7, sp, #0
	sprintf ( (char *)uart_tx_buff , "ATI\r" ) ;
 8000fd8:	4a09      	ldr	r2, [pc, #36]	; (8001000 <bg96_uart1_tx_ati+0x2c>)
 8000fda:	4b0a      	ldr	r3, [pc, #40]	; (8001004 <bg96_uart1_tx_ati+0x30>)
 8000fdc:	0011      	movs	r1, r2
 8000fde:	0018      	movs	r0, r3
 8000fe0:	f003 fbb2 	bl	8004748 <siprintf>
	bg96_uart1_tx ( uart_tx_buff , strlen ( (const char *)uart_tx_buff ) ) ;
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <bg96_uart1_tx_ati+0x30>)
 8000fe6:	0018      	movs	r0, r3
 8000fe8:	f7ff f88e 	bl	8000108 <strlen>
 8000fec:	0003      	movs	r3, r0
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	4b04      	ldr	r3, [pc, #16]	; (8001004 <bg96_uart1_tx_ati+0x30>)
 8000ff2:	0011      	movs	r1, r2
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f7ff ffd7 	bl	8000fa8 <bg96_uart1_tx>
}
 8000ffa:	46c0      	nop			; (mov r8, r8)
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	08005194 	.word	0x08005194
 8001004:	200001e8 	.word	0x200001e8

08001008 <HAL_GPIO_EXTI_Callback>:

/* Callback functions */
void HAL_GPIO_EXTI_Callback ( uint16_t GPIO_Pin )
{
 8001008:	b5f0      	push	{r4, r5, r6, r7, lr}
 800100a:	b087      	sub	sp, #28
 800100c:	af04      	add	r7, sp, #16
 800100e:	0002      	movs	r2, r0
 8001010:	1dbb      	adds	r3, r7, #6
 8001012:	801a      	strh	r2, [r3, #0]
	sprintf ( (char*)uart_tx_buff , "INT on GPIO_Pin %d detected!\n" , GPIO_Pin ) ;
 8001014:	1dbb      	adds	r3, r7, #6
 8001016:	881a      	ldrh	r2, [r3, #0]
 8001018:	4949      	ldr	r1, [pc, #292]	; (8001140 <HAL_GPIO_EXTI_Callback+0x138>)
 800101a:	4b4a      	ldr	r3, [pc, #296]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 800101c:	0018      	movs	r0, r3
 800101e:	f003 fb93 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff, strlen ( (char const*)uart_tx_buff) ) ;
 8001022:	4b48      	ldr	r3, [pc, #288]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001024:	0018      	movs	r0, r3
 8001026:	f7ff f86f 	bl	8000108 <strlen>
 800102a:	0003      	movs	r3, r0
 800102c:	b29a      	uxth	r2, r3
 800102e:	4b45      	ldr	r3, [pc, #276]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001030:	0011      	movs	r1, r2
 8001032:	0018      	movs	r0, r3
 8001034:	f7ff ff22 	bl	8000e7c <dbg_tx>

	iis2dlpc_all_sources_get ( &iis2dlpc_ctx , &all_source ) ;
 8001038:	4a43      	ldr	r2, [pc, #268]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 800103a:	4b44      	ldr	r3, [pc, #272]	; (800114c <HAL_GPIO_EXTI_Callback+0x144>)
 800103c:	0011      	movs	r1, r2
 800103e:	0018      	movs	r0, r3
 8001040:	f000 fb55 	bl	80016ee <iis2dlpc_all_sources_get>

	sprintf ( (char*)uart_tx_buff , "Wake up SRC[FF_IA,SS_IA,WU_IA,X_WU,Y_WU,Z_WU]: %d%d%d%d%d%d\n" , all_source.wake_up_src.ff_ia , all_source.wake_up_src.sleep_state_ia , all_source.wake_up_src.wu_ia , all_source.wake_up_src.x_wu , all_source.wake_up_src.y_wu , all_source.wake_up_src.z_wu ) ;
 8001044:	4b40      	ldr	r3, [pc, #256]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 8001046:	785b      	ldrb	r3, [r3, #1]
 8001048:	069b      	lsls	r3, r3, #26
 800104a:	0fdb      	lsrs	r3, r3, #31
 800104c:	b2db      	uxtb	r3, r3
 800104e:	001e      	movs	r6, r3
 8001050:	4b3d      	ldr	r3, [pc, #244]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 8001052:	785b      	ldrb	r3, [r3, #1]
 8001054:	06db      	lsls	r3, r3, #27
 8001056:	0fdb      	lsrs	r3, r3, #31
 8001058:	b2db      	uxtb	r3, r3
 800105a:	469c      	mov	ip, r3
 800105c:	4b3a      	ldr	r3, [pc, #232]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 800105e:	785b      	ldrb	r3, [r3, #1]
 8001060:	071b      	lsls	r3, r3, #28
 8001062:	0fdb      	lsrs	r3, r3, #31
 8001064:	b2db      	uxtb	r3, r3
 8001066:	001a      	movs	r2, r3
 8001068:	4b37      	ldr	r3, [pc, #220]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 800106a:	785b      	ldrb	r3, [r3, #1]
 800106c:	075b      	lsls	r3, r3, #29
 800106e:	0fdb      	lsrs	r3, r3, #31
 8001070:	b2db      	uxtb	r3, r3
 8001072:	001c      	movs	r4, r3
 8001074:	4b34      	ldr	r3, [pc, #208]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 8001076:	785b      	ldrb	r3, [r3, #1]
 8001078:	079b      	lsls	r3, r3, #30
 800107a:	0fdb      	lsrs	r3, r3, #31
 800107c:	b2db      	uxtb	r3, r3
 800107e:	001d      	movs	r5, r3
 8001080:	4b31      	ldr	r3, [pc, #196]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 8001082:	785b      	ldrb	r3, [r3, #1]
 8001084:	07db      	lsls	r3, r3, #31
 8001086:	0fdb      	lsrs	r3, r3, #31
 8001088:	b2db      	uxtb	r3, r3
 800108a:	4931      	ldr	r1, [pc, #196]	; (8001150 <HAL_GPIO_EXTI_Callback+0x148>)
 800108c:	482d      	ldr	r0, [pc, #180]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 800108e:	9303      	str	r3, [sp, #12]
 8001090:	9502      	str	r5, [sp, #8]
 8001092:	9401      	str	r4, [sp, #4]
 8001094:	9200      	str	r2, [sp, #0]
 8001096:	4663      	mov	r3, ip
 8001098:	0032      	movs	r2, r6
 800109a:	f003 fb55 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff, strlen ( (char const*)uart_tx_buff) ) ;
 800109e:	4b29      	ldr	r3, [pc, #164]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 80010a0:	0018      	movs	r0, r3
 80010a2:	f7ff f831 	bl	8000108 <strlen>
 80010a6:	0003      	movs	r3, r0
 80010a8:	b29a      	uxth	r2, r3
 80010aa:	4b26      	ldr	r3, [pc, #152]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 80010ac:	0011      	movs	r1, r2
 80010ae:	0018      	movs	r0, r3
 80010b0:	f7ff fee4 	bl	8000e7c <dbg_tx>

	sprintf ( (char*)uart_tx_buff , "6D[XL,HX,YL,YH,ZL,ZH]: %d%d%d%d%d%d\n" , all_source.sixd_src.xl , all_source.sixd_src.xh , all_source.sixd_src.yl , all_source.sixd_src.yh , all_source.sixd_src.zl , all_source.sixd_src.zh ) ;
 80010b4:	4b24      	ldr	r3, [pc, #144]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 80010b6:	78db      	ldrb	r3, [r3, #3]
 80010b8:	07db      	lsls	r3, r3, #31
 80010ba:	0fdb      	lsrs	r3, r3, #31
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	001e      	movs	r6, r3
 80010c0:	4b21      	ldr	r3, [pc, #132]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 80010c2:	78db      	ldrb	r3, [r3, #3]
 80010c4:	079b      	lsls	r3, r3, #30
 80010c6:	0fdb      	lsrs	r3, r3, #31
 80010c8:	b2db      	uxtb	r3, r3
 80010ca:	469c      	mov	ip, r3
 80010cc:	4b1e      	ldr	r3, [pc, #120]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 80010ce:	78db      	ldrb	r3, [r3, #3]
 80010d0:	075b      	lsls	r3, r3, #29
 80010d2:	0fdb      	lsrs	r3, r3, #31
 80010d4:	b2db      	uxtb	r3, r3
 80010d6:	001a      	movs	r2, r3
 80010d8:	4b1b      	ldr	r3, [pc, #108]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 80010da:	78db      	ldrb	r3, [r3, #3]
 80010dc:	071b      	lsls	r3, r3, #28
 80010de:	0fdb      	lsrs	r3, r3, #31
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	001c      	movs	r4, r3
 80010e4:	4b18      	ldr	r3, [pc, #96]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 80010e6:	78db      	ldrb	r3, [r3, #3]
 80010e8:	06db      	lsls	r3, r3, #27
 80010ea:	0fdb      	lsrs	r3, r3, #31
 80010ec:	b2db      	uxtb	r3, r3
 80010ee:	001d      	movs	r5, r3
 80010f0:	4b15      	ldr	r3, [pc, #84]	; (8001148 <HAL_GPIO_EXTI_Callback+0x140>)
 80010f2:	78db      	ldrb	r3, [r3, #3]
 80010f4:	069b      	lsls	r3, r3, #26
 80010f6:	0fdb      	lsrs	r3, r3, #31
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	4916      	ldr	r1, [pc, #88]	; (8001154 <HAL_GPIO_EXTI_Callback+0x14c>)
 80010fc:	4811      	ldr	r0, [pc, #68]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 80010fe:	9303      	str	r3, [sp, #12]
 8001100:	9502      	str	r5, [sp, #8]
 8001102:	9401      	str	r4, [sp, #4]
 8001104:	9200      	str	r2, [sp, #0]
 8001106:	4663      	mov	r3, ip
 8001108:	0032      	movs	r2, r6
 800110a:	f003 fb1d 	bl	8004748 <siprintf>
	dbg_tx ( uart_tx_buff, strlen ( (char const*)uart_tx_buff) ) ;
 800110e:	4b0d      	ldr	r3, [pc, #52]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 8001110:	0018      	movs	r0, r3
 8001112:	f7fe fff9 	bl	8000108 <strlen>
 8001116:	0003      	movs	r3, r0
 8001118:	b29a      	uxth	r2, r3
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <HAL_GPIO_EXTI_Callback+0x13c>)
 800111c:	0011      	movs	r1, r2
 800111e:	0018      	movs	r0, r3
 8001120:	f7ff feac 	bl	8000e7c <dbg_tx>

	iis2dlpc_temp_print();
 8001124:	f7ff fd18 	bl	8000b58 <iis2dlpc_temp_print>
	iis2dlpc_int1_print();
 8001128:	f7ff fcea 	bl	8000b00 <iis2dlpc_int1_print>
	bg96_status_print () ;
 800112c:	f7ff fed8 	bl	8000ee0 <bg96_status_print>
	bg96_uart1_tx_ati () ;
 8001130:	f7ff ff50 	bl	8000fd4 <bg96_uart1_tx_ati>
	uart_rx_buff_print () ;
 8001134:	f7ff feb8 	bl	8000ea8 <uart_rx_buff_print>
}
 8001138:	46c0      	nop			; (mov r8, r8)
 800113a:	46bd      	mov	sp, r7
 800113c:	b003      	add	sp, #12
 800113e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001140:	0800519c 	.word	0x0800519c
 8001144:	200001e8 	.word	0x200001e8
 8001148:	20000328 	.word	0x20000328
 800114c:	20000318 	.word	0x20000318
 8001150:	080051bc 	.word	0x080051bc
 8001154:	080051fc 	.word	0x080051fc

08001158 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800115c:	b672      	cpsid	i
}
 800115e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001160:	e7fe      	b.n	8001160 <Error_Handler+0x8>
	...

08001164 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001168:	4b07      	ldr	r3, [pc, #28]	; (8001188 <HAL_MspInit+0x24>)
 800116a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800116c:	4b06      	ldr	r3, [pc, #24]	; (8001188 <HAL_MspInit+0x24>)
 800116e:	2101      	movs	r1, #1
 8001170:	430a      	orrs	r2, r1
 8001172:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8001174:	4b04      	ldr	r3, [pc, #16]	; (8001188 <HAL_MspInit+0x24>)
 8001176:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001178:	4b03      	ldr	r3, [pc, #12]	; (8001188 <HAL_MspInit+0x24>)
 800117a:	2180      	movs	r1, #128	; 0x80
 800117c:	0549      	lsls	r1, r1, #21
 800117e:	430a      	orrs	r2, r1
 8001180:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	46c0      	nop			; (mov r8, r8)
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40021000 	.word	0x40021000

0800118c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b089      	sub	sp, #36	; 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001194:	240c      	movs	r4, #12
 8001196:	193b      	adds	r3, r7, r4
 8001198:	0018      	movs	r0, r3
 800119a:	2314      	movs	r3, #20
 800119c:	001a      	movs	r2, r3
 800119e:	2100      	movs	r1, #0
 80011a0:	f003 faf2 	bl	8004788 <memset>
  if(hspi->Instance==SPI1)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a18      	ldr	r2, [pc, #96]	; (800120c <HAL_SPI_MspInit+0x80>)
 80011aa:	4293      	cmp	r3, r2
 80011ac:	d129      	bne.n	8001202 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80011ae:	4b18      	ldr	r3, [pc, #96]	; (8001210 <HAL_SPI_MspInit+0x84>)
 80011b0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011b2:	4b17      	ldr	r3, [pc, #92]	; (8001210 <HAL_SPI_MspInit+0x84>)
 80011b4:	2180      	movs	r1, #128	; 0x80
 80011b6:	0149      	lsls	r1, r1, #5
 80011b8:	430a      	orrs	r2, r1
 80011ba:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_SPI_MspInit+0x84>)
 80011be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011c0:	4b13      	ldr	r3, [pc, #76]	; (8001210 <HAL_SPI_MspInit+0x84>)
 80011c2:	2101      	movs	r1, #1
 80011c4:	430a      	orrs	r2, r1
 80011c6:	62da      	str	r2, [r3, #44]	; 0x2c
 80011c8:	4b11      	ldr	r3, [pc, #68]	; (8001210 <HAL_SPI_MspInit+0x84>)
 80011ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011cc:	2201      	movs	r2, #1
 80011ce:	4013      	ands	r3, r2
 80011d0:	60bb      	str	r3, [r7, #8]
 80011d2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80011d4:	0021      	movs	r1, r4
 80011d6:	187b      	adds	r3, r7, r1
 80011d8:	22e0      	movs	r2, #224	; 0xe0
 80011da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011dc:	187b      	adds	r3, r7, r1
 80011de:	2202      	movs	r2, #2
 80011e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e2:	187b      	adds	r3, r7, r1
 80011e4:	2200      	movs	r2, #0
 80011e6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e8:	187b      	adds	r3, r7, r1
 80011ea:	2203      	movs	r2, #3
 80011ec:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80011ee:	187b      	adds	r3, r7, r1
 80011f0:	2200      	movs	r2, #0
 80011f2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f4:	187a      	adds	r2, r7, r1
 80011f6:	23a0      	movs	r3, #160	; 0xa0
 80011f8:	05db      	lsls	r3, r3, #23
 80011fa:	0011      	movs	r1, r2
 80011fc:	0018      	movs	r0, r3
 80011fe:	f000 fe0b 	bl	8001e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	46bd      	mov	sp, r7
 8001206:	b009      	add	sp, #36	; 0x24
 8001208:	bd90      	pop	{r4, r7, pc}
 800120a:	46c0      	nop			; (mov r8, r8)
 800120c:	40013000 	.word	0x40013000
 8001210:	40021000 	.word	0x40021000

08001214 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001214:	b590      	push	{r4, r7, lr}
 8001216:	b08b      	sub	sp, #44	; 0x2c
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	2414      	movs	r4, #20
 800121e:	193b      	adds	r3, r7, r4
 8001220:	0018      	movs	r0, r3
 8001222:	2314      	movs	r3, #20
 8001224:	001a      	movs	r2, r3
 8001226:	2100      	movs	r1, #0
 8001228:	f003 faae 	bl	8004788 <memset>
  if(huart->Instance==USART4)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a4b      	ldr	r2, [pc, #300]	; (8001360 <HAL_UART_MspInit+0x14c>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d161      	bne.n	80012fa <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART4_MspInit 0 */

  /* USER CODE END USART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART4_CLK_ENABLE();
 8001236:	4b4b      	ldr	r3, [pc, #300]	; (8001364 <HAL_UART_MspInit+0x150>)
 8001238:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800123a:	4b4a      	ldr	r3, [pc, #296]	; (8001364 <HAL_UART_MspInit+0x150>)
 800123c:	2180      	movs	r1, #128	; 0x80
 800123e:	0309      	lsls	r1, r1, #12
 8001240:	430a      	orrs	r2, r1
 8001242:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001244:	4b47      	ldr	r3, [pc, #284]	; (8001364 <HAL_UART_MspInit+0x150>)
 8001246:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001248:	4b46      	ldr	r3, [pc, #280]	; (8001364 <HAL_UART_MspInit+0x150>)
 800124a:	2101      	movs	r1, #1
 800124c:	430a      	orrs	r2, r1
 800124e:	62da      	str	r2, [r3, #44]	; 0x2c
 8001250:	4b44      	ldr	r3, [pc, #272]	; (8001364 <HAL_UART_MspInit+0x150>)
 8001252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001254:	2201      	movs	r2, #1
 8001256:	4013      	ands	r3, r2
 8001258:	613b      	str	r3, [r7, #16]
 800125a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800125c:	4b41      	ldr	r3, [pc, #260]	; (8001364 <HAL_UART_MspInit+0x150>)
 800125e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001260:	4b40      	ldr	r3, [pc, #256]	; (8001364 <HAL_UART_MspInit+0x150>)
 8001262:	2102      	movs	r1, #2
 8001264:	430a      	orrs	r2, r1
 8001266:	62da      	str	r2, [r3, #44]	; 0x2c
 8001268:	4b3e      	ldr	r3, [pc, #248]	; (8001364 <HAL_UART_MspInit+0x150>)
 800126a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126c:	2202      	movs	r2, #2
 800126e:	4013      	ands	r3, r2
 8001270:	60fb      	str	r3, [r7, #12]
 8001272:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> USART4_TX
    PA1     ------> USART4_RX
    PA15     ------> USART4_RTS
    PB7     ------> USART4_CTS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_15;
 8001274:	193b      	adds	r3, r7, r4
 8001276:	4a3c      	ldr	r2, [pc, #240]	; (8001368 <HAL_UART_MspInit+0x154>)
 8001278:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	193b      	adds	r3, r7, r4
 800127c:	2202      	movs	r2, #2
 800127e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	193b      	adds	r3, r7, r4
 8001282:	2200      	movs	r2, #0
 8001284:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001286:	193b      	adds	r3, r7, r4
 8001288:	2203      	movs	r2, #3
 800128a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 800128c:	193b      	adds	r3, r7, r4
 800128e:	2206      	movs	r2, #6
 8001290:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001292:	193a      	adds	r2, r7, r4
 8001294:	23a0      	movs	r3, #160	; 0xa0
 8001296:	05db      	lsls	r3, r3, #23
 8001298:	0011      	movs	r1, r2
 800129a:	0018      	movs	r0, r3
 800129c:	f000 fdbc 	bl	8001e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012a0:	193b      	adds	r3, r7, r4
 80012a2:	2202      	movs	r2, #2
 80012a4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a6:	193b      	adds	r3, r7, r4
 80012a8:	2202      	movs	r2, #2
 80012aa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ac:	193b      	adds	r3, r7, r4
 80012ae:	2201      	movs	r2, #1
 80012b0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012b2:	193b      	adds	r3, r7, r4
 80012b4:	2203      	movs	r2, #3
 80012b6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 80012b8:	193b      	adds	r3, r7, r4
 80012ba:	2206      	movs	r2, #6
 80012bc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012be:	193a      	adds	r2, r7, r4
 80012c0:	23a0      	movs	r3, #160	; 0xa0
 80012c2:	05db      	lsls	r3, r3, #23
 80012c4:	0011      	movs	r1, r2
 80012c6:	0018      	movs	r0, r3
 80012c8:	f000 fda6 	bl	8001e18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80012cc:	0021      	movs	r1, r4
 80012ce:	187b      	adds	r3, r7, r1
 80012d0:	2280      	movs	r2, #128	; 0x80
 80012d2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	187b      	adds	r3, r7, r1
 80012d6:	2202      	movs	r2, #2
 80012d8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	187b      	adds	r3, r7, r1
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e0:	187b      	adds	r3, r7, r1
 80012e2:	2203      	movs	r2, #3
 80012e4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 80012e6:	187b      	adds	r3, r7, r1
 80012e8:	2206      	movs	r2, #6
 80012ea:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ec:	187b      	adds	r3, r7, r1
 80012ee:	4a1f      	ldr	r2, [pc, #124]	; (800136c <HAL_UART_MspInit+0x158>)
 80012f0:	0019      	movs	r1, r3
 80012f2:	0010      	movs	r0, r2
 80012f4:	f000 fd90 	bl	8001e18 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART5_MspInit 1 */

  /* USER CODE END USART5_MspInit 1 */
  }

}
 80012f8:	e02d      	b.n	8001356 <HAL_UART_MspInit+0x142>
  else if(huart->Instance==USART5)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a1c      	ldr	r2, [pc, #112]	; (8001370 <HAL_UART_MspInit+0x15c>)
 8001300:	4293      	cmp	r3, r2
 8001302:	d128      	bne.n	8001356 <HAL_UART_MspInit+0x142>
    __HAL_RCC_USART5_CLK_ENABLE();
 8001304:	4b17      	ldr	r3, [pc, #92]	; (8001364 <HAL_UART_MspInit+0x150>)
 8001306:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001308:	4b16      	ldr	r3, [pc, #88]	; (8001364 <HAL_UART_MspInit+0x150>)
 800130a:	2180      	movs	r1, #128	; 0x80
 800130c:	0349      	lsls	r1, r1, #13
 800130e:	430a      	orrs	r2, r1
 8001310:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001312:	4b14      	ldr	r3, [pc, #80]	; (8001364 <HAL_UART_MspInit+0x150>)
 8001314:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <HAL_UART_MspInit+0x150>)
 8001318:	2102      	movs	r1, #2
 800131a:	430a      	orrs	r2, r1
 800131c:	62da      	str	r2, [r3, #44]	; 0x2c
 800131e:	4b11      	ldr	r3, [pc, #68]	; (8001364 <HAL_UART_MspInit+0x150>)
 8001320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001322:	2202      	movs	r2, #2
 8001324:	4013      	ands	r3, r2
 8001326:	60bb      	str	r3, [r7, #8]
 8001328:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800132a:	2114      	movs	r1, #20
 800132c:	187b      	adds	r3, r7, r1
 800132e:	2218      	movs	r2, #24
 8001330:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001332:	187b      	adds	r3, r7, r1
 8001334:	2202      	movs	r2, #2
 8001336:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001338:	187b      	adds	r3, r7, r1
 800133a:	2200      	movs	r2, #0
 800133c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133e:	187b      	adds	r3, r7, r1
 8001340:	2203      	movs	r2, #3
 8001342:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART5;
 8001344:	187b      	adds	r3, r7, r1
 8001346:	2206      	movs	r2, #6
 8001348:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800134a:	187b      	adds	r3, r7, r1
 800134c:	4a07      	ldr	r2, [pc, #28]	; (800136c <HAL_UART_MspInit+0x158>)
 800134e:	0019      	movs	r1, r3
 8001350:	0010      	movs	r0, r2
 8001352:	f000 fd61 	bl	8001e18 <HAL_GPIO_Init>
}
 8001356:	46c0      	nop			; (mov r8, r8)
 8001358:	46bd      	mov	sp, r7
 800135a:	b00b      	add	sp, #44	; 0x2c
 800135c:	bd90      	pop	{r4, r7, pc}
 800135e:	46c0      	nop			; (mov r8, r8)
 8001360:	40004c00 	.word	0x40004c00
 8001364:	40021000 	.word	0x40021000
 8001368:	00008001 	.word	0x00008001
 800136c:	50000400 	.word	0x50000400
 8001370:	40005000 	.word	0x40005000

08001374 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001378:	e7fe      	b.n	8001378 <NMI_Handler+0x4>

0800137a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800137a:	b580      	push	{r7, lr}
 800137c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800137e:	e7fe      	b.n	800137e <HardFault_Handler+0x4>

08001380 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001384:	46c0      	nop			; (mov r8, r8)
 8001386:	46bd      	mov	sp, r7
 8001388:	bd80      	pop	{r7, pc}

0800138a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800138a:	b580      	push	{r7, lr}
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800138e:	46c0      	nop			; (mov r8, r8)
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}

08001394 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001398:	f000 fc20 	bl	8001bdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800139c:	46c0      	nop			; (mov r8, r8)
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IIS2DLPC_INT1_Pin);
 80013a6:	2380      	movs	r3, #128	; 0x80
 80013a8:	005b      	lsls	r3, r3, #1
 80013aa:	0018      	movs	r0, r3
 80013ac:	f000 feec 	bl	8002188 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80013b0:	46c0      	nop			; (mov r8, r8)
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
	...

080013b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013b8:	b580      	push	{r7, lr}
 80013ba:	b086      	sub	sp, #24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013c0:	4a14      	ldr	r2, [pc, #80]	; (8001414 <_sbrk+0x5c>)
 80013c2:	4b15      	ldr	r3, [pc, #84]	; (8001418 <_sbrk+0x60>)
 80013c4:	1ad3      	subs	r3, r2, r3
 80013c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013c8:	697b      	ldr	r3, [r7, #20]
 80013ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013cc:	4b13      	ldr	r3, [pc, #76]	; (800141c <_sbrk+0x64>)
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d102      	bne.n	80013da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013d4:	4b11      	ldr	r3, [pc, #68]	; (800141c <_sbrk+0x64>)
 80013d6:	4a12      	ldr	r2, [pc, #72]	; (8001420 <_sbrk+0x68>)
 80013d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013da:	4b10      	ldr	r3, [pc, #64]	; (800141c <_sbrk+0x64>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	18d3      	adds	r3, r2, r3
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	429a      	cmp	r2, r3
 80013e6:	d207      	bcs.n	80013f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013e8:	f003 f9d6 	bl	8004798 <__errno>
 80013ec:	0003      	movs	r3, r0
 80013ee:	220c      	movs	r2, #12
 80013f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013f2:	2301      	movs	r3, #1
 80013f4:	425b      	negs	r3, r3
 80013f6:	e009      	b.n	800140c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013f8:	4b08      	ldr	r3, [pc, #32]	; (800141c <_sbrk+0x64>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013fe:	4b07      	ldr	r3, [pc, #28]	; (800141c <_sbrk+0x64>)
 8001400:	681a      	ldr	r2, [r3, #0]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	18d2      	adds	r2, r2, r3
 8001406:	4b05      	ldr	r3, [pc, #20]	; (800141c <_sbrk+0x64>)
 8001408:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800140a:	68fb      	ldr	r3, [r7, #12]
}
 800140c:	0018      	movs	r0, r3
 800140e:	46bd      	mov	sp, r7
 8001410:	b006      	add	sp, #24
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20005000 	.word	0x20005000
 8001418:	00000400 	.word	0x00000400
 800141c:	20000330 	.word	0x20000330
 8001420:	20000480 	.word	0x20000480

08001424 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001428:	46c0      	nop			; (mov r8, r8)
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
	...

08001430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001430:	480d      	ldr	r0, [pc, #52]	; (8001468 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001432:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001434:	480d      	ldr	r0, [pc, #52]	; (800146c <LoopForever+0x6>)
  ldr r1, =_edata
 8001436:	490e      	ldr	r1, [pc, #56]	; (8001470 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001438:	4a0e      	ldr	r2, [pc, #56]	; (8001474 <LoopForever+0xe>)
  movs r3, #0
 800143a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800143c:	e002      	b.n	8001444 <LoopCopyDataInit>

0800143e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001442:	3304      	adds	r3, #4

08001444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001448:	d3f9      	bcc.n	800143e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800144a:	4a0b      	ldr	r2, [pc, #44]	; (8001478 <LoopForever+0x12>)
  ldr r4, =_ebss
 800144c:	4c0b      	ldr	r4, [pc, #44]	; (800147c <LoopForever+0x16>)
  movs r3, #0
 800144e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001450:	e001      	b.n	8001456 <LoopFillZerobss>

08001452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001454:	3204      	adds	r2, #4

08001456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001458:	d3fb      	bcc.n	8001452 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800145a:	f7ff ffe3 	bl	8001424 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800145e:	f003 f9a1 	bl	80047a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001462:	f7ff f91d 	bl	80006a0 <main>

08001466 <LoopForever>:

LoopForever:
    b LoopForever
 8001466:	e7fe      	b.n	8001466 <LoopForever>
   ldr   r0, =_estack
 8001468:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 800146c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001470:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001474:	080052d4 	.word	0x080052d4
  ldr r2, =_sbss
 8001478:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 800147c:	20000480 	.word	0x20000480

08001480 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001480:	e7fe      	b.n	8001480 <ADC1_COMP_IRQHandler>

08001482 <iis2dlpc_read_reg>:
  *
  */
int32_t iis2dlpc_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8001482:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001484:	b087      	sub	sp, #28
 8001486:	af00      	add	r7, sp, #0
 8001488:	60f8      	str	r0, [r7, #12]
 800148a:	0008      	movs	r0, r1
 800148c:	607a      	str	r2, [r7, #4]
 800148e:	0019      	movs	r1, r3
 8001490:	260b      	movs	r6, #11
 8001492:	19bb      	adds	r3, r7, r6
 8001494:	1c02      	adds	r2, r0, #0
 8001496:	701a      	strb	r2, [r3, #0]
 8001498:	2508      	movs	r5, #8
 800149a:	197b      	adds	r3, r7, r5
 800149c:	1c0a      	adds	r2, r1, #0
 800149e:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	685c      	ldr	r4, [r3, #4]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6898      	ldr	r0, [r3, #8]
 80014a8:	197b      	adds	r3, r7, r5
 80014aa:	881d      	ldrh	r5, [r3, #0]
 80014ac:	687a      	ldr	r2, [r7, #4]
 80014ae:	19bb      	adds	r3, r7, r6
 80014b0:	7819      	ldrb	r1, [r3, #0]
 80014b2:	002b      	movs	r3, r5
 80014b4:	47a0      	blx	r4
 80014b6:	0003      	movs	r3, r0
 80014b8:	617b      	str	r3, [r7, #20]

  return ret;
 80014ba:	697b      	ldr	r3, [r7, #20]
}
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	b007      	add	sp, #28
 80014c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080014c4 <iis2dlpc_write_reg>:
  *
  */
int32_t iis2dlpc_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                           uint8_t *data,
                           uint16_t len)
{
 80014c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c6:	b087      	sub	sp, #28
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	60f8      	str	r0, [r7, #12]
 80014cc:	0008      	movs	r0, r1
 80014ce:	607a      	str	r2, [r7, #4]
 80014d0:	0019      	movs	r1, r3
 80014d2:	260b      	movs	r6, #11
 80014d4:	19bb      	adds	r3, r7, r6
 80014d6:	1c02      	adds	r2, r0, #0
 80014d8:	701a      	strb	r2, [r3, #0]
 80014da:	2508      	movs	r5, #8
 80014dc:	197b      	adds	r3, r7, r5
 80014de:	1c0a      	adds	r2, r1, #0
 80014e0:	801a      	strh	r2, [r3, #0]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	681c      	ldr	r4, [r3, #0]
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	6898      	ldr	r0, [r3, #8]
 80014ea:	197b      	adds	r3, r7, r5
 80014ec:	881d      	ldrh	r5, [r3, #0]
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	19bb      	adds	r3, r7, r6
 80014f2:	7819      	ldrb	r1, [r3, #0]
 80014f4:	002b      	movs	r3, r5
 80014f6:	47a0      	blx	r4
 80014f8:	0003      	movs	r3, r0
 80014fa:	617b      	str	r3, [r7, #20]

  return ret;
 80014fc:	697b      	ldr	r3, [r7, #20]
}
 80014fe:	0018      	movs	r0, r3
 8001500:	46bd      	mov	sp, r7
 8001502:	b007      	add	sp, #28
 8001504:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001506 <iis2dlpc_power_mode_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_power_mode_set(stmdev_ctx_t *ctx,
                                iis2dlpc_mode_t val)
{
 8001506:	b590      	push	{r4, r7, lr}
 8001508:	b087      	sub	sp, #28
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
 800150e:	000a      	movs	r2, r1
 8001510:	1cfb      	adds	r3, r7, #3
 8001512:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl6_t ctrl6;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8001514:	2410      	movs	r4, #16
 8001516:	193a      	adds	r2, r7, r4
 8001518:	6878      	ldr	r0, [r7, #4]
 800151a:	2301      	movs	r3, #1
 800151c:	2120      	movs	r1, #32
 800151e:	f7ff ffb0 	bl	8001482 <iis2dlpc_read_reg>
 8001522:	0003      	movs	r3, r0
 8001524:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 8001526:	697b      	ldr	r3, [r7, #20]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d129      	bne.n	8001580 <iis2dlpc_power_mode_set+0x7a>
  {
    ctrl1.mode = ((uint8_t) val & 0x0CU) >> 2;
 800152c:	1cfb      	adds	r3, r7, #3
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	089b      	lsrs	r3, r3, #2
 8001532:	1c1a      	adds	r2, r3, #0
 8001534:	2303      	movs	r3, #3
 8001536:	4013      	ands	r3, r2
 8001538:	b2da      	uxtb	r2, r3
 800153a:	193b      	adds	r3, r7, r4
 800153c:	2103      	movs	r1, #3
 800153e:	400a      	ands	r2, r1
 8001540:	0090      	lsls	r0, r2, #2
 8001542:	781a      	ldrb	r2, [r3, #0]
 8001544:	210c      	movs	r1, #12
 8001546:	438a      	bics	r2, r1
 8001548:	1c11      	adds	r1, r2, #0
 800154a:	1c02      	adds	r2, r0, #0
 800154c:	430a      	orrs	r2, r1
 800154e:	701a      	strb	r2, [r3, #0]
    ctrl1.lp_mode = (uint8_t) val & 0x03U ;
 8001550:	1cfb      	adds	r3, r7, #3
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	2203      	movs	r2, #3
 8001556:	4013      	ands	r3, r2
 8001558:	b2da      	uxtb	r2, r3
 800155a:	193b      	adds	r3, r7, r4
 800155c:	2103      	movs	r1, #3
 800155e:	400a      	ands	r2, r1
 8001560:	0010      	movs	r0, r2
 8001562:	781a      	ldrb	r2, [r3, #0]
 8001564:	2103      	movs	r1, #3
 8001566:	438a      	bics	r2, r1
 8001568:	1c11      	adds	r1, r2, #0
 800156a:	1c02      	adds	r2, r0, #0
 800156c:	430a      	orrs	r2, r1
 800156e:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8001570:	193a      	adds	r2, r7, r4
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	2301      	movs	r3, #1
 8001576:	2120      	movs	r1, #32
 8001578:	f7ff ffa4 	bl	80014c4 <iis2dlpc_write_reg>
 800157c:	0003      	movs	r3, r0
 800157e:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d108      	bne.n	8001598 <iis2dlpc_power_mode_set+0x92>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8001586:	230c      	movs	r3, #12
 8001588:	18fa      	adds	r2, r7, r3
 800158a:	6878      	ldr	r0, [r7, #4]
 800158c:	2301      	movs	r3, #1
 800158e:	2125      	movs	r1, #37	; 0x25
 8001590:	f7ff ff77 	bl	8001482 <iis2dlpc_read_reg>
 8001594:	0003      	movs	r3, r0
 8001596:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d11a      	bne.n	80015d4 <iis2dlpc_power_mode_set+0xce>
  {
    ctrl6.low_noise = ((uint8_t) val & 0x10U) >> 4;
 800159e:	1cfb      	adds	r3, r7, #3
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	091b      	lsrs	r3, r3, #4
 80015a4:	1c1a      	adds	r2, r3, #0
 80015a6:	2301      	movs	r3, #1
 80015a8:	4013      	ands	r3, r2
 80015aa:	b2da      	uxtb	r2, r3
 80015ac:	240c      	movs	r4, #12
 80015ae:	193b      	adds	r3, r7, r4
 80015b0:	2101      	movs	r1, #1
 80015b2:	400a      	ands	r2, r1
 80015b4:	0090      	lsls	r0, r2, #2
 80015b6:	781a      	ldrb	r2, [r3, #0]
 80015b8:	2104      	movs	r1, #4
 80015ba:	438a      	bics	r2, r1
 80015bc:	1c11      	adds	r1, r2, #0
 80015be:	1c02      	adds	r2, r0, #0
 80015c0:	430a      	orrs	r2, r1
 80015c2:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 80015c4:	193a      	adds	r2, r7, r4
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	2301      	movs	r3, #1
 80015ca:	2125      	movs	r1, #37	; 0x25
 80015cc:	f7ff ff7a 	bl	80014c4 <iis2dlpc_write_reg>
 80015d0:	0003      	movs	r3, r0
 80015d2:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 80015d4:	697b      	ldr	r3, [r7, #20]
}
 80015d6:	0018      	movs	r0, r3
 80015d8:	46bd      	mov	sp, r7
 80015da:	b007      	add	sp, #28
 80015dc:	bd90      	pop	{r4, r7, pc}

080015de <iis2dlpc_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_data_rate_set(stmdev_ctx_t *ctx, iis2dlpc_odr_t val)
{
 80015de:	b590      	push	{r4, r7, lr}
 80015e0:	b087      	sub	sp, #28
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
 80015e6:	000a      	movs	r2, r1
 80015e8:	1cfb      	adds	r3, r7, #3
 80015ea:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl1_t ctrl1;
  iis2dlpc_ctrl3_t ctrl3;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 80015ec:	2410      	movs	r4, #16
 80015ee:	193a      	adds	r2, r7, r4
 80015f0:	6878      	ldr	r0, [r7, #4]
 80015f2:	2301      	movs	r3, #1
 80015f4:	2120      	movs	r1, #32
 80015f6:	f7ff ff44 	bl	8001482 <iis2dlpc_read_reg>
 80015fa:	0003      	movs	r3, r0
 80015fc:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d115      	bne.n	8001630 <iis2dlpc_data_rate_set+0x52>
  {
    ctrl1.odr = (uint8_t) val;
 8001604:	1cfb      	adds	r3, r7, #3
 8001606:	781b      	ldrb	r3, [r3, #0]
 8001608:	220f      	movs	r2, #15
 800160a:	4013      	ands	r3, r2
 800160c:	b2da      	uxtb	r2, r3
 800160e:	193b      	adds	r3, r7, r4
 8001610:	0110      	lsls	r0, r2, #4
 8001612:	781a      	ldrb	r2, [r3, #0]
 8001614:	210f      	movs	r1, #15
 8001616:	400a      	ands	r2, r1
 8001618:	1c11      	adds	r1, r2, #0
 800161a:	1c02      	adds	r2, r0, #0
 800161c:	430a      	orrs	r2, r1
 800161e:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL1, (uint8_t *) &ctrl1, 1);
 8001620:	193a      	adds	r2, r7, r4
 8001622:	6878      	ldr	r0, [r7, #4]
 8001624:	2301      	movs	r3, #1
 8001626:	2120      	movs	r1, #32
 8001628:	f7ff ff4c 	bl	80014c4 <iis2dlpc_write_reg>
 800162c:	0003      	movs	r3, r0
 800162e:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001630:	697b      	ldr	r3, [r7, #20]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d108      	bne.n	8001648 <iis2dlpc_data_rate_set+0x6a>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 8001636:	230c      	movs	r3, #12
 8001638:	18fa      	adds	r2, r7, r3
 800163a:	6878      	ldr	r0, [r7, #4]
 800163c:	2301      	movs	r3, #1
 800163e:	2122      	movs	r1, #34	; 0x22
 8001640:	f7ff ff1f 	bl	8001482 <iis2dlpc_read_reg>
 8001644:	0003      	movs	r3, r0
 8001646:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d11a      	bne.n	8001684 <iis2dlpc_data_rate_set+0xa6>
  {
    ctrl3.slp_mode = ((uint8_t) val & 0x30U) >> 4;
 800164e:	1cfb      	adds	r3, r7, #3
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	091b      	lsrs	r3, r3, #4
 8001654:	1c1a      	adds	r2, r3, #0
 8001656:	2303      	movs	r3, #3
 8001658:	4013      	ands	r3, r2
 800165a:	b2da      	uxtb	r2, r3
 800165c:	240c      	movs	r4, #12
 800165e:	193b      	adds	r3, r7, r4
 8001660:	2103      	movs	r1, #3
 8001662:	400a      	ands	r2, r1
 8001664:	0010      	movs	r0, r2
 8001666:	781a      	ldrb	r2, [r3, #0]
 8001668:	2103      	movs	r1, #3
 800166a:	438a      	bics	r2, r1
 800166c:	1c11      	adds	r1, r2, #0
 800166e:	1c02      	adds	r2, r0, #0
 8001670:	430a      	orrs	r2, r1
 8001672:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &ctrl3, 1);
 8001674:	193a      	adds	r2, r7, r4
 8001676:	6878      	ldr	r0, [r7, #4]
 8001678:	2301      	movs	r3, #1
 800167a:	2122      	movs	r1, #34	; 0x22
 800167c:	f7ff ff22 	bl	80014c4 <iis2dlpc_write_reg>
 8001680:	0003      	movs	r3, r0
 8001682:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 8001684:	697b      	ldr	r3, [r7, #20]
}
 8001686:	0018      	movs	r0, r3
 8001688:	46bd      	mov	sp, r7
 800168a:	b007      	add	sp, #28
 800168c:	bd90      	pop	{r4, r7, pc}

0800168e <iis2dlpc_full_scale_set>:
  * @param  val      change the values of fs in reg CTRL6
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_full_scale_set(stmdev_ctx_t *ctx, iis2dlpc_fs_t val)
{
 800168e:	b590      	push	{r4, r7, lr}
 8001690:	b085      	sub	sp, #20
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
 8001696:	000a      	movs	r2, r1
 8001698:	1cfb      	adds	r3, r7, #3
 800169a:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl6_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 800169c:	2408      	movs	r4, #8
 800169e:	193a      	adds	r2, r7, r4
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	2301      	movs	r3, #1
 80016a4:	2125      	movs	r1, #37	; 0x25
 80016a6:	f7ff feec 	bl	8001482 <iis2dlpc_read_reg>
 80016aa:	0003      	movs	r3, r0
 80016ac:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d117      	bne.n	80016e4 <iis2dlpc_full_scale_set+0x56>
  {
    reg.fs = (uint8_t) val;
 80016b4:	1cfb      	adds	r3, r7, #3
 80016b6:	781b      	ldrb	r3, [r3, #0]
 80016b8:	2203      	movs	r2, #3
 80016ba:	4013      	ands	r3, r2
 80016bc:	b2da      	uxtb	r2, r3
 80016be:	193b      	adds	r3, r7, r4
 80016c0:	2103      	movs	r1, #3
 80016c2:	400a      	ands	r2, r1
 80016c4:	0110      	lsls	r0, r2, #4
 80016c6:	781a      	ldrb	r2, [r3, #0]
 80016c8:	2130      	movs	r1, #48	; 0x30
 80016ca:	438a      	bics	r2, r1
 80016cc:	1c11      	adds	r1, r2, #0
 80016ce:	1c02      	adds	r2, r0, #0
 80016d0:	430a      	orrs	r2, r1
 80016d2:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &reg, 1);
 80016d4:	193a      	adds	r2, r7, r4
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	2301      	movs	r3, #1
 80016da:	2125      	movs	r1, #37	; 0x25
 80016dc:	f7ff fef2 	bl	80014c4 <iis2dlpc_write_reg>
 80016e0:	0003      	movs	r3, r0
 80016e2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80016e4:	68fb      	ldr	r3, [r7, #12]
}
 80016e6:	0018      	movs	r0, r3
 80016e8:	46bd      	mov	sp, r7
 80016ea:	b005      	add	sp, #20
 80016ec:	bd90      	pop	{r4, r7, pc}

080016ee <iis2dlpc_all_sources_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_all_sources_get(stmdev_ctx_t *ctx,
                                 iis2dlpc_all_sources_t *val)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	b084      	sub	sp, #16
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
 80016f6:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_STATUS_DUP, (uint8_t *) val, 5);
 80016f8:	683a      	ldr	r2, [r7, #0]
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	2305      	movs	r3, #5
 80016fe:	2137      	movs	r1, #55	; 0x37
 8001700:	f7ff febf 	bl	8001482 <iis2dlpc_read_reg>
 8001704:	0003      	movs	r3, r0
 8001706:	60fb      	str	r3, [r7, #12]

  return ret;
 8001708:	68fb      	ldr	r3, [r7, #12]
}
 800170a:	0018      	movs	r0, r3
 800170c:	46bd      	mov	sp, r7
 800170e:	b004      	add	sp, #16
 8001710:	bd80      	pop	{r7, pc}

08001712 <iis2dlpc_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8001712:	b590      	push	{r4, r7, lr}
 8001714:	b085      	sub	sp, #20
 8001716:	af00      	add	r7, sp, #0
 8001718:	6078      	str	r0, [r7, #4]
 800171a:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_OUT_T_L, buff, 2);
 800171c:	2408      	movs	r4, #8
 800171e:	193a      	adds	r2, r7, r4
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	2302      	movs	r3, #2
 8001724:	210d      	movs	r1, #13
 8001726:	f7ff feac 	bl	8001482 <iis2dlpc_read_reg>
 800172a:	0003      	movs	r3, r0
 800172c:	60fb      	str	r3, [r7, #12]
  *val = (int16_t)buff[1];
 800172e:	0021      	movs	r1, r4
 8001730:	187b      	adds	r3, r7, r1
 8001732:	785b      	ldrb	r3, [r3, #1]
 8001734:	b21a      	sxth	r2, r3
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	2200      	movs	r2, #0
 800173e:	5e9b      	ldrsh	r3, [r3, r2]
 8001740:	b29b      	uxth	r3, r3
 8001742:	021b      	lsls	r3, r3, #8
 8001744:	b29a      	uxth	r2, r3
 8001746:	187b      	adds	r3, r7, r1
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	b29b      	uxth	r3, r3
 800174c:	18d3      	adds	r3, r2, r3
 800174e:	b29b      	uxth	r3, r3
 8001750:	b21a      	sxth	r2, r3
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	801a      	strh	r2, [r3, #0]

  return ret;
 8001756:	68fb      	ldr	r3, [r7, #12]
}
 8001758:	0018      	movs	r0, r3
 800175a:	46bd      	mov	sp, r7
 800175c:	b005      	add	sp, #20
 800175e:	bd90      	pop	{r4, r7, pc}

08001760 <iis2dlpc_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WHO_AM_I, buff, 1);
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	6878      	ldr	r0, [r7, #4]
 800176e:	2301      	movs	r3, #1
 8001770:	210f      	movs	r1, #15
 8001772:	f7ff fe86 	bl	8001482 <iis2dlpc_read_reg>
 8001776:	0003      	movs	r3, r0
 8001778:	60fb      	str	r3, [r7, #12]

  return ret;
 800177a:	68fb      	ldr	r3, [r7, #12]
}
 800177c:	0018      	movs	r0, r3
 800177e:	46bd      	mov	sp, r7
 8001780:	b004      	add	sp, #16
 8001782:	bd80      	pop	{r7, pc}

08001784 <iis2dlpc_reset_set>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001784:	b590      	push	{r4, r7, lr}
 8001786:	b085      	sub	sp, #20
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	000a      	movs	r2, r1
 800178e:	1cfb      	adds	r3, r7, #3
 8001790:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl2_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 8001792:	2408      	movs	r4, #8
 8001794:	193a      	adds	r2, r7, r4
 8001796:	6878      	ldr	r0, [r7, #4]
 8001798:	2301      	movs	r3, #1
 800179a:	2121      	movs	r1, #33	; 0x21
 800179c:	f7ff fe71 	bl	8001482 <iis2dlpc_read_reg>
 80017a0:	0003      	movs	r3, r0
 80017a2:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d117      	bne.n	80017da <iis2dlpc_reset_set+0x56>
  {
    reg.soft_reset = val;
 80017aa:	1cfb      	adds	r3, r7, #3
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	2201      	movs	r2, #1
 80017b0:	4013      	ands	r3, r2
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	193b      	adds	r3, r7, r4
 80017b6:	2101      	movs	r1, #1
 80017b8:	400a      	ands	r2, r1
 80017ba:	0190      	lsls	r0, r2, #6
 80017bc:	781a      	ldrb	r2, [r3, #0]
 80017be:	2140      	movs	r1, #64	; 0x40
 80017c0:	438a      	bics	r2, r1
 80017c2:	1c11      	adds	r1, r2, #0
 80017c4:	1c02      	adds	r2, r0, #0
 80017c6:	430a      	orrs	r2, r1
 80017c8:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 80017ca:	193a      	adds	r2, r7, r4
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	2301      	movs	r3, #1
 80017d0:	2121      	movs	r1, #33	; 0x21
 80017d2:	f7ff fe77 	bl	80014c4 <iis2dlpc_write_reg>
 80017d6:	0003      	movs	r3, r0
 80017d8:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80017da:	68fb      	ldr	r3, [r7, #12]
}
 80017dc:	0018      	movs	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	b005      	add	sp, #20
 80017e2:	bd90      	pop	{r4, r7, pc}

080017e4 <iis2dlpc_reset_get>:
  * @param  val      change the values of soft_reset in reg CTRL2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80017e4:	b590      	push	{r4, r7, lr}
 80017e6:	b085      	sub	sp, #20
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl2_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL2, (uint8_t *) &reg, 1);
 80017ee:	2408      	movs	r4, #8
 80017f0:	193a      	adds	r2, r7, r4
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	2301      	movs	r3, #1
 80017f6:	2121      	movs	r1, #33	; 0x21
 80017f8:	f7ff fe43 	bl	8001482 <iis2dlpc_read_reg>
 80017fc:	0003      	movs	r3, r0
 80017fe:	60fb      	str	r3, [r7, #12]
  *val = reg.soft_reset;
 8001800:	193b      	adds	r3, r7, r4
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	065b      	lsls	r3, r3, #25
 8001806:	0fdb      	lsrs	r3, r3, #31
 8001808:	b2db      	uxtb	r3, r3
 800180a:	001a      	movs	r2, r3
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	701a      	strb	r2, [r3, #0]

  return ret;
 8001810:	68fb      	ldr	r3, [r7, #12]
}
 8001812:	0018      	movs	r0, r3
 8001814:	46bd      	mov	sp, r7
 8001816:	b005      	add	sp, #20
 8001818:	bd90      	pop	{r4, r7, pc}

0800181a <iis2dlpc_filter_path_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_filter_path_set(stmdev_ctx_t *ctx,
                                 iis2dlpc_fds_t val)
{
 800181a:	b590      	push	{r4, r7, lr}
 800181c:	b087      	sub	sp, #28
 800181e:	af00      	add	r7, sp, #0
 8001820:	6078      	str	r0, [r7, #4]
 8001822:	000a      	movs	r2, r1
 8001824:	1cfb      	adds	r3, r7, #3
 8001826:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl6_t ctrl6;
  iis2dlpc_ctrl7_t ctrl_reg7;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8001828:	2410      	movs	r4, #16
 800182a:	193a      	adds	r2, r7, r4
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	2301      	movs	r3, #1
 8001830:	2125      	movs	r1, #37	; 0x25
 8001832:	f7ff fe26 	bl	8001482 <iis2dlpc_read_reg>
 8001836:	0003      	movs	r3, r0
 8001838:	617b      	str	r3, [r7, #20]

  if (ret == 0)
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d119      	bne.n	8001874 <iis2dlpc_filter_path_set+0x5a>
  {
    ctrl6.fds = ((uint8_t) val & 0x10U) >> 4;
 8001840:	1cfb      	adds	r3, r7, #3
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	091b      	lsrs	r3, r3, #4
 8001846:	1c1a      	adds	r2, r3, #0
 8001848:	2301      	movs	r3, #1
 800184a:	4013      	ands	r3, r2
 800184c:	b2da      	uxtb	r2, r3
 800184e:	193b      	adds	r3, r7, r4
 8001850:	2101      	movs	r1, #1
 8001852:	400a      	ands	r2, r1
 8001854:	00d0      	lsls	r0, r2, #3
 8001856:	781a      	ldrb	r2, [r3, #0]
 8001858:	2108      	movs	r1, #8
 800185a:	438a      	bics	r2, r1
 800185c:	1c11      	adds	r1, r2, #0
 800185e:	1c02      	adds	r2, r0, #0
 8001860:	430a      	orrs	r2, r1
 8001862:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL6, (uint8_t *) &ctrl6, 1);
 8001864:	193a      	adds	r2, r7, r4
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	2301      	movs	r3, #1
 800186a:	2125      	movs	r1, #37	; 0x25
 800186c:	f7ff fe2a 	bl	80014c4 <iis2dlpc_write_reg>
 8001870:	0003      	movs	r3, r0
 8001872:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d108      	bne.n	800188c <iis2dlpc_filter_path_set+0x72>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL7, (uint8_t *) &ctrl_reg7, 1);
 800187a:	230c      	movs	r3, #12
 800187c:	18fa      	adds	r2, r7, r3
 800187e:	6878      	ldr	r0, [r7, #4]
 8001880:	2301      	movs	r3, #1
 8001882:	213f      	movs	r1, #63	; 0x3f
 8001884:	f7ff fdfd 	bl	8001482 <iis2dlpc_read_reg>
 8001888:	0003      	movs	r3, r0
 800188a:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d118      	bne.n	80018c4 <iis2dlpc_filter_path_set+0xaa>
  {
    ctrl_reg7.usr_off_on_out = (uint8_t) val & 0x01U;
 8001892:	1cfb      	adds	r3, r7, #3
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2201      	movs	r2, #1
 8001898:	4013      	ands	r3, r2
 800189a:	b2da      	uxtb	r2, r3
 800189c:	240c      	movs	r4, #12
 800189e:	193b      	adds	r3, r7, r4
 80018a0:	2101      	movs	r1, #1
 80018a2:	400a      	ands	r2, r1
 80018a4:	0110      	lsls	r0, r2, #4
 80018a6:	781a      	ldrb	r2, [r3, #0]
 80018a8:	2110      	movs	r1, #16
 80018aa:	438a      	bics	r2, r1
 80018ac:	1c11      	adds	r1, r2, #0
 80018ae:	1c02      	adds	r2, r0, #0
 80018b0:	430a      	orrs	r2, r1
 80018b2:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL7, (uint8_t *) &ctrl_reg7, 1);
 80018b4:	193a      	adds	r2, r7, r4
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	2301      	movs	r3, #1
 80018ba:	213f      	movs	r1, #63	; 0x3f
 80018bc:	f7ff fe02 	bl	80014c4 <iis2dlpc_write_reg>
 80018c0:	0003      	movs	r3, r0
 80018c2:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 80018c4:	697b      	ldr	r3, [r7, #20]
}
 80018c6:	0018      	movs	r0, r3
 80018c8:	46bd      	mov	sp, r7
 80018ca:	b007      	add	sp, #28
 80018cc:	bd90      	pop	{r4, r7, pc}

080018ce <iis2dlpc_int_notification_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_int_notification_set(stmdev_ctx_t *ctx,
                                      iis2dlpc_lir_t val)
{
 80018ce:	b590      	push	{r4, r7, lr}
 80018d0:	b085      	sub	sp, #20
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	000a      	movs	r2, r1
 80018d8:	1cfb      	adds	r3, r7, #3
 80018da:	701a      	strb	r2, [r3, #0]
  iis2dlpc_ctrl3_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &reg, 1);
 80018dc:	2408      	movs	r4, #8
 80018de:	193a      	adds	r2, r7, r4
 80018e0:	6878      	ldr	r0, [r7, #4]
 80018e2:	2301      	movs	r3, #1
 80018e4:	2122      	movs	r1, #34	; 0x22
 80018e6:	f7ff fdcc 	bl	8001482 <iis2dlpc_read_reg>
 80018ea:	0003      	movs	r3, r0
 80018ec:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d117      	bne.n	8001924 <iis2dlpc_int_notification_set+0x56>
  {
    reg.lir = (uint8_t) val;
 80018f4:	1cfb      	adds	r3, r7, #3
 80018f6:	781b      	ldrb	r3, [r3, #0]
 80018f8:	2201      	movs	r2, #1
 80018fa:	4013      	ands	r3, r2
 80018fc:	b2da      	uxtb	r2, r3
 80018fe:	193b      	adds	r3, r7, r4
 8001900:	2101      	movs	r1, #1
 8001902:	400a      	ands	r2, r1
 8001904:	0110      	lsls	r0, r2, #4
 8001906:	781a      	ldrb	r2, [r3, #0]
 8001908:	2110      	movs	r1, #16
 800190a:	438a      	bics	r2, r1
 800190c:	1c11      	adds	r1, r2, #0
 800190e:	1c02      	adds	r2, r0, #0
 8001910:	430a      	orrs	r2, r1
 8001912:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL3, (uint8_t *) &reg, 1);
 8001914:	193a      	adds	r2, r7, r4
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	2301      	movs	r3, #1
 800191a:	2122      	movs	r1, #34	; 0x22
 800191c:	f7ff fdd2 	bl	80014c4 <iis2dlpc_write_reg>
 8001920:	0003      	movs	r3, r0
 8001922:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001924:	68fb      	ldr	r3, [r7, #12]
}
 8001926:	0018      	movs	r0, r3
 8001928:	46bd      	mov	sp, r7
 800192a:	b005      	add	sp, #20
 800192c:	bd90      	pop	{r4, r7, pc}

0800192e <iis2dlpc_pin_int1_route_set>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_pin_int1_route_set(stmdev_ctx_t *ctx,
                                    iis2dlpc_ctrl4_int1_pad_ctrl_t *val)
{
 800192e:	b580      	push	{r7, lr}
 8001930:	b086      	sub	sp, #24
 8001932:	af00      	add	r7, sp, #0
 8001934:	6078      	str	r0, [r7, #4]
 8001936:	6039      	str	r1, [r7, #0]
  iis2dlpc_ctrl5_int2_pad_ctrl_t ctrl5_int2_pad_ctrl;
  iis2dlpc_ctrl7_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL5_INT2_PAD_CTRL,
 8001938:	2310      	movs	r3, #16
 800193a:	18fa      	adds	r2, r7, r3
 800193c:	6878      	ldr	r0, [r7, #4]
 800193e:	2301      	movs	r3, #1
 8001940:	2124      	movs	r1, #36	; 0x24
 8001942:	f7ff fd9e 	bl	8001482 <iis2dlpc_read_reg>
 8001946:	0003      	movs	r3, r0
 8001948:	617b      	str	r3, [r7, #20]
                          (uint8_t *) &ctrl5_int2_pad_ctrl, 1);

  if (ret == 0)
 800194a:	697b      	ldr	r3, [r7, #20]
 800194c:	2b00      	cmp	r3, #0
 800194e:	d108      	bne.n	8001962 <iis2dlpc_pin_int1_route_set+0x34>
  {
    ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL7, (uint8_t *) &reg, 1);
 8001950:	230c      	movs	r3, #12
 8001952:	18fa      	adds	r2, r7, r3
 8001954:	6878      	ldr	r0, [r7, #4]
 8001956:	2301      	movs	r3, #1
 8001958:	213f      	movs	r1, #63	; 0x3f
 800195a:	f7ff fd92 	bl	8001482 <iis2dlpc_read_reg>
 800195e:	0003      	movs	r3, r0
 8001960:	617b      	str	r3, [r7, #20]
  }

  if (ret == 0)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d146      	bne.n	80019f6 <iis2dlpc_pin_int1_route_set+0xc8>
  {
    if ((ctrl5_int2_pad_ctrl.int2_sleep_state
 8001968:	2110      	movs	r1, #16
 800196a:	187b      	adds	r3, r7, r1
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	061b      	lsls	r3, r3, #24
 8001970:	0fdb      	lsrs	r3, r3, #31
 8001972:	b2da      	uxtb	r2, r3
         | ctrl5_int2_pad_ctrl.int2_sleep_chg
 8001974:	187b      	adds	r3, r7, r1
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	065b      	lsls	r3, r3, #25
 800197a:	0fdb      	lsrs	r3, r3, #31
 800197c:	b2db      	uxtb	r3, r3
 800197e:	4313      	orrs	r3, r2
 8001980:	b2da      	uxtb	r2, r3
         | val->int1_tap
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	781b      	ldrb	r3, [r3, #0]
 8001986:	071b      	lsls	r3, r3, #28
 8001988:	0fdb      	lsrs	r3, r3, #31
 800198a:	b2db      	uxtb	r3, r3
 800198c:	4313      	orrs	r3, r2
 800198e:	b2da      	uxtb	r2, r3
         | val->int1_ff
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	06db      	lsls	r3, r3, #27
 8001996:	0fdb      	lsrs	r3, r3, #31
 8001998:	b2db      	uxtb	r3, r3
 800199a:	4313      	orrs	r3, r2
 800199c:	b2da      	uxtb	r2, r3
         | val->int1_wu
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	069b      	lsls	r3, r3, #26
 80019a4:	0fdb      	lsrs	r3, r3, #31
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	4313      	orrs	r3, r2
 80019aa:	b2da      	uxtb	r2, r3
         | val->int1_single_tap
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	065b      	lsls	r3, r3, #25
 80019b2:	0fdb      	lsrs	r3, r3, #31
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	4313      	orrs	r3, r2
 80019b8:	b2da      	uxtb	r2, r3
         | val->int1_6d) != PROPERTY_DISABLE)
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	061b      	lsls	r3, r3, #24
 80019c0:	0fdb      	lsrs	r3, r3, #31
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	4313      	orrs	r3, r2
 80019c6:	b2db      	uxtb	r3, r3
    if ((ctrl5_int2_pad_ctrl.int2_sleep_state
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d006      	beq.n	80019da <iis2dlpc_pin_int1_route_set+0xac>
    {
      reg.interrupts_enable = PROPERTY_ENABLE;
 80019cc:	230c      	movs	r3, #12
 80019ce:	18fb      	adds	r3, r7, r3
 80019d0:	781a      	ldrb	r2, [r3, #0]
 80019d2:	2120      	movs	r1, #32
 80019d4:	430a      	orrs	r2, r1
 80019d6:	701a      	strb	r2, [r3, #0]
 80019d8:	e005      	b.n	80019e6 <iis2dlpc_pin_int1_route_set+0xb8>
    }

    else
    {
      reg.interrupts_enable = PROPERTY_DISABLE;
 80019da:	230c      	movs	r3, #12
 80019dc:	18fb      	adds	r3, r7, r3
 80019de:	781a      	ldrb	r2, [r3, #0]
 80019e0:	2120      	movs	r1, #32
 80019e2:	438a      	bics	r2, r1
 80019e4:	701a      	strb	r2, [r3, #0]
    }

    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL4_INT1_PAD_CTRL,
 80019e6:	683a      	ldr	r2, [r7, #0]
 80019e8:	6878      	ldr	r0, [r7, #4]
 80019ea:	2301      	movs	r3, #1
 80019ec:	2123      	movs	r1, #35	; 0x23
 80019ee:	f7ff fd69 	bl	80014c4 <iis2dlpc_write_reg>
 80019f2:	0003      	movs	r3, r0
 80019f4:	617b      	str	r3, [r7, #20]
                             (uint8_t *) val, 1);
  }

  if (ret == 0)
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d108      	bne.n	8001a0e <iis2dlpc_pin_int1_route_set+0xe0>
  {
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_CTRL7, (uint8_t *) &reg, 1);
 80019fc:	230c      	movs	r3, #12
 80019fe:	18fa      	adds	r2, r7, r3
 8001a00:	6878      	ldr	r0, [r7, #4]
 8001a02:	2301      	movs	r3, #1
 8001a04:	213f      	movs	r1, #63	; 0x3f
 8001a06:	f7ff fd5d 	bl	80014c4 <iis2dlpc_write_reg>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	617b      	str	r3, [r7, #20]
  else
  {
    ret = ret;
  }

  return ret;
 8001a0e:	697b      	ldr	r3, [r7, #20]
}
 8001a10:	0018      	movs	r0, r3
 8001a12:	46bd      	mov	sp, r7
 8001a14:	b006      	add	sp, #24
 8001a16:	bd80      	pop	{r7, pc}

08001a18 <iis2dlpc_pin_int1_route_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_pin_int1_route_get(stmdev_ctx_t *ctx,
                                    iis2dlpc_ctrl4_int1_pad_ctrl_t *val)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b084      	sub	sp, #16
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
 8001a20:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_CTRL4_INT1_PAD_CTRL,
 8001a22:	683a      	ldr	r2, [r7, #0]
 8001a24:	6878      	ldr	r0, [r7, #4]
 8001a26:	2301      	movs	r3, #1
 8001a28:	2123      	movs	r1, #35	; 0x23
 8001a2a:	f7ff fd2a 	bl	8001482 <iis2dlpc_read_reg>
 8001a2e:	0003      	movs	r3, r0
 8001a30:	60fb      	str	r3, [r7, #12]
                          (uint8_t *) val, 1);

  return ret;
 8001a32:	68fb      	ldr	r3, [r7, #12]
}
 8001a34:	0018      	movs	r0, r3
 8001a36:	46bd      	mov	sp, r7
 8001a38:	b004      	add	sp, #16
 8001a3a:	bd80      	pop	{r7, pc}

08001a3c <iis2dlpc_wkup_threshold_set>:
  * @param  val      change the values of wk_ths in reg WAKE_UP_THS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_wkup_threshold_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001a3c:	b590      	push	{r4, r7, lr}
 8001a3e:	b085      	sub	sp, #20
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	000a      	movs	r2, r1
 8001a46:	1cfb      	adds	r3, r7, #3
 8001a48:	701a      	strb	r2, [r3, #0]
  iis2dlpc_wake_up_ths_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WAKE_UP_THS, (uint8_t *) &reg, 1);
 8001a4a:	2408      	movs	r4, #8
 8001a4c:	193a      	adds	r2, r7, r4
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	2301      	movs	r3, #1
 8001a52:	2134      	movs	r1, #52	; 0x34
 8001a54:	f7ff fd15 	bl	8001482 <iis2dlpc_read_reg>
 8001a58:	0003      	movs	r3, r0
 8001a5a:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d117      	bne.n	8001a92 <iis2dlpc_wkup_threshold_set+0x56>
  {
    reg.wk_ths = val;
 8001a62:	1cfb      	adds	r3, r7, #3
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	223f      	movs	r2, #63	; 0x3f
 8001a68:	4013      	ands	r3, r2
 8001a6a:	b2da      	uxtb	r2, r3
 8001a6c:	193b      	adds	r3, r7, r4
 8001a6e:	213f      	movs	r1, #63	; 0x3f
 8001a70:	400a      	ands	r2, r1
 8001a72:	0010      	movs	r0, r2
 8001a74:	781a      	ldrb	r2, [r3, #0]
 8001a76:	213f      	movs	r1, #63	; 0x3f
 8001a78:	438a      	bics	r2, r1
 8001a7a:	1c11      	adds	r1, r2, #0
 8001a7c:	1c02      	adds	r2, r0, #0
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_WAKE_UP_THS, (uint8_t *) &reg, 1);
 8001a82:	193a      	adds	r2, r7, r4
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	2301      	movs	r3, #1
 8001a88:	2134      	movs	r1, #52	; 0x34
 8001a8a:	f7ff fd1b 	bl	80014c4 <iis2dlpc_write_reg>
 8001a8e:	0003      	movs	r3, r0
 8001a90:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001a92:	68fb      	ldr	r3, [r7, #12]
}
 8001a94:	0018      	movs	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b005      	add	sp, #20
 8001a9a:	bd90      	pop	{r4, r7, pc}

08001a9c <iis2dlpc_wkup_threshold_get>:
  * @param  val      change the values of wk_ths in reg WAKE_UP_THS
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_wkup_threshold_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8001a9c:	b590      	push	{r4, r7, lr}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	6039      	str	r1, [r7, #0]
  iis2dlpc_wake_up_ths_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WAKE_UP_THS, (uint8_t *) &reg, 1);
 8001aa6:	2408      	movs	r4, #8
 8001aa8:	193a      	adds	r2, r7, r4
 8001aaa:	6878      	ldr	r0, [r7, #4]
 8001aac:	2301      	movs	r3, #1
 8001aae:	2134      	movs	r1, #52	; 0x34
 8001ab0:	f7ff fce7 	bl	8001482 <iis2dlpc_read_reg>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	60fb      	str	r3, [r7, #12]
  *val = reg.wk_ths;
 8001ab8:	193b      	adds	r3, r7, r4
 8001aba:	781b      	ldrb	r3, [r3, #0]
 8001abc:	069b      	lsls	r3, r3, #26
 8001abe:	0e9b      	lsrs	r3, r3, #26
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	001a      	movs	r2, r3
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	701a      	strb	r2, [r3, #0]

  return ret;
 8001ac8:	68fb      	ldr	r3, [r7, #12]
}
 8001aca:	0018      	movs	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	b005      	add	sp, #20
 8001ad0:	bd90      	pop	{r4, r7, pc}

08001ad2 <iis2dlpc_wkup_dur_set>:
  * @param  val      change the values of wake_dur in reg WAKE_UP_DUR
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t iis2dlpc_wkup_dur_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8001ad2:	b590      	push	{r4, r7, lr}
 8001ad4:	b085      	sub	sp, #20
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
 8001ada:	000a      	movs	r2, r1
 8001adc:	1cfb      	adds	r3, r7, #3
 8001ade:	701a      	strb	r2, [r3, #0]
  iis2dlpc_wake_up_dur_t reg;
  int32_t ret;

  ret = iis2dlpc_read_reg(ctx, IIS2DLPC_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 8001ae0:	2408      	movs	r4, #8
 8001ae2:	193a      	adds	r2, r7, r4
 8001ae4:	6878      	ldr	r0, [r7, #4]
 8001ae6:	2301      	movs	r3, #1
 8001ae8:	2135      	movs	r1, #53	; 0x35
 8001aea:	f7ff fcca 	bl	8001482 <iis2dlpc_read_reg>
 8001aee:	0003      	movs	r3, r0
 8001af0:	60fb      	str	r3, [r7, #12]

  if (ret == 0)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d117      	bne.n	8001b28 <iis2dlpc_wkup_dur_set+0x56>
  {
    reg.wake_dur = val;
 8001af8:	1cfb      	adds	r3, r7, #3
 8001afa:	781b      	ldrb	r3, [r3, #0]
 8001afc:	2203      	movs	r2, #3
 8001afe:	4013      	ands	r3, r2
 8001b00:	b2da      	uxtb	r2, r3
 8001b02:	193b      	adds	r3, r7, r4
 8001b04:	2103      	movs	r1, #3
 8001b06:	400a      	ands	r2, r1
 8001b08:	0150      	lsls	r0, r2, #5
 8001b0a:	781a      	ldrb	r2, [r3, #0]
 8001b0c:	2160      	movs	r1, #96	; 0x60
 8001b0e:	438a      	bics	r2, r1
 8001b10:	1c11      	adds	r1, r2, #0
 8001b12:	1c02      	adds	r2, r0, #0
 8001b14:	430a      	orrs	r2, r1
 8001b16:	701a      	strb	r2, [r3, #0]
    ret = iis2dlpc_write_reg(ctx, IIS2DLPC_WAKE_UP_DUR, (uint8_t *) &reg, 1);
 8001b18:	193a      	adds	r2, r7, r4
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	2135      	movs	r1, #53	; 0x35
 8001b20:	f7ff fcd0 	bl	80014c4 <iis2dlpc_write_reg>
 8001b24:	0003      	movs	r3, r0
 8001b26:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8001b28:	68fb      	ldr	r3, [r7, #12]
}
 8001b2a:	0018      	movs	r0, r3
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	b005      	add	sp, #20
 8001b30:	bd90      	pop	{r4, r7, pc}
	...

08001b34 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001b3a:	1dfb      	adds	r3, r7, #7
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001b40:	4b0b      	ldr	r3, [pc, #44]	; (8001b70 <HAL_Init+0x3c>)
 8001b42:	681a      	ldr	r2, [r3, #0]
 8001b44:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <HAL_Init+0x3c>)
 8001b46:	2140      	movs	r1, #64	; 0x40
 8001b48:	430a      	orrs	r2, r1
 8001b4a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001b4c:	2001      	movs	r0, #1
 8001b4e:	f000 f811 	bl	8001b74 <HAL_InitTick>
 8001b52:	1e03      	subs	r3, r0, #0
 8001b54:	d003      	beq.n	8001b5e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001b56:	1dfb      	adds	r3, r7, #7
 8001b58:	2201      	movs	r2, #1
 8001b5a:	701a      	strb	r2, [r3, #0]
 8001b5c:	e001      	b.n	8001b62 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001b5e:	f7ff fb01 	bl	8001164 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001b62:	1dfb      	adds	r3, r7, #7
 8001b64:	781b      	ldrb	r3, [r3, #0]
}
 8001b66:	0018      	movs	r0, r3
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	b002      	add	sp, #8
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	46c0      	nop			; (mov r8, r8)
 8001b70:	40022000 	.word	0x40022000

08001b74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b74:	b590      	push	{r4, r7, lr}
 8001b76:	b083      	sub	sp, #12
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b7c:	4b14      	ldr	r3, [pc, #80]	; (8001bd0 <HAL_InitTick+0x5c>)
 8001b7e:	681c      	ldr	r4, [r3, #0]
 8001b80:	4b14      	ldr	r3, [pc, #80]	; (8001bd4 <HAL_InitTick+0x60>)
 8001b82:	781b      	ldrb	r3, [r3, #0]
 8001b84:	0019      	movs	r1, r3
 8001b86:	23fa      	movs	r3, #250	; 0xfa
 8001b88:	0098      	lsls	r0, r3, #2
 8001b8a:	f7fe facf 	bl	800012c <__udivsi3>
 8001b8e:	0003      	movs	r3, r0
 8001b90:	0019      	movs	r1, r3
 8001b92:	0020      	movs	r0, r4
 8001b94:	f7fe faca 	bl	800012c <__udivsi3>
 8001b98:	0003      	movs	r3, r0
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f000 f92f 	bl	8001dfe <HAL_SYSTICK_Config>
 8001ba0:	1e03      	subs	r3, r0, #0
 8001ba2:	d001      	beq.n	8001ba8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	e00f      	b.n	8001bc8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d80b      	bhi.n	8001bc6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bae:	6879      	ldr	r1, [r7, #4]
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	425b      	negs	r3, r3
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	f000 f8fc 	bl	8001db4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_InitTick+0x64>)
 8001bbe:	687a      	ldr	r2, [r7, #4]
 8001bc0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	e000      	b.n	8001bc8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
}
 8001bc8:	0018      	movs	r0, r3
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	b003      	add	sp, #12
 8001bce:	bd90      	pop	{r4, r7, pc}
 8001bd0:	20000004 	.word	0x20000004
 8001bd4:	2000000c 	.word	0x2000000c
 8001bd8:	20000008 	.word	0x20000008

08001bdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001be0:	4b05      	ldr	r3, [pc, #20]	; (8001bf8 <HAL_IncTick+0x1c>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	001a      	movs	r2, r3
 8001be6:	4b05      	ldr	r3, [pc, #20]	; (8001bfc <HAL_IncTick+0x20>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	18d2      	adds	r2, r2, r3
 8001bec:	4b03      	ldr	r3, [pc, #12]	; (8001bfc <HAL_IncTick+0x20>)
 8001bee:	601a      	str	r2, [r3, #0]
}
 8001bf0:	46c0      	nop			; (mov r8, r8)
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}
 8001bf6:	46c0      	nop			; (mov r8, r8)
 8001bf8:	2000000c 	.word	0x2000000c
 8001bfc:	20000334 	.word	0x20000334

08001c00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  return uwTick;
 8001c04:	4b02      	ldr	r3, [pc, #8]	; (8001c10 <HAL_GetTick+0x10>)
 8001c06:	681b      	ldr	r3, [r3, #0]
}
 8001c08:	0018      	movs	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	46c0      	nop			; (mov r8, r8)
 8001c10:	20000334 	.word	0x20000334

08001c14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b084      	sub	sp, #16
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c1c:	f7ff fff0 	bl	8001c00 <HAL_GetTick>
 8001c20:	0003      	movs	r3, r0
 8001c22:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	d005      	beq.n	8001c3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c2e:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <HAL_Delay+0x44>)
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	001a      	movs	r2, r3
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	189b      	adds	r3, r3, r2
 8001c38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c3a:	46c0      	nop			; (mov r8, r8)
 8001c3c:	f7ff ffe0 	bl	8001c00 <HAL_GetTick>
 8001c40:	0002      	movs	r2, r0
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	1ad3      	subs	r3, r2, r3
 8001c46:	68fa      	ldr	r2, [r7, #12]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d8f7      	bhi.n	8001c3c <HAL_Delay+0x28>
  {
  }
}
 8001c4c:	46c0      	nop			; (mov r8, r8)
 8001c4e:	46c0      	nop			; (mov r8, r8)
 8001c50:	46bd      	mov	sp, r7
 8001c52:	b004      	add	sp, #16
 8001c54:	bd80      	pop	{r7, pc}
 8001c56:	46c0      	nop			; (mov r8, r8)
 8001c58:	2000000c 	.word	0x2000000c

08001c5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b082      	sub	sp, #8
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	0002      	movs	r2, r0
 8001c64:	1dfb      	adds	r3, r7, #7
 8001c66:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c68:	1dfb      	adds	r3, r7, #7
 8001c6a:	781b      	ldrb	r3, [r3, #0]
 8001c6c:	2b7f      	cmp	r3, #127	; 0x7f
 8001c6e:	d809      	bhi.n	8001c84 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c70:	1dfb      	adds	r3, r7, #7
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	001a      	movs	r2, r3
 8001c76:	231f      	movs	r3, #31
 8001c78:	401a      	ands	r2, r3
 8001c7a:	4b04      	ldr	r3, [pc, #16]	; (8001c8c <__NVIC_EnableIRQ+0x30>)
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	4091      	lsls	r1, r2
 8001c80:	000a      	movs	r2, r1
 8001c82:	601a      	str	r2, [r3, #0]
  }
}
 8001c84:	46c0      	nop			; (mov r8, r8)
 8001c86:	46bd      	mov	sp, r7
 8001c88:	b002      	add	sp, #8
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	e000e100 	.word	0xe000e100

08001c90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c90:	b590      	push	{r4, r7, lr}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	0002      	movs	r2, r0
 8001c98:	6039      	str	r1, [r7, #0]
 8001c9a:	1dfb      	adds	r3, r7, #7
 8001c9c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001c9e:	1dfb      	adds	r3, r7, #7
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	2b7f      	cmp	r3, #127	; 0x7f
 8001ca4:	d828      	bhi.n	8001cf8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ca6:	4a2f      	ldr	r2, [pc, #188]	; (8001d64 <__NVIC_SetPriority+0xd4>)
 8001ca8:	1dfb      	adds	r3, r7, #7
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	b25b      	sxtb	r3, r3
 8001cae:	089b      	lsrs	r3, r3, #2
 8001cb0:	33c0      	adds	r3, #192	; 0xc0
 8001cb2:	009b      	lsls	r3, r3, #2
 8001cb4:	589b      	ldr	r3, [r3, r2]
 8001cb6:	1dfa      	adds	r2, r7, #7
 8001cb8:	7812      	ldrb	r2, [r2, #0]
 8001cba:	0011      	movs	r1, r2
 8001cbc:	2203      	movs	r2, #3
 8001cbe:	400a      	ands	r2, r1
 8001cc0:	00d2      	lsls	r2, r2, #3
 8001cc2:	21ff      	movs	r1, #255	; 0xff
 8001cc4:	4091      	lsls	r1, r2
 8001cc6:	000a      	movs	r2, r1
 8001cc8:	43d2      	mvns	r2, r2
 8001cca:	401a      	ands	r2, r3
 8001ccc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	019b      	lsls	r3, r3, #6
 8001cd2:	22ff      	movs	r2, #255	; 0xff
 8001cd4:	401a      	ands	r2, r3
 8001cd6:	1dfb      	adds	r3, r7, #7
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	0018      	movs	r0, r3
 8001cdc:	2303      	movs	r3, #3
 8001cde:	4003      	ands	r3, r0
 8001ce0:	00db      	lsls	r3, r3, #3
 8001ce2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ce4:	481f      	ldr	r0, [pc, #124]	; (8001d64 <__NVIC_SetPriority+0xd4>)
 8001ce6:	1dfb      	adds	r3, r7, #7
 8001ce8:	781b      	ldrb	r3, [r3, #0]
 8001cea:	b25b      	sxtb	r3, r3
 8001cec:	089b      	lsrs	r3, r3, #2
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	33c0      	adds	r3, #192	; 0xc0
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001cf6:	e031      	b.n	8001d5c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cf8:	4a1b      	ldr	r2, [pc, #108]	; (8001d68 <__NVIC_SetPriority+0xd8>)
 8001cfa:	1dfb      	adds	r3, r7, #7
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	0019      	movs	r1, r3
 8001d00:	230f      	movs	r3, #15
 8001d02:	400b      	ands	r3, r1
 8001d04:	3b08      	subs	r3, #8
 8001d06:	089b      	lsrs	r3, r3, #2
 8001d08:	3306      	adds	r3, #6
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	18d3      	adds	r3, r2, r3
 8001d0e:	3304      	adds	r3, #4
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	1dfa      	adds	r2, r7, #7
 8001d14:	7812      	ldrb	r2, [r2, #0]
 8001d16:	0011      	movs	r1, r2
 8001d18:	2203      	movs	r2, #3
 8001d1a:	400a      	ands	r2, r1
 8001d1c:	00d2      	lsls	r2, r2, #3
 8001d1e:	21ff      	movs	r1, #255	; 0xff
 8001d20:	4091      	lsls	r1, r2
 8001d22:	000a      	movs	r2, r1
 8001d24:	43d2      	mvns	r2, r2
 8001d26:	401a      	ands	r2, r3
 8001d28:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	019b      	lsls	r3, r3, #6
 8001d2e:	22ff      	movs	r2, #255	; 0xff
 8001d30:	401a      	ands	r2, r3
 8001d32:	1dfb      	adds	r3, r7, #7
 8001d34:	781b      	ldrb	r3, [r3, #0]
 8001d36:	0018      	movs	r0, r3
 8001d38:	2303      	movs	r3, #3
 8001d3a:	4003      	ands	r3, r0
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d40:	4809      	ldr	r0, [pc, #36]	; (8001d68 <__NVIC_SetPriority+0xd8>)
 8001d42:	1dfb      	adds	r3, r7, #7
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	001c      	movs	r4, r3
 8001d48:	230f      	movs	r3, #15
 8001d4a:	4023      	ands	r3, r4
 8001d4c:	3b08      	subs	r3, #8
 8001d4e:	089b      	lsrs	r3, r3, #2
 8001d50:	430a      	orrs	r2, r1
 8001d52:	3306      	adds	r3, #6
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	18c3      	adds	r3, r0, r3
 8001d58:	3304      	adds	r3, #4
 8001d5a:	601a      	str	r2, [r3, #0]
}
 8001d5c:	46c0      	nop			; (mov r8, r8)
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	b003      	add	sp, #12
 8001d62:	bd90      	pop	{r4, r7, pc}
 8001d64:	e000e100 	.word	0xe000e100
 8001d68:	e000ed00 	.word	0xe000ed00

08001d6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	1e5a      	subs	r2, r3, #1
 8001d78:	2380      	movs	r3, #128	; 0x80
 8001d7a:	045b      	lsls	r3, r3, #17
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d301      	bcc.n	8001d84 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d80:	2301      	movs	r3, #1
 8001d82:	e010      	b.n	8001da6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d84:	4b0a      	ldr	r3, [pc, #40]	; (8001db0 <SysTick_Config+0x44>)
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	3a01      	subs	r2, #1
 8001d8a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d8c:	2301      	movs	r3, #1
 8001d8e:	425b      	negs	r3, r3
 8001d90:	2103      	movs	r1, #3
 8001d92:	0018      	movs	r0, r3
 8001d94:	f7ff ff7c 	bl	8001c90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d98:	4b05      	ldr	r3, [pc, #20]	; (8001db0 <SysTick_Config+0x44>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d9e:	4b04      	ldr	r3, [pc, #16]	; (8001db0 <SysTick_Config+0x44>)
 8001da0:	2207      	movs	r2, #7
 8001da2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001da4:	2300      	movs	r3, #0
}
 8001da6:	0018      	movs	r0, r3
 8001da8:	46bd      	mov	sp, r7
 8001daa:	b002      	add	sp, #8
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	46c0      	nop			; (mov r8, r8)
 8001db0:	e000e010 	.word	0xe000e010

08001db4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60b9      	str	r1, [r7, #8]
 8001dbc:	607a      	str	r2, [r7, #4]
 8001dbe:	210f      	movs	r1, #15
 8001dc0:	187b      	adds	r3, r7, r1
 8001dc2:	1c02      	adds	r2, r0, #0
 8001dc4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001dc6:	68ba      	ldr	r2, [r7, #8]
 8001dc8:	187b      	adds	r3, r7, r1
 8001dca:	781b      	ldrb	r3, [r3, #0]
 8001dcc:	b25b      	sxtb	r3, r3
 8001dce:	0011      	movs	r1, r2
 8001dd0:	0018      	movs	r0, r3
 8001dd2:	f7ff ff5d 	bl	8001c90 <__NVIC_SetPriority>
}
 8001dd6:	46c0      	nop			; (mov r8, r8)
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	b004      	add	sp, #16
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b082      	sub	sp, #8
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	0002      	movs	r2, r0
 8001de6:	1dfb      	adds	r3, r7, #7
 8001de8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001dea:	1dfb      	adds	r3, r7, #7
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	b25b      	sxtb	r3, r3
 8001df0:	0018      	movs	r0, r3
 8001df2:	f7ff ff33 	bl	8001c5c <__NVIC_EnableIRQ>
}
 8001df6:	46c0      	nop			; (mov r8, r8)
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	b002      	add	sp, #8
 8001dfc:	bd80      	pop	{r7, pc}

08001dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	b082      	sub	sp, #8
 8001e02:	af00      	add	r7, sp, #0
 8001e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	0018      	movs	r0, r3
 8001e0a:	f7ff ffaf 	bl	8001d6c <SysTick_Config>
 8001e0e:	0003      	movs	r3, r0
}
 8001e10:	0018      	movs	r0, r3
 8001e12:	46bd      	mov	sp, r7
 8001e14:	b002      	add	sp, #8
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b086      	sub	sp, #24
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e26:	2300      	movs	r3, #0
 8001e28:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001e2e:	e155      	b.n	80020dc <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2101      	movs	r1, #1
 8001e36:	697a      	ldr	r2, [r7, #20]
 8001e38:	4091      	lsls	r1, r2
 8001e3a:	000a      	movs	r2, r1
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d100      	bne.n	8001e48 <HAL_GPIO_Init+0x30>
 8001e46:	e146      	b.n	80020d6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	2203      	movs	r2, #3
 8001e4e:	4013      	ands	r3, r2
 8001e50:	2b01      	cmp	r3, #1
 8001e52:	d005      	beq.n	8001e60 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	2203      	movs	r2, #3
 8001e5a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d130      	bne.n	8001ec2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	689b      	ldr	r3, [r3, #8]
 8001e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	005b      	lsls	r3, r3, #1
 8001e6a:	2203      	movs	r2, #3
 8001e6c:	409a      	lsls	r2, r3
 8001e6e:	0013      	movs	r3, r2
 8001e70:	43da      	mvns	r2, r3
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	4013      	ands	r3, r2
 8001e76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	697b      	ldr	r3, [r7, #20]
 8001e7e:	005b      	lsls	r3, r3, #1
 8001e80:	409a      	lsls	r2, r3
 8001e82:	0013      	movs	r3, r2
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	4313      	orrs	r3, r2
 8001e88:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001e96:	2201      	movs	r2, #1
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	409a      	lsls	r2, r3
 8001e9c:	0013      	movs	r3, r2
 8001e9e:	43da      	mvns	r2, r3
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	091b      	lsrs	r3, r3, #4
 8001eac:	2201      	movs	r2, #1
 8001eae:	401a      	ands	r2, r3
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	409a      	lsls	r2, r3
 8001eb4:	0013      	movs	r3, r2
 8001eb6:	693a      	ldr	r2, [r7, #16]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ec2:	683b      	ldr	r3, [r7, #0]
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	2203      	movs	r2, #3
 8001ec8:	4013      	ands	r3, r2
 8001eca:	2b03      	cmp	r3, #3
 8001ecc:	d017      	beq.n	8001efe <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	68db      	ldr	r3, [r3, #12]
 8001ed2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001ed4:	697b      	ldr	r3, [r7, #20]
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	2203      	movs	r2, #3
 8001eda:	409a      	lsls	r2, r3
 8001edc:	0013      	movs	r3, r2
 8001ede:	43da      	mvns	r2, r3
 8001ee0:	693b      	ldr	r3, [r7, #16]
 8001ee2:	4013      	ands	r3, r2
 8001ee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	697b      	ldr	r3, [r7, #20]
 8001eec:	005b      	lsls	r3, r3, #1
 8001eee:	409a      	lsls	r2, r3
 8001ef0:	0013      	movs	r3, r2
 8001ef2:	693a      	ldr	r2, [r7, #16]
 8001ef4:	4313      	orrs	r3, r2
 8001ef6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	693a      	ldr	r2, [r7, #16]
 8001efc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001efe:	683b      	ldr	r3, [r7, #0]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	2203      	movs	r2, #3
 8001f04:	4013      	ands	r3, r2
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d123      	bne.n	8001f52 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f0a:	697b      	ldr	r3, [r7, #20]
 8001f0c:	08da      	lsrs	r2, r3, #3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	3208      	adds	r2, #8
 8001f12:	0092      	lsls	r2, r2, #2
 8001f14:	58d3      	ldr	r3, [r2, r3]
 8001f16:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	2207      	movs	r2, #7
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	009b      	lsls	r3, r3, #2
 8001f20:	220f      	movs	r2, #15
 8001f22:	409a      	lsls	r2, r3
 8001f24:	0013      	movs	r3, r2
 8001f26:	43da      	mvns	r2, r3
 8001f28:	693b      	ldr	r3, [r7, #16]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	691a      	ldr	r2, [r3, #16]
 8001f32:	697b      	ldr	r3, [r7, #20]
 8001f34:	2107      	movs	r1, #7
 8001f36:	400b      	ands	r3, r1
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	409a      	lsls	r2, r3
 8001f3c:	0013      	movs	r3, r2
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001f44:	697b      	ldr	r3, [r7, #20]
 8001f46:	08da      	lsrs	r2, r3, #3
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	3208      	adds	r2, #8
 8001f4c:	0092      	lsls	r2, r2, #2
 8001f4e:	6939      	ldr	r1, [r7, #16]
 8001f50:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001f58:	697b      	ldr	r3, [r7, #20]
 8001f5a:	005b      	lsls	r3, r3, #1
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	409a      	lsls	r2, r3
 8001f60:	0013      	movs	r3, r2
 8001f62:	43da      	mvns	r2, r3
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	4013      	ands	r3, r2
 8001f68:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001f6a:	683b      	ldr	r3, [r7, #0]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2203      	movs	r2, #3
 8001f70:	401a      	ands	r2, r3
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	005b      	lsls	r3, r3, #1
 8001f76:	409a      	lsls	r2, r3
 8001f78:	0013      	movs	r3, r2
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	693a      	ldr	r2, [r7, #16]
 8001f84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	23c0      	movs	r3, #192	; 0xc0
 8001f8c:	029b      	lsls	r3, r3, #10
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d100      	bne.n	8001f94 <HAL_GPIO_Init+0x17c>
 8001f92:	e0a0      	b.n	80020d6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f94:	4b57      	ldr	r3, [pc, #348]	; (80020f4 <HAL_GPIO_Init+0x2dc>)
 8001f96:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f98:	4b56      	ldr	r3, [pc, #344]	; (80020f4 <HAL_GPIO_Init+0x2dc>)
 8001f9a:	2101      	movs	r1, #1
 8001f9c:	430a      	orrs	r2, r1
 8001f9e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001fa0:	4a55      	ldr	r2, [pc, #340]	; (80020f8 <HAL_GPIO_Init+0x2e0>)
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	089b      	lsrs	r3, r3, #2
 8001fa6:	3302      	adds	r3, #2
 8001fa8:	009b      	lsls	r3, r3, #2
 8001faa:	589b      	ldr	r3, [r3, r2]
 8001fac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2203      	movs	r2, #3
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	009b      	lsls	r3, r3, #2
 8001fb6:	220f      	movs	r2, #15
 8001fb8:	409a      	lsls	r2, r3
 8001fba:	0013      	movs	r3, r2
 8001fbc:	43da      	mvns	r2, r3
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	23a0      	movs	r3, #160	; 0xa0
 8001fc8:	05db      	lsls	r3, r3, #23
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d01f      	beq.n	800200e <HAL_GPIO_Init+0x1f6>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a4a      	ldr	r2, [pc, #296]	; (80020fc <HAL_GPIO_Init+0x2e4>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d019      	beq.n	800200a <HAL_GPIO_Init+0x1f2>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a49      	ldr	r2, [pc, #292]	; (8002100 <HAL_GPIO_Init+0x2e8>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d013      	beq.n	8002006 <HAL_GPIO_Init+0x1ee>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a48      	ldr	r2, [pc, #288]	; (8002104 <HAL_GPIO_Init+0x2ec>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d00d      	beq.n	8002002 <HAL_GPIO_Init+0x1ea>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a47      	ldr	r2, [pc, #284]	; (8002108 <HAL_GPIO_Init+0x2f0>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d007      	beq.n	8001ffe <HAL_GPIO_Init+0x1e6>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	4a46      	ldr	r2, [pc, #280]	; (800210c <HAL_GPIO_Init+0x2f4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d101      	bne.n	8001ffa <HAL_GPIO_Init+0x1e2>
 8001ff6:	2305      	movs	r3, #5
 8001ff8:	e00a      	b.n	8002010 <HAL_GPIO_Init+0x1f8>
 8001ffa:	2306      	movs	r3, #6
 8001ffc:	e008      	b.n	8002010 <HAL_GPIO_Init+0x1f8>
 8001ffe:	2304      	movs	r3, #4
 8002000:	e006      	b.n	8002010 <HAL_GPIO_Init+0x1f8>
 8002002:	2303      	movs	r3, #3
 8002004:	e004      	b.n	8002010 <HAL_GPIO_Init+0x1f8>
 8002006:	2302      	movs	r3, #2
 8002008:	e002      	b.n	8002010 <HAL_GPIO_Init+0x1f8>
 800200a:	2301      	movs	r3, #1
 800200c:	e000      	b.n	8002010 <HAL_GPIO_Init+0x1f8>
 800200e:	2300      	movs	r3, #0
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	2103      	movs	r1, #3
 8002014:	400a      	ands	r2, r1
 8002016:	0092      	lsls	r2, r2, #2
 8002018:	4093      	lsls	r3, r2
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	4313      	orrs	r3, r2
 800201e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002020:	4935      	ldr	r1, [pc, #212]	; (80020f8 <HAL_GPIO_Init+0x2e0>)
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	089b      	lsrs	r3, r3, #2
 8002026:	3302      	adds	r3, #2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	693a      	ldr	r2, [r7, #16]
 800202c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800202e:	4b38      	ldr	r3, [pc, #224]	; (8002110 <HAL_GPIO_Init+0x2f8>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	43da      	mvns	r2, r3
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	4013      	ands	r3, r2
 800203c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	685a      	ldr	r2, [r3, #4]
 8002042:	2380      	movs	r3, #128	; 0x80
 8002044:	035b      	lsls	r3, r3, #13
 8002046:	4013      	ands	r3, r2
 8002048:	d003      	beq.n	8002052 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	4313      	orrs	r3, r2
 8002050:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002052:	4b2f      	ldr	r3, [pc, #188]	; (8002110 <HAL_GPIO_Init+0x2f8>)
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002058:	4b2d      	ldr	r3, [pc, #180]	; (8002110 <HAL_GPIO_Init+0x2f8>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	43da      	mvns	r2, r3
 8002062:	693b      	ldr	r3, [r7, #16]
 8002064:	4013      	ands	r3, r2
 8002066:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685a      	ldr	r2, [r3, #4]
 800206c:	2380      	movs	r3, #128	; 0x80
 800206e:	039b      	lsls	r3, r3, #14
 8002070:	4013      	ands	r3, r2
 8002072:	d003      	beq.n	800207c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002074:	693a      	ldr	r2, [r7, #16]
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	4313      	orrs	r3, r2
 800207a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800207c:	4b24      	ldr	r3, [pc, #144]	; (8002110 <HAL_GPIO_Init+0x2f8>)
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8002082:	4b23      	ldr	r3, [pc, #140]	; (8002110 <HAL_GPIO_Init+0x2f8>)
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	43da      	mvns	r2, r3
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	4013      	ands	r3, r2
 8002090:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	685a      	ldr	r2, [r3, #4]
 8002096:	2380      	movs	r3, #128	; 0x80
 8002098:	029b      	lsls	r3, r3, #10
 800209a:	4013      	ands	r3, r2
 800209c:	d003      	beq.n	80020a6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800209e:	693a      	ldr	r2, [r7, #16]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	4313      	orrs	r3, r2
 80020a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80020a6:	4b1a      	ldr	r3, [pc, #104]	; (8002110 <HAL_GPIO_Init+0x2f8>)
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80020ac:	4b18      	ldr	r3, [pc, #96]	; (8002110 <HAL_GPIO_Init+0x2f8>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	43da      	mvns	r2, r3
 80020b6:	693b      	ldr	r3, [r7, #16]
 80020b8:	4013      	ands	r3, r2
 80020ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685a      	ldr	r2, [r3, #4]
 80020c0:	2380      	movs	r3, #128	; 0x80
 80020c2:	025b      	lsls	r3, r3, #9
 80020c4:	4013      	ands	r3, r2
 80020c6:	d003      	beq.n	80020d0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80020c8:	693a      	ldr	r2, [r7, #16]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	4313      	orrs	r3, r2
 80020ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80020d0:	4b0f      	ldr	r3, [pc, #60]	; (8002110 <HAL_GPIO_Init+0x2f8>)
 80020d2:	693a      	ldr	r2, [r7, #16]
 80020d4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80020d6:	697b      	ldr	r3, [r7, #20]
 80020d8:	3301      	adds	r3, #1
 80020da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	697b      	ldr	r3, [r7, #20]
 80020e2:	40da      	lsrs	r2, r3
 80020e4:	1e13      	subs	r3, r2, #0
 80020e6:	d000      	beq.n	80020ea <HAL_GPIO_Init+0x2d2>
 80020e8:	e6a2      	b.n	8001e30 <HAL_GPIO_Init+0x18>
  }
}
 80020ea:	46c0      	nop			; (mov r8, r8)
 80020ec:	46c0      	nop			; (mov r8, r8)
 80020ee:	46bd      	mov	sp, r7
 80020f0:	b006      	add	sp, #24
 80020f2:	bd80      	pop	{r7, pc}
 80020f4:	40021000 	.word	0x40021000
 80020f8:	40010000 	.word	0x40010000
 80020fc:	50000400 	.word	0x50000400
 8002100:	50000800 	.word	0x50000800
 8002104:	50000c00 	.word	0x50000c00
 8002108:	50001000 	.word	0x50001000
 800210c:	50001c00 	.word	0x50001c00
 8002110:	40010400 	.word	0x40010400

08002114 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b084      	sub	sp, #16
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	000a      	movs	r2, r1
 800211e:	1cbb      	adds	r3, r7, #2
 8002120:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	691b      	ldr	r3, [r3, #16]
 8002126:	1cba      	adds	r2, r7, #2
 8002128:	8812      	ldrh	r2, [r2, #0]
 800212a:	4013      	ands	r3, r2
 800212c:	d004      	beq.n	8002138 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800212e:	230f      	movs	r3, #15
 8002130:	18fb      	adds	r3, r7, r3
 8002132:	2201      	movs	r2, #1
 8002134:	701a      	strb	r2, [r3, #0]
 8002136:	e003      	b.n	8002140 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002138:	230f      	movs	r3, #15
 800213a:	18fb      	adds	r3, r7, r3
 800213c:	2200      	movs	r2, #0
 800213e:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002140:	230f      	movs	r3, #15
 8002142:	18fb      	adds	r3, r7, r3
 8002144:	781b      	ldrb	r3, [r3, #0]
}
 8002146:	0018      	movs	r0, r3
 8002148:	46bd      	mov	sp, r7
 800214a:	b004      	add	sp, #16
 800214c:	bd80      	pop	{r7, pc}

0800214e <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800214e:	b580      	push	{r7, lr}
 8002150:	b082      	sub	sp, #8
 8002152:	af00      	add	r7, sp, #0
 8002154:	6078      	str	r0, [r7, #4]
 8002156:	0008      	movs	r0, r1
 8002158:	0011      	movs	r1, r2
 800215a:	1cbb      	adds	r3, r7, #2
 800215c:	1c02      	adds	r2, r0, #0
 800215e:	801a      	strh	r2, [r3, #0]
 8002160:	1c7b      	adds	r3, r7, #1
 8002162:	1c0a      	adds	r2, r1, #0
 8002164:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002166:	1c7b      	adds	r3, r7, #1
 8002168:	781b      	ldrb	r3, [r3, #0]
 800216a:	2b00      	cmp	r3, #0
 800216c:	d004      	beq.n	8002178 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 800216e:	1cbb      	adds	r3, r7, #2
 8002170:	881a      	ldrh	r2, [r3, #0]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8002176:	e003      	b.n	8002180 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8002178:	1cbb      	adds	r3, r7, #2
 800217a:	881a      	ldrh	r2, [r3, #0]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002180:	46c0      	nop			; (mov r8, r8)
 8002182:	46bd      	mov	sp, r7
 8002184:	b002      	add	sp, #8
 8002186:	bd80      	pop	{r7, pc}

08002188 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	0002      	movs	r2, r0
 8002190:	1dbb      	adds	r3, r7, #6
 8002192:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002194:	4b09      	ldr	r3, [pc, #36]	; (80021bc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8002196:	695b      	ldr	r3, [r3, #20]
 8002198:	1dba      	adds	r2, r7, #6
 800219a:	8812      	ldrh	r2, [r2, #0]
 800219c:	4013      	ands	r3, r2
 800219e:	d008      	beq.n	80021b2 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021a0:	4b06      	ldr	r3, [pc, #24]	; (80021bc <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80021a2:	1dba      	adds	r2, r7, #6
 80021a4:	8812      	ldrh	r2, [r2, #0]
 80021a6:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021a8:	1dbb      	adds	r3, r7, #6
 80021aa:	881b      	ldrh	r3, [r3, #0]
 80021ac:	0018      	movs	r0, r3
 80021ae:	f7fe ff2b 	bl	8001008 <HAL_GPIO_EXTI_Callback>
  }
}
 80021b2:	46c0      	nop			; (mov r8, r8)
 80021b4:	46bd      	mov	sp, r7
 80021b6:	b002      	add	sp, #8
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	46c0      	nop			; (mov r8, r8)
 80021bc:	40010400 	.word	0x40010400

080021c0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021c0:	b5b0      	push	{r4, r5, r7, lr}
 80021c2:	b08a      	sub	sp, #40	; 0x28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d102      	bne.n	80021d4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80021ce:	2301      	movs	r3, #1
 80021d0:	f000 fbbf 	bl	8002952 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80021d4:	4bc9      	ldr	r3, [pc, #804]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	220c      	movs	r2, #12
 80021da:	4013      	ands	r3, r2
 80021dc:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80021de:	4bc7      	ldr	r3, [pc, #796]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80021e0:	68da      	ldr	r2, [r3, #12]
 80021e2:	2380      	movs	r3, #128	; 0x80
 80021e4:	025b      	lsls	r3, r3, #9
 80021e6:	4013      	ands	r3, r2
 80021e8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	2201      	movs	r2, #1
 80021f0:	4013      	ands	r3, r2
 80021f2:	d100      	bne.n	80021f6 <HAL_RCC_OscConfig+0x36>
 80021f4:	e07e      	b.n	80022f4 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	2b08      	cmp	r3, #8
 80021fa:	d007      	beq.n	800220c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	2b0c      	cmp	r3, #12
 8002200:	d112      	bne.n	8002228 <HAL_RCC_OscConfig+0x68>
 8002202:	69ba      	ldr	r2, [r7, #24]
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	025b      	lsls	r3, r3, #9
 8002208:	429a      	cmp	r2, r3
 800220a:	d10d      	bne.n	8002228 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800220c:	4bbb      	ldr	r3, [pc, #748]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	2380      	movs	r3, #128	; 0x80
 8002212:	029b      	lsls	r3, r3, #10
 8002214:	4013      	ands	r3, r2
 8002216:	d100      	bne.n	800221a <HAL_RCC_OscConfig+0x5a>
 8002218:	e06b      	b.n	80022f2 <HAL_RCC_OscConfig+0x132>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d167      	bne.n	80022f2 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8002222:	2301      	movs	r3, #1
 8002224:	f000 fb95 	bl	8002952 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	685a      	ldr	r2, [r3, #4]
 800222c:	2380      	movs	r3, #128	; 0x80
 800222e:	025b      	lsls	r3, r3, #9
 8002230:	429a      	cmp	r2, r3
 8002232:	d107      	bne.n	8002244 <HAL_RCC_OscConfig+0x84>
 8002234:	4bb1      	ldr	r3, [pc, #708]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002236:	681a      	ldr	r2, [r3, #0]
 8002238:	4bb0      	ldr	r3, [pc, #704]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800223a:	2180      	movs	r1, #128	; 0x80
 800223c:	0249      	lsls	r1, r1, #9
 800223e:	430a      	orrs	r2, r1
 8002240:	601a      	str	r2, [r3, #0]
 8002242:	e027      	b.n	8002294 <HAL_RCC_OscConfig+0xd4>
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	23a0      	movs	r3, #160	; 0xa0
 800224a:	02db      	lsls	r3, r3, #11
 800224c:	429a      	cmp	r2, r3
 800224e:	d10e      	bne.n	800226e <HAL_RCC_OscConfig+0xae>
 8002250:	4baa      	ldr	r3, [pc, #680]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4ba9      	ldr	r3, [pc, #676]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002256:	2180      	movs	r1, #128	; 0x80
 8002258:	02c9      	lsls	r1, r1, #11
 800225a:	430a      	orrs	r2, r1
 800225c:	601a      	str	r2, [r3, #0]
 800225e:	4ba7      	ldr	r3, [pc, #668]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	4ba6      	ldr	r3, [pc, #664]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002264:	2180      	movs	r1, #128	; 0x80
 8002266:	0249      	lsls	r1, r1, #9
 8002268:	430a      	orrs	r2, r1
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	e012      	b.n	8002294 <HAL_RCC_OscConfig+0xd4>
 800226e:	4ba3      	ldr	r3, [pc, #652]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	4ba2      	ldr	r3, [pc, #648]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002274:	49a2      	ldr	r1, [pc, #648]	; (8002500 <HAL_RCC_OscConfig+0x340>)
 8002276:	400a      	ands	r2, r1
 8002278:	601a      	str	r2, [r3, #0]
 800227a:	4ba0      	ldr	r3, [pc, #640]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	2380      	movs	r3, #128	; 0x80
 8002280:	025b      	lsls	r3, r3, #9
 8002282:	4013      	ands	r3, r2
 8002284:	60fb      	str	r3, [r7, #12]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	4b9c      	ldr	r3, [pc, #624]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	4b9b      	ldr	r3, [pc, #620]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800228e:	499d      	ldr	r1, [pc, #628]	; (8002504 <HAL_RCC_OscConfig+0x344>)
 8002290:	400a      	ands	r2, r1
 8002292:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	685b      	ldr	r3, [r3, #4]
 8002298:	2b00      	cmp	r3, #0
 800229a:	d015      	beq.n	80022c8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800229c:	f7ff fcb0 	bl	8001c00 <HAL_GetTick>
 80022a0:	0003      	movs	r3, r0
 80022a2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022a4:	e009      	b.n	80022ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022a6:	f7ff fcab 	bl	8001c00 <HAL_GetTick>
 80022aa:	0002      	movs	r2, r0
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	2b64      	cmp	r3, #100	; 0x64
 80022b2:	d902      	bls.n	80022ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80022b4:	2303      	movs	r3, #3
 80022b6:	f000 fb4c 	bl	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80022ba:	4b90      	ldr	r3, [pc, #576]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	2380      	movs	r3, #128	; 0x80
 80022c0:	029b      	lsls	r3, r3, #10
 80022c2:	4013      	ands	r3, r2
 80022c4:	d0ef      	beq.n	80022a6 <HAL_RCC_OscConfig+0xe6>
 80022c6:	e015      	b.n	80022f4 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c8:	f7ff fc9a 	bl	8001c00 <HAL_GetTick>
 80022cc:	0003      	movs	r3, r0
 80022ce:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80022d0:	e008      	b.n	80022e4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022d2:	f7ff fc95 	bl	8001c00 <HAL_GetTick>
 80022d6:	0002      	movs	r2, r0
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	2b64      	cmp	r3, #100	; 0x64
 80022de:	d901      	bls.n	80022e4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e336      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80022e4:	4b85      	ldr	r3, [pc, #532]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80022e6:	681a      	ldr	r2, [r3, #0]
 80022e8:	2380      	movs	r3, #128	; 0x80
 80022ea:	029b      	lsls	r3, r3, #10
 80022ec:	4013      	ands	r3, r2
 80022ee:	d1f0      	bne.n	80022d2 <HAL_RCC_OscConfig+0x112>
 80022f0:	e000      	b.n	80022f4 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022f2:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2202      	movs	r2, #2
 80022fa:	4013      	ands	r3, r2
 80022fc:	d100      	bne.n	8002300 <HAL_RCC_OscConfig+0x140>
 80022fe:	e099      	b.n	8002434 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	68db      	ldr	r3, [r3, #12]
 8002304:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002308:	2220      	movs	r2, #32
 800230a:	4013      	ands	r3, r2
 800230c:	d009      	beq.n	8002322 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 800230e:	4b7b      	ldr	r3, [pc, #492]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	4b7a      	ldr	r3, [pc, #488]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002314:	2120      	movs	r1, #32
 8002316:	430a      	orrs	r2, r1
 8002318:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 800231a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231c:	2220      	movs	r2, #32
 800231e:	4393      	bics	r3, r2
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	2b04      	cmp	r3, #4
 8002326:	d005      	beq.n	8002334 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	2b0c      	cmp	r3, #12
 800232c:	d13e      	bne.n	80023ac <HAL_RCC_OscConfig+0x1ec>
 800232e:	69bb      	ldr	r3, [r7, #24]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d13b      	bne.n	80023ac <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8002334:	4b71      	ldr	r3, [pc, #452]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2204      	movs	r2, #4
 800233a:	4013      	ands	r3, r2
 800233c:	d004      	beq.n	8002348 <HAL_RCC_OscConfig+0x188>
 800233e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002344:	2301      	movs	r3, #1
 8002346:	e304      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002348:	4b6c      	ldr	r3, [pc, #432]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	4a6e      	ldr	r2, [pc, #440]	; (8002508 <HAL_RCC_OscConfig+0x348>)
 800234e:	4013      	ands	r3, r2
 8002350:	0019      	movs	r1, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	691b      	ldr	r3, [r3, #16]
 8002356:	021a      	lsls	r2, r3, #8
 8002358:	4b68      	ldr	r3, [pc, #416]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800235a:	430a      	orrs	r2, r1
 800235c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800235e:	4b67      	ldr	r3, [pc, #412]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2209      	movs	r2, #9
 8002364:	4393      	bics	r3, r2
 8002366:	0019      	movs	r1, r3
 8002368:	4b64      	ldr	r3, [pc, #400]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800236a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800236c:	430a      	orrs	r2, r1
 800236e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002370:	f000 fc42 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8002374:	0001      	movs	r1, r0
 8002376:	4b61      	ldr	r3, [pc, #388]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	091b      	lsrs	r3, r3, #4
 800237c:	220f      	movs	r2, #15
 800237e:	4013      	ands	r3, r2
 8002380:	4a62      	ldr	r2, [pc, #392]	; (800250c <HAL_RCC_OscConfig+0x34c>)
 8002382:	5cd3      	ldrb	r3, [r2, r3]
 8002384:	000a      	movs	r2, r1
 8002386:	40da      	lsrs	r2, r3
 8002388:	4b61      	ldr	r3, [pc, #388]	; (8002510 <HAL_RCC_OscConfig+0x350>)
 800238a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 800238c:	4b61      	ldr	r3, [pc, #388]	; (8002514 <HAL_RCC_OscConfig+0x354>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	2513      	movs	r5, #19
 8002392:	197c      	adds	r4, r7, r5
 8002394:	0018      	movs	r0, r3
 8002396:	f7ff fbed 	bl	8001b74 <HAL_InitTick>
 800239a:	0003      	movs	r3, r0
 800239c:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800239e:	197b      	adds	r3, r7, r5
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d046      	beq.n	8002434 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 80023a6:	197b      	adds	r3, r7, r5
 80023a8:	781b      	ldrb	r3, [r3, #0]
 80023aa:	e2d2      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80023ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d027      	beq.n	8002402 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80023b2:	4b52      	ldr	r3, [pc, #328]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2209      	movs	r2, #9
 80023b8:	4393      	bics	r3, r2
 80023ba:	0019      	movs	r1, r3
 80023bc:	4b4f      	ldr	r3, [pc, #316]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80023be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80023c0:	430a      	orrs	r2, r1
 80023c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c4:	f7ff fc1c 	bl	8001c00 <HAL_GetTick>
 80023c8:	0003      	movs	r3, r0
 80023ca:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023cc:	e008      	b.n	80023e0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023ce:	f7ff fc17 	bl	8001c00 <HAL_GetTick>
 80023d2:	0002      	movs	r2, r0
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	2b02      	cmp	r3, #2
 80023da:	d901      	bls.n	80023e0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 80023dc:	2303      	movs	r3, #3
 80023de:	e2b8      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80023e0:	4b46      	ldr	r3, [pc, #280]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2204      	movs	r2, #4
 80023e6:	4013      	ands	r3, r2
 80023e8:	d0f1      	beq.n	80023ce <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ea:	4b44      	ldr	r3, [pc, #272]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	4a46      	ldr	r2, [pc, #280]	; (8002508 <HAL_RCC_OscConfig+0x348>)
 80023f0:	4013      	ands	r3, r2
 80023f2:	0019      	movs	r1, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	691b      	ldr	r3, [r3, #16]
 80023f8:	021a      	lsls	r2, r3, #8
 80023fa:	4b40      	ldr	r3, [pc, #256]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80023fc:	430a      	orrs	r2, r1
 80023fe:	605a      	str	r2, [r3, #4]
 8002400:	e018      	b.n	8002434 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002402:	4b3e      	ldr	r3, [pc, #248]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002404:	681a      	ldr	r2, [r3, #0]
 8002406:	4b3d      	ldr	r3, [pc, #244]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002408:	2101      	movs	r1, #1
 800240a:	438a      	bics	r2, r1
 800240c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800240e:	f7ff fbf7 	bl	8001c00 <HAL_GetTick>
 8002412:	0003      	movs	r3, r0
 8002414:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002418:	f7ff fbf2 	bl	8001c00 <HAL_GetTick>
 800241c:	0002      	movs	r2, r0
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e293      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800242a:	4b34      	ldr	r3, [pc, #208]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2204      	movs	r2, #4
 8002430:	4013      	ands	r3, r2
 8002432:	d1f1      	bne.n	8002418 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2210      	movs	r2, #16
 800243a:	4013      	ands	r3, r2
 800243c:	d100      	bne.n	8002440 <HAL_RCC_OscConfig+0x280>
 800243e:	e0a2      	b.n	8002586 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d140      	bne.n	80024c8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002446:	4b2d      	ldr	r3, [pc, #180]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	2380      	movs	r3, #128	; 0x80
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	4013      	ands	r3, r2
 8002450:	d005      	beq.n	800245e <HAL_RCC_OscConfig+0x29e>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	69db      	ldr	r3, [r3, #28]
 8002456:	2b00      	cmp	r3, #0
 8002458:	d101      	bne.n	800245e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 800245a:	2301      	movs	r3, #1
 800245c:	e279      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800245e:	4b27      	ldr	r3, [pc, #156]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	4a2d      	ldr	r2, [pc, #180]	; (8002518 <HAL_RCC_OscConfig+0x358>)
 8002464:	4013      	ands	r3, r2
 8002466:	0019      	movs	r1, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800246c:	4b23      	ldr	r3, [pc, #140]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 800246e:	430a      	orrs	r2, r1
 8002470:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002472:	4b22      	ldr	r3, [pc, #136]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002474:	685b      	ldr	r3, [r3, #4]
 8002476:	021b      	lsls	r3, r3, #8
 8002478:	0a19      	lsrs	r1, r3, #8
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a1b      	ldr	r3, [r3, #32]
 800247e:	061a      	lsls	r2, r3, #24
 8002480:	4b1e      	ldr	r3, [pc, #120]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002482:	430a      	orrs	r2, r1
 8002484:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248a:	0b5b      	lsrs	r3, r3, #13
 800248c:	3301      	adds	r3, #1
 800248e:	2280      	movs	r2, #128	; 0x80
 8002490:	0212      	lsls	r2, r2, #8
 8002492:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8002494:	4b19      	ldr	r3, [pc, #100]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	091b      	lsrs	r3, r3, #4
 800249a:	210f      	movs	r1, #15
 800249c:	400b      	ands	r3, r1
 800249e:	491b      	ldr	r1, [pc, #108]	; (800250c <HAL_RCC_OscConfig+0x34c>)
 80024a0:	5ccb      	ldrb	r3, [r1, r3]
 80024a2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80024a4:	4b1a      	ldr	r3, [pc, #104]	; (8002510 <HAL_RCC_OscConfig+0x350>)
 80024a6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80024a8:	4b1a      	ldr	r3, [pc, #104]	; (8002514 <HAL_RCC_OscConfig+0x354>)
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	2513      	movs	r5, #19
 80024ae:	197c      	adds	r4, r7, r5
 80024b0:	0018      	movs	r0, r3
 80024b2:	f7ff fb5f 	bl	8001b74 <HAL_InitTick>
 80024b6:	0003      	movs	r3, r0
 80024b8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80024ba:	197b      	adds	r3, r7, r5
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d061      	beq.n	8002586 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 80024c2:	197b      	adds	r3, r7, r5
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	e244      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	69db      	ldr	r3, [r3, #28]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d040      	beq.n	8002552 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80024d0:	4b0a      	ldr	r3, [pc, #40]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80024d2:	681a      	ldr	r2, [r3, #0]
 80024d4:	4b09      	ldr	r3, [pc, #36]	; (80024fc <HAL_RCC_OscConfig+0x33c>)
 80024d6:	2180      	movs	r1, #128	; 0x80
 80024d8:	0049      	lsls	r1, r1, #1
 80024da:	430a      	orrs	r2, r1
 80024dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024de:	f7ff fb8f 	bl	8001c00 <HAL_GetTick>
 80024e2:	0003      	movs	r3, r0
 80024e4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80024e6:	e019      	b.n	800251c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024e8:	f7ff fb8a 	bl	8001c00 <HAL_GetTick>
 80024ec:	0002      	movs	r2, r0
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	1ad3      	subs	r3, r2, r3
 80024f2:	2b02      	cmp	r3, #2
 80024f4:	d912      	bls.n	800251c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 80024f6:	2303      	movs	r3, #3
 80024f8:	e22b      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
 80024fa:	46c0      	nop			; (mov r8, r8)
 80024fc:	40021000 	.word	0x40021000
 8002500:	fffeffff 	.word	0xfffeffff
 8002504:	fffbffff 	.word	0xfffbffff
 8002508:	ffffe0ff 	.word	0xffffe0ff
 800250c:	08005224 	.word	0x08005224
 8002510:	20000004 	.word	0x20000004
 8002514:	20000008 	.word	0x20000008
 8002518:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800251c:	4bca      	ldr	r3, [pc, #808]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	2380      	movs	r3, #128	; 0x80
 8002522:	009b      	lsls	r3, r3, #2
 8002524:	4013      	ands	r3, r2
 8002526:	d0df      	beq.n	80024e8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002528:	4bc7      	ldr	r3, [pc, #796]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	4ac7      	ldr	r2, [pc, #796]	; (800284c <HAL_RCC_OscConfig+0x68c>)
 800252e:	4013      	ands	r3, r2
 8002530:	0019      	movs	r1, r3
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002536:	4bc4      	ldr	r3, [pc, #784]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002538:	430a      	orrs	r2, r1
 800253a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800253c:	4bc2      	ldr	r3, [pc, #776]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	021b      	lsls	r3, r3, #8
 8002542:	0a19      	lsrs	r1, r3, #8
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	061a      	lsls	r2, r3, #24
 800254a:	4bbf      	ldr	r3, [pc, #764]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800254c:	430a      	orrs	r2, r1
 800254e:	605a      	str	r2, [r3, #4]
 8002550:	e019      	b.n	8002586 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002552:	4bbd      	ldr	r3, [pc, #756]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002554:	681a      	ldr	r2, [r3, #0]
 8002556:	4bbc      	ldr	r3, [pc, #752]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002558:	49bd      	ldr	r1, [pc, #756]	; (8002850 <HAL_RCC_OscConfig+0x690>)
 800255a:	400a      	ands	r2, r1
 800255c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800255e:	f7ff fb4f 	bl	8001c00 <HAL_GetTick>
 8002562:	0003      	movs	r3, r0
 8002564:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002568:	f7ff fb4a 	bl	8001c00 <HAL_GetTick>
 800256c:	0002      	movs	r2, r0
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e1eb      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800257a:	4bb3      	ldr	r3, [pc, #716]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800257c:	681a      	ldr	r2, [r3, #0]
 800257e:	2380      	movs	r3, #128	; 0x80
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4013      	ands	r3, r2
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	2208      	movs	r2, #8
 800258c:	4013      	ands	r3, r2
 800258e:	d036      	beq.n	80025fe <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	2b00      	cmp	r3, #0
 8002596:	d019      	beq.n	80025cc <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002598:	4bab      	ldr	r3, [pc, #684]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800259a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800259c:	4baa      	ldr	r3, [pc, #680]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800259e:	2101      	movs	r1, #1
 80025a0:	430a      	orrs	r2, r1
 80025a2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a4:	f7ff fb2c 	bl	8001c00 <HAL_GetTick>
 80025a8:	0003      	movs	r3, r0
 80025aa:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80025ac:	e008      	b.n	80025c0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025ae:	f7ff fb27 	bl	8001c00 <HAL_GetTick>
 80025b2:	0002      	movs	r2, r0
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	1ad3      	subs	r3, r2, r3
 80025b8:	2b02      	cmp	r3, #2
 80025ba:	d901      	bls.n	80025c0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 80025bc:	2303      	movs	r3, #3
 80025be:	e1c8      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80025c0:	4ba1      	ldr	r3, [pc, #644]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80025c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025c4:	2202      	movs	r2, #2
 80025c6:	4013      	ands	r3, r2
 80025c8:	d0f1      	beq.n	80025ae <HAL_RCC_OscConfig+0x3ee>
 80025ca:	e018      	b.n	80025fe <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025cc:	4b9e      	ldr	r3, [pc, #632]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80025ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80025d0:	4b9d      	ldr	r3, [pc, #628]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80025d2:	2101      	movs	r1, #1
 80025d4:	438a      	bics	r2, r1
 80025d6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d8:	f7ff fb12 	bl	8001c00 <HAL_GetTick>
 80025dc:	0003      	movs	r3, r0
 80025de:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80025e2:	f7ff fb0d 	bl	8001c00 <HAL_GetTick>
 80025e6:	0002      	movs	r2, r0
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e1ae      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80025f4:	4b94      	ldr	r3, [pc, #592]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80025f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80025f8:	2202      	movs	r2, #2
 80025fa:	4013      	ands	r3, r2
 80025fc:	d1f1      	bne.n	80025e2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	2204      	movs	r2, #4
 8002604:	4013      	ands	r3, r2
 8002606:	d100      	bne.n	800260a <HAL_RCC_OscConfig+0x44a>
 8002608:	e0ae      	b.n	8002768 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800260a:	2023      	movs	r0, #35	; 0x23
 800260c:	183b      	adds	r3, r7, r0
 800260e:	2200      	movs	r2, #0
 8002610:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002612:	4b8d      	ldr	r3, [pc, #564]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002614:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002616:	2380      	movs	r3, #128	; 0x80
 8002618:	055b      	lsls	r3, r3, #21
 800261a:	4013      	ands	r3, r2
 800261c:	d109      	bne.n	8002632 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800261e:	4b8a      	ldr	r3, [pc, #552]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002620:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002622:	4b89      	ldr	r3, [pc, #548]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002624:	2180      	movs	r1, #128	; 0x80
 8002626:	0549      	lsls	r1, r1, #21
 8002628:	430a      	orrs	r2, r1
 800262a:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800262c:	183b      	adds	r3, r7, r0
 800262e:	2201      	movs	r2, #1
 8002630:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002632:	4b88      	ldr	r3, [pc, #544]	; (8002854 <HAL_RCC_OscConfig+0x694>)
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	2380      	movs	r3, #128	; 0x80
 8002638:	005b      	lsls	r3, r3, #1
 800263a:	4013      	ands	r3, r2
 800263c:	d11a      	bne.n	8002674 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800263e:	4b85      	ldr	r3, [pc, #532]	; (8002854 <HAL_RCC_OscConfig+0x694>)
 8002640:	681a      	ldr	r2, [r3, #0]
 8002642:	4b84      	ldr	r3, [pc, #528]	; (8002854 <HAL_RCC_OscConfig+0x694>)
 8002644:	2180      	movs	r1, #128	; 0x80
 8002646:	0049      	lsls	r1, r1, #1
 8002648:	430a      	orrs	r2, r1
 800264a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800264c:	f7ff fad8 	bl	8001c00 <HAL_GetTick>
 8002650:	0003      	movs	r3, r0
 8002652:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002656:	f7ff fad3 	bl	8001c00 <HAL_GetTick>
 800265a:	0002      	movs	r2, r0
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b64      	cmp	r3, #100	; 0x64
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e174      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002668:	4b7a      	ldr	r3, [pc, #488]	; (8002854 <HAL_RCC_OscConfig+0x694>)
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	2380      	movs	r3, #128	; 0x80
 800266e:	005b      	lsls	r3, r3, #1
 8002670:	4013      	ands	r3, r2
 8002672:	d0f0      	beq.n	8002656 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	2380      	movs	r3, #128	; 0x80
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	429a      	cmp	r2, r3
 800267e:	d107      	bne.n	8002690 <HAL_RCC_OscConfig+0x4d0>
 8002680:	4b71      	ldr	r3, [pc, #452]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002682:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002684:	4b70      	ldr	r3, [pc, #448]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002686:	2180      	movs	r1, #128	; 0x80
 8002688:	0049      	lsls	r1, r1, #1
 800268a:	430a      	orrs	r2, r1
 800268c:	651a      	str	r2, [r3, #80]	; 0x50
 800268e:	e031      	b.n	80026f4 <HAL_RCC_OscConfig+0x534>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d10c      	bne.n	80026b2 <HAL_RCC_OscConfig+0x4f2>
 8002698:	4b6b      	ldr	r3, [pc, #428]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800269a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800269c:	4b6a      	ldr	r3, [pc, #424]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800269e:	496c      	ldr	r1, [pc, #432]	; (8002850 <HAL_RCC_OscConfig+0x690>)
 80026a0:	400a      	ands	r2, r1
 80026a2:	651a      	str	r2, [r3, #80]	; 0x50
 80026a4:	4b68      	ldr	r3, [pc, #416]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026a8:	4b67      	ldr	r3, [pc, #412]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026aa:	496b      	ldr	r1, [pc, #428]	; (8002858 <HAL_RCC_OscConfig+0x698>)
 80026ac:	400a      	ands	r2, r1
 80026ae:	651a      	str	r2, [r3, #80]	; 0x50
 80026b0:	e020      	b.n	80026f4 <HAL_RCC_OscConfig+0x534>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	689a      	ldr	r2, [r3, #8]
 80026b6:	23a0      	movs	r3, #160	; 0xa0
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	429a      	cmp	r2, r3
 80026bc:	d10e      	bne.n	80026dc <HAL_RCC_OscConfig+0x51c>
 80026be:	4b62      	ldr	r3, [pc, #392]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026c2:	4b61      	ldr	r3, [pc, #388]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026c4:	2180      	movs	r1, #128	; 0x80
 80026c6:	00c9      	lsls	r1, r1, #3
 80026c8:	430a      	orrs	r2, r1
 80026ca:	651a      	str	r2, [r3, #80]	; 0x50
 80026cc:	4b5e      	ldr	r3, [pc, #376]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026ce:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026d0:	4b5d      	ldr	r3, [pc, #372]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026d2:	2180      	movs	r1, #128	; 0x80
 80026d4:	0049      	lsls	r1, r1, #1
 80026d6:	430a      	orrs	r2, r1
 80026d8:	651a      	str	r2, [r3, #80]	; 0x50
 80026da:	e00b      	b.n	80026f4 <HAL_RCC_OscConfig+0x534>
 80026dc:	4b5a      	ldr	r3, [pc, #360]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026e0:	4b59      	ldr	r3, [pc, #356]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026e2:	495b      	ldr	r1, [pc, #364]	; (8002850 <HAL_RCC_OscConfig+0x690>)
 80026e4:	400a      	ands	r2, r1
 80026e6:	651a      	str	r2, [r3, #80]	; 0x50
 80026e8:	4b57      	ldr	r3, [pc, #348]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026ea:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80026ec:	4b56      	ldr	r3, [pc, #344]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80026ee:	495a      	ldr	r1, [pc, #360]	; (8002858 <HAL_RCC_OscConfig+0x698>)
 80026f0:	400a      	ands	r2, r1
 80026f2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d015      	beq.n	8002728 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fc:	f7ff fa80 	bl	8001c00 <HAL_GetTick>
 8002700:	0003      	movs	r3, r0
 8002702:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002704:	e009      	b.n	800271a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002706:	f7ff fa7b 	bl	8001c00 <HAL_GetTick>
 800270a:	0002      	movs	r2, r0
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	1ad3      	subs	r3, r2, r3
 8002710:	4a52      	ldr	r2, [pc, #328]	; (800285c <HAL_RCC_OscConfig+0x69c>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e11b      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800271a:	4b4b      	ldr	r3, [pc, #300]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800271c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800271e:	2380      	movs	r3, #128	; 0x80
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4013      	ands	r3, r2
 8002724:	d0ef      	beq.n	8002706 <HAL_RCC_OscConfig+0x546>
 8002726:	e014      	b.n	8002752 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002728:	f7ff fa6a 	bl	8001c00 <HAL_GetTick>
 800272c:	0003      	movs	r3, r0
 800272e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002730:	e009      	b.n	8002746 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002732:	f7ff fa65 	bl	8001c00 <HAL_GetTick>
 8002736:	0002      	movs	r2, r0
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	1ad3      	subs	r3, r2, r3
 800273c:	4a47      	ldr	r2, [pc, #284]	; (800285c <HAL_RCC_OscConfig+0x69c>)
 800273e:	4293      	cmp	r3, r2
 8002740:	d901      	bls.n	8002746 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8002742:	2303      	movs	r3, #3
 8002744:	e105      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002746:	4b40      	ldr	r3, [pc, #256]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002748:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800274a:	2380      	movs	r3, #128	; 0x80
 800274c:	009b      	lsls	r3, r3, #2
 800274e:	4013      	ands	r3, r2
 8002750:	d1ef      	bne.n	8002732 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002752:	2323      	movs	r3, #35	; 0x23
 8002754:	18fb      	adds	r3, r7, r3
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b01      	cmp	r3, #1
 800275a:	d105      	bne.n	8002768 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800275c:	4b3a      	ldr	r3, [pc, #232]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800275e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002760:	4b39      	ldr	r3, [pc, #228]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002762:	493f      	ldr	r1, [pc, #252]	; (8002860 <HAL_RCC_OscConfig+0x6a0>)
 8002764:	400a      	ands	r2, r1
 8002766:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2220      	movs	r2, #32
 800276e:	4013      	ands	r3, r2
 8002770:	d049      	beq.n	8002806 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d026      	beq.n	80027c8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800277a:	4b33      	ldr	r3, [pc, #204]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800277c:	689a      	ldr	r2, [r3, #8]
 800277e:	4b32      	ldr	r3, [pc, #200]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002780:	2101      	movs	r1, #1
 8002782:	430a      	orrs	r2, r1
 8002784:	609a      	str	r2, [r3, #8]
 8002786:	4b30      	ldr	r3, [pc, #192]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002788:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800278a:	4b2f      	ldr	r3, [pc, #188]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 800278c:	2101      	movs	r1, #1
 800278e:	430a      	orrs	r2, r1
 8002790:	635a      	str	r2, [r3, #52]	; 0x34
 8002792:	4b34      	ldr	r3, [pc, #208]	; (8002864 <HAL_RCC_OscConfig+0x6a4>)
 8002794:	6a1a      	ldr	r2, [r3, #32]
 8002796:	4b33      	ldr	r3, [pc, #204]	; (8002864 <HAL_RCC_OscConfig+0x6a4>)
 8002798:	2180      	movs	r1, #128	; 0x80
 800279a:	0189      	lsls	r1, r1, #6
 800279c:	430a      	orrs	r2, r1
 800279e:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027a0:	f7ff fa2e 	bl	8001c00 <HAL_GetTick>
 80027a4:	0003      	movs	r3, r0
 80027a6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80027a8:	e008      	b.n	80027bc <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027aa:	f7ff fa29 	bl	8001c00 <HAL_GetTick>
 80027ae:	0002      	movs	r2, r0
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	2b02      	cmp	r3, #2
 80027b6:	d901      	bls.n	80027bc <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 80027b8:	2303      	movs	r3, #3
 80027ba:	e0ca      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80027bc:	4b22      	ldr	r3, [pc, #136]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80027be:	689b      	ldr	r3, [r3, #8]
 80027c0:	2202      	movs	r2, #2
 80027c2:	4013      	ands	r3, r2
 80027c4:	d0f1      	beq.n	80027aa <HAL_RCC_OscConfig+0x5ea>
 80027c6:	e01e      	b.n	8002806 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80027c8:	4b1f      	ldr	r3, [pc, #124]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80027ca:	689a      	ldr	r2, [r3, #8]
 80027cc:	4b1e      	ldr	r3, [pc, #120]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80027ce:	2101      	movs	r1, #1
 80027d0:	438a      	bics	r2, r1
 80027d2:	609a      	str	r2, [r3, #8]
 80027d4:	4b23      	ldr	r3, [pc, #140]	; (8002864 <HAL_RCC_OscConfig+0x6a4>)
 80027d6:	6a1a      	ldr	r2, [r3, #32]
 80027d8:	4b22      	ldr	r3, [pc, #136]	; (8002864 <HAL_RCC_OscConfig+0x6a4>)
 80027da:	4923      	ldr	r1, [pc, #140]	; (8002868 <HAL_RCC_OscConfig+0x6a8>)
 80027dc:	400a      	ands	r2, r1
 80027de:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e0:	f7ff fa0e 	bl	8001c00 <HAL_GetTick>
 80027e4:	0003      	movs	r3, r0
 80027e6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027e8:	e008      	b.n	80027fc <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80027ea:	f7ff fa09 	bl	8001c00 <HAL_GetTick>
 80027ee:	0002      	movs	r2, r0
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d901      	bls.n	80027fc <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e0aa      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80027fc:	4b12      	ldr	r3, [pc, #72]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	2202      	movs	r2, #2
 8002802:	4013      	ands	r3, r2
 8002804:	d1f1      	bne.n	80027ea <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800280a:	2b00      	cmp	r3, #0
 800280c:	d100      	bne.n	8002810 <HAL_RCC_OscConfig+0x650>
 800280e:	e09f      	b.n	8002950 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	2b0c      	cmp	r3, #12
 8002814:	d100      	bne.n	8002818 <HAL_RCC_OscConfig+0x658>
 8002816:	e078      	b.n	800290a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800281c:	2b02      	cmp	r3, #2
 800281e:	d159      	bne.n	80028d4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002820:	4b09      	ldr	r3, [pc, #36]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	4b08      	ldr	r3, [pc, #32]	; (8002848 <HAL_RCC_OscConfig+0x688>)
 8002826:	4911      	ldr	r1, [pc, #68]	; (800286c <HAL_RCC_OscConfig+0x6ac>)
 8002828:	400a      	ands	r2, r1
 800282a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282c:	f7ff f9e8 	bl	8001c00 <HAL_GetTick>
 8002830:	0003      	movs	r3, r0
 8002832:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002834:	e01c      	b.n	8002870 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002836:	f7ff f9e3 	bl	8001c00 <HAL_GetTick>
 800283a:	0002      	movs	r2, r0
 800283c:	697b      	ldr	r3, [r7, #20]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d915      	bls.n	8002870 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e084      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
 8002848:	40021000 	.word	0x40021000
 800284c:	ffff1fff 	.word	0xffff1fff
 8002850:	fffffeff 	.word	0xfffffeff
 8002854:	40007000 	.word	0x40007000
 8002858:	fffffbff 	.word	0xfffffbff
 800285c:	00001388 	.word	0x00001388
 8002860:	efffffff 	.word	0xefffffff
 8002864:	40010000 	.word	0x40010000
 8002868:	ffffdfff 	.word	0xffffdfff
 800286c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002870:	4b3a      	ldr	r3, [pc, #232]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 8002872:	681a      	ldr	r2, [r3, #0]
 8002874:	2380      	movs	r3, #128	; 0x80
 8002876:	049b      	lsls	r3, r3, #18
 8002878:	4013      	ands	r3, r2
 800287a:	d1dc      	bne.n	8002836 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800287c:	4b37      	ldr	r3, [pc, #220]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	4a37      	ldr	r2, [pc, #220]	; (8002960 <HAL_RCC_OscConfig+0x7a0>)
 8002882:	4013      	ands	r3, r2
 8002884:	0019      	movs	r1, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288e:	431a      	orrs	r2, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002894:	431a      	orrs	r2, r3
 8002896:	4b31      	ldr	r3, [pc, #196]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 8002898:	430a      	orrs	r2, r1
 800289a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800289c:	4b2f      	ldr	r3, [pc, #188]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 800289e:	681a      	ldr	r2, [r3, #0]
 80028a0:	4b2e      	ldr	r3, [pc, #184]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 80028a2:	2180      	movs	r1, #128	; 0x80
 80028a4:	0449      	lsls	r1, r1, #17
 80028a6:	430a      	orrs	r2, r1
 80028a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028aa:	f7ff f9a9 	bl	8001c00 <HAL_GetTick>
 80028ae:	0003      	movs	r3, r0
 80028b0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80028b2:	e008      	b.n	80028c6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028b4:	f7ff f9a4 	bl	8001c00 <HAL_GetTick>
 80028b8:	0002      	movs	r2, r0
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	1ad3      	subs	r3, r2, r3
 80028be:	2b02      	cmp	r3, #2
 80028c0:	d901      	bls.n	80028c6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 80028c2:	2303      	movs	r3, #3
 80028c4:	e045      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 80028c6:	4b25      	ldr	r3, [pc, #148]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	2380      	movs	r3, #128	; 0x80
 80028cc:	049b      	lsls	r3, r3, #18
 80028ce:	4013      	ands	r3, r2
 80028d0:	d0f0      	beq.n	80028b4 <HAL_RCC_OscConfig+0x6f4>
 80028d2:	e03d      	b.n	8002950 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d4:	4b21      	ldr	r3, [pc, #132]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	4b20      	ldr	r3, [pc, #128]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 80028da:	4922      	ldr	r1, [pc, #136]	; (8002964 <HAL_RCC_OscConfig+0x7a4>)
 80028dc:	400a      	ands	r2, r1
 80028de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028e0:	f7ff f98e 	bl	8001c00 <HAL_GetTick>
 80028e4:	0003      	movs	r3, r0
 80028e6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80028e8:	e008      	b.n	80028fc <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028ea:	f7ff f989 	bl	8001c00 <HAL_GetTick>
 80028ee:	0002      	movs	r2, r0
 80028f0:	697b      	ldr	r3, [r7, #20]
 80028f2:	1ad3      	subs	r3, r2, r3
 80028f4:	2b02      	cmp	r3, #2
 80028f6:	d901      	bls.n	80028fc <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80028f8:	2303      	movs	r3, #3
 80028fa:	e02a      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80028fc:	4b17      	ldr	r3, [pc, #92]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	2380      	movs	r3, #128	; 0x80
 8002902:	049b      	lsls	r3, r3, #18
 8002904:	4013      	ands	r3, r2
 8002906:	d1f0      	bne.n	80028ea <HAL_RCC_OscConfig+0x72a>
 8002908:	e022      	b.n	8002950 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800290e:	2b01      	cmp	r3, #1
 8002910:	d101      	bne.n	8002916 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8002912:	2301      	movs	r3, #1
 8002914:	e01d      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002916:	4b11      	ldr	r3, [pc, #68]	; (800295c <HAL_RCC_OscConfig+0x79c>)
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	2380      	movs	r3, #128	; 0x80
 8002920:	025b      	lsls	r3, r3, #9
 8002922:	401a      	ands	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002928:	429a      	cmp	r2, r3
 800292a:	d10f      	bne.n	800294c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	23f0      	movs	r3, #240	; 0xf0
 8002930:	039b      	lsls	r3, r3, #14
 8002932:	401a      	ands	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002938:	429a      	cmp	r2, r3
 800293a:	d107      	bne.n	800294c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	23c0      	movs	r3, #192	; 0xc0
 8002940:	041b      	lsls	r3, r3, #16
 8002942:	401a      	ands	r2, r3
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002948:	429a      	cmp	r2, r3
 800294a:	d001      	beq.n	8002950 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800294c:	2301      	movs	r3, #1
 800294e:	e000      	b.n	8002952 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8002950:	2300      	movs	r3, #0
}
 8002952:	0018      	movs	r0, r3
 8002954:	46bd      	mov	sp, r7
 8002956:	b00a      	add	sp, #40	; 0x28
 8002958:	bdb0      	pop	{r4, r5, r7, pc}
 800295a:	46c0      	nop			; (mov r8, r8)
 800295c:	40021000 	.word	0x40021000
 8002960:	ff02ffff 	.word	0xff02ffff
 8002964:	feffffff 	.word	0xfeffffff

08002968 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002968:	b5b0      	push	{r4, r5, r7, lr}
 800296a:	b084      	sub	sp, #16
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d101      	bne.n	800297c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	e128      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800297c:	4b96      	ldr	r3, [pc, #600]	; (8002bd8 <HAL_RCC_ClockConfig+0x270>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	2201      	movs	r2, #1
 8002982:	4013      	ands	r3, r2
 8002984:	683a      	ldr	r2, [r7, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d91e      	bls.n	80029c8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800298a:	4b93      	ldr	r3, [pc, #588]	; (8002bd8 <HAL_RCC_ClockConfig+0x270>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	2201      	movs	r2, #1
 8002990:	4393      	bics	r3, r2
 8002992:	0019      	movs	r1, r3
 8002994:	4b90      	ldr	r3, [pc, #576]	; (8002bd8 <HAL_RCC_ClockConfig+0x270>)
 8002996:	683a      	ldr	r2, [r7, #0]
 8002998:	430a      	orrs	r2, r1
 800299a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800299c:	f7ff f930 	bl	8001c00 <HAL_GetTick>
 80029a0:	0003      	movs	r3, r0
 80029a2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029a4:	e009      	b.n	80029ba <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80029a6:	f7ff f92b 	bl	8001c00 <HAL_GetTick>
 80029aa:	0002      	movs	r2, r0
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	1ad3      	subs	r3, r2, r3
 80029b0:	4a8a      	ldr	r2, [pc, #552]	; (8002bdc <HAL_RCC_ClockConfig+0x274>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d901      	bls.n	80029ba <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80029b6:	2303      	movs	r3, #3
 80029b8:	e109      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ba:	4b87      	ldr	r3, [pc, #540]	; (8002bd8 <HAL_RCC_ClockConfig+0x270>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	2201      	movs	r2, #1
 80029c0:	4013      	ands	r3, r2
 80029c2:	683a      	ldr	r2, [r7, #0]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d1ee      	bne.n	80029a6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	2202      	movs	r2, #2
 80029ce:	4013      	ands	r3, r2
 80029d0:	d009      	beq.n	80029e6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029d2:	4b83      	ldr	r3, [pc, #524]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 80029d4:	68db      	ldr	r3, [r3, #12]
 80029d6:	22f0      	movs	r2, #240	; 0xf0
 80029d8:	4393      	bics	r3, r2
 80029da:	0019      	movs	r1, r3
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	689a      	ldr	r2, [r3, #8]
 80029e0:	4b7f      	ldr	r3, [pc, #508]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 80029e2:	430a      	orrs	r2, r1
 80029e4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2201      	movs	r2, #1
 80029ec:	4013      	ands	r3, r2
 80029ee:	d100      	bne.n	80029f2 <HAL_RCC_ClockConfig+0x8a>
 80029f0:	e089      	b.n	8002b06 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d107      	bne.n	8002a0a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80029fa:	4b79      	ldr	r3, [pc, #484]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	2380      	movs	r3, #128	; 0x80
 8002a00:	029b      	lsls	r3, r3, #10
 8002a02:	4013      	ands	r3, r2
 8002a04:	d120      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e0e1      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	685b      	ldr	r3, [r3, #4]
 8002a0e:	2b03      	cmp	r3, #3
 8002a10:	d107      	bne.n	8002a22 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002a12:	4b73      	ldr	r3, [pc, #460]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	2380      	movs	r3, #128	; 0x80
 8002a18:	049b      	lsls	r3, r3, #18
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	d114      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	e0d5      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d106      	bne.n	8002a38 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002a2a:	4b6d      	ldr	r3, [pc, #436]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2204      	movs	r2, #4
 8002a30:	4013      	ands	r3, r2
 8002a32:	d109      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e0ca      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a38:	4b69      	ldr	r3, [pc, #420]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	2380      	movs	r3, #128	; 0x80
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4013      	ands	r3, r2
 8002a42:	d101      	bne.n	8002a48 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0c2      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a48:	4b65      	ldr	r3, [pc, #404]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	2203      	movs	r2, #3
 8002a4e:	4393      	bics	r3, r2
 8002a50:	0019      	movs	r1, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685a      	ldr	r2, [r3, #4]
 8002a56:	4b62      	ldr	r3, [pc, #392]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a5c:	f7ff f8d0 	bl	8001c00 <HAL_GetTick>
 8002a60:	0003      	movs	r3, r0
 8002a62:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	2b02      	cmp	r3, #2
 8002a6a:	d111      	bne.n	8002a90 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a6c:	e009      	b.n	8002a82 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a6e:	f7ff f8c7 	bl	8001c00 <HAL_GetTick>
 8002a72:	0002      	movs	r2, r0
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	4a58      	ldr	r2, [pc, #352]	; (8002bdc <HAL_RCC_ClockConfig+0x274>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d901      	bls.n	8002a82 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002a7e:	2303      	movs	r3, #3
 8002a80:	e0a5      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a82:	4b57      	ldr	r3, [pc, #348]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002a84:	68db      	ldr	r3, [r3, #12]
 8002a86:	220c      	movs	r2, #12
 8002a88:	4013      	ands	r3, r2
 8002a8a:	2b08      	cmp	r3, #8
 8002a8c:	d1ef      	bne.n	8002a6e <HAL_RCC_ClockConfig+0x106>
 8002a8e:	e03a      	b.n	8002b06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	2b03      	cmp	r3, #3
 8002a96:	d111      	bne.n	8002abc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a98:	e009      	b.n	8002aae <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a9a:	f7ff f8b1 	bl	8001c00 <HAL_GetTick>
 8002a9e:	0002      	movs	r2, r0
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	1ad3      	subs	r3, r2, r3
 8002aa4:	4a4d      	ldr	r2, [pc, #308]	; (8002bdc <HAL_RCC_ClockConfig+0x274>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e08f      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002aae:	4b4c      	ldr	r3, [pc, #304]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002ab0:	68db      	ldr	r3, [r3, #12]
 8002ab2:	220c      	movs	r2, #12
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	2b0c      	cmp	r3, #12
 8002ab8:	d1ef      	bne.n	8002a9a <HAL_RCC_ClockConfig+0x132>
 8002aba:	e024      	b.n	8002b06 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	2b01      	cmp	r3, #1
 8002ac2:	d11b      	bne.n	8002afc <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ac4:	e009      	b.n	8002ada <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ac6:	f7ff f89b 	bl	8001c00 <HAL_GetTick>
 8002aca:	0002      	movs	r2, r0
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	1ad3      	subs	r3, r2, r3
 8002ad0:	4a42      	ldr	r2, [pc, #264]	; (8002bdc <HAL_RCC_ClockConfig+0x274>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d901      	bls.n	8002ada <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002ad6:	2303      	movs	r3, #3
 8002ad8:	e079      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ada:	4b41      	ldr	r3, [pc, #260]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	220c      	movs	r2, #12
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	2b04      	cmp	r3, #4
 8002ae4:	d1ef      	bne.n	8002ac6 <HAL_RCC_ClockConfig+0x15e>
 8002ae6:	e00e      	b.n	8002b06 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ae8:	f7ff f88a 	bl	8001c00 <HAL_GetTick>
 8002aec:	0002      	movs	r2, r0
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	4a3a      	ldr	r2, [pc, #232]	; (8002bdc <HAL_RCC_ClockConfig+0x274>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	d901      	bls.n	8002afc <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002af8:	2303      	movs	r3, #3
 8002afa:	e068      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002afc:	4b38      	ldr	r3, [pc, #224]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	220c      	movs	r2, #12
 8002b02:	4013      	ands	r3, r2
 8002b04:	d1f0      	bne.n	8002ae8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b06:	4b34      	ldr	r3, [pc, #208]	; (8002bd8 <HAL_RCC_ClockConfig+0x270>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	4013      	ands	r3, r2
 8002b0e:	683a      	ldr	r2, [r7, #0]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d21e      	bcs.n	8002b52 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b14:	4b30      	ldr	r3, [pc, #192]	; (8002bd8 <HAL_RCC_ClockConfig+0x270>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2201      	movs	r2, #1
 8002b1a:	4393      	bics	r3, r2
 8002b1c:	0019      	movs	r1, r3
 8002b1e:	4b2e      	ldr	r3, [pc, #184]	; (8002bd8 <HAL_RCC_ClockConfig+0x270>)
 8002b20:	683a      	ldr	r2, [r7, #0]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002b26:	f7ff f86b 	bl	8001c00 <HAL_GetTick>
 8002b2a:	0003      	movs	r3, r0
 8002b2c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b2e:	e009      	b.n	8002b44 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b30:	f7ff f866 	bl	8001c00 <HAL_GetTick>
 8002b34:	0002      	movs	r2, r0
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	4a28      	ldr	r2, [pc, #160]	; (8002bdc <HAL_RCC_ClockConfig+0x274>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d901      	bls.n	8002b44 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002b40:	2303      	movs	r3, #3
 8002b42:	e044      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b44:	4b24      	ldr	r3, [pc, #144]	; (8002bd8 <HAL_RCC_ClockConfig+0x270>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2201      	movs	r2, #1
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	683a      	ldr	r2, [r7, #0]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d1ee      	bne.n	8002b30 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2204      	movs	r2, #4
 8002b58:	4013      	ands	r3, r2
 8002b5a:	d009      	beq.n	8002b70 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b5c:	4b20      	ldr	r3, [pc, #128]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002b5e:	68db      	ldr	r3, [r3, #12]
 8002b60:	4a20      	ldr	r2, [pc, #128]	; (8002be4 <HAL_RCC_ClockConfig+0x27c>)
 8002b62:	4013      	ands	r3, r2
 8002b64:	0019      	movs	r1, r3
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	68da      	ldr	r2, [r3, #12]
 8002b6a:	4b1d      	ldr	r3, [pc, #116]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002b6c:	430a      	orrs	r2, r1
 8002b6e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2208      	movs	r2, #8
 8002b76:	4013      	ands	r3, r2
 8002b78:	d00a      	beq.n	8002b90 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b7a:	4b19      	ldr	r3, [pc, #100]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	4a1a      	ldr	r2, [pc, #104]	; (8002be8 <HAL_RCC_ClockConfig+0x280>)
 8002b80:	4013      	ands	r3, r2
 8002b82:	0019      	movs	r1, r3
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	691b      	ldr	r3, [r3, #16]
 8002b88:	00da      	lsls	r2, r3, #3
 8002b8a:	4b15      	ldr	r3, [pc, #84]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002b8c:	430a      	orrs	r2, r1
 8002b8e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b90:	f000 f832 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8002b94:	0001      	movs	r1, r0
 8002b96:	4b12      	ldr	r3, [pc, #72]	; (8002be0 <HAL_RCC_ClockConfig+0x278>)
 8002b98:	68db      	ldr	r3, [r3, #12]
 8002b9a:	091b      	lsrs	r3, r3, #4
 8002b9c:	220f      	movs	r2, #15
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	4a12      	ldr	r2, [pc, #72]	; (8002bec <HAL_RCC_ClockConfig+0x284>)
 8002ba2:	5cd3      	ldrb	r3, [r2, r3]
 8002ba4:	000a      	movs	r2, r1
 8002ba6:	40da      	lsrs	r2, r3
 8002ba8:	4b11      	ldr	r3, [pc, #68]	; (8002bf0 <HAL_RCC_ClockConfig+0x288>)
 8002baa:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002bac:	4b11      	ldr	r3, [pc, #68]	; (8002bf4 <HAL_RCC_ClockConfig+0x28c>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	250b      	movs	r5, #11
 8002bb2:	197c      	adds	r4, r7, r5
 8002bb4:	0018      	movs	r0, r3
 8002bb6:	f7fe ffdd 	bl	8001b74 <HAL_InitTick>
 8002bba:	0003      	movs	r3, r0
 8002bbc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8002bbe:	197b      	adds	r3, r7, r5
 8002bc0:	781b      	ldrb	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d002      	beq.n	8002bcc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002bc6:	197b      	adds	r3, r7, r5
 8002bc8:	781b      	ldrb	r3, [r3, #0]
 8002bca:	e000      	b.n	8002bce <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	0018      	movs	r0, r3
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	b004      	add	sp, #16
 8002bd4:	bdb0      	pop	{r4, r5, r7, pc}
 8002bd6:	46c0      	nop			; (mov r8, r8)
 8002bd8:	40022000 	.word	0x40022000
 8002bdc:	00001388 	.word	0x00001388
 8002be0:	40021000 	.word	0x40021000
 8002be4:	fffff8ff 	.word	0xfffff8ff
 8002be8:	ffffc7ff 	.word	0xffffc7ff
 8002bec:	08005224 	.word	0x08005224
 8002bf0:	20000004 	.word	0x20000004
 8002bf4:	20000008 	.word	0x20000008

08002bf8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bf8:	b5b0      	push	{r4, r5, r7, lr}
 8002bfa:	b08e      	sub	sp, #56	; 0x38
 8002bfc:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8002bfe:	4b4c      	ldr	r3, [pc, #304]	; (8002d30 <HAL_RCC_GetSysClockFreq+0x138>)
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002c06:	230c      	movs	r3, #12
 8002c08:	4013      	ands	r3, r2
 8002c0a:	2b0c      	cmp	r3, #12
 8002c0c:	d014      	beq.n	8002c38 <HAL_RCC_GetSysClockFreq+0x40>
 8002c0e:	d900      	bls.n	8002c12 <HAL_RCC_GetSysClockFreq+0x1a>
 8002c10:	e07b      	b.n	8002d0a <HAL_RCC_GetSysClockFreq+0x112>
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	d002      	beq.n	8002c1c <HAL_RCC_GetSysClockFreq+0x24>
 8002c16:	2b08      	cmp	r3, #8
 8002c18:	d00b      	beq.n	8002c32 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c1a:	e076      	b.n	8002d0a <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002c1c:	4b44      	ldr	r3, [pc, #272]	; (8002d30 <HAL_RCC_GetSysClockFreq+0x138>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2210      	movs	r2, #16
 8002c22:	4013      	ands	r3, r2
 8002c24:	d002      	beq.n	8002c2c <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8002c26:	4b43      	ldr	r3, [pc, #268]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002c28:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8002c2a:	e07c      	b.n	8002d26 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8002c2c:	4b42      	ldr	r3, [pc, #264]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x140>)
 8002c2e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c30:	e079      	b.n	8002d26 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c32:	4b42      	ldr	r3, [pc, #264]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x144>)
 8002c34:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002c36:	e076      	b.n	8002d26 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c3a:	0c9a      	lsrs	r2, r3, #18
 8002c3c:	230f      	movs	r3, #15
 8002c3e:	401a      	ands	r2, r3
 8002c40:	4b3f      	ldr	r3, [pc, #252]	; (8002d40 <HAL_RCC_GetSysClockFreq+0x148>)
 8002c42:	5c9b      	ldrb	r3, [r3, r2]
 8002c44:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c48:	0d9a      	lsrs	r2, r3, #22
 8002c4a:	2303      	movs	r3, #3
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	3301      	adds	r3, #1
 8002c50:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c52:	4b37      	ldr	r3, [pc, #220]	; (8002d30 <HAL_RCC_GetSysClockFreq+0x138>)
 8002c54:	68da      	ldr	r2, [r3, #12]
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	025b      	lsls	r3, r3, #9
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d01a      	beq.n	8002c94 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002c5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c60:	61bb      	str	r3, [r7, #24]
 8002c62:	2300      	movs	r3, #0
 8002c64:	61fb      	str	r3, [r7, #28]
 8002c66:	4a35      	ldr	r2, [pc, #212]	; (8002d3c <HAL_RCC_GetSysClockFreq+0x144>)
 8002c68:	2300      	movs	r3, #0
 8002c6a:	69b8      	ldr	r0, [r7, #24]
 8002c6c:	69f9      	ldr	r1, [r7, #28]
 8002c6e:	f7fd fbf3 	bl	8000458 <__aeabi_lmul>
 8002c72:	0002      	movs	r2, r0
 8002c74:	000b      	movs	r3, r1
 8002c76:	0010      	movs	r0, r2
 8002c78:	0019      	movs	r1, r3
 8002c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7c:	613b      	str	r3, [r7, #16]
 8002c7e:	2300      	movs	r3, #0
 8002c80:	617b      	str	r3, [r7, #20]
 8002c82:	693a      	ldr	r2, [r7, #16]
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f7fd fbc7 	bl	8000418 <__aeabi_uldivmod>
 8002c8a:	0002      	movs	r2, r0
 8002c8c:	000b      	movs	r3, r1
 8002c8e:	0013      	movs	r3, r2
 8002c90:	637b      	str	r3, [r7, #52]	; 0x34
 8002c92:	e037      	b.n	8002d04 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002c94:	4b26      	ldr	r3, [pc, #152]	; (8002d30 <HAL_RCC_GetSysClockFreq+0x138>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2210      	movs	r2, #16
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	d01a      	beq.n	8002cd4 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002c9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ca0:	60bb      	str	r3, [r7, #8]
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	60fb      	str	r3, [r7, #12]
 8002ca6:	4a23      	ldr	r2, [pc, #140]	; (8002d34 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002ca8:	2300      	movs	r3, #0
 8002caa:	68b8      	ldr	r0, [r7, #8]
 8002cac:	68f9      	ldr	r1, [r7, #12]
 8002cae:	f7fd fbd3 	bl	8000458 <__aeabi_lmul>
 8002cb2:	0002      	movs	r2, r0
 8002cb4:	000b      	movs	r3, r1
 8002cb6:	0010      	movs	r0, r2
 8002cb8:	0019      	movs	r1, r3
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	603b      	str	r3, [r7, #0]
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	607b      	str	r3, [r7, #4]
 8002cc2:	683a      	ldr	r2, [r7, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f7fd fba7 	bl	8000418 <__aeabi_uldivmod>
 8002cca:	0002      	movs	r2, r0
 8002ccc:	000b      	movs	r3, r1
 8002cce:	0013      	movs	r3, r2
 8002cd0:	637b      	str	r3, [r7, #52]	; 0x34
 8002cd2:	e017      	b.n	8002d04 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	2300      	movs	r3, #0
 8002cda:	0019      	movs	r1, r3
 8002cdc:	4a16      	ldr	r2, [pc, #88]	; (8002d38 <HAL_RCC_GetSysClockFreq+0x140>)
 8002cde:	2300      	movs	r3, #0
 8002ce0:	f7fd fbba 	bl	8000458 <__aeabi_lmul>
 8002ce4:	0002      	movs	r2, r0
 8002ce6:	000b      	movs	r3, r1
 8002ce8:	0010      	movs	r0, r2
 8002cea:	0019      	movs	r1, r3
 8002cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cee:	001c      	movs	r4, r3
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	001d      	movs	r5, r3
 8002cf4:	0022      	movs	r2, r4
 8002cf6:	002b      	movs	r3, r5
 8002cf8:	f7fd fb8e 	bl	8000418 <__aeabi_uldivmod>
 8002cfc:	0002      	movs	r2, r0
 8002cfe:	000b      	movs	r3, r1
 8002d00:	0013      	movs	r3, r2
 8002d02:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002d04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d06:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d08:	e00d      	b.n	8002d26 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002d0a:	4b09      	ldr	r3, [pc, #36]	; (8002d30 <HAL_RCC_GetSysClockFreq+0x138>)
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	0b5b      	lsrs	r3, r3, #13
 8002d10:	2207      	movs	r2, #7
 8002d12:	4013      	ands	r3, r2
 8002d14:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8002d16:	6a3b      	ldr	r3, [r7, #32]
 8002d18:	3301      	adds	r3, #1
 8002d1a:	2280      	movs	r2, #128	; 0x80
 8002d1c:	0212      	lsls	r2, r2, #8
 8002d1e:	409a      	lsls	r2, r3
 8002d20:	0013      	movs	r3, r2
 8002d22:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002d24:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002d26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002d28:	0018      	movs	r0, r3
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	b00e      	add	sp, #56	; 0x38
 8002d2e:	bdb0      	pop	{r4, r5, r7, pc}
 8002d30:	40021000 	.word	0x40021000
 8002d34:	003d0900 	.word	0x003d0900
 8002d38:	00f42400 	.word	0x00f42400
 8002d3c:	007a1200 	.word	0x007a1200
 8002d40:	0800523c 	.word	0x0800523c

08002d44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002d48:	4b02      	ldr	r3, [pc, #8]	; (8002d54 <HAL_RCC_GetHCLKFreq+0x10>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
}
 8002d4c:	0018      	movs	r0, r3
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	46c0      	nop			; (mov r8, r8)
 8002d54:	20000004 	.word	0x20000004

08002d58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002d5c:	f7ff fff2 	bl	8002d44 <HAL_RCC_GetHCLKFreq>
 8002d60:	0001      	movs	r1, r0
 8002d62:	4b06      	ldr	r3, [pc, #24]	; (8002d7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	0a1b      	lsrs	r3, r3, #8
 8002d68:	2207      	movs	r2, #7
 8002d6a:	4013      	ands	r3, r2
 8002d6c:	4a04      	ldr	r2, [pc, #16]	; (8002d80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002d6e:	5cd3      	ldrb	r3, [r2, r3]
 8002d70:	40d9      	lsrs	r1, r3
 8002d72:	000b      	movs	r3, r1
}
 8002d74:	0018      	movs	r0, r3
 8002d76:	46bd      	mov	sp, r7
 8002d78:	bd80      	pop	{r7, pc}
 8002d7a:	46c0      	nop			; (mov r8, r8)
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	08005234 	.word	0x08005234

08002d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002d88:	f7ff ffdc 	bl	8002d44 <HAL_RCC_GetHCLKFreq>
 8002d8c:	0001      	movs	r1, r0
 8002d8e:	4b06      	ldr	r3, [pc, #24]	; (8002da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002d90:	68db      	ldr	r3, [r3, #12]
 8002d92:	0adb      	lsrs	r3, r3, #11
 8002d94:	2207      	movs	r2, #7
 8002d96:	4013      	ands	r3, r2
 8002d98:	4a04      	ldr	r2, [pc, #16]	; (8002dac <HAL_RCC_GetPCLK2Freq+0x28>)
 8002d9a:	5cd3      	ldrb	r3, [r2, r3]
 8002d9c:	40d9      	lsrs	r1, r3
 8002d9e:	000b      	movs	r3, r1
}
 8002da0:	0018      	movs	r0, r3
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
 8002da6:	46c0      	nop			; (mov r8, r8)
 8002da8:	40021000 	.word	0x40021000
 8002dac:	08005234 	.word	0x08005234

08002db0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002db0:	b580      	push	{r7, lr}
 8002db2:	b082      	sub	sp, #8
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d101      	bne.n	8002dc2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e083      	b.n	8002eca <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d109      	bne.n	8002dde <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	685a      	ldr	r2, [r3, #4]
 8002dce:	2382      	movs	r3, #130	; 0x82
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d009      	beq.n	8002dea <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	61da      	str	r2, [r3, #28]
 8002ddc:	e005      	b.n	8002dea <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2200      	movs	r2, #0
 8002dee:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2251      	movs	r2, #81	; 0x51
 8002df4:	5c9b      	ldrb	r3, [r3, r2]
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d107      	bne.n	8002e0c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2250      	movs	r2, #80	; 0x50
 8002e00:	2100      	movs	r1, #0
 8002e02:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	0018      	movs	r0, r3
 8002e08:	f7fe f9c0 	bl	800118c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2251      	movs	r2, #81	; 0x51
 8002e10:	2102      	movs	r1, #2
 8002e12:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	2140      	movs	r1, #64	; 0x40
 8002e20:	438a      	bics	r2, r1
 8002e22:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	685a      	ldr	r2, [r3, #4]
 8002e28:	2382      	movs	r3, #130	; 0x82
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	401a      	ands	r2, r3
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	6899      	ldr	r1, [r3, #8]
 8002e32:	2384      	movs	r3, #132	; 0x84
 8002e34:	021b      	lsls	r3, r3, #8
 8002e36:	400b      	ands	r3, r1
 8002e38:	431a      	orrs	r2, r3
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	68d9      	ldr	r1, [r3, #12]
 8002e3e:	2380      	movs	r3, #128	; 0x80
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	400b      	ands	r3, r1
 8002e44:	431a      	orrs	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	691b      	ldr	r3, [r3, #16]
 8002e4a:	2102      	movs	r1, #2
 8002e4c:	400b      	ands	r3, r1
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	695b      	ldr	r3, [r3, #20]
 8002e54:	2101      	movs	r1, #1
 8002e56:	400b      	ands	r3, r1
 8002e58:	431a      	orrs	r2, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6999      	ldr	r1, [r3, #24]
 8002e5e:	2380      	movs	r3, #128	; 0x80
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	400b      	ands	r3, r1
 8002e64:	431a      	orrs	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	2138      	movs	r1, #56	; 0x38
 8002e6c:	400b      	ands	r3, r1
 8002e6e:	431a      	orrs	r2, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6a1b      	ldr	r3, [r3, #32]
 8002e74:	2180      	movs	r1, #128	; 0x80
 8002e76:	400b      	ands	r3, r1
 8002e78:	431a      	orrs	r2, r3
 8002e7a:	0011      	movs	r1, r2
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002e80:	2380      	movs	r3, #128	; 0x80
 8002e82:	019b      	lsls	r3, r3, #6
 8002e84:	401a      	ands	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	430a      	orrs	r2, r1
 8002e8c:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	0c1b      	lsrs	r3, r3, #16
 8002e94:	2204      	movs	r2, #4
 8002e96:	4013      	ands	r3, r2
 8002e98:	0019      	movs	r1, r3
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e9e:	2210      	movs	r2, #16
 8002ea0:	401a      	ands	r2, r3
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	430a      	orrs	r2, r1
 8002ea8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	69da      	ldr	r2, [r3, #28]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4907      	ldr	r1, [pc, #28]	; (8002ed4 <HAL_SPI_Init+0x124>)
 8002eb6:	400a      	ands	r2, r1
 8002eb8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	2251      	movs	r2, #81	; 0x51
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ec8:	2300      	movs	r3, #0
}
 8002eca:	0018      	movs	r0, r3
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b002      	add	sp, #8
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	46c0      	nop			; (mov r8, r8)
 8002ed4:	fffff7ff 	.word	0xfffff7ff

08002ed8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b088      	sub	sp, #32
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	60f8      	str	r0, [r7, #12]
 8002ee0:	60b9      	str	r1, [r7, #8]
 8002ee2:	603b      	str	r3, [r7, #0]
 8002ee4:	1dbb      	adds	r3, r7, #6
 8002ee6:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002ee8:	231f      	movs	r3, #31
 8002eea:	18fb      	adds	r3, r7, r3
 8002eec:	2200      	movs	r2, #0
 8002eee:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2250      	movs	r2, #80	; 0x50
 8002ef4:	5c9b      	ldrb	r3, [r3, r2]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d101      	bne.n	8002efe <HAL_SPI_Transmit+0x26>
 8002efa:	2302      	movs	r3, #2
 8002efc:	e145      	b.n	800318a <HAL_SPI_Transmit+0x2b2>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	2250      	movs	r2, #80	; 0x50
 8002f02:	2101      	movs	r1, #1
 8002f04:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002f06:	f7fe fe7b 	bl	8001c00 <HAL_GetTick>
 8002f0a:	0003      	movs	r3, r0
 8002f0c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002f0e:	2316      	movs	r3, #22
 8002f10:	18fb      	adds	r3, r7, r3
 8002f12:	1dba      	adds	r2, r7, #6
 8002f14:	8812      	ldrh	r2, [r2, #0]
 8002f16:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	2251      	movs	r2, #81	; 0x51
 8002f1c:	5c9b      	ldrb	r3, [r3, r2]
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d004      	beq.n	8002f2e <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8002f24:	231f      	movs	r3, #31
 8002f26:	18fb      	adds	r3, r7, r3
 8002f28:	2202      	movs	r2, #2
 8002f2a:	701a      	strb	r2, [r3, #0]
    goto error;
 8002f2c:	e126      	b.n	800317c <HAL_SPI_Transmit+0x2a4>
  }

  if ((pData == NULL) || (Size == 0U))
 8002f2e:	68bb      	ldr	r3, [r7, #8]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d003      	beq.n	8002f3c <HAL_SPI_Transmit+0x64>
 8002f34:	1dbb      	adds	r3, r7, #6
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d104      	bne.n	8002f46 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8002f3c:	231f      	movs	r3, #31
 8002f3e:	18fb      	adds	r3, r7, r3
 8002f40:	2201      	movs	r2, #1
 8002f42:	701a      	strb	r2, [r3, #0]
    goto error;
 8002f44:	e11a      	b.n	800317c <HAL_SPI_Transmit+0x2a4>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2251      	movs	r2, #81	; 0x51
 8002f4a:	2103      	movs	r1, #3
 8002f4c:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	1dba      	adds	r2, r7, #6
 8002f5e:	8812      	ldrh	r2, [r2, #0]
 8002f60:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	1dba      	adds	r2, r7, #6
 8002f66:	8812      	ldrh	r2, [r2, #0]
 8002f68:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2200      	movs	r2, #0
 8002f7a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	2200      	movs	r2, #0
 8002f86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	689a      	ldr	r2, [r3, #8]
 8002f8c:	2380      	movs	r3, #128	; 0x80
 8002f8e:	021b      	lsls	r3, r3, #8
 8002f90:	429a      	cmp	r2, r3
 8002f92:	d110      	bne.n	8002fb6 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2140      	movs	r1, #64	; 0x40
 8002fa0:	438a      	bics	r2, r1
 8002fa2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	2180      	movs	r1, #128	; 0x80
 8002fb0:	01c9      	lsls	r1, r1, #7
 8002fb2:	430a      	orrs	r2, r1
 8002fb4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	2240      	movs	r2, #64	; 0x40
 8002fbe:	4013      	ands	r3, r2
 8002fc0:	2b40      	cmp	r3, #64	; 0x40
 8002fc2:	d007      	beq.n	8002fd4 <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	681a      	ldr	r2, [r3, #0]
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2140      	movs	r1, #64	; 0x40
 8002fd0:	430a      	orrs	r2, r1
 8002fd2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	68da      	ldr	r2, [r3, #12]
 8002fd8:	2380      	movs	r3, #128	; 0x80
 8002fda:	011b      	lsls	r3, r3, #4
 8002fdc:	429a      	cmp	r2, r3
 8002fde:	d152      	bne.n	8003086 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d004      	beq.n	8002ff2 <HAL_SPI_Transmit+0x11a>
 8002fe8:	2316      	movs	r3, #22
 8002fea:	18fb      	adds	r3, r7, r3
 8002fec:	881b      	ldrh	r3, [r3, #0]
 8002fee:	2b01      	cmp	r3, #1
 8002ff0:	d143      	bne.n	800307a <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ff6:	881a      	ldrh	r2, [r3, #0]
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	1c9a      	adds	r2, r3, #2
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800300c:	b29b      	uxth	r3, r3
 800300e:	3b01      	subs	r3, #1
 8003010:	b29a      	uxth	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003016:	e030      	b.n	800307a <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	2202      	movs	r2, #2
 8003020:	4013      	ands	r3, r2
 8003022:	2b02      	cmp	r3, #2
 8003024:	d112      	bne.n	800304c <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302a:	881a      	ldrh	r2, [r3, #0]
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003036:	1c9a      	adds	r2, r3, #2
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003040:	b29b      	uxth	r3, r3
 8003042:	3b01      	subs	r3, #1
 8003044:	b29a      	uxth	r2, r3
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	86da      	strh	r2, [r3, #54]	; 0x36
 800304a:	e016      	b.n	800307a <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800304c:	f7fe fdd8 	bl	8001c00 <HAL_GetTick>
 8003050:	0002      	movs	r2, r0
 8003052:	69bb      	ldr	r3, [r7, #24]
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	683a      	ldr	r2, [r7, #0]
 8003058:	429a      	cmp	r2, r3
 800305a:	d802      	bhi.n	8003062 <HAL_SPI_Transmit+0x18a>
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	3301      	adds	r3, #1
 8003060:	d102      	bne.n	8003068 <HAL_SPI_Transmit+0x190>
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d108      	bne.n	800307a <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 8003068:	231f      	movs	r3, #31
 800306a:	18fb      	adds	r3, r7, r3
 800306c:	2203      	movs	r2, #3
 800306e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	2251      	movs	r2, #81	; 0x51
 8003074:	2101      	movs	r1, #1
 8003076:	5499      	strb	r1, [r3, r2]
          goto error;
 8003078:	e080      	b.n	800317c <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800307e:	b29b      	uxth	r3, r3
 8003080:	2b00      	cmp	r3, #0
 8003082:	d1c9      	bne.n	8003018 <HAL_SPI_Transmit+0x140>
 8003084:	e053      	b.n	800312e <HAL_SPI_Transmit+0x256>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d004      	beq.n	8003098 <HAL_SPI_Transmit+0x1c0>
 800308e:	2316      	movs	r3, #22
 8003090:	18fb      	adds	r3, r7, r3
 8003092:	881b      	ldrh	r3, [r3, #0]
 8003094:	2b01      	cmp	r3, #1
 8003096:	d145      	bne.n	8003124 <HAL_SPI_Transmit+0x24c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	330c      	adds	r3, #12
 80030a2:	7812      	ldrb	r2, [r2, #0]
 80030a4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030aa:	1c5a      	adds	r2, r3, #1
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	3b01      	subs	r3, #1
 80030b8:	b29a      	uxth	r2, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80030be:	e031      	b.n	8003124 <HAL_SPI_Transmit+0x24c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	2202      	movs	r2, #2
 80030c8:	4013      	ands	r3, r2
 80030ca:	2b02      	cmp	r3, #2
 80030cc:	d113      	bne.n	80030f6 <HAL_SPI_Transmit+0x21e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	330c      	adds	r3, #12
 80030d8:	7812      	ldrb	r2, [r2, #0]
 80030da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030e0:	1c5a      	adds	r2, r3, #1
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80030ea:	b29b      	uxth	r3, r3
 80030ec:	3b01      	subs	r3, #1
 80030ee:	b29a      	uxth	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	86da      	strh	r2, [r3, #54]	; 0x36
 80030f4:	e016      	b.n	8003124 <HAL_SPI_Transmit+0x24c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80030f6:	f7fe fd83 	bl	8001c00 <HAL_GetTick>
 80030fa:	0002      	movs	r2, r0
 80030fc:	69bb      	ldr	r3, [r7, #24]
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	429a      	cmp	r2, r3
 8003104:	d802      	bhi.n	800310c <HAL_SPI_Transmit+0x234>
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	3301      	adds	r3, #1
 800310a:	d102      	bne.n	8003112 <HAL_SPI_Transmit+0x23a>
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d108      	bne.n	8003124 <HAL_SPI_Transmit+0x24c>
        {
          errorcode = HAL_TIMEOUT;
 8003112:	231f      	movs	r3, #31
 8003114:	18fb      	adds	r3, r7, r3
 8003116:	2203      	movs	r2, #3
 8003118:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	2251      	movs	r2, #81	; 0x51
 800311e:	2101      	movs	r1, #1
 8003120:	5499      	strb	r1, [r3, r2]
          goto error;
 8003122:	e02b      	b.n	800317c <HAL_SPI_Transmit+0x2a4>
    while (hspi->TxXferCount > 0U)
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003128:	b29b      	uxth	r3, r3
 800312a:	2b00      	cmp	r3, #0
 800312c:	d1c8      	bne.n	80030c0 <HAL_SPI_Transmit+0x1e8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800312e:	69ba      	ldr	r2, [r7, #24]
 8003130:	6839      	ldr	r1, [r7, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	0018      	movs	r0, r3
 8003136:	f000 fc1f 	bl	8003978 <SPI_EndRxTxTransaction>
 800313a:	1e03      	subs	r3, r0, #0
 800313c:	d002      	beq.n	8003144 <HAL_SPI_Transmit+0x26c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2220      	movs	r2, #32
 8003142:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d10a      	bne.n	8003162 <HAL_SPI_Transmit+0x28a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800314c:	2300      	movs	r3, #0
 800314e:	613b      	str	r3, [r7, #16]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
 8003156:	613b      	str	r3, [r7, #16]
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	613b      	str	r3, [r7, #16]
 8003160:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003166:	2b00      	cmp	r3, #0
 8003168:	d004      	beq.n	8003174 <HAL_SPI_Transmit+0x29c>
  {
    errorcode = HAL_ERROR;
 800316a:	231f      	movs	r3, #31
 800316c:	18fb      	adds	r3, r7, r3
 800316e:	2201      	movs	r2, #1
 8003170:	701a      	strb	r2, [r3, #0]
 8003172:	e003      	b.n	800317c <HAL_SPI_Transmit+0x2a4>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	2251      	movs	r2, #81	; 0x51
 8003178:	2101      	movs	r1, #1
 800317a:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2250      	movs	r2, #80	; 0x50
 8003180:	2100      	movs	r1, #0
 8003182:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003184:	231f      	movs	r3, #31
 8003186:	18fb      	adds	r3, r7, r3
 8003188:	781b      	ldrb	r3, [r3, #0]
}
 800318a:	0018      	movs	r0, r3
 800318c:	46bd      	mov	sp, r7
 800318e:	b008      	add	sp, #32
 8003190:	bd80      	pop	{r7, pc}
	...

08003194 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003194:	b590      	push	{r4, r7, lr}
 8003196:	b089      	sub	sp, #36	; 0x24
 8003198:	af02      	add	r7, sp, #8
 800319a:	60f8      	str	r0, [r7, #12]
 800319c:	60b9      	str	r1, [r7, #8]
 800319e:	603b      	str	r3, [r7, #0]
 80031a0:	1dbb      	adds	r3, r7, #6
 80031a2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80031a4:	2117      	movs	r1, #23
 80031a6:	187b      	adds	r3, r7, r1
 80031a8:	2200      	movs	r2, #0
 80031aa:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2251      	movs	r2, #81	; 0x51
 80031b0:	5c9b      	ldrb	r3, [r3, r2]
 80031b2:	b2db      	uxtb	r3, r3
 80031b4:	2b01      	cmp	r3, #1
 80031b6:	d003      	beq.n	80031c0 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80031b8:	187b      	adds	r3, r7, r1
 80031ba:	2202      	movs	r2, #2
 80031bc:	701a      	strb	r2, [r3, #0]
    goto error;
 80031be:	e109      	b.n	80033d4 <HAL_SPI_Receive+0x240>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	685a      	ldr	r2, [r3, #4]
 80031c4:	2382      	movs	r3, #130	; 0x82
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	429a      	cmp	r2, r3
 80031ca:	d113      	bne.n	80031f4 <HAL_SPI_Receive+0x60>
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10f      	bne.n	80031f4 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	2251      	movs	r2, #81	; 0x51
 80031d8:	2104      	movs	r1, #4
 80031da:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80031dc:	1dbb      	adds	r3, r7, #6
 80031de:	881c      	ldrh	r4, [r3, #0]
 80031e0:	68ba      	ldr	r2, [r7, #8]
 80031e2:	68b9      	ldr	r1, [r7, #8]
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	9300      	str	r3, [sp, #0]
 80031ea:	0023      	movs	r3, r4
 80031ec:	f000 f900 	bl	80033f0 <HAL_SPI_TransmitReceive>
 80031f0:	0003      	movs	r3, r0
 80031f2:	e0f6      	b.n	80033e2 <HAL_SPI_Receive+0x24e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2250      	movs	r2, #80	; 0x50
 80031f8:	5c9b      	ldrb	r3, [r3, r2]
 80031fa:	2b01      	cmp	r3, #1
 80031fc:	d101      	bne.n	8003202 <HAL_SPI_Receive+0x6e>
 80031fe:	2302      	movs	r3, #2
 8003200:	e0ef      	b.n	80033e2 <HAL_SPI_Receive+0x24e>
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	2250      	movs	r2, #80	; 0x50
 8003206:	2101      	movs	r1, #1
 8003208:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800320a:	f7fe fcf9 	bl	8001c00 <HAL_GetTick>
 800320e:	0003      	movs	r3, r0
 8003210:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d003      	beq.n	8003220 <HAL_SPI_Receive+0x8c>
 8003218:	1dbb      	adds	r3, r7, #6
 800321a:	881b      	ldrh	r3, [r3, #0]
 800321c:	2b00      	cmp	r3, #0
 800321e:	d104      	bne.n	800322a <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8003220:	2317      	movs	r3, #23
 8003222:	18fb      	adds	r3, r7, r3
 8003224:	2201      	movs	r2, #1
 8003226:	701a      	strb	r2, [r3, #0]
    goto error;
 8003228:	e0d4      	b.n	80033d4 <HAL_SPI_Receive+0x240>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2251      	movs	r2, #81	; 0x51
 800322e:	2104      	movs	r1, #4
 8003230:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	68ba      	ldr	r2, [r7, #8]
 800323c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	1dba      	adds	r2, r7, #6
 8003242:	8812      	ldrh	r2, [r2, #0]
 8003244:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	1dba      	adds	r2, r7, #6
 800324a:	8812      	ldrh	r2, [r2, #0]
 800324c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	2200      	movs	r2, #0
 800326a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	689a      	ldr	r2, [r3, #8]
 8003270:	2380      	movs	r3, #128	; 0x80
 8003272:	021b      	lsls	r3, r3, #8
 8003274:	429a      	cmp	r2, r3
 8003276:	d10f      	bne.n	8003298 <HAL_SPI_Receive+0x104>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	681a      	ldr	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	2140      	movs	r1, #64	; 0x40
 8003284:	438a      	bics	r2, r1
 8003286:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681a      	ldr	r2, [r3, #0]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4956      	ldr	r1, [pc, #344]	; (80033ec <HAL_SPI_Receive+0x258>)
 8003294:	400a      	ands	r2, r1
 8003296:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2240      	movs	r2, #64	; 0x40
 80032a0:	4013      	ands	r3, r2
 80032a2:	2b40      	cmp	r3, #64	; 0x40
 80032a4:	d007      	beq.n	80032b6 <HAL_SPI_Receive+0x122>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	2140      	movs	r1, #64	; 0x40
 80032b2:	430a      	orrs	r2, r1
 80032b4:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	68db      	ldr	r3, [r3, #12]
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d000      	beq.n	80032c0 <HAL_SPI_Receive+0x12c>
 80032be:	e06c      	b.n	800339a <HAL_SPI_Receive+0x206>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80032c0:	e033      	b.n	800332a <HAL_SPI_Receive+0x196>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2201      	movs	r2, #1
 80032ca:	4013      	ands	r3, r2
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d115      	bne.n	80032fc <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	330c      	adds	r3, #12
 80032d6:	001a      	movs	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032dc:	7812      	ldrb	r2, [r2, #0]
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80032f0:	b29b      	uxth	r3, r3
 80032f2:	3b01      	subs	r3, #1
 80032f4:	b29a      	uxth	r2, r3
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80032fa:	e016      	b.n	800332a <HAL_SPI_Receive+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80032fc:	f7fe fc80 	bl	8001c00 <HAL_GetTick>
 8003300:	0002      	movs	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	683a      	ldr	r2, [r7, #0]
 8003308:	429a      	cmp	r2, r3
 800330a:	d802      	bhi.n	8003312 <HAL_SPI_Receive+0x17e>
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	3301      	adds	r3, #1
 8003310:	d102      	bne.n	8003318 <HAL_SPI_Receive+0x184>
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d108      	bne.n	800332a <HAL_SPI_Receive+0x196>
        {
          errorcode = HAL_TIMEOUT;
 8003318:	2317      	movs	r3, #23
 800331a:	18fb      	adds	r3, r7, r3
 800331c:	2203      	movs	r2, #3
 800331e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2251      	movs	r2, #81	; 0x51
 8003324:	2101      	movs	r1, #1
 8003326:	5499      	strb	r1, [r3, r2]
          goto error;
 8003328:	e054      	b.n	80033d4 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800332e:	b29b      	uxth	r3, r3
 8003330:	2b00      	cmp	r3, #0
 8003332:	d1c6      	bne.n	80032c2 <HAL_SPI_Receive+0x12e>
 8003334:	e036      	b.n	80033a4 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2201      	movs	r2, #1
 800333e:	4013      	ands	r3, r2
 8003340:	2b01      	cmp	r3, #1
 8003342:	d113      	bne.n	800336c <HAL_SPI_Receive+0x1d8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68da      	ldr	r2, [r3, #12]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800334e:	b292      	uxth	r2, r2
 8003350:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003356:	1c9a      	adds	r2, r3, #2
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003360:	b29b      	uxth	r3, r3
 8003362:	3b01      	subs	r3, #1
 8003364:	b29a      	uxth	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	87da      	strh	r2, [r3, #62]	; 0x3e
 800336a:	e016      	b.n	800339a <HAL_SPI_Receive+0x206>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800336c:	f7fe fc48 	bl	8001c00 <HAL_GetTick>
 8003370:	0002      	movs	r2, r0
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	1ad3      	subs	r3, r2, r3
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	429a      	cmp	r2, r3
 800337a:	d802      	bhi.n	8003382 <HAL_SPI_Receive+0x1ee>
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	3301      	adds	r3, #1
 8003380:	d102      	bne.n	8003388 <HAL_SPI_Receive+0x1f4>
 8003382:	683b      	ldr	r3, [r7, #0]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d108      	bne.n	800339a <HAL_SPI_Receive+0x206>
        {
          errorcode = HAL_TIMEOUT;
 8003388:	2317      	movs	r3, #23
 800338a:	18fb      	adds	r3, r7, r3
 800338c:	2203      	movs	r2, #3
 800338e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	2251      	movs	r2, #81	; 0x51
 8003394:	2101      	movs	r1, #1
 8003396:	5499      	strb	r1, [r3, r2]
          goto error;
 8003398:	e01c      	b.n	80033d4 <HAL_SPI_Receive+0x240>
    while (hspi->RxXferCount > 0U)
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800339e:	b29b      	uxth	r3, r3
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d1c8      	bne.n	8003336 <HAL_SPI_Receive+0x1a2>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	6839      	ldr	r1, [r7, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	0018      	movs	r0, r3
 80033ac:	f000 fa7a 	bl	80038a4 <SPI_EndRxTransaction>
 80033b0:	1e03      	subs	r3, r0, #0
 80033b2:	d002      	beq.n	80033ba <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	2220      	movs	r2, #32
 80033b8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d004      	beq.n	80033cc <HAL_SPI_Receive+0x238>
  {
    errorcode = HAL_ERROR;
 80033c2:	2317      	movs	r3, #23
 80033c4:	18fb      	adds	r3, r7, r3
 80033c6:	2201      	movs	r2, #1
 80033c8:	701a      	strb	r2, [r3, #0]
 80033ca:	e003      	b.n	80033d4 <HAL_SPI_Receive+0x240>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	2251      	movs	r2, #81	; 0x51
 80033d0:	2101      	movs	r1, #1
 80033d2:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2250      	movs	r2, #80	; 0x50
 80033d8:	2100      	movs	r1, #0
 80033da:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80033dc:	2317      	movs	r3, #23
 80033de:	18fb      	adds	r3, r7, r3
 80033e0:	781b      	ldrb	r3, [r3, #0]
}
 80033e2:	0018      	movs	r0, r3
 80033e4:	46bd      	mov	sp, r7
 80033e6:	b007      	add	sp, #28
 80033e8:	bd90      	pop	{r4, r7, pc}
 80033ea:	46c0      	nop			; (mov r8, r8)
 80033ec:	ffffbfff 	.word	0xffffbfff

080033f0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b08c      	sub	sp, #48	; 0x30
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
 80033fc:	001a      	movs	r2, r3
 80033fe:	1cbb      	adds	r3, r7, #2
 8003400:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003402:	2301      	movs	r3, #1
 8003404:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003406:	232b      	movs	r3, #43	; 0x2b
 8003408:	18fb      	adds	r3, r7, r3
 800340a:	2200      	movs	r2, #0
 800340c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	2250      	movs	r2, #80	; 0x50
 8003412:	5c9b      	ldrb	r3, [r3, r2]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_SPI_TransmitReceive+0x2c>
 8003418:	2302      	movs	r3, #2
 800341a:	e1b0      	b.n	800377e <HAL_SPI_TransmitReceive+0x38e>
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2250      	movs	r2, #80	; 0x50
 8003420:	2101      	movs	r1, #1
 8003422:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003424:	f7fe fbec 	bl	8001c00 <HAL_GetTick>
 8003428:	0003      	movs	r3, r0
 800342a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800342c:	2023      	movs	r0, #35	; 0x23
 800342e:	183b      	adds	r3, r7, r0
 8003430:	68fa      	ldr	r2, [r7, #12]
 8003432:	2151      	movs	r1, #81	; 0x51
 8003434:	5c52      	ldrb	r2, [r2, r1]
 8003436:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800343e:	231a      	movs	r3, #26
 8003440:	18fb      	adds	r3, r7, r3
 8003442:	1cba      	adds	r2, r7, #2
 8003444:	8812      	ldrh	r2, [r2, #0]
 8003446:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003448:	183b      	adds	r3, r7, r0
 800344a:	781b      	ldrb	r3, [r3, #0]
 800344c:	2b01      	cmp	r3, #1
 800344e:	d011      	beq.n	8003474 <HAL_SPI_TransmitReceive+0x84>
 8003450:	69fa      	ldr	r2, [r7, #28]
 8003452:	2382      	movs	r3, #130	; 0x82
 8003454:	005b      	lsls	r3, r3, #1
 8003456:	429a      	cmp	r2, r3
 8003458:	d107      	bne.n	800346a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d103      	bne.n	800346a <HAL_SPI_TransmitReceive+0x7a>
 8003462:	183b      	adds	r3, r7, r0
 8003464:	781b      	ldrb	r3, [r3, #0]
 8003466:	2b04      	cmp	r3, #4
 8003468:	d004      	beq.n	8003474 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800346a:	232b      	movs	r3, #43	; 0x2b
 800346c:	18fb      	adds	r3, r7, r3
 800346e:	2202      	movs	r2, #2
 8003470:	701a      	strb	r2, [r3, #0]
    goto error;
 8003472:	e17d      	b.n	8003770 <HAL_SPI_TransmitReceive+0x380>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003474:	68bb      	ldr	r3, [r7, #8]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d006      	beq.n	8003488 <HAL_SPI_TransmitReceive+0x98>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d003      	beq.n	8003488 <HAL_SPI_TransmitReceive+0x98>
 8003480:	1cbb      	adds	r3, r7, #2
 8003482:	881b      	ldrh	r3, [r3, #0]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d104      	bne.n	8003492 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003488:	232b      	movs	r3, #43	; 0x2b
 800348a:	18fb      	adds	r3, r7, r3
 800348c:	2201      	movs	r2, #1
 800348e:	701a      	strb	r2, [r3, #0]
    goto error;
 8003490:	e16e      	b.n	8003770 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2251      	movs	r2, #81	; 0x51
 8003496:	5c9b      	ldrb	r3, [r3, r2]
 8003498:	b2db      	uxtb	r3, r3
 800349a:	2b04      	cmp	r3, #4
 800349c:	d003      	beq.n	80034a6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2251      	movs	r2, #81	; 0x51
 80034a2:	2105      	movs	r1, #5
 80034a4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	1cba      	adds	r2, r7, #2
 80034b6:	8812      	ldrh	r2, [r2, #0]
 80034b8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	1cba      	adds	r2, r7, #2
 80034be:	8812      	ldrh	r2, [r2, #0]
 80034c0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	1cba      	adds	r2, r7, #2
 80034cc:	8812      	ldrh	r2, [r2, #0]
 80034ce:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	1cba      	adds	r2, r7, #2
 80034d4:	8812      	ldrh	r2, [r2, #0]
 80034d6:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	2200      	movs	r2, #0
 80034e2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2240      	movs	r2, #64	; 0x40
 80034ec:	4013      	ands	r3, r2
 80034ee:	2b40      	cmp	r3, #64	; 0x40
 80034f0:	d007      	beq.n	8003502 <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2140      	movs	r1, #64	; 0x40
 80034fe:	430a      	orrs	r2, r1
 8003500:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	2380      	movs	r3, #128	; 0x80
 8003508:	011b      	lsls	r3, r3, #4
 800350a:	429a      	cmp	r2, r3
 800350c:	d000      	beq.n	8003510 <HAL_SPI_TransmitReceive+0x120>
 800350e:	e07f      	b.n	8003610 <HAL_SPI_TransmitReceive+0x220>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d005      	beq.n	8003524 <HAL_SPI_TransmitReceive+0x134>
 8003518:	231a      	movs	r3, #26
 800351a:	18fb      	adds	r3, r7, r3
 800351c:	881b      	ldrh	r3, [r3, #0]
 800351e:	2b01      	cmp	r3, #1
 8003520:	d000      	beq.n	8003524 <HAL_SPI_TransmitReceive+0x134>
 8003522:	e06a      	b.n	80035fa <HAL_SPI_TransmitReceive+0x20a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003528:	881a      	ldrh	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003534:	1c9a      	adds	r2, r3, #2
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800353e:	b29b      	uxth	r3, r3
 8003540:	3b01      	subs	r3, #1
 8003542:	b29a      	uxth	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003548:	e057      	b.n	80035fa <HAL_SPI_TransmitReceive+0x20a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	2202      	movs	r2, #2
 8003552:	4013      	ands	r3, r2
 8003554:	2b02      	cmp	r3, #2
 8003556:	d11b      	bne.n	8003590 <HAL_SPI_TransmitReceive+0x1a0>
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800355c:	b29b      	uxth	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d016      	beq.n	8003590 <HAL_SPI_TransmitReceive+0x1a0>
 8003562:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003564:	2b01      	cmp	r3, #1
 8003566:	d113      	bne.n	8003590 <HAL_SPI_TransmitReceive+0x1a0>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800356c:	881a      	ldrh	r2, [r3, #0]
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003578:	1c9a      	adds	r2, r3, #2
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003582:	b29b      	uxth	r3, r3
 8003584:	3b01      	subs	r3, #1
 8003586:	b29a      	uxth	r2, r3
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800358c:	2300      	movs	r3, #0
 800358e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2201      	movs	r2, #1
 8003598:	4013      	ands	r3, r2
 800359a:	2b01      	cmp	r3, #1
 800359c:	d119      	bne.n	80035d2 <HAL_SPI_TransmitReceive+0x1e2>
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d014      	beq.n	80035d2 <HAL_SPI_TransmitReceive+0x1e2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68da      	ldr	r2, [r3, #12]
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035b2:	b292      	uxth	r2, r2
 80035b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ba:	1c9a      	adds	r2, r3, #2
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	3b01      	subs	r3, #1
 80035c8:	b29a      	uxth	r2, r3
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80035ce:	2301      	movs	r3, #1
 80035d0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80035d2:	f7fe fb15 	bl	8001c00 <HAL_GetTick>
 80035d6:	0002      	movs	r2, r0
 80035d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035da:	1ad3      	subs	r3, r2, r3
 80035dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80035de:	429a      	cmp	r2, r3
 80035e0:	d80b      	bhi.n	80035fa <HAL_SPI_TransmitReceive+0x20a>
 80035e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035e4:	3301      	adds	r3, #1
 80035e6:	d008      	beq.n	80035fa <HAL_SPI_TransmitReceive+0x20a>
      {
        errorcode = HAL_TIMEOUT;
 80035e8:	232b      	movs	r3, #43	; 0x2b
 80035ea:	18fb      	adds	r3, r7, r3
 80035ec:	2203      	movs	r2, #3
 80035ee:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2251      	movs	r2, #81	; 0x51
 80035f4:	2101      	movs	r1, #1
 80035f6:	5499      	strb	r1, [r3, r2]
        goto error;
 80035f8:	e0ba      	b.n	8003770 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d1a2      	bne.n	800354a <HAL_SPI_TransmitReceive+0x15a>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003608:	b29b      	uxth	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d19d      	bne.n	800354a <HAL_SPI_TransmitReceive+0x15a>
 800360e:	e083      	b.n	8003718 <HAL_SPI_TransmitReceive+0x328>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d005      	beq.n	8003624 <HAL_SPI_TransmitReceive+0x234>
 8003618:	231a      	movs	r3, #26
 800361a:	18fb      	adds	r3, r7, r3
 800361c:	881b      	ldrh	r3, [r3, #0]
 800361e:	2b01      	cmp	r3, #1
 8003620:	d000      	beq.n	8003624 <HAL_SPI_TransmitReceive+0x234>
 8003622:	e06f      	b.n	8003704 <HAL_SPI_TransmitReceive+0x314>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	330c      	adds	r3, #12
 800362e:	7812      	ldrb	r2, [r2, #0]
 8003630:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003636:	1c5a      	adds	r2, r3, #1
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003640:	b29b      	uxth	r3, r3
 8003642:	3b01      	subs	r3, #1
 8003644:	b29a      	uxth	r2, r3
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800364a:	e05b      	b.n	8003704 <HAL_SPI_TransmitReceive+0x314>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	2202      	movs	r2, #2
 8003654:	4013      	ands	r3, r2
 8003656:	2b02      	cmp	r3, #2
 8003658:	d11c      	bne.n	8003694 <HAL_SPI_TransmitReceive+0x2a4>
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800365e:	b29b      	uxth	r3, r3
 8003660:	2b00      	cmp	r3, #0
 8003662:	d017      	beq.n	8003694 <HAL_SPI_TransmitReceive+0x2a4>
 8003664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003666:	2b01      	cmp	r3, #1
 8003668:	d114      	bne.n	8003694 <HAL_SPI_TransmitReceive+0x2a4>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	330c      	adds	r3, #12
 8003674:	7812      	ldrb	r2, [r2, #0]
 8003676:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003686:	b29b      	uxth	r3, r3
 8003688:	3b01      	subs	r3, #1
 800368a:	b29a      	uxth	r2, r3
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003690:	2300      	movs	r3, #0
 8003692:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	2201      	movs	r2, #1
 800369c:	4013      	ands	r3, r2
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d119      	bne.n	80036d6 <HAL_SPI_TransmitReceive+0x2e6>
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d014      	beq.n	80036d6 <HAL_SPI_TransmitReceive+0x2e6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68da      	ldr	r2, [r3, #12]
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036b6:	b2d2      	uxtb	r2, r2
 80036b8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036be:	1c5a      	adds	r2, r3, #1
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036c8:	b29b      	uxth	r3, r3
 80036ca:	3b01      	subs	r3, #1
 80036cc:	b29a      	uxth	r2, r3
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80036d2:	2301      	movs	r3, #1
 80036d4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80036d6:	f7fe fa93 	bl	8001c00 <HAL_GetTick>
 80036da:	0002      	movs	r2, r0
 80036dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d802      	bhi.n	80036ec <HAL_SPI_TransmitReceive+0x2fc>
 80036e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e8:	3301      	adds	r3, #1
 80036ea:	d102      	bne.n	80036f2 <HAL_SPI_TransmitReceive+0x302>
 80036ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d108      	bne.n	8003704 <HAL_SPI_TransmitReceive+0x314>
      {
        errorcode = HAL_TIMEOUT;
 80036f2:	232b      	movs	r3, #43	; 0x2b
 80036f4:	18fb      	adds	r3, r7, r3
 80036f6:	2203      	movs	r2, #3
 80036f8:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	2251      	movs	r2, #81	; 0x51
 80036fe:	2101      	movs	r1, #1
 8003700:	5499      	strb	r1, [r3, r2]
        goto error;
 8003702:	e035      	b.n	8003770 <HAL_SPI_TransmitReceive+0x380>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003708:	b29b      	uxth	r3, r3
 800370a:	2b00      	cmp	r3, #0
 800370c:	d19e      	bne.n	800364c <HAL_SPI_TransmitReceive+0x25c>
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003712:	b29b      	uxth	r3, r3
 8003714:	2b00      	cmp	r3, #0
 8003716:	d199      	bne.n	800364c <HAL_SPI_TransmitReceive+0x25c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003718:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800371a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	0018      	movs	r0, r3
 8003720:	f000 f92a 	bl	8003978 <SPI_EndRxTxTransaction>
 8003724:	1e03      	subs	r3, r0, #0
 8003726:	d007      	beq.n	8003738 <HAL_SPI_TransmitReceive+0x348>
  {
    errorcode = HAL_ERROR;
 8003728:	232b      	movs	r3, #43	; 0x2b
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	2201      	movs	r2, #1
 800372e:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2220      	movs	r2, #32
 8003734:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003736:	e01b      	b.n	8003770 <HAL_SPI_TransmitReceive+0x380>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10a      	bne.n	8003756 <HAL_SPI_TransmitReceive+0x366>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003740:	2300      	movs	r3, #0
 8003742:	617b      	str	r3, [r7, #20]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	68db      	ldr	r3, [r3, #12]
 800374a:	617b      	str	r3, [r7, #20]
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	617b      	str	r3, [r7, #20]
 8003754:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800375a:	2b00      	cmp	r3, #0
 800375c:	d004      	beq.n	8003768 <HAL_SPI_TransmitReceive+0x378>
  {
    errorcode = HAL_ERROR;
 800375e:	232b      	movs	r3, #43	; 0x2b
 8003760:	18fb      	adds	r3, r7, r3
 8003762:	2201      	movs	r2, #1
 8003764:	701a      	strb	r2, [r3, #0]
 8003766:	e003      	b.n	8003770 <HAL_SPI_TransmitReceive+0x380>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	2251      	movs	r2, #81	; 0x51
 800376c:	2101      	movs	r1, #1
 800376e:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2250      	movs	r2, #80	; 0x50
 8003774:	2100      	movs	r1, #0
 8003776:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003778:	232b      	movs	r3, #43	; 0x2b
 800377a:	18fb      	adds	r3, r7, r3
 800377c:	781b      	ldrb	r3, [r3, #0]
}
 800377e:	0018      	movs	r0, r3
 8003780:	46bd      	mov	sp, r7
 8003782:	b00c      	add	sp, #48	; 0x30
 8003784:	bd80      	pop	{r7, pc}
	...

08003788 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b088      	sub	sp, #32
 800378c:	af00      	add	r7, sp, #0
 800378e:	60f8      	str	r0, [r7, #12]
 8003790:	60b9      	str	r1, [r7, #8]
 8003792:	603b      	str	r3, [r7, #0]
 8003794:	1dfb      	adds	r3, r7, #7
 8003796:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003798:	f7fe fa32 	bl	8001c00 <HAL_GetTick>
 800379c:	0002      	movs	r2, r0
 800379e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037a0:	1a9b      	subs	r3, r3, r2
 80037a2:	683a      	ldr	r2, [r7, #0]
 80037a4:	18d3      	adds	r3, r2, r3
 80037a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80037a8:	f7fe fa2a 	bl	8001c00 <HAL_GetTick>
 80037ac:	0003      	movs	r3, r0
 80037ae:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80037b0:	4b3a      	ldr	r3, [pc, #232]	; (800389c <SPI_WaitFlagStateUntilTimeout+0x114>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	015b      	lsls	r3, r3, #5
 80037b6:	0d1b      	lsrs	r3, r3, #20
 80037b8:	69fa      	ldr	r2, [r7, #28]
 80037ba:	4353      	muls	r3, r2
 80037bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80037be:	e058      	b.n	8003872 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	3301      	adds	r3, #1
 80037c4:	d055      	beq.n	8003872 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037c6:	f7fe fa1b 	bl	8001c00 <HAL_GetTick>
 80037ca:	0002      	movs	r2, r0
 80037cc:	69bb      	ldr	r3, [r7, #24]
 80037ce:	1ad3      	subs	r3, r2, r3
 80037d0:	69fa      	ldr	r2, [r7, #28]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d902      	bls.n	80037dc <SPI_WaitFlagStateUntilTimeout+0x54>
 80037d6:	69fb      	ldr	r3, [r7, #28]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d142      	bne.n	8003862 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	685a      	ldr	r2, [r3, #4]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	21e0      	movs	r1, #224	; 0xe0
 80037e8:	438a      	bics	r2, r1
 80037ea:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	685a      	ldr	r2, [r3, #4]
 80037f0:	2382      	movs	r3, #130	; 0x82
 80037f2:	005b      	lsls	r3, r3, #1
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d113      	bne.n	8003820 <SPI_WaitFlagStateUntilTimeout+0x98>
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	2380      	movs	r3, #128	; 0x80
 80037fe:	021b      	lsls	r3, r3, #8
 8003800:	429a      	cmp	r2, r3
 8003802:	d005      	beq.n	8003810 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	689a      	ldr	r2, [r3, #8]
 8003808:	2380      	movs	r3, #128	; 0x80
 800380a:	00db      	lsls	r3, r3, #3
 800380c:	429a      	cmp	r2, r3
 800380e:	d107      	bne.n	8003820 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	2140      	movs	r1, #64	; 0x40
 800381c:	438a      	bics	r2, r1
 800381e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003824:	2380      	movs	r3, #128	; 0x80
 8003826:	019b      	lsls	r3, r3, #6
 8003828:	429a      	cmp	r2, r3
 800382a:	d110      	bne.n	800384e <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681a      	ldr	r2, [r3, #0]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	491a      	ldr	r1, [pc, #104]	; (80038a0 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003838:	400a      	ands	r2, r1
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	681a      	ldr	r2, [r3, #0]
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	2180      	movs	r1, #128	; 0x80
 8003848:	0189      	lsls	r1, r1, #6
 800384a:	430a      	orrs	r2, r1
 800384c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	2251      	movs	r2, #81	; 0x51
 8003852:	2101      	movs	r1, #1
 8003854:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2250      	movs	r2, #80	; 0x50
 800385a:	2100      	movs	r1, #0
 800385c:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e017      	b.n	8003892 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d101      	bne.n	800386c <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003868:	2300      	movs	r3, #0
 800386a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	3b01      	subs	r3, #1
 8003870:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	689b      	ldr	r3, [r3, #8]
 8003878:	68ba      	ldr	r2, [r7, #8]
 800387a:	4013      	ands	r3, r2
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	1ad3      	subs	r3, r2, r3
 8003880:	425a      	negs	r2, r3
 8003882:	4153      	adcs	r3, r2
 8003884:	b2db      	uxtb	r3, r3
 8003886:	001a      	movs	r2, r3
 8003888:	1dfb      	adds	r3, r7, #7
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	429a      	cmp	r2, r3
 800388e:	d197      	bne.n	80037c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003890:	2300      	movs	r3, #0
}
 8003892:	0018      	movs	r0, r3
 8003894:	46bd      	mov	sp, r7
 8003896:	b008      	add	sp, #32
 8003898:	bd80      	pop	{r7, pc}
 800389a:	46c0      	nop			; (mov r8, r8)
 800389c:	20000004 	.word	0x20000004
 80038a0:	ffffdfff 	.word	0xffffdfff

080038a4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b086      	sub	sp, #24
 80038a8:	af02      	add	r7, sp, #8
 80038aa:	60f8      	str	r0, [r7, #12]
 80038ac:	60b9      	str	r1, [r7, #8]
 80038ae:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	685a      	ldr	r2, [r3, #4]
 80038b4:	2382      	movs	r3, #130	; 0x82
 80038b6:	005b      	lsls	r3, r3, #1
 80038b8:	429a      	cmp	r2, r3
 80038ba:	d113      	bne.n	80038e4 <SPI_EndRxTransaction+0x40>
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	689a      	ldr	r2, [r3, #8]
 80038c0:	2380      	movs	r3, #128	; 0x80
 80038c2:	021b      	lsls	r3, r3, #8
 80038c4:	429a      	cmp	r2, r3
 80038c6:	d005      	beq.n	80038d4 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	2380      	movs	r3, #128	; 0x80
 80038ce:	00db      	lsls	r3, r3, #3
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d107      	bne.n	80038e4 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2140      	movs	r1, #64	; 0x40
 80038e0:	438a      	bics	r2, r1
 80038e2:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	685a      	ldr	r2, [r3, #4]
 80038e8:	2382      	movs	r3, #130	; 0x82
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d12b      	bne.n	8003948 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689a      	ldr	r2, [r3, #8]
 80038f4:	2380      	movs	r3, #128	; 0x80
 80038f6:	00db      	lsls	r3, r3, #3
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d012      	beq.n	8003922 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038fc:	68ba      	ldr	r2, [r7, #8]
 80038fe:	68f8      	ldr	r0, [r7, #12]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	9300      	str	r3, [sp, #0]
 8003904:	0013      	movs	r3, r2
 8003906:	2200      	movs	r2, #0
 8003908:	2180      	movs	r1, #128	; 0x80
 800390a:	f7ff ff3d 	bl	8003788 <SPI_WaitFlagStateUntilTimeout>
 800390e:	1e03      	subs	r3, r0, #0
 8003910:	d02d      	beq.n	800396e <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003916:	2220      	movs	r2, #32
 8003918:	431a      	orrs	r2, r3
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800391e:	2303      	movs	r3, #3
 8003920:	e026      	b.n	8003970 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003922:	68ba      	ldr	r2, [r7, #8]
 8003924:	68f8      	ldr	r0, [r7, #12]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	9300      	str	r3, [sp, #0]
 800392a:	0013      	movs	r3, r2
 800392c:	2200      	movs	r2, #0
 800392e:	2101      	movs	r1, #1
 8003930:	f7ff ff2a 	bl	8003788 <SPI_WaitFlagStateUntilTimeout>
 8003934:	1e03      	subs	r3, r0, #0
 8003936:	d01a      	beq.n	800396e <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800393c:	2220      	movs	r2, #32
 800393e:	431a      	orrs	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e013      	b.n	8003970 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003948:	68ba      	ldr	r2, [r7, #8]
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	9300      	str	r3, [sp, #0]
 8003950:	0013      	movs	r3, r2
 8003952:	2200      	movs	r2, #0
 8003954:	2101      	movs	r1, #1
 8003956:	f7ff ff17 	bl	8003788 <SPI_WaitFlagStateUntilTimeout>
 800395a:	1e03      	subs	r3, r0, #0
 800395c:	d007      	beq.n	800396e <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003962:	2220      	movs	r2, #32
 8003964:	431a      	orrs	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800396a:	2303      	movs	r3, #3
 800396c:	e000      	b.n	8003970 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 800396e:	2300      	movs	r3, #0
}
 8003970:	0018      	movs	r0, r3
 8003972:	46bd      	mov	sp, r7
 8003974:	b004      	add	sp, #16
 8003976:	bd80      	pop	{r7, pc}

08003978 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b088      	sub	sp, #32
 800397c:	af02      	add	r7, sp, #8
 800397e:	60f8      	str	r0, [r7, #12]
 8003980:	60b9      	str	r1, [r7, #8]
 8003982:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003984:	4b1d      	ldr	r3, [pc, #116]	; (80039fc <SPI_EndRxTxTransaction+0x84>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	491d      	ldr	r1, [pc, #116]	; (8003a00 <SPI_EndRxTxTransaction+0x88>)
 800398a:	0018      	movs	r0, r3
 800398c:	f7fc fbce 	bl	800012c <__udivsi3>
 8003990:	0003      	movs	r3, r0
 8003992:	001a      	movs	r2, r3
 8003994:	0013      	movs	r3, r2
 8003996:	015b      	lsls	r3, r3, #5
 8003998:	1a9b      	subs	r3, r3, r2
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	189b      	adds	r3, r3, r2
 800399e:	00db      	lsls	r3, r3, #3
 80039a0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	685a      	ldr	r2, [r3, #4]
 80039a6:	2382      	movs	r3, #130	; 0x82
 80039a8:	005b      	lsls	r3, r3, #1
 80039aa:	429a      	cmp	r2, r3
 80039ac:	d112      	bne.n	80039d4 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039ae:	68ba      	ldr	r2, [r7, #8]
 80039b0:	68f8      	ldr	r0, [r7, #12]
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	0013      	movs	r3, r2
 80039b8:	2200      	movs	r2, #0
 80039ba:	2180      	movs	r1, #128	; 0x80
 80039bc:	f7ff fee4 	bl	8003788 <SPI_WaitFlagStateUntilTimeout>
 80039c0:	1e03      	subs	r3, r0, #0
 80039c2:	d016      	beq.n	80039f2 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039c8:	2220      	movs	r2, #32
 80039ca:	431a      	orrs	r2, r3
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80039d0:	2303      	movs	r3, #3
 80039d2:	e00f      	b.n	80039f4 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d00a      	beq.n	80039f0 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	3b01      	subs	r3, #1
 80039de:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	2280      	movs	r2, #128	; 0x80
 80039e8:	4013      	ands	r3, r2
 80039ea:	2b80      	cmp	r3, #128	; 0x80
 80039ec:	d0f2      	beq.n	80039d4 <SPI_EndRxTxTransaction+0x5c>
 80039ee:	e000      	b.n	80039f2 <SPI_EndRxTxTransaction+0x7a>
        break;
 80039f0:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	0018      	movs	r0, r3
 80039f6:	46bd      	mov	sp, r7
 80039f8:	b006      	add	sp, #24
 80039fa:	bd80      	pop	{r7, pc}
 80039fc:	20000004 	.word	0x20000004
 8003a00:	016e3600 	.word	0x016e3600

08003a04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003a04:	b580      	push	{r7, lr}
 8003a06:	b082      	sub	sp, #8
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e044      	b.n	8003aa0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d107      	bne.n	8003a2e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2278      	movs	r2, #120	; 0x78
 8003a22:	2100      	movs	r1, #0
 8003a24:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	0018      	movs	r0, r3
 8003a2a:	f7fd fbf3 	bl	8001214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2224      	movs	r2, #36	; 0x24
 8003a32:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	2101      	movs	r1, #1
 8003a40:	438a      	bics	r2, r1
 8003a42:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	0018      	movs	r0, r3
 8003a48:	f000 f9b6 	bl	8003db8 <UART_SetConfig>
 8003a4c:	0003      	movs	r3, r0
 8003a4e:	2b01      	cmp	r3, #1
 8003a50:	d101      	bne.n	8003a56 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	e024      	b.n	8003aa0 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d003      	beq.n	8003a66 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	0018      	movs	r0, r3
 8003a62:	f000 fc47 	bl	80042f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	685a      	ldr	r2, [r3, #4]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	490d      	ldr	r1, [pc, #52]	; (8003aa8 <HAL_UART_Init+0xa4>)
 8003a72:	400a      	ands	r2, r1
 8003a74:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689a      	ldr	r2, [r3, #8]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	212a      	movs	r1, #42	; 0x2a
 8003a82:	438a      	bics	r2, r1
 8003a84:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	681a      	ldr	r2, [r3, #0]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	2101      	movs	r1, #1
 8003a92:	430a      	orrs	r2, r1
 8003a94:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	0018      	movs	r0, r3
 8003a9a:	f000 fcdf 	bl	800445c <UART_CheckIdleState>
 8003a9e:	0003      	movs	r3, r0
}
 8003aa0:	0018      	movs	r0, r3
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	b002      	add	sp, #8
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	ffffb7ff 	.word	0xffffb7ff

08003aac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b08a      	sub	sp, #40	; 0x28
 8003ab0:	af02      	add	r7, sp, #8
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	60b9      	str	r1, [r7, #8]
 8003ab6:	603b      	str	r3, [r7, #0]
 8003ab8:	1dbb      	adds	r3, r7, #6
 8003aba:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ac0:	2b20      	cmp	r3, #32
 8003ac2:	d000      	beq.n	8003ac6 <HAL_UART_Transmit+0x1a>
 8003ac4:	e08c      	b.n	8003be0 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ac6:	68bb      	ldr	r3, [r7, #8]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d003      	beq.n	8003ad4 <HAL_UART_Transmit+0x28>
 8003acc:	1dbb      	adds	r3, r7, #6
 8003ace:	881b      	ldrh	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d101      	bne.n	8003ad8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	e084      	b.n	8003be2 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	689a      	ldr	r2, [r3, #8]
 8003adc:	2380      	movs	r3, #128	; 0x80
 8003ade:	015b      	lsls	r3, r3, #5
 8003ae0:	429a      	cmp	r2, r3
 8003ae2:	d109      	bne.n	8003af8 <HAL_UART_Transmit+0x4c>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	691b      	ldr	r3, [r3, #16]
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d105      	bne.n	8003af8 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	2201      	movs	r2, #1
 8003af0:	4013      	ands	r3, r2
 8003af2:	d001      	beq.n	8003af8 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e074      	b.n	8003be2 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2284      	movs	r2, #132	; 0x84
 8003afc:	2100      	movs	r1, #0
 8003afe:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2221      	movs	r2, #33	; 0x21
 8003b04:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b06:	f7fe f87b 	bl	8001c00 <HAL_GetTick>
 8003b0a:	0003      	movs	r3, r0
 8003b0c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	1dba      	adds	r2, r7, #6
 8003b12:	2150      	movs	r1, #80	; 0x50
 8003b14:	8812      	ldrh	r2, [r2, #0]
 8003b16:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	1dba      	adds	r2, r7, #6
 8003b1c:	2152      	movs	r1, #82	; 0x52
 8003b1e:	8812      	ldrh	r2, [r2, #0]
 8003b20:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	689a      	ldr	r2, [r3, #8]
 8003b26:	2380      	movs	r3, #128	; 0x80
 8003b28:	015b      	lsls	r3, r3, #5
 8003b2a:	429a      	cmp	r2, r3
 8003b2c:	d108      	bne.n	8003b40 <HAL_UART_Transmit+0x94>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d104      	bne.n	8003b40 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8003b36:	2300      	movs	r3, #0
 8003b38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003b3a:	68bb      	ldr	r3, [r7, #8]
 8003b3c:	61bb      	str	r3, [r7, #24]
 8003b3e:	e003      	b.n	8003b48 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b44:	2300      	movs	r3, #0
 8003b46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003b48:	e02f      	b.n	8003baa <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b4a:	697a      	ldr	r2, [r7, #20]
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	9300      	str	r3, [sp, #0]
 8003b52:	0013      	movs	r3, r2
 8003b54:	2200      	movs	r2, #0
 8003b56:	2180      	movs	r1, #128	; 0x80
 8003b58:	f000 fd28 	bl	80045ac <UART_WaitOnFlagUntilTimeout>
 8003b5c:	1e03      	subs	r3, r0, #0
 8003b5e:	d004      	beq.n	8003b6a <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2220      	movs	r2, #32
 8003b64:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e03b      	b.n	8003be2 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10b      	bne.n	8003b88 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b70:	69bb      	ldr	r3, [r7, #24]
 8003b72:	881b      	ldrh	r3, [r3, #0]
 8003b74:	001a      	movs	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	05d2      	lsls	r2, r2, #23
 8003b7c:	0dd2      	lsrs	r2, r2, #23
 8003b7e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b80:	69bb      	ldr	r3, [r7, #24]
 8003b82:	3302      	adds	r3, #2
 8003b84:	61bb      	str	r3, [r7, #24]
 8003b86:	e007      	b.n	8003b98 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b88:	69fb      	ldr	r3, [r7, #28]
 8003b8a:	781a      	ldrb	r2, [r3, #0]
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b92:	69fb      	ldr	r3, [r7, #28]
 8003b94:	3301      	adds	r3, #1
 8003b96:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2252      	movs	r2, #82	; 0x52
 8003b9c:	5a9b      	ldrh	r3, [r3, r2]
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	3b01      	subs	r3, #1
 8003ba2:	b299      	uxth	r1, r3
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2252      	movs	r2, #82	; 0x52
 8003ba8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	2252      	movs	r2, #82	; 0x52
 8003bae:	5a9b      	ldrh	r3, [r3, r2]
 8003bb0:	b29b      	uxth	r3, r3
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d1c9      	bne.n	8003b4a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003bb6:	697a      	ldr	r2, [r7, #20]
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	683b      	ldr	r3, [r7, #0]
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	0013      	movs	r3, r2
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	2140      	movs	r1, #64	; 0x40
 8003bc4:	f000 fcf2 	bl	80045ac <UART_WaitOnFlagUntilTimeout>
 8003bc8:	1e03      	subs	r3, r0, #0
 8003bca:	d004      	beq.n	8003bd6 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2220      	movs	r2, #32
 8003bd0:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8003bd2:	2303      	movs	r3, #3
 8003bd4:	e005      	b.n	8003be2 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003bdc:	2300      	movs	r3, #0
 8003bde:	e000      	b.n	8003be2 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8003be0:	2302      	movs	r3, #2
  }
}
 8003be2:	0018      	movs	r0, r3
 8003be4:	46bd      	mov	sp, r7
 8003be6:	b008      	add	sp, #32
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b08a      	sub	sp, #40	; 0x28
 8003bf0:	af02      	add	r7, sp, #8
 8003bf2:	60f8      	str	r0, [r7, #12]
 8003bf4:	60b9      	str	r1, [r7, #8]
 8003bf6:	603b      	str	r3, [r7, #0]
 8003bf8:	1dbb      	adds	r3, r7, #6
 8003bfa:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	2280      	movs	r2, #128	; 0x80
 8003c00:	589b      	ldr	r3, [r3, r2]
 8003c02:	2b20      	cmp	r3, #32
 8003c04:	d000      	beq.n	8003c08 <HAL_UART_Receive+0x1c>
 8003c06:	e0d0      	b.n	8003daa <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d003      	beq.n	8003c16 <HAL_UART_Receive+0x2a>
 8003c0e:	1dbb      	adds	r3, r7, #6
 8003c10:	881b      	ldrh	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d101      	bne.n	8003c1a <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e0c8      	b.n	8003dac <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	689a      	ldr	r2, [r3, #8]
 8003c1e:	2380      	movs	r3, #128	; 0x80
 8003c20:	015b      	lsls	r3, r3, #5
 8003c22:	429a      	cmp	r2, r3
 8003c24:	d109      	bne.n	8003c3a <HAL_UART_Receive+0x4e>
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	691b      	ldr	r3, [r3, #16]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d105      	bne.n	8003c3a <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	2201      	movs	r2, #1
 8003c32:	4013      	ands	r3, r2
 8003c34:	d001      	beq.n	8003c3a <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e0b8      	b.n	8003dac <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2284      	movs	r2, #132	; 0x84
 8003c3e:	2100      	movs	r1, #0
 8003c40:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	2280      	movs	r2, #128	; 0x80
 8003c46:	2122      	movs	r1, #34	; 0x22
 8003c48:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003c50:	f7fd ffd6 	bl	8001c00 <HAL_GetTick>
 8003c54:	0003      	movs	r3, r0
 8003c56:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	1dba      	adds	r2, r7, #6
 8003c5c:	2158      	movs	r1, #88	; 0x58
 8003c5e:	8812      	ldrh	r2, [r2, #0]
 8003c60:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	1dba      	adds	r2, r7, #6
 8003c66:	215a      	movs	r1, #90	; 0x5a
 8003c68:	8812      	ldrh	r2, [r2, #0]
 8003c6a:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	689a      	ldr	r2, [r3, #8]
 8003c70:	2380      	movs	r3, #128	; 0x80
 8003c72:	015b      	lsls	r3, r3, #5
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d10d      	bne.n	8003c94 <HAL_UART_Receive+0xa8>
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	691b      	ldr	r3, [r3, #16]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d104      	bne.n	8003c8a <HAL_UART_Receive+0x9e>
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	225c      	movs	r2, #92	; 0x5c
 8003c84:	494b      	ldr	r1, [pc, #300]	; (8003db4 <HAL_UART_Receive+0x1c8>)
 8003c86:	5299      	strh	r1, [r3, r2]
 8003c88:	e02e      	b.n	8003ce8 <HAL_UART_Receive+0xfc>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	225c      	movs	r2, #92	; 0x5c
 8003c8e:	21ff      	movs	r1, #255	; 0xff
 8003c90:	5299      	strh	r1, [r3, r2]
 8003c92:	e029      	b.n	8003ce8 <HAL_UART_Receive+0xfc>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d10d      	bne.n	8003cb8 <HAL_UART_Receive+0xcc>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d104      	bne.n	8003cae <HAL_UART_Receive+0xc2>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	225c      	movs	r2, #92	; 0x5c
 8003ca8:	21ff      	movs	r1, #255	; 0xff
 8003caa:	5299      	strh	r1, [r3, r2]
 8003cac:	e01c      	b.n	8003ce8 <HAL_UART_Receive+0xfc>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	225c      	movs	r2, #92	; 0x5c
 8003cb2:	217f      	movs	r1, #127	; 0x7f
 8003cb4:	5299      	strh	r1, [r3, r2]
 8003cb6:	e017      	b.n	8003ce8 <HAL_UART_Receive+0xfc>
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	689a      	ldr	r2, [r3, #8]
 8003cbc:	2380      	movs	r3, #128	; 0x80
 8003cbe:	055b      	lsls	r3, r3, #21
 8003cc0:	429a      	cmp	r2, r3
 8003cc2:	d10d      	bne.n	8003ce0 <HAL_UART_Receive+0xf4>
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	691b      	ldr	r3, [r3, #16]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d104      	bne.n	8003cd6 <HAL_UART_Receive+0xea>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	225c      	movs	r2, #92	; 0x5c
 8003cd0:	217f      	movs	r1, #127	; 0x7f
 8003cd2:	5299      	strh	r1, [r3, r2]
 8003cd4:	e008      	b.n	8003ce8 <HAL_UART_Receive+0xfc>
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	225c      	movs	r2, #92	; 0x5c
 8003cda:	213f      	movs	r1, #63	; 0x3f
 8003cdc:	5299      	strh	r1, [r3, r2]
 8003cde:	e003      	b.n	8003ce8 <HAL_UART_Receive+0xfc>
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	225c      	movs	r2, #92	; 0x5c
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8003ce8:	2312      	movs	r3, #18
 8003cea:	18fb      	adds	r3, r7, r3
 8003cec:	68fa      	ldr	r2, [r7, #12]
 8003cee:	215c      	movs	r1, #92	; 0x5c
 8003cf0:	5a52      	ldrh	r2, [r2, r1]
 8003cf2:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	689a      	ldr	r2, [r3, #8]
 8003cf8:	2380      	movs	r3, #128	; 0x80
 8003cfa:	015b      	lsls	r3, r3, #5
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	d108      	bne.n	8003d12 <HAL_UART_Receive+0x126>
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d104      	bne.n	8003d12 <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	61bb      	str	r3, [r7, #24]
 8003d10:	e003      	b.n	8003d1a <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003d16:	2300      	movs	r3, #0
 8003d18:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003d1a:	e03a      	b.n	8003d92 <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003d1c:	697a      	ldr	r2, [r7, #20]
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	9300      	str	r3, [sp, #0]
 8003d24:	0013      	movs	r3, r2
 8003d26:	2200      	movs	r2, #0
 8003d28:	2120      	movs	r1, #32
 8003d2a:	f000 fc3f 	bl	80045ac <UART_WaitOnFlagUntilTimeout>
 8003d2e:	1e03      	subs	r3, r0, #0
 8003d30:	d005      	beq.n	8003d3e <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2280      	movs	r2, #128	; 0x80
 8003d36:	2120      	movs	r1, #32
 8003d38:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003d3a:	2303      	movs	r3, #3
 8003d3c:	e036      	b.n	8003dac <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d10e      	bne.n	8003d62 <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d4a:	b29b      	uxth	r3, r3
 8003d4c:	2212      	movs	r2, #18
 8003d4e:	18ba      	adds	r2, r7, r2
 8003d50:	8812      	ldrh	r2, [r2, #0]
 8003d52:	4013      	ands	r3, r2
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	3302      	adds	r3, #2
 8003d5e:	61bb      	str	r3, [r7, #24]
 8003d60:	e00e      	b.n	8003d80 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	2212      	movs	r2, #18
 8003d6c:	18ba      	adds	r2, r7, r2
 8003d6e:	8812      	ldrh	r2, [r2, #0]
 8003d70:	b2d2      	uxtb	r2, r2
 8003d72:	4013      	ands	r3, r2
 8003d74:	b2da      	uxtb	r2, r3
 8003d76:	69fb      	ldr	r3, [r7, #28]
 8003d78:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	3301      	adds	r3, #1
 8003d7e:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	225a      	movs	r2, #90	; 0x5a
 8003d84:	5a9b      	ldrh	r3, [r3, r2]
 8003d86:	b29b      	uxth	r3, r3
 8003d88:	3b01      	subs	r3, #1
 8003d8a:	b299      	uxth	r1, r3
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	225a      	movs	r2, #90	; 0x5a
 8003d90:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	225a      	movs	r2, #90	; 0x5a
 8003d96:	5a9b      	ldrh	r3, [r3, r2]
 8003d98:	b29b      	uxth	r3, r3
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d1be      	bne.n	8003d1c <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2280      	movs	r2, #128	; 0x80
 8003da2:	2120      	movs	r1, #32
 8003da4:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003da6:	2300      	movs	r3, #0
 8003da8:	e000      	b.n	8003dac <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 8003daa:	2302      	movs	r3, #2
  }
}
 8003dac:	0018      	movs	r0, r3
 8003dae:	46bd      	mov	sp, r7
 8003db0:	b008      	add	sp, #32
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	000001ff 	.word	0x000001ff

08003db8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003db8:	b5b0      	push	{r4, r5, r7, lr}
 8003dba:	b08e      	sub	sp, #56	; 0x38
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003dc0:	231a      	movs	r3, #26
 8003dc2:	2218      	movs	r2, #24
 8003dc4:	189b      	adds	r3, r3, r2
 8003dc6:	19db      	adds	r3, r3, r7
 8003dc8:	2200      	movs	r2, #0
 8003dca:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003dcc:	69fb      	ldr	r3, [r7, #28]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	691b      	ldr	r3, [r3, #16]
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	431a      	orrs	r2, r3
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	69db      	ldr	r3, [r3, #28]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4ac3      	ldr	r2, [pc, #780]	; (80040f8 <UART_SetConfig+0x340>)
 8003dec:	4013      	ands	r3, r2
 8003dee:	0019      	movs	r1, r3
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003df6:	430a      	orrs	r2, r1
 8003df8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	685b      	ldr	r3, [r3, #4]
 8003e00:	4abe      	ldr	r2, [pc, #760]	; (80040fc <UART_SetConfig+0x344>)
 8003e02:	4013      	ands	r3, r2
 8003e04:	0019      	movs	r1, r3
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	68da      	ldr	r2, [r3, #12]
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	430a      	orrs	r2, r1
 8003e10:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4ab8      	ldr	r2, [pc, #736]	; (8004100 <UART_SetConfig+0x348>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d004      	beq.n	8003e2c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e2c:	69fb      	ldr	r3, [r7, #28]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	4ab4      	ldr	r2, [pc, #720]	; (8004104 <UART_SetConfig+0x34c>)
 8003e34:	4013      	ands	r3, r2
 8003e36:	0019      	movs	r1, r3
 8003e38:	69fb      	ldr	r3, [r7, #28]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003e3e:	430a      	orrs	r2, r1
 8003e40:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e42:	69fb      	ldr	r3, [r7, #28]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4ab0      	ldr	r2, [pc, #704]	; (8004108 <UART_SetConfig+0x350>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d131      	bne.n	8003eb0 <UART_SetConfig+0xf8>
 8003e4c:	4baf      	ldr	r3, [pc, #700]	; (800410c <UART_SetConfig+0x354>)
 8003e4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e50:	2203      	movs	r2, #3
 8003e52:	4013      	ands	r3, r2
 8003e54:	2b03      	cmp	r3, #3
 8003e56:	d01d      	beq.n	8003e94 <UART_SetConfig+0xdc>
 8003e58:	d823      	bhi.n	8003ea2 <UART_SetConfig+0xea>
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d00c      	beq.n	8003e78 <UART_SetConfig+0xc0>
 8003e5e:	d820      	bhi.n	8003ea2 <UART_SetConfig+0xea>
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d002      	beq.n	8003e6a <UART_SetConfig+0xb2>
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d00e      	beq.n	8003e86 <UART_SetConfig+0xce>
 8003e68:	e01b      	b.n	8003ea2 <UART_SetConfig+0xea>
 8003e6a:	231b      	movs	r3, #27
 8003e6c:	2218      	movs	r2, #24
 8003e6e:	189b      	adds	r3, r3, r2
 8003e70:	19db      	adds	r3, r3, r7
 8003e72:	2201      	movs	r2, #1
 8003e74:	701a      	strb	r2, [r3, #0]
 8003e76:	e0b4      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003e78:	231b      	movs	r3, #27
 8003e7a:	2218      	movs	r2, #24
 8003e7c:	189b      	adds	r3, r3, r2
 8003e7e:	19db      	adds	r3, r3, r7
 8003e80:	2202      	movs	r2, #2
 8003e82:	701a      	strb	r2, [r3, #0]
 8003e84:	e0ad      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003e86:	231b      	movs	r3, #27
 8003e88:	2218      	movs	r2, #24
 8003e8a:	189b      	adds	r3, r3, r2
 8003e8c:	19db      	adds	r3, r3, r7
 8003e8e:	2204      	movs	r2, #4
 8003e90:	701a      	strb	r2, [r3, #0]
 8003e92:	e0a6      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003e94:	231b      	movs	r3, #27
 8003e96:	2218      	movs	r2, #24
 8003e98:	189b      	adds	r3, r3, r2
 8003e9a:	19db      	adds	r3, r3, r7
 8003e9c:	2208      	movs	r2, #8
 8003e9e:	701a      	strb	r2, [r3, #0]
 8003ea0:	e09f      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003ea2:	231b      	movs	r3, #27
 8003ea4:	2218      	movs	r2, #24
 8003ea6:	189b      	adds	r3, r3, r2
 8003ea8:	19db      	adds	r3, r3, r7
 8003eaa:	2210      	movs	r2, #16
 8003eac:	701a      	strb	r2, [r3, #0]
 8003eae:	e098      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	4a96      	ldr	r2, [pc, #600]	; (8004110 <UART_SetConfig+0x358>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d131      	bne.n	8003f1e <UART_SetConfig+0x166>
 8003eba:	4b94      	ldr	r3, [pc, #592]	; (800410c <UART_SetConfig+0x354>)
 8003ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ebe:	220c      	movs	r2, #12
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	2b0c      	cmp	r3, #12
 8003ec4:	d01d      	beq.n	8003f02 <UART_SetConfig+0x14a>
 8003ec6:	d823      	bhi.n	8003f10 <UART_SetConfig+0x158>
 8003ec8:	2b08      	cmp	r3, #8
 8003eca:	d00c      	beq.n	8003ee6 <UART_SetConfig+0x12e>
 8003ecc:	d820      	bhi.n	8003f10 <UART_SetConfig+0x158>
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d002      	beq.n	8003ed8 <UART_SetConfig+0x120>
 8003ed2:	2b04      	cmp	r3, #4
 8003ed4:	d00e      	beq.n	8003ef4 <UART_SetConfig+0x13c>
 8003ed6:	e01b      	b.n	8003f10 <UART_SetConfig+0x158>
 8003ed8:	231b      	movs	r3, #27
 8003eda:	2218      	movs	r2, #24
 8003edc:	189b      	adds	r3, r3, r2
 8003ede:	19db      	adds	r3, r3, r7
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	701a      	strb	r2, [r3, #0]
 8003ee4:	e07d      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003ee6:	231b      	movs	r3, #27
 8003ee8:	2218      	movs	r2, #24
 8003eea:	189b      	adds	r3, r3, r2
 8003eec:	19db      	adds	r3, r3, r7
 8003eee:	2202      	movs	r2, #2
 8003ef0:	701a      	strb	r2, [r3, #0]
 8003ef2:	e076      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003ef4:	231b      	movs	r3, #27
 8003ef6:	2218      	movs	r2, #24
 8003ef8:	189b      	adds	r3, r3, r2
 8003efa:	19db      	adds	r3, r3, r7
 8003efc:	2204      	movs	r2, #4
 8003efe:	701a      	strb	r2, [r3, #0]
 8003f00:	e06f      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003f02:	231b      	movs	r3, #27
 8003f04:	2218      	movs	r2, #24
 8003f06:	189b      	adds	r3, r3, r2
 8003f08:	19db      	adds	r3, r3, r7
 8003f0a:	2208      	movs	r2, #8
 8003f0c:	701a      	strb	r2, [r3, #0]
 8003f0e:	e068      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003f10:	231b      	movs	r3, #27
 8003f12:	2218      	movs	r2, #24
 8003f14:	189b      	adds	r3, r3, r2
 8003f16:	19db      	adds	r3, r3, r7
 8003f18:	2210      	movs	r2, #16
 8003f1a:	701a      	strb	r2, [r3, #0]
 8003f1c:	e061      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a7c      	ldr	r2, [pc, #496]	; (8004114 <UART_SetConfig+0x35c>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d106      	bne.n	8003f36 <UART_SetConfig+0x17e>
 8003f28:	231b      	movs	r3, #27
 8003f2a:	2218      	movs	r2, #24
 8003f2c:	189b      	adds	r3, r3, r2
 8003f2e:	19db      	adds	r3, r3, r7
 8003f30:	2200      	movs	r2, #0
 8003f32:	701a      	strb	r2, [r3, #0]
 8003f34:	e055      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	4a77      	ldr	r2, [pc, #476]	; (8004118 <UART_SetConfig+0x360>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d106      	bne.n	8003f4e <UART_SetConfig+0x196>
 8003f40:	231b      	movs	r3, #27
 8003f42:	2218      	movs	r2, #24
 8003f44:	189b      	adds	r3, r3, r2
 8003f46:	19db      	adds	r3, r3, r7
 8003f48:	2200      	movs	r2, #0
 8003f4a:	701a      	strb	r2, [r3, #0]
 8003f4c:	e049      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a6b      	ldr	r2, [pc, #428]	; (8004100 <UART_SetConfig+0x348>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d13e      	bne.n	8003fd6 <UART_SetConfig+0x21e>
 8003f58:	4b6c      	ldr	r3, [pc, #432]	; (800410c <UART_SetConfig+0x354>)
 8003f5a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f5c:	23c0      	movs	r3, #192	; 0xc0
 8003f5e:	011b      	lsls	r3, r3, #4
 8003f60:	4013      	ands	r3, r2
 8003f62:	22c0      	movs	r2, #192	; 0xc0
 8003f64:	0112      	lsls	r2, r2, #4
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d027      	beq.n	8003fba <UART_SetConfig+0x202>
 8003f6a:	22c0      	movs	r2, #192	; 0xc0
 8003f6c:	0112      	lsls	r2, r2, #4
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d82a      	bhi.n	8003fc8 <UART_SetConfig+0x210>
 8003f72:	2280      	movs	r2, #128	; 0x80
 8003f74:	0112      	lsls	r2, r2, #4
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d011      	beq.n	8003f9e <UART_SetConfig+0x1e6>
 8003f7a:	2280      	movs	r2, #128	; 0x80
 8003f7c:	0112      	lsls	r2, r2, #4
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d822      	bhi.n	8003fc8 <UART_SetConfig+0x210>
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d004      	beq.n	8003f90 <UART_SetConfig+0x1d8>
 8003f86:	2280      	movs	r2, #128	; 0x80
 8003f88:	00d2      	lsls	r2, r2, #3
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d00e      	beq.n	8003fac <UART_SetConfig+0x1f4>
 8003f8e:	e01b      	b.n	8003fc8 <UART_SetConfig+0x210>
 8003f90:	231b      	movs	r3, #27
 8003f92:	2218      	movs	r2, #24
 8003f94:	189b      	adds	r3, r3, r2
 8003f96:	19db      	adds	r3, r3, r7
 8003f98:	2200      	movs	r2, #0
 8003f9a:	701a      	strb	r2, [r3, #0]
 8003f9c:	e021      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003f9e:	231b      	movs	r3, #27
 8003fa0:	2218      	movs	r2, #24
 8003fa2:	189b      	adds	r3, r3, r2
 8003fa4:	19db      	adds	r3, r3, r7
 8003fa6:	2202      	movs	r2, #2
 8003fa8:	701a      	strb	r2, [r3, #0]
 8003faa:	e01a      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003fac:	231b      	movs	r3, #27
 8003fae:	2218      	movs	r2, #24
 8003fb0:	189b      	adds	r3, r3, r2
 8003fb2:	19db      	adds	r3, r3, r7
 8003fb4:	2204      	movs	r2, #4
 8003fb6:	701a      	strb	r2, [r3, #0]
 8003fb8:	e013      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003fba:	231b      	movs	r3, #27
 8003fbc:	2218      	movs	r2, #24
 8003fbe:	189b      	adds	r3, r3, r2
 8003fc0:	19db      	adds	r3, r3, r7
 8003fc2:	2208      	movs	r2, #8
 8003fc4:	701a      	strb	r2, [r3, #0]
 8003fc6:	e00c      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003fc8:	231b      	movs	r3, #27
 8003fca:	2218      	movs	r2, #24
 8003fcc:	189b      	adds	r3, r3, r2
 8003fce:	19db      	adds	r3, r3, r7
 8003fd0:	2210      	movs	r2, #16
 8003fd2:	701a      	strb	r2, [r3, #0]
 8003fd4:	e005      	b.n	8003fe2 <UART_SetConfig+0x22a>
 8003fd6:	231b      	movs	r3, #27
 8003fd8:	2218      	movs	r2, #24
 8003fda:	189b      	adds	r3, r3, r2
 8003fdc:	19db      	adds	r3, r3, r7
 8003fde:	2210      	movs	r2, #16
 8003fe0:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003fe2:	69fb      	ldr	r3, [r7, #28]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	4a46      	ldr	r2, [pc, #280]	; (8004100 <UART_SetConfig+0x348>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d000      	beq.n	8003fee <UART_SetConfig+0x236>
 8003fec:	e09a      	b.n	8004124 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003fee:	231b      	movs	r3, #27
 8003ff0:	2218      	movs	r2, #24
 8003ff2:	189b      	adds	r3, r3, r2
 8003ff4:	19db      	adds	r3, r3, r7
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	2b08      	cmp	r3, #8
 8003ffa:	d01d      	beq.n	8004038 <UART_SetConfig+0x280>
 8003ffc:	dc20      	bgt.n	8004040 <UART_SetConfig+0x288>
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d015      	beq.n	800402e <UART_SetConfig+0x276>
 8004002:	dc1d      	bgt.n	8004040 <UART_SetConfig+0x288>
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <UART_SetConfig+0x256>
 8004008:	2b02      	cmp	r3, #2
 800400a:	d005      	beq.n	8004018 <UART_SetConfig+0x260>
 800400c:	e018      	b.n	8004040 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800400e:	f7fe fea3 	bl	8002d58 <HAL_RCC_GetPCLK1Freq>
 8004012:	0003      	movs	r3, r0
 8004014:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004016:	e01c      	b.n	8004052 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004018:	4b3c      	ldr	r3, [pc, #240]	; (800410c <UART_SetConfig+0x354>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2210      	movs	r2, #16
 800401e:	4013      	ands	r3, r2
 8004020:	d002      	beq.n	8004028 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004022:	4b3e      	ldr	r3, [pc, #248]	; (800411c <UART_SetConfig+0x364>)
 8004024:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004026:	e014      	b.n	8004052 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8004028:	4b3d      	ldr	r3, [pc, #244]	; (8004120 <UART_SetConfig+0x368>)
 800402a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800402c:	e011      	b.n	8004052 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800402e:	f7fe fde3 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8004032:	0003      	movs	r3, r0
 8004034:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004036:	e00c      	b.n	8004052 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004038:	2380      	movs	r3, #128	; 0x80
 800403a:	021b      	lsls	r3, r3, #8
 800403c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800403e:	e008      	b.n	8004052 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8004040:	2300      	movs	r3, #0
 8004042:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8004044:	231a      	movs	r3, #26
 8004046:	2218      	movs	r2, #24
 8004048:	189b      	adds	r3, r3, r2
 800404a:	19db      	adds	r3, r3, r7
 800404c:	2201      	movs	r2, #1
 800404e:	701a      	strb	r2, [r3, #0]
        break;
 8004050:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004054:	2b00      	cmp	r3, #0
 8004056:	d100      	bne.n	800405a <UART_SetConfig+0x2a2>
 8004058:	e133      	b.n	80042c2 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	685a      	ldr	r2, [r3, #4]
 800405e:	0013      	movs	r3, r2
 8004060:	005b      	lsls	r3, r3, #1
 8004062:	189b      	adds	r3, r3, r2
 8004064:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004066:	429a      	cmp	r2, r3
 8004068:	d305      	bcc.n	8004076 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	685b      	ldr	r3, [r3, #4]
 800406e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004070:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004072:	429a      	cmp	r2, r3
 8004074:	d906      	bls.n	8004084 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8004076:	231a      	movs	r3, #26
 8004078:	2218      	movs	r2, #24
 800407a:	189b      	adds	r3, r3, r2
 800407c:	19db      	adds	r3, r3, r7
 800407e:	2201      	movs	r2, #1
 8004080:	701a      	strb	r2, [r3, #0]
 8004082:	e11e      	b.n	80042c2 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004084:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004086:	613b      	str	r3, [r7, #16]
 8004088:	2300      	movs	r3, #0
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	6939      	ldr	r1, [r7, #16]
 800408e:	697a      	ldr	r2, [r7, #20]
 8004090:	000b      	movs	r3, r1
 8004092:	0e1b      	lsrs	r3, r3, #24
 8004094:	0010      	movs	r0, r2
 8004096:	0205      	lsls	r5, r0, #8
 8004098:	431d      	orrs	r5, r3
 800409a:	000b      	movs	r3, r1
 800409c:	021c      	lsls	r4, r3, #8
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	085b      	lsrs	r3, r3, #1
 80040a4:	60bb      	str	r3, [r7, #8]
 80040a6:	2300      	movs	r3, #0
 80040a8:	60fb      	str	r3, [r7, #12]
 80040aa:	68b8      	ldr	r0, [r7, #8]
 80040ac:	68f9      	ldr	r1, [r7, #12]
 80040ae:	1900      	adds	r0, r0, r4
 80040b0:	4169      	adcs	r1, r5
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	603b      	str	r3, [r7, #0]
 80040b8:	2300      	movs	r3, #0
 80040ba:	607b      	str	r3, [r7, #4]
 80040bc:	683a      	ldr	r2, [r7, #0]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f7fc f9aa 	bl	8000418 <__aeabi_uldivmod>
 80040c4:	0002      	movs	r2, r0
 80040c6:	000b      	movs	r3, r1
 80040c8:	0013      	movs	r3, r2
 80040ca:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80040cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040ce:	23c0      	movs	r3, #192	; 0xc0
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	429a      	cmp	r2, r3
 80040d4:	d309      	bcc.n	80040ea <UART_SetConfig+0x332>
 80040d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040d8:	2380      	movs	r3, #128	; 0x80
 80040da:	035b      	lsls	r3, r3, #13
 80040dc:	429a      	cmp	r2, r3
 80040de:	d204      	bcs.n	80040ea <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80040e6:	60da      	str	r2, [r3, #12]
 80040e8:	e0eb      	b.n	80042c2 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 80040ea:	231a      	movs	r3, #26
 80040ec:	2218      	movs	r2, #24
 80040ee:	189b      	adds	r3, r3, r2
 80040f0:	19db      	adds	r3, r3, r7
 80040f2:	2201      	movs	r2, #1
 80040f4:	701a      	strb	r2, [r3, #0]
 80040f6:	e0e4      	b.n	80042c2 <UART_SetConfig+0x50a>
 80040f8:	efff69f3 	.word	0xefff69f3
 80040fc:	ffffcfff 	.word	0xffffcfff
 8004100:	40004800 	.word	0x40004800
 8004104:	fffff4ff 	.word	0xfffff4ff
 8004108:	40013800 	.word	0x40013800
 800410c:	40021000 	.word	0x40021000
 8004110:	40004400 	.word	0x40004400
 8004114:	40004c00 	.word	0x40004c00
 8004118:	40005000 	.word	0x40005000
 800411c:	003d0900 	.word	0x003d0900
 8004120:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004124:	69fb      	ldr	r3, [r7, #28]
 8004126:	69da      	ldr	r2, [r3, #28]
 8004128:	2380      	movs	r3, #128	; 0x80
 800412a:	021b      	lsls	r3, r3, #8
 800412c:	429a      	cmp	r2, r3
 800412e:	d000      	beq.n	8004132 <UART_SetConfig+0x37a>
 8004130:	e070      	b.n	8004214 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8004132:	231b      	movs	r3, #27
 8004134:	2218      	movs	r2, #24
 8004136:	189b      	adds	r3, r3, r2
 8004138:	19db      	adds	r3, r3, r7
 800413a:	781b      	ldrb	r3, [r3, #0]
 800413c:	2b08      	cmp	r3, #8
 800413e:	d822      	bhi.n	8004186 <UART_SetConfig+0x3ce>
 8004140:	009a      	lsls	r2, r3, #2
 8004142:	4b67      	ldr	r3, [pc, #412]	; (80042e0 <UART_SetConfig+0x528>)
 8004144:	18d3      	adds	r3, r2, r3
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800414a:	f7fe fe05 	bl	8002d58 <HAL_RCC_GetPCLK1Freq>
 800414e:	0003      	movs	r3, r0
 8004150:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004152:	e021      	b.n	8004198 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004154:	f7fe fe16 	bl	8002d84 <HAL_RCC_GetPCLK2Freq>
 8004158:	0003      	movs	r3, r0
 800415a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800415c:	e01c      	b.n	8004198 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800415e:	4b61      	ldr	r3, [pc, #388]	; (80042e4 <UART_SetConfig+0x52c>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2210      	movs	r2, #16
 8004164:	4013      	ands	r3, r2
 8004166:	d002      	beq.n	800416e <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8004168:	4b5f      	ldr	r3, [pc, #380]	; (80042e8 <UART_SetConfig+0x530>)
 800416a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800416c:	e014      	b.n	8004198 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 800416e:	4b5f      	ldr	r3, [pc, #380]	; (80042ec <UART_SetConfig+0x534>)
 8004170:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004172:	e011      	b.n	8004198 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004174:	f7fe fd40 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 8004178:	0003      	movs	r3, r0
 800417a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800417c:	e00c      	b.n	8004198 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800417e:	2380      	movs	r3, #128	; 0x80
 8004180:	021b      	lsls	r3, r3, #8
 8004182:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004184:	e008      	b.n	8004198 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8004186:	2300      	movs	r3, #0
 8004188:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800418a:	231a      	movs	r3, #26
 800418c:	2218      	movs	r2, #24
 800418e:	189b      	adds	r3, r3, r2
 8004190:	19db      	adds	r3, r3, r7
 8004192:	2201      	movs	r2, #1
 8004194:	701a      	strb	r2, [r3, #0]
        break;
 8004196:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004198:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800419a:	2b00      	cmp	r3, #0
 800419c:	d100      	bne.n	80041a0 <UART_SetConfig+0x3e8>
 800419e:	e090      	b.n	80042c2 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041a2:	005a      	lsls	r2, r3, #1
 80041a4:	69fb      	ldr	r3, [r7, #28]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	085b      	lsrs	r3, r3, #1
 80041aa:	18d2      	adds	r2, r2, r3
 80041ac:	69fb      	ldr	r3, [r7, #28]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	0019      	movs	r1, r3
 80041b2:	0010      	movs	r0, r2
 80041b4:	f7fb ffba 	bl	800012c <__udivsi3>
 80041b8:	0003      	movs	r3, r0
 80041ba:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041be:	2b0f      	cmp	r3, #15
 80041c0:	d921      	bls.n	8004206 <UART_SetConfig+0x44e>
 80041c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041c4:	2380      	movs	r3, #128	; 0x80
 80041c6:	025b      	lsls	r3, r3, #9
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d21c      	bcs.n	8004206 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	200e      	movs	r0, #14
 80041d2:	2418      	movs	r4, #24
 80041d4:	1903      	adds	r3, r0, r4
 80041d6:	19db      	adds	r3, r3, r7
 80041d8:	210f      	movs	r1, #15
 80041da:	438a      	bics	r2, r1
 80041dc:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80041de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041e0:	085b      	lsrs	r3, r3, #1
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	2207      	movs	r2, #7
 80041e6:	4013      	ands	r3, r2
 80041e8:	b299      	uxth	r1, r3
 80041ea:	1903      	adds	r3, r0, r4
 80041ec:	19db      	adds	r3, r3, r7
 80041ee:	1902      	adds	r2, r0, r4
 80041f0:	19d2      	adds	r2, r2, r7
 80041f2:	8812      	ldrh	r2, [r2, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80041f8:	69fb      	ldr	r3, [r7, #28]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	1902      	adds	r2, r0, r4
 80041fe:	19d2      	adds	r2, r2, r7
 8004200:	8812      	ldrh	r2, [r2, #0]
 8004202:	60da      	str	r2, [r3, #12]
 8004204:	e05d      	b.n	80042c2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8004206:	231a      	movs	r3, #26
 8004208:	2218      	movs	r2, #24
 800420a:	189b      	adds	r3, r3, r2
 800420c:	19db      	adds	r3, r3, r7
 800420e:	2201      	movs	r2, #1
 8004210:	701a      	strb	r2, [r3, #0]
 8004212:	e056      	b.n	80042c2 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004214:	231b      	movs	r3, #27
 8004216:	2218      	movs	r2, #24
 8004218:	189b      	adds	r3, r3, r2
 800421a:	19db      	adds	r3, r3, r7
 800421c:	781b      	ldrb	r3, [r3, #0]
 800421e:	2b08      	cmp	r3, #8
 8004220:	d822      	bhi.n	8004268 <UART_SetConfig+0x4b0>
 8004222:	009a      	lsls	r2, r3, #2
 8004224:	4b32      	ldr	r3, [pc, #200]	; (80042f0 <UART_SetConfig+0x538>)
 8004226:	18d3      	adds	r3, r2, r3
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800422c:	f7fe fd94 	bl	8002d58 <HAL_RCC_GetPCLK1Freq>
 8004230:	0003      	movs	r3, r0
 8004232:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004234:	e021      	b.n	800427a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004236:	f7fe fda5 	bl	8002d84 <HAL_RCC_GetPCLK2Freq>
 800423a:	0003      	movs	r3, r0
 800423c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800423e:	e01c      	b.n	800427a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004240:	4b28      	ldr	r3, [pc, #160]	; (80042e4 <UART_SetConfig+0x52c>)
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2210      	movs	r2, #16
 8004246:	4013      	ands	r3, r2
 8004248:	d002      	beq.n	8004250 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800424a:	4b27      	ldr	r3, [pc, #156]	; (80042e8 <UART_SetConfig+0x530>)
 800424c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800424e:	e014      	b.n	800427a <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 8004250:	4b26      	ldr	r3, [pc, #152]	; (80042ec <UART_SetConfig+0x534>)
 8004252:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004254:	e011      	b.n	800427a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004256:	f7fe fccf 	bl	8002bf8 <HAL_RCC_GetSysClockFreq>
 800425a:	0003      	movs	r3, r0
 800425c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800425e:	e00c      	b.n	800427a <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004260:	2380      	movs	r3, #128	; 0x80
 8004262:	021b      	lsls	r3, r3, #8
 8004264:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004266:	e008      	b.n	800427a <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8004268:	2300      	movs	r3, #0
 800426a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800426c:	231a      	movs	r3, #26
 800426e:	2218      	movs	r2, #24
 8004270:	189b      	adds	r3, r3, r2
 8004272:	19db      	adds	r3, r3, r7
 8004274:	2201      	movs	r2, #1
 8004276:	701a      	strb	r2, [r3, #0]
        break;
 8004278:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800427a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800427c:	2b00      	cmp	r3, #0
 800427e:	d020      	beq.n	80042c2 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004280:	69fb      	ldr	r3, [r7, #28]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	085a      	lsrs	r2, r3, #1
 8004286:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004288:	18d2      	adds	r2, r2, r3
 800428a:	69fb      	ldr	r3, [r7, #28]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	0019      	movs	r1, r3
 8004290:	0010      	movs	r0, r2
 8004292:	f7fb ff4b 	bl	800012c <__udivsi3>
 8004296:	0003      	movs	r3, r0
 8004298:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800429a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429c:	2b0f      	cmp	r3, #15
 800429e:	d90a      	bls.n	80042b6 <UART_SetConfig+0x4fe>
 80042a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80042a2:	2380      	movs	r3, #128	; 0x80
 80042a4:	025b      	lsls	r3, r3, #9
 80042a6:	429a      	cmp	r2, r3
 80042a8:	d205      	bcs.n	80042b6 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042ac:	b29a      	uxth	r2, r3
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	60da      	str	r2, [r3, #12]
 80042b4:	e005      	b.n	80042c2 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80042b6:	231a      	movs	r3, #26
 80042b8:	2218      	movs	r2, #24
 80042ba:	189b      	adds	r3, r3, r2
 80042bc:	19db      	adds	r3, r3, r7
 80042be:	2201      	movs	r2, #1
 80042c0:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042c2:	69fb      	ldr	r3, [r7, #28]
 80042c4:	2200      	movs	r2, #0
 80042c6:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	2200      	movs	r2, #0
 80042cc:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80042ce:	231a      	movs	r3, #26
 80042d0:	2218      	movs	r2, #24
 80042d2:	189b      	adds	r3, r3, r2
 80042d4:	19db      	adds	r3, r3, r7
 80042d6:	781b      	ldrb	r3, [r3, #0]
}
 80042d8:	0018      	movs	r0, r3
 80042da:	46bd      	mov	sp, r7
 80042dc:	b00e      	add	sp, #56	; 0x38
 80042de:	bdb0      	pop	{r4, r5, r7, pc}
 80042e0:	08005248 	.word	0x08005248
 80042e4:	40021000 	.word	0x40021000
 80042e8:	003d0900 	.word	0x003d0900
 80042ec:	00f42400 	.word	0x00f42400
 80042f0:	0800526c 	.word	0x0800526c

080042f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004300:	2201      	movs	r2, #1
 8004302:	4013      	ands	r3, r2
 8004304:	d00b      	beq.n	800431e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	4a4a      	ldr	r2, [pc, #296]	; (8004438 <UART_AdvFeatureConfig+0x144>)
 800430e:	4013      	ands	r3, r2
 8004310:	0019      	movs	r1, r3
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	430a      	orrs	r2, r1
 800431c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004322:	2202      	movs	r2, #2
 8004324:	4013      	ands	r3, r2
 8004326:	d00b      	beq.n	8004340 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	4a43      	ldr	r2, [pc, #268]	; (800443c <UART_AdvFeatureConfig+0x148>)
 8004330:	4013      	ands	r3, r2
 8004332:	0019      	movs	r1, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004344:	2204      	movs	r2, #4
 8004346:	4013      	ands	r3, r2
 8004348:	d00b      	beq.n	8004362 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	685b      	ldr	r3, [r3, #4]
 8004350:	4a3b      	ldr	r2, [pc, #236]	; (8004440 <UART_AdvFeatureConfig+0x14c>)
 8004352:	4013      	ands	r3, r2
 8004354:	0019      	movs	r1, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	430a      	orrs	r2, r1
 8004360:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004366:	2208      	movs	r2, #8
 8004368:	4013      	ands	r3, r2
 800436a:	d00b      	beq.n	8004384 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	4a34      	ldr	r2, [pc, #208]	; (8004444 <UART_AdvFeatureConfig+0x150>)
 8004374:	4013      	ands	r3, r2
 8004376:	0019      	movs	r1, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	430a      	orrs	r2, r1
 8004382:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004388:	2210      	movs	r2, #16
 800438a:	4013      	ands	r3, r2
 800438c:	d00b      	beq.n	80043a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	4a2c      	ldr	r2, [pc, #176]	; (8004448 <UART_AdvFeatureConfig+0x154>)
 8004396:	4013      	ands	r3, r2
 8004398:	0019      	movs	r1, r3
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	430a      	orrs	r2, r1
 80043a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043aa:	2220      	movs	r2, #32
 80043ac:	4013      	ands	r3, r2
 80043ae:	d00b      	beq.n	80043c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	4a25      	ldr	r2, [pc, #148]	; (800444c <UART_AdvFeatureConfig+0x158>)
 80043b8:	4013      	ands	r3, r2
 80043ba:	0019      	movs	r1, r3
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	430a      	orrs	r2, r1
 80043c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043cc:	2240      	movs	r2, #64	; 0x40
 80043ce:	4013      	ands	r3, r2
 80043d0:	d01d      	beq.n	800440e <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	685b      	ldr	r3, [r3, #4]
 80043d8:	4a1d      	ldr	r2, [pc, #116]	; (8004450 <UART_AdvFeatureConfig+0x15c>)
 80043da:	4013      	ands	r3, r2
 80043dc:	0019      	movs	r1, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	430a      	orrs	r2, r1
 80043e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043ee:	2380      	movs	r3, #128	; 0x80
 80043f0:	035b      	lsls	r3, r3, #13
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d10b      	bne.n	800440e <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	4a15      	ldr	r2, [pc, #84]	; (8004454 <UART_AdvFeatureConfig+0x160>)
 80043fe:	4013      	ands	r3, r2
 8004400:	0019      	movs	r1, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	430a      	orrs	r2, r1
 800440c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004412:	2280      	movs	r2, #128	; 0x80
 8004414:	4013      	ands	r3, r2
 8004416:	d00b      	beq.n	8004430 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	4a0e      	ldr	r2, [pc, #56]	; (8004458 <UART_AdvFeatureConfig+0x164>)
 8004420:	4013      	ands	r3, r2
 8004422:	0019      	movs	r1, r3
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	430a      	orrs	r2, r1
 800442e:	605a      	str	r2, [r3, #4]
  }
}
 8004430:	46c0      	nop			; (mov r8, r8)
 8004432:	46bd      	mov	sp, r7
 8004434:	b002      	add	sp, #8
 8004436:	bd80      	pop	{r7, pc}
 8004438:	fffdffff 	.word	0xfffdffff
 800443c:	fffeffff 	.word	0xfffeffff
 8004440:	fffbffff 	.word	0xfffbffff
 8004444:	ffff7fff 	.word	0xffff7fff
 8004448:	ffffefff 	.word	0xffffefff
 800444c:	ffffdfff 	.word	0xffffdfff
 8004450:	ffefffff 	.word	0xffefffff
 8004454:	ff9fffff 	.word	0xff9fffff
 8004458:	fff7ffff 	.word	0xfff7ffff

0800445c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800445c:	b580      	push	{r7, lr}
 800445e:	b092      	sub	sp, #72	; 0x48
 8004460:	af02      	add	r7, sp, #8
 8004462:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2284      	movs	r2, #132	; 0x84
 8004468:	2100      	movs	r1, #0
 800446a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800446c:	f7fd fbc8 	bl	8001c00 <HAL_GetTick>
 8004470:	0003      	movs	r3, r0
 8004472:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2208      	movs	r2, #8
 800447c:	4013      	ands	r3, r2
 800447e:	2b08      	cmp	r3, #8
 8004480:	d12c      	bne.n	80044dc <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004484:	2280      	movs	r2, #128	; 0x80
 8004486:	0391      	lsls	r1, r2, #14
 8004488:	6878      	ldr	r0, [r7, #4]
 800448a:	4a46      	ldr	r2, [pc, #280]	; (80045a4 <UART_CheckIdleState+0x148>)
 800448c:	9200      	str	r2, [sp, #0]
 800448e:	2200      	movs	r2, #0
 8004490:	f000 f88c 	bl	80045ac <UART_WaitOnFlagUntilTimeout>
 8004494:	1e03      	subs	r3, r0, #0
 8004496:	d021      	beq.n	80044dc <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004498:	f3ef 8310 	mrs	r3, PRIMASK
 800449c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800449e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80044a0:	63bb      	str	r3, [r7, #56]	; 0x38
 80044a2:	2301      	movs	r3, #1
 80044a4:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80044a8:	f383 8810 	msr	PRIMASK, r3
}
 80044ac:	46c0      	nop			; (mov r8, r8)
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	681a      	ldr	r2, [r3, #0]
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2180      	movs	r1, #128	; 0x80
 80044ba:	438a      	bics	r2, r1
 80044bc:	601a      	str	r2, [r3, #0]
 80044be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044c4:	f383 8810 	msr	PRIMASK, r3
}
 80044c8:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2220      	movs	r2, #32
 80044ce:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2278      	movs	r2, #120	; 0x78
 80044d4:	2100      	movs	r1, #0
 80044d6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e05f      	b.n	800459c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2204      	movs	r2, #4
 80044e4:	4013      	ands	r3, r2
 80044e6:	2b04      	cmp	r3, #4
 80044e8:	d146      	bne.n	8004578 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80044ea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80044ec:	2280      	movs	r2, #128	; 0x80
 80044ee:	03d1      	lsls	r1, r2, #15
 80044f0:	6878      	ldr	r0, [r7, #4]
 80044f2:	4a2c      	ldr	r2, [pc, #176]	; (80045a4 <UART_CheckIdleState+0x148>)
 80044f4:	9200      	str	r2, [sp, #0]
 80044f6:	2200      	movs	r2, #0
 80044f8:	f000 f858 	bl	80045ac <UART_WaitOnFlagUntilTimeout>
 80044fc:	1e03      	subs	r3, r0, #0
 80044fe:	d03b      	beq.n	8004578 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004500:	f3ef 8310 	mrs	r3, PRIMASK
 8004504:	60fb      	str	r3, [r7, #12]
  return(result);
 8004506:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004508:	637b      	str	r3, [r7, #52]	; 0x34
 800450a:	2301      	movs	r3, #1
 800450c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	f383 8810 	msr	PRIMASK, r3
}
 8004514:	46c0      	nop			; (mov r8, r8)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	681a      	ldr	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	4921      	ldr	r1, [pc, #132]	; (80045a8 <UART_CheckIdleState+0x14c>)
 8004522:	400a      	ands	r2, r1
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004528:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800452a:	697b      	ldr	r3, [r7, #20]
 800452c:	f383 8810 	msr	PRIMASK, r3
}
 8004530:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004532:	f3ef 8310 	mrs	r3, PRIMASK
 8004536:	61bb      	str	r3, [r7, #24]
  return(result);
 8004538:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800453a:	633b      	str	r3, [r7, #48]	; 0x30
 800453c:	2301      	movs	r3, #1
 800453e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	f383 8810 	msr	PRIMASK, r3
}
 8004546:	46c0      	nop			; (mov r8, r8)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689a      	ldr	r2, [r3, #8]
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	2101      	movs	r1, #1
 8004554:	438a      	bics	r2, r1
 8004556:	609a      	str	r2, [r3, #8]
 8004558:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800455a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800455c:	6a3b      	ldr	r3, [r7, #32]
 800455e:	f383 8810 	msr	PRIMASK, r3
}
 8004562:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2280      	movs	r2, #128	; 0x80
 8004568:	2120      	movs	r1, #32
 800456a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2278      	movs	r2, #120	; 0x78
 8004570:	2100      	movs	r1, #0
 8004572:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004574:	2303      	movs	r3, #3
 8004576:	e011      	b.n	800459c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2220      	movs	r2, #32
 800457c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2280      	movs	r2, #128	; 0x80
 8004582:	2120      	movs	r1, #32
 8004584:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2278      	movs	r2, #120	; 0x78
 8004596:	2100      	movs	r1, #0
 8004598:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	0018      	movs	r0, r3
 800459e:	46bd      	mov	sp, r7
 80045a0:	b010      	add	sp, #64	; 0x40
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	01ffffff 	.word	0x01ffffff
 80045a8:	fffffedf 	.word	0xfffffedf

080045ac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	603b      	str	r3, [r7, #0]
 80045b8:	1dfb      	adds	r3, r7, #7
 80045ba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045bc:	e04b      	b.n	8004656 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045be:	69bb      	ldr	r3, [r7, #24]
 80045c0:	3301      	adds	r3, #1
 80045c2:	d048      	beq.n	8004656 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045c4:	f7fd fb1c 	bl	8001c00 <HAL_GetTick>
 80045c8:	0002      	movs	r2, r0
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	1ad3      	subs	r3, r2, r3
 80045ce:	69ba      	ldr	r2, [r7, #24]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d302      	bcc.n	80045da <UART_WaitOnFlagUntilTimeout+0x2e>
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d101      	bne.n	80045de <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80045da:	2303      	movs	r3, #3
 80045dc:	e04b      	b.n	8004676 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2204      	movs	r2, #4
 80045e6:	4013      	ands	r3, r2
 80045e8:	d035      	beq.n	8004656 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	2208      	movs	r2, #8
 80045f2:	4013      	ands	r3, r2
 80045f4:	2b08      	cmp	r3, #8
 80045f6:	d111      	bne.n	800461c <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2208      	movs	r2, #8
 80045fe:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	0018      	movs	r0, r3
 8004604:	f000 f83c 	bl	8004680 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	2284      	movs	r2, #132	; 0x84
 800460c:	2108      	movs	r1, #8
 800460e:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2278      	movs	r2, #120	; 0x78
 8004614:	2100      	movs	r1, #0
 8004616:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e02c      	b.n	8004676 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	69da      	ldr	r2, [r3, #28]
 8004622:	2380      	movs	r3, #128	; 0x80
 8004624:	011b      	lsls	r3, r3, #4
 8004626:	401a      	ands	r2, r3
 8004628:	2380      	movs	r3, #128	; 0x80
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	429a      	cmp	r2, r3
 800462e:	d112      	bne.n	8004656 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2280      	movs	r2, #128	; 0x80
 8004636:	0112      	lsls	r2, r2, #4
 8004638:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	0018      	movs	r0, r3
 800463e:	f000 f81f 	bl	8004680 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2284      	movs	r2, #132	; 0x84
 8004646:	2120      	movs	r1, #32
 8004648:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2278      	movs	r2, #120	; 0x78
 800464e:	2100      	movs	r1, #0
 8004650:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e00f      	b.n	8004676 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	69db      	ldr	r3, [r3, #28]
 800465c:	68ba      	ldr	r2, [r7, #8]
 800465e:	4013      	ands	r3, r2
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	1ad3      	subs	r3, r2, r3
 8004664:	425a      	negs	r2, r3
 8004666:	4153      	adcs	r3, r2
 8004668:	b2db      	uxtb	r3, r3
 800466a:	001a      	movs	r2, r3
 800466c:	1dfb      	adds	r3, r7, #7
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	429a      	cmp	r2, r3
 8004672:	d0a4      	beq.n	80045be <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	0018      	movs	r0, r3
 8004678:	46bd      	mov	sp, r7
 800467a:	b004      	add	sp, #16
 800467c:	bd80      	pop	{r7, pc}
	...

08004680 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b08e      	sub	sp, #56	; 0x38
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004688:	f3ef 8310 	mrs	r3, PRIMASK
 800468c:	617b      	str	r3, [r7, #20]
  return(result);
 800468e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004690:	637b      	str	r3, [r7, #52]	; 0x34
 8004692:	2301      	movs	r3, #1
 8004694:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004696:	69bb      	ldr	r3, [r7, #24]
 8004698:	f383 8810 	msr	PRIMASK, r3
}
 800469c:	46c0      	nop			; (mov r8, r8)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	4926      	ldr	r1, [pc, #152]	; (8004744 <UART_EndRxTransfer+0xc4>)
 80046aa:	400a      	ands	r2, r1
 80046ac:	601a      	str	r2, [r3, #0]
 80046ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046b0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	f383 8810 	msr	PRIMASK, r3
}
 80046b8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046ba:	f3ef 8310 	mrs	r3, PRIMASK
 80046be:	623b      	str	r3, [r7, #32]
  return(result);
 80046c0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046c2:	633b      	str	r3, [r7, #48]	; 0x30
 80046c4:	2301      	movs	r3, #1
 80046c6:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ca:	f383 8810 	msr	PRIMASK, r3
}
 80046ce:	46c0      	nop			; (mov r8, r8)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689a      	ldr	r2, [r3, #8]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	2101      	movs	r1, #1
 80046dc:	438a      	bics	r2, r1
 80046de:	609a      	str	r2, [r3, #8]
 80046e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e2:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046e6:	f383 8810 	msr	PRIMASK, r3
}
 80046ea:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d118      	bne.n	8004726 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046f4:	f3ef 8310 	mrs	r3, PRIMASK
 80046f8:	60bb      	str	r3, [r7, #8]
  return(result);
 80046fa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80046fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80046fe:	2301      	movs	r3, #1
 8004700:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f383 8810 	msr	PRIMASK, r3
}
 8004708:	46c0      	nop			; (mov r8, r8)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	2110      	movs	r1, #16
 8004716:	438a      	bics	r2, r1
 8004718:	601a      	str	r2, [r3, #0]
 800471a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800471c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	f383 8810 	msr	PRIMASK, r3
}
 8004724:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2280      	movs	r2, #128	; 0x80
 800472a:	2120      	movs	r1, #32
 800472c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2200      	movs	r2, #0
 8004732:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	669a      	str	r2, [r3, #104]	; 0x68
}
 800473a:	46c0      	nop			; (mov r8, r8)
 800473c:	46bd      	mov	sp, r7
 800473e:	b00e      	add	sp, #56	; 0x38
 8004740:	bd80      	pop	{r7, pc}
 8004742:	46c0      	nop			; (mov r8, r8)
 8004744:	fffffedf 	.word	0xfffffedf

08004748 <siprintf>:
 8004748:	b40e      	push	{r1, r2, r3}
 800474a:	b500      	push	{lr}
 800474c:	490b      	ldr	r1, [pc, #44]	; (800477c <siprintf+0x34>)
 800474e:	b09c      	sub	sp, #112	; 0x70
 8004750:	ab1d      	add	r3, sp, #116	; 0x74
 8004752:	9002      	str	r0, [sp, #8]
 8004754:	9006      	str	r0, [sp, #24]
 8004756:	9107      	str	r1, [sp, #28]
 8004758:	9104      	str	r1, [sp, #16]
 800475a:	4809      	ldr	r0, [pc, #36]	; (8004780 <siprintf+0x38>)
 800475c:	4909      	ldr	r1, [pc, #36]	; (8004784 <siprintf+0x3c>)
 800475e:	cb04      	ldmia	r3!, {r2}
 8004760:	9105      	str	r1, [sp, #20]
 8004762:	6800      	ldr	r0, [r0, #0]
 8004764:	a902      	add	r1, sp, #8
 8004766:	9301      	str	r3, [sp, #4]
 8004768:	f000 f9a2 	bl	8004ab0 <_svfiprintf_r>
 800476c:	2200      	movs	r2, #0
 800476e:	9b02      	ldr	r3, [sp, #8]
 8004770:	701a      	strb	r2, [r3, #0]
 8004772:	b01c      	add	sp, #112	; 0x70
 8004774:	bc08      	pop	{r3}
 8004776:	b003      	add	sp, #12
 8004778:	4718      	bx	r3
 800477a:	46c0      	nop			; (mov r8, r8)
 800477c:	7fffffff 	.word	0x7fffffff
 8004780:	2000005c 	.word	0x2000005c
 8004784:	ffff0208 	.word	0xffff0208

08004788 <memset>:
 8004788:	0003      	movs	r3, r0
 800478a:	1882      	adds	r2, r0, r2
 800478c:	4293      	cmp	r3, r2
 800478e:	d100      	bne.n	8004792 <memset+0xa>
 8004790:	4770      	bx	lr
 8004792:	7019      	strb	r1, [r3, #0]
 8004794:	3301      	adds	r3, #1
 8004796:	e7f9      	b.n	800478c <memset+0x4>

08004798 <__errno>:
 8004798:	4b01      	ldr	r3, [pc, #4]	; (80047a0 <__errno+0x8>)
 800479a:	6818      	ldr	r0, [r3, #0]
 800479c:	4770      	bx	lr
 800479e:	46c0      	nop			; (mov r8, r8)
 80047a0:	2000005c 	.word	0x2000005c

080047a4 <__libc_init_array>:
 80047a4:	b570      	push	{r4, r5, r6, lr}
 80047a6:	2600      	movs	r6, #0
 80047a8:	4c0c      	ldr	r4, [pc, #48]	; (80047dc <__libc_init_array+0x38>)
 80047aa:	4d0d      	ldr	r5, [pc, #52]	; (80047e0 <__libc_init_array+0x3c>)
 80047ac:	1b64      	subs	r4, r4, r5
 80047ae:	10a4      	asrs	r4, r4, #2
 80047b0:	42a6      	cmp	r6, r4
 80047b2:	d109      	bne.n	80047c8 <__libc_init_array+0x24>
 80047b4:	2600      	movs	r6, #0
 80047b6:	f000 fc6d 	bl	8005094 <_init>
 80047ba:	4c0a      	ldr	r4, [pc, #40]	; (80047e4 <__libc_init_array+0x40>)
 80047bc:	4d0a      	ldr	r5, [pc, #40]	; (80047e8 <__libc_init_array+0x44>)
 80047be:	1b64      	subs	r4, r4, r5
 80047c0:	10a4      	asrs	r4, r4, #2
 80047c2:	42a6      	cmp	r6, r4
 80047c4:	d105      	bne.n	80047d2 <__libc_init_array+0x2e>
 80047c6:	bd70      	pop	{r4, r5, r6, pc}
 80047c8:	00b3      	lsls	r3, r6, #2
 80047ca:	58eb      	ldr	r3, [r5, r3]
 80047cc:	4798      	blx	r3
 80047ce:	3601      	adds	r6, #1
 80047d0:	e7ee      	b.n	80047b0 <__libc_init_array+0xc>
 80047d2:	00b3      	lsls	r3, r6, #2
 80047d4:	58eb      	ldr	r3, [r5, r3]
 80047d6:	4798      	blx	r3
 80047d8:	3601      	adds	r6, #1
 80047da:	e7f2      	b.n	80047c2 <__libc_init_array+0x1e>
 80047dc:	080052cc 	.word	0x080052cc
 80047e0:	080052cc 	.word	0x080052cc
 80047e4:	080052d0 	.word	0x080052d0
 80047e8:	080052cc 	.word	0x080052cc

080047ec <__retarget_lock_acquire_recursive>:
 80047ec:	4770      	bx	lr

080047ee <__retarget_lock_release_recursive>:
 80047ee:	4770      	bx	lr

080047f0 <_free_r>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	0005      	movs	r5, r0
 80047f4:	2900      	cmp	r1, #0
 80047f6:	d010      	beq.n	800481a <_free_r+0x2a>
 80047f8:	1f0c      	subs	r4, r1, #4
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	da00      	bge.n	8004802 <_free_r+0x12>
 8004800:	18e4      	adds	r4, r4, r3
 8004802:	0028      	movs	r0, r5
 8004804:	f000 f8e2 	bl	80049cc <__malloc_lock>
 8004808:	4a1d      	ldr	r2, [pc, #116]	; (8004880 <_free_r+0x90>)
 800480a:	6813      	ldr	r3, [r2, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d105      	bne.n	800481c <_free_r+0x2c>
 8004810:	6063      	str	r3, [r4, #4]
 8004812:	6014      	str	r4, [r2, #0]
 8004814:	0028      	movs	r0, r5
 8004816:	f000 f8e1 	bl	80049dc <__malloc_unlock>
 800481a:	bd70      	pop	{r4, r5, r6, pc}
 800481c:	42a3      	cmp	r3, r4
 800481e:	d908      	bls.n	8004832 <_free_r+0x42>
 8004820:	6820      	ldr	r0, [r4, #0]
 8004822:	1821      	adds	r1, r4, r0
 8004824:	428b      	cmp	r3, r1
 8004826:	d1f3      	bne.n	8004810 <_free_r+0x20>
 8004828:	6819      	ldr	r1, [r3, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	1809      	adds	r1, r1, r0
 800482e:	6021      	str	r1, [r4, #0]
 8004830:	e7ee      	b.n	8004810 <_free_r+0x20>
 8004832:	001a      	movs	r2, r3
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <_free_r+0x4e>
 800483a:	42a3      	cmp	r3, r4
 800483c:	d9f9      	bls.n	8004832 <_free_r+0x42>
 800483e:	6811      	ldr	r1, [r2, #0]
 8004840:	1850      	adds	r0, r2, r1
 8004842:	42a0      	cmp	r0, r4
 8004844:	d10b      	bne.n	800485e <_free_r+0x6e>
 8004846:	6820      	ldr	r0, [r4, #0]
 8004848:	1809      	adds	r1, r1, r0
 800484a:	1850      	adds	r0, r2, r1
 800484c:	6011      	str	r1, [r2, #0]
 800484e:	4283      	cmp	r3, r0
 8004850:	d1e0      	bne.n	8004814 <_free_r+0x24>
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	1841      	adds	r1, r0, r1
 8004858:	6011      	str	r1, [r2, #0]
 800485a:	6053      	str	r3, [r2, #4]
 800485c:	e7da      	b.n	8004814 <_free_r+0x24>
 800485e:	42a0      	cmp	r0, r4
 8004860:	d902      	bls.n	8004868 <_free_r+0x78>
 8004862:	230c      	movs	r3, #12
 8004864:	602b      	str	r3, [r5, #0]
 8004866:	e7d5      	b.n	8004814 <_free_r+0x24>
 8004868:	6820      	ldr	r0, [r4, #0]
 800486a:	1821      	adds	r1, r4, r0
 800486c:	428b      	cmp	r3, r1
 800486e:	d103      	bne.n	8004878 <_free_r+0x88>
 8004870:	6819      	ldr	r1, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	1809      	adds	r1, r1, r0
 8004876:	6021      	str	r1, [r4, #0]
 8004878:	6063      	str	r3, [r4, #4]
 800487a:	6054      	str	r4, [r2, #4]
 800487c:	e7ca      	b.n	8004814 <_free_r+0x24>
 800487e:	46c0      	nop			; (mov r8, r8)
 8004880:	20000478 	.word	0x20000478

08004884 <sbrk_aligned>:
 8004884:	b570      	push	{r4, r5, r6, lr}
 8004886:	4e0f      	ldr	r6, [pc, #60]	; (80048c4 <sbrk_aligned+0x40>)
 8004888:	000d      	movs	r5, r1
 800488a:	6831      	ldr	r1, [r6, #0]
 800488c:	0004      	movs	r4, r0
 800488e:	2900      	cmp	r1, #0
 8004890:	d102      	bne.n	8004898 <sbrk_aligned+0x14>
 8004892:	f000 fba1 	bl	8004fd8 <_sbrk_r>
 8004896:	6030      	str	r0, [r6, #0]
 8004898:	0029      	movs	r1, r5
 800489a:	0020      	movs	r0, r4
 800489c:	f000 fb9c 	bl	8004fd8 <_sbrk_r>
 80048a0:	1c43      	adds	r3, r0, #1
 80048a2:	d00a      	beq.n	80048ba <sbrk_aligned+0x36>
 80048a4:	2303      	movs	r3, #3
 80048a6:	1cc5      	adds	r5, r0, #3
 80048a8:	439d      	bics	r5, r3
 80048aa:	42a8      	cmp	r0, r5
 80048ac:	d007      	beq.n	80048be <sbrk_aligned+0x3a>
 80048ae:	1a29      	subs	r1, r5, r0
 80048b0:	0020      	movs	r0, r4
 80048b2:	f000 fb91 	bl	8004fd8 <_sbrk_r>
 80048b6:	3001      	adds	r0, #1
 80048b8:	d101      	bne.n	80048be <sbrk_aligned+0x3a>
 80048ba:	2501      	movs	r5, #1
 80048bc:	426d      	negs	r5, r5
 80048be:	0028      	movs	r0, r5
 80048c0:	bd70      	pop	{r4, r5, r6, pc}
 80048c2:	46c0      	nop			; (mov r8, r8)
 80048c4:	2000047c 	.word	0x2000047c

080048c8 <_malloc_r>:
 80048c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048ca:	2203      	movs	r2, #3
 80048cc:	1ccb      	adds	r3, r1, #3
 80048ce:	4393      	bics	r3, r2
 80048d0:	3308      	adds	r3, #8
 80048d2:	0006      	movs	r6, r0
 80048d4:	001f      	movs	r7, r3
 80048d6:	2b0c      	cmp	r3, #12
 80048d8:	d238      	bcs.n	800494c <_malloc_r+0x84>
 80048da:	270c      	movs	r7, #12
 80048dc:	42b9      	cmp	r1, r7
 80048de:	d837      	bhi.n	8004950 <_malloc_r+0x88>
 80048e0:	0030      	movs	r0, r6
 80048e2:	f000 f873 	bl	80049cc <__malloc_lock>
 80048e6:	4b38      	ldr	r3, [pc, #224]	; (80049c8 <_malloc_r+0x100>)
 80048e8:	9300      	str	r3, [sp, #0]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	001c      	movs	r4, r3
 80048ee:	2c00      	cmp	r4, #0
 80048f0:	d133      	bne.n	800495a <_malloc_r+0x92>
 80048f2:	0039      	movs	r1, r7
 80048f4:	0030      	movs	r0, r6
 80048f6:	f7ff ffc5 	bl	8004884 <sbrk_aligned>
 80048fa:	0004      	movs	r4, r0
 80048fc:	1c43      	adds	r3, r0, #1
 80048fe:	d15e      	bne.n	80049be <_malloc_r+0xf6>
 8004900:	9b00      	ldr	r3, [sp, #0]
 8004902:	681c      	ldr	r4, [r3, #0]
 8004904:	0025      	movs	r5, r4
 8004906:	2d00      	cmp	r5, #0
 8004908:	d14e      	bne.n	80049a8 <_malloc_r+0xe0>
 800490a:	2c00      	cmp	r4, #0
 800490c:	d051      	beq.n	80049b2 <_malloc_r+0xea>
 800490e:	6823      	ldr	r3, [r4, #0]
 8004910:	0029      	movs	r1, r5
 8004912:	18e3      	adds	r3, r4, r3
 8004914:	0030      	movs	r0, r6
 8004916:	9301      	str	r3, [sp, #4]
 8004918:	f000 fb5e 	bl	8004fd8 <_sbrk_r>
 800491c:	9b01      	ldr	r3, [sp, #4]
 800491e:	4283      	cmp	r3, r0
 8004920:	d147      	bne.n	80049b2 <_malloc_r+0xea>
 8004922:	6823      	ldr	r3, [r4, #0]
 8004924:	0030      	movs	r0, r6
 8004926:	1aff      	subs	r7, r7, r3
 8004928:	0039      	movs	r1, r7
 800492a:	f7ff ffab 	bl	8004884 <sbrk_aligned>
 800492e:	3001      	adds	r0, #1
 8004930:	d03f      	beq.n	80049b2 <_malloc_r+0xea>
 8004932:	6823      	ldr	r3, [r4, #0]
 8004934:	19db      	adds	r3, r3, r7
 8004936:	6023      	str	r3, [r4, #0]
 8004938:	9b00      	ldr	r3, [sp, #0]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d040      	beq.n	80049c2 <_malloc_r+0xfa>
 8004940:	685a      	ldr	r2, [r3, #4]
 8004942:	42a2      	cmp	r2, r4
 8004944:	d133      	bne.n	80049ae <_malloc_r+0xe6>
 8004946:	2200      	movs	r2, #0
 8004948:	605a      	str	r2, [r3, #4]
 800494a:	e014      	b.n	8004976 <_malloc_r+0xae>
 800494c:	2b00      	cmp	r3, #0
 800494e:	dac5      	bge.n	80048dc <_malloc_r+0x14>
 8004950:	230c      	movs	r3, #12
 8004952:	2500      	movs	r5, #0
 8004954:	6033      	str	r3, [r6, #0]
 8004956:	0028      	movs	r0, r5
 8004958:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800495a:	6821      	ldr	r1, [r4, #0]
 800495c:	1bc9      	subs	r1, r1, r7
 800495e:	d420      	bmi.n	80049a2 <_malloc_r+0xda>
 8004960:	290b      	cmp	r1, #11
 8004962:	d918      	bls.n	8004996 <_malloc_r+0xce>
 8004964:	19e2      	adds	r2, r4, r7
 8004966:	6027      	str	r7, [r4, #0]
 8004968:	42a3      	cmp	r3, r4
 800496a:	d112      	bne.n	8004992 <_malloc_r+0xca>
 800496c:	9b00      	ldr	r3, [sp, #0]
 800496e:	601a      	str	r2, [r3, #0]
 8004970:	6863      	ldr	r3, [r4, #4]
 8004972:	6011      	str	r1, [r2, #0]
 8004974:	6053      	str	r3, [r2, #4]
 8004976:	0030      	movs	r0, r6
 8004978:	0025      	movs	r5, r4
 800497a:	f000 f82f 	bl	80049dc <__malloc_unlock>
 800497e:	2207      	movs	r2, #7
 8004980:	350b      	adds	r5, #11
 8004982:	1d23      	adds	r3, r4, #4
 8004984:	4395      	bics	r5, r2
 8004986:	1aea      	subs	r2, r5, r3
 8004988:	429d      	cmp	r5, r3
 800498a:	d0e4      	beq.n	8004956 <_malloc_r+0x8e>
 800498c:	1b5b      	subs	r3, r3, r5
 800498e:	50a3      	str	r3, [r4, r2]
 8004990:	e7e1      	b.n	8004956 <_malloc_r+0x8e>
 8004992:	605a      	str	r2, [r3, #4]
 8004994:	e7ec      	b.n	8004970 <_malloc_r+0xa8>
 8004996:	6862      	ldr	r2, [r4, #4]
 8004998:	42a3      	cmp	r3, r4
 800499a:	d1d5      	bne.n	8004948 <_malloc_r+0x80>
 800499c:	9b00      	ldr	r3, [sp, #0]
 800499e:	601a      	str	r2, [r3, #0]
 80049a0:	e7e9      	b.n	8004976 <_malloc_r+0xae>
 80049a2:	0023      	movs	r3, r4
 80049a4:	6864      	ldr	r4, [r4, #4]
 80049a6:	e7a2      	b.n	80048ee <_malloc_r+0x26>
 80049a8:	002c      	movs	r4, r5
 80049aa:	686d      	ldr	r5, [r5, #4]
 80049ac:	e7ab      	b.n	8004906 <_malloc_r+0x3e>
 80049ae:	0013      	movs	r3, r2
 80049b0:	e7c4      	b.n	800493c <_malloc_r+0x74>
 80049b2:	230c      	movs	r3, #12
 80049b4:	0030      	movs	r0, r6
 80049b6:	6033      	str	r3, [r6, #0]
 80049b8:	f000 f810 	bl	80049dc <__malloc_unlock>
 80049bc:	e7cb      	b.n	8004956 <_malloc_r+0x8e>
 80049be:	6027      	str	r7, [r4, #0]
 80049c0:	e7d9      	b.n	8004976 <_malloc_r+0xae>
 80049c2:	605b      	str	r3, [r3, #4]
 80049c4:	deff      	udf	#255	; 0xff
 80049c6:	46c0      	nop			; (mov r8, r8)
 80049c8:	20000478 	.word	0x20000478

080049cc <__malloc_lock>:
 80049cc:	b510      	push	{r4, lr}
 80049ce:	4802      	ldr	r0, [pc, #8]	; (80049d8 <__malloc_lock+0xc>)
 80049d0:	f7ff ff0c 	bl	80047ec <__retarget_lock_acquire_recursive>
 80049d4:	bd10      	pop	{r4, pc}
 80049d6:	46c0      	nop			; (mov r8, r8)
 80049d8:	20000474 	.word	0x20000474

080049dc <__malloc_unlock>:
 80049dc:	b510      	push	{r4, lr}
 80049de:	4802      	ldr	r0, [pc, #8]	; (80049e8 <__malloc_unlock+0xc>)
 80049e0:	f7ff ff05 	bl	80047ee <__retarget_lock_release_recursive>
 80049e4:	bd10      	pop	{r4, pc}
 80049e6:	46c0      	nop			; (mov r8, r8)
 80049e8:	20000474 	.word	0x20000474

080049ec <__ssputs_r>:
 80049ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049ee:	b085      	sub	sp, #20
 80049f0:	9301      	str	r3, [sp, #4]
 80049f2:	9203      	str	r2, [sp, #12]
 80049f4:	688e      	ldr	r6, [r1, #8]
 80049f6:	9a01      	ldr	r2, [sp, #4]
 80049f8:	0007      	movs	r7, r0
 80049fa:	000c      	movs	r4, r1
 80049fc:	680b      	ldr	r3, [r1, #0]
 80049fe:	4296      	cmp	r6, r2
 8004a00:	d831      	bhi.n	8004a66 <__ssputs_r+0x7a>
 8004a02:	898a      	ldrh	r2, [r1, #12]
 8004a04:	2190      	movs	r1, #144	; 0x90
 8004a06:	00c9      	lsls	r1, r1, #3
 8004a08:	420a      	tst	r2, r1
 8004a0a:	d029      	beq.n	8004a60 <__ssputs_r+0x74>
 8004a0c:	2003      	movs	r0, #3
 8004a0e:	6921      	ldr	r1, [r4, #16]
 8004a10:	1a5b      	subs	r3, r3, r1
 8004a12:	9302      	str	r3, [sp, #8]
 8004a14:	6963      	ldr	r3, [r4, #20]
 8004a16:	4343      	muls	r3, r0
 8004a18:	0fdd      	lsrs	r5, r3, #31
 8004a1a:	18ed      	adds	r5, r5, r3
 8004a1c:	9b01      	ldr	r3, [sp, #4]
 8004a1e:	9802      	ldr	r0, [sp, #8]
 8004a20:	3301      	adds	r3, #1
 8004a22:	181b      	adds	r3, r3, r0
 8004a24:	106d      	asrs	r5, r5, #1
 8004a26:	42ab      	cmp	r3, r5
 8004a28:	d900      	bls.n	8004a2c <__ssputs_r+0x40>
 8004a2a:	001d      	movs	r5, r3
 8004a2c:	0552      	lsls	r2, r2, #21
 8004a2e:	d529      	bpl.n	8004a84 <__ssputs_r+0x98>
 8004a30:	0029      	movs	r1, r5
 8004a32:	0038      	movs	r0, r7
 8004a34:	f7ff ff48 	bl	80048c8 <_malloc_r>
 8004a38:	1e06      	subs	r6, r0, #0
 8004a3a:	d02d      	beq.n	8004a98 <__ssputs_r+0xac>
 8004a3c:	9a02      	ldr	r2, [sp, #8]
 8004a3e:	6921      	ldr	r1, [r4, #16]
 8004a40:	f000 fae7 	bl	8005012 <memcpy>
 8004a44:	89a2      	ldrh	r2, [r4, #12]
 8004a46:	4b19      	ldr	r3, [pc, #100]	; (8004aac <__ssputs_r+0xc0>)
 8004a48:	401a      	ands	r2, r3
 8004a4a:	2380      	movs	r3, #128	; 0x80
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	81a3      	strh	r3, [r4, #12]
 8004a50:	9b02      	ldr	r3, [sp, #8]
 8004a52:	6126      	str	r6, [r4, #16]
 8004a54:	18f6      	adds	r6, r6, r3
 8004a56:	6026      	str	r6, [r4, #0]
 8004a58:	6165      	str	r5, [r4, #20]
 8004a5a:	9e01      	ldr	r6, [sp, #4]
 8004a5c:	1aed      	subs	r5, r5, r3
 8004a5e:	60a5      	str	r5, [r4, #8]
 8004a60:	9b01      	ldr	r3, [sp, #4]
 8004a62:	429e      	cmp	r6, r3
 8004a64:	d900      	bls.n	8004a68 <__ssputs_r+0x7c>
 8004a66:	9e01      	ldr	r6, [sp, #4]
 8004a68:	0032      	movs	r2, r6
 8004a6a:	9903      	ldr	r1, [sp, #12]
 8004a6c:	6820      	ldr	r0, [r4, #0]
 8004a6e:	f000 fa9f 	bl	8004fb0 <memmove>
 8004a72:	2000      	movs	r0, #0
 8004a74:	68a3      	ldr	r3, [r4, #8]
 8004a76:	1b9b      	subs	r3, r3, r6
 8004a78:	60a3      	str	r3, [r4, #8]
 8004a7a:	6823      	ldr	r3, [r4, #0]
 8004a7c:	199b      	adds	r3, r3, r6
 8004a7e:	6023      	str	r3, [r4, #0]
 8004a80:	b005      	add	sp, #20
 8004a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a84:	002a      	movs	r2, r5
 8004a86:	0038      	movs	r0, r7
 8004a88:	f000 facc 	bl	8005024 <_realloc_r>
 8004a8c:	1e06      	subs	r6, r0, #0
 8004a8e:	d1df      	bne.n	8004a50 <__ssputs_r+0x64>
 8004a90:	0038      	movs	r0, r7
 8004a92:	6921      	ldr	r1, [r4, #16]
 8004a94:	f7ff feac 	bl	80047f0 <_free_r>
 8004a98:	230c      	movs	r3, #12
 8004a9a:	2001      	movs	r0, #1
 8004a9c:	603b      	str	r3, [r7, #0]
 8004a9e:	89a2      	ldrh	r2, [r4, #12]
 8004aa0:	3334      	adds	r3, #52	; 0x34
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	81a3      	strh	r3, [r4, #12]
 8004aa6:	4240      	negs	r0, r0
 8004aa8:	e7ea      	b.n	8004a80 <__ssputs_r+0x94>
 8004aaa:	46c0      	nop			; (mov r8, r8)
 8004aac:	fffffb7f 	.word	0xfffffb7f

08004ab0 <_svfiprintf_r>:
 8004ab0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ab2:	b0a1      	sub	sp, #132	; 0x84
 8004ab4:	9003      	str	r0, [sp, #12]
 8004ab6:	001d      	movs	r5, r3
 8004ab8:	898b      	ldrh	r3, [r1, #12]
 8004aba:	000f      	movs	r7, r1
 8004abc:	0016      	movs	r6, r2
 8004abe:	061b      	lsls	r3, r3, #24
 8004ac0:	d511      	bpl.n	8004ae6 <_svfiprintf_r+0x36>
 8004ac2:	690b      	ldr	r3, [r1, #16]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d10e      	bne.n	8004ae6 <_svfiprintf_r+0x36>
 8004ac8:	2140      	movs	r1, #64	; 0x40
 8004aca:	f7ff fefd 	bl	80048c8 <_malloc_r>
 8004ace:	6038      	str	r0, [r7, #0]
 8004ad0:	6138      	str	r0, [r7, #16]
 8004ad2:	2800      	cmp	r0, #0
 8004ad4:	d105      	bne.n	8004ae2 <_svfiprintf_r+0x32>
 8004ad6:	230c      	movs	r3, #12
 8004ad8:	9a03      	ldr	r2, [sp, #12]
 8004ada:	3801      	subs	r0, #1
 8004adc:	6013      	str	r3, [r2, #0]
 8004ade:	b021      	add	sp, #132	; 0x84
 8004ae0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ae2:	2340      	movs	r3, #64	; 0x40
 8004ae4:	617b      	str	r3, [r7, #20]
 8004ae6:	2300      	movs	r3, #0
 8004ae8:	ac08      	add	r4, sp, #32
 8004aea:	6163      	str	r3, [r4, #20]
 8004aec:	3320      	adds	r3, #32
 8004aee:	7663      	strb	r3, [r4, #25]
 8004af0:	3310      	adds	r3, #16
 8004af2:	76a3      	strb	r3, [r4, #26]
 8004af4:	9507      	str	r5, [sp, #28]
 8004af6:	0035      	movs	r5, r6
 8004af8:	782b      	ldrb	r3, [r5, #0]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <_svfiprintf_r+0x52>
 8004afe:	2b25      	cmp	r3, #37	; 0x25
 8004b00:	d148      	bne.n	8004b94 <_svfiprintf_r+0xe4>
 8004b02:	1bab      	subs	r3, r5, r6
 8004b04:	9305      	str	r3, [sp, #20]
 8004b06:	42b5      	cmp	r5, r6
 8004b08:	d00b      	beq.n	8004b22 <_svfiprintf_r+0x72>
 8004b0a:	0032      	movs	r2, r6
 8004b0c:	0039      	movs	r1, r7
 8004b0e:	9803      	ldr	r0, [sp, #12]
 8004b10:	f7ff ff6c 	bl	80049ec <__ssputs_r>
 8004b14:	3001      	adds	r0, #1
 8004b16:	d100      	bne.n	8004b1a <_svfiprintf_r+0x6a>
 8004b18:	e0af      	b.n	8004c7a <_svfiprintf_r+0x1ca>
 8004b1a:	6963      	ldr	r3, [r4, #20]
 8004b1c:	9a05      	ldr	r2, [sp, #20]
 8004b1e:	189b      	adds	r3, r3, r2
 8004b20:	6163      	str	r3, [r4, #20]
 8004b22:	782b      	ldrb	r3, [r5, #0]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d100      	bne.n	8004b2a <_svfiprintf_r+0x7a>
 8004b28:	e0a7      	b.n	8004c7a <_svfiprintf_r+0x1ca>
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	4252      	negs	r2, r2
 8004b30:	6062      	str	r2, [r4, #4]
 8004b32:	a904      	add	r1, sp, #16
 8004b34:	3254      	adds	r2, #84	; 0x54
 8004b36:	1852      	adds	r2, r2, r1
 8004b38:	1c6e      	adds	r6, r5, #1
 8004b3a:	6023      	str	r3, [r4, #0]
 8004b3c:	60e3      	str	r3, [r4, #12]
 8004b3e:	60a3      	str	r3, [r4, #8]
 8004b40:	7013      	strb	r3, [r2, #0]
 8004b42:	65a3      	str	r3, [r4, #88]	; 0x58
 8004b44:	4b55      	ldr	r3, [pc, #340]	; (8004c9c <_svfiprintf_r+0x1ec>)
 8004b46:	2205      	movs	r2, #5
 8004b48:	0018      	movs	r0, r3
 8004b4a:	7831      	ldrb	r1, [r6, #0]
 8004b4c:	9305      	str	r3, [sp, #20]
 8004b4e:	f000 fa55 	bl	8004ffc <memchr>
 8004b52:	1c75      	adds	r5, r6, #1
 8004b54:	2800      	cmp	r0, #0
 8004b56:	d11f      	bne.n	8004b98 <_svfiprintf_r+0xe8>
 8004b58:	6822      	ldr	r2, [r4, #0]
 8004b5a:	06d3      	lsls	r3, r2, #27
 8004b5c:	d504      	bpl.n	8004b68 <_svfiprintf_r+0xb8>
 8004b5e:	2353      	movs	r3, #83	; 0x53
 8004b60:	a904      	add	r1, sp, #16
 8004b62:	185b      	adds	r3, r3, r1
 8004b64:	2120      	movs	r1, #32
 8004b66:	7019      	strb	r1, [r3, #0]
 8004b68:	0713      	lsls	r3, r2, #28
 8004b6a:	d504      	bpl.n	8004b76 <_svfiprintf_r+0xc6>
 8004b6c:	2353      	movs	r3, #83	; 0x53
 8004b6e:	a904      	add	r1, sp, #16
 8004b70:	185b      	adds	r3, r3, r1
 8004b72:	212b      	movs	r1, #43	; 0x2b
 8004b74:	7019      	strb	r1, [r3, #0]
 8004b76:	7833      	ldrb	r3, [r6, #0]
 8004b78:	2b2a      	cmp	r3, #42	; 0x2a
 8004b7a:	d016      	beq.n	8004baa <_svfiprintf_r+0xfa>
 8004b7c:	0035      	movs	r5, r6
 8004b7e:	2100      	movs	r1, #0
 8004b80:	200a      	movs	r0, #10
 8004b82:	68e3      	ldr	r3, [r4, #12]
 8004b84:	782a      	ldrb	r2, [r5, #0]
 8004b86:	1c6e      	adds	r6, r5, #1
 8004b88:	3a30      	subs	r2, #48	; 0x30
 8004b8a:	2a09      	cmp	r2, #9
 8004b8c:	d94e      	bls.n	8004c2c <_svfiprintf_r+0x17c>
 8004b8e:	2900      	cmp	r1, #0
 8004b90:	d111      	bne.n	8004bb6 <_svfiprintf_r+0x106>
 8004b92:	e017      	b.n	8004bc4 <_svfiprintf_r+0x114>
 8004b94:	3501      	adds	r5, #1
 8004b96:	e7af      	b.n	8004af8 <_svfiprintf_r+0x48>
 8004b98:	9b05      	ldr	r3, [sp, #20]
 8004b9a:	6822      	ldr	r2, [r4, #0]
 8004b9c:	1ac0      	subs	r0, r0, r3
 8004b9e:	2301      	movs	r3, #1
 8004ba0:	4083      	lsls	r3, r0
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	002e      	movs	r6, r5
 8004ba6:	6023      	str	r3, [r4, #0]
 8004ba8:	e7cc      	b.n	8004b44 <_svfiprintf_r+0x94>
 8004baa:	9b07      	ldr	r3, [sp, #28]
 8004bac:	1d19      	adds	r1, r3, #4
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	9107      	str	r1, [sp, #28]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	db01      	blt.n	8004bba <_svfiprintf_r+0x10a>
 8004bb6:	930b      	str	r3, [sp, #44]	; 0x2c
 8004bb8:	e004      	b.n	8004bc4 <_svfiprintf_r+0x114>
 8004bba:	425b      	negs	r3, r3
 8004bbc:	60e3      	str	r3, [r4, #12]
 8004bbe:	2302      	movs	r3, #2
 8004bc0:	4313      	orrs	r3, r2
 8004bc2:	6023      	str	r3, [r4, #0]
 8004bc4:	782b      	ldrb	r3, [r5, #0]
 8004bc6:	2b2e      	cmp	r3, #46	; 0x2e
 8004bc8:	d10a      	bne.n	8004be0 <_svfiprintf_r+0x130>
 8004bca:	786b      	ldrb	r3, [r5, #1]
 8004bcc:	2b2a      	cmp	r3, #42	; 0x2a
 8004bce:	d135      	bne.n	8004c3c <_svfiprintf_r+0x18c>
 8004bd0:	9b07      	ldr	r3, [sp, #28]
 8004bd2:	3502      	adds	r5, #2
 8004bd4:	1d1a      	adds	r2, r3, #4
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	9207      	str	r2, [sp, #28]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	db2b      	blt.n	8004c36 <_svfiprintf_r+0x186>
 8004bde:	9309      	str	r3, [sp, #36]	; 0x24
 8004be0:	4e2f      	ldr	r6, [pc, #188]	; (8004ca0 <_svfiprintf_r+0x1f0>)
 8004be2:	2203      	movs	r2, #3
 8004be4:	0030      	movs	r0, r6
 8004be6:	7829      	ldrb	r1, [r5, #0]
 8004be8:	f000 fa08 	bl	8004ffc <memchr>
 8004bec:	2800      	cmp	r0, #0
 8004bee:	d006      	beq.n	8004bfe <_svfiprintf_r+0x14e>
 8004bf0:	2340      	movs	r3, #64	; 0x40
 8004bf2:	1b80      	subs	r0, r0, r6
 8004bf4:	4083      	lsls	r3, r0
 8004bf6:	6822      	ldr	r2, [r4, #0]
 8004bf8:	3501      	adds	r5, #1
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	6023      	str	r3, [r4, #0]
 8004bfe:	7829      	ldrb	r1, [r5, #0]
 8004c00:	2206      	movs	r2, #6
 8004c02:	4828      	ldr	r0, [pc, #160]	; (8004ca4 <_svfiprintf_r+0x1f4>)
 8004c04:	1c6e      	adds	r6, r5, #1
 8004c06:	7621      	strb	r1, [r4, #24]
 8004c08:	f000 f9f8 	bl	8004ffc <memchr>
 8004c0c:	2800      	cmp	r0, #0
 8004c0e:	d03c      	beq.n	8004c8a <_svfiprintf_r+0x1da>
 8004c10:	4b25      	ldr	r3, [pc, #148]	; (8004ca8 <_svfiprintf_r+0x1f8>)
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d125      	bne.n	8004c62 <_svfiprintf_r+0x1b2>
 8004c16:	2207      	movs	r2, #7
 8004c18:	9b07      	ldr	r3, [sp, #28]
 8004c1a:	3307      	adds	r3, #7
 8004c1c:	4393      	bics	r3, r2
 8004c1e:	3308      	adds	r3, #8
 8004c20:	9307      	str	r3, [sp, #28]
 8004c22:	6963      	ldr	r3, [r4, #20]
 8004c24:	9a04      	ldr	r2, [sp, #16]
 8004c26:	189b      	adds	r3, r3, r2
 8004c28:	6163      	str	r3, [r4, #20]
 8004c2a:	e764      	b.n	8004af6 <_svfiprintf_r+0x46>
 8004c2c:	4343      	muls	r3, r0
 8004c2e:	0035      	movs	r5, r6
 8004c30:	2101      	movs	r1, #1
 8004c32:	189b      	adds	r3, r3, r2
 8004c34:	e7a6      	b.n	8004b84 <_svfiprintf_r+0xd4>
 8004c36:	2301      	movs	r3, #1
 8004c38:	425b      	negs	r3, r3
 8004c3a:	e7d0      	b.n	8004bde <_svfiprintf_r+0x12e>
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	200a      	movs	r0, #10
 8004c40:	001a      	movs	r2, r3
 8004c42:	3501      	adds	r5, #1
 8004c44:	6063      	str	r3, [r4, #4]
 8004c46:	7829      	ldrb	r1, [r5, #0]
 8004c48:	1c6e      	adds	r6, r5, #1
 8004c4a:	3930      	subs	r1, #48	; 0x30
 8004c4c:	2909      	cmp	r1, #9
 8004c4e:	d903      	bls.n	8004c58 <_svfiprintf_r+0x1a8>
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d0c5      	beq.n	8004be0 <_svfiprintf_r+0x130>
 8004c54:	9209      	str	r2, [sp, #36]	; 0x24
 8004c56:	e7c3      	b.n	8004be0 <_svfiprintf_r+0x130>
 8004c58:	4342      	muls	r2, r0
 8004c5a:	0035      	movs	r5, r6
 8004c5c:	2301      	movs	r3, #1
 8004c5e:	1852      	adds	r2, r2, r1
 8004c60:	e7f1      	b.n	8004c46 <_svfiprintf_r+0x196>
 8004c62:	aa07      	add	r2, sp, #28
 8004c64:	9200      	str	r2, [sp, #0]
 8004c66:	0021      	movs	r1, r4
 8004c68:	003a      	movs	r2, r7
 8004c6a:	4b10      	ldr	r3, [pc, #64]	; (8004cac <_svfiprintf_r+0x1fc>)
 8004c6c:	9803      	ldr	r0, [sp, #12]
 8004c6e:	e000      	b.n	8004c72 <_svfiprintf_r+0x1c2>
 8004c70:	bf00      	nop
 8004c72:	9004      	str	r0, [sp, #16]
 8004c74:	9b04      	ldr	r3, [sp, #16]
 8004c76:	3301      	adds	r3, #1
 8004c78:	d1d3      	bne.n	8004c22 <_svfiprintf_r+0x172>
 8004c7a:	89bb      	ldrh	r3, [r7, #12]
 8004c7c:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004c7e:	065b      	lsls	r3, r3, #25
 8004c80:	d400      	bmi.n	8004c84 <_svfiprintf_r+0x1d4>
 8004c82:	e72c      	b.n	8004ade <_svfiprintf_r+0x2e>
 8004c84:	2001      	movs	r0, #1
 8004c86:	4240      	negs	r0, r0
 8004c88:	e729      	b.n	8004ade <_svfiprintf_r+0x2e>
 8004c8a:	aa07      	add	r2, sp, #28
 8004c8c:	9200      	str	r2, [sp, #0]
 8004c8e:	0021      	movs	r1, r4
 8004c90:	003a      	movs	r2, r7
 8004c92:	4b06      	ldr	r3, [pc, #24]	; (8004cac <_svfiprintf_r+0x1fc>)
 8004c94:	9803      	ldr	r0, [sp, #12]
 8004c96:	f000 f87b 	bl	8004d90 <_printf_i>
 8004c9a:	e7ea      	b.n	8004c72 <_svfiprintf_r+0x1c2>
 8004c9c:	08005290 	.word	0x08005290
 8004ca0:	08005296 	.word	0x08005296
 8004ca4:	0800529a 	.word	0x0800529a
 8004ca8:	00000000 	.word	0x00000000
 8004cac:	080049ed 	.word	0x080049ed

08004cb0 <_printf_common>:
 8004cb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004cb2:	0016      	movs	r6, r2
 8004cb4:	9301      	str	r3, [sp, #4]
 8004cb6:	688a      	ldr	r2, [r1, #8]
 8004cb8:	690b      	ldr	r3, [r1, #16]
 8004cba:	000c      	movs	r4, r1
 8004cbc:	9000      	str	r0, [sp, #0]
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	da00      	bge.n	8004cc4 <_printf_common+0x14>
 8004cc2:	0013      	movs	r3, r2
 8004cc4:	0022      	movs	r2, r4
 8004cc6:	6033      	str	r3, [r6, #0]
 8004cc8:	3243      	adds	r2, #67	; 0x43
 8004cca:	7812      	ldrb	r2, [r2, #0]
 8004ccc:	2a00      	cmp	r2, #0
 8004cce:	d001      	beq.n	8004cd4 <_printf_common+0x24>
 8004cd0:	3301      	adds	r3, #1
 8004cd2:	6033      	str	r3, [r6, #0]
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	069b      	lsls	r3, r3, #26
 8004cd8:	d502      	bpl.n	8004ce0 <_printf_common+0x30>
 8004cda:	6833      	ldr	r3, [r6, #0]
 8004cdc:	3302      	adds	r3, #2
 8004cde:	6033      	str	r3, [r6, #0]
 8004ce0:	6822      	ldr	r2, [r4, #0]
 8004ce2:	2306      	movs	r3, #6
 8004ce4:	0015      	movs	r5, r2
 8004ce6:	401d      	ands	r5, r3
 8004ce8:	421a      	tst	r2, r3
 8004cea:	d027      	beq.n	8004d3c <_printf_common+0x8c>
 8004cec:	0023      	movs	r3, r4
 8004cee:	3343      	adds	r3, #67	; 0x43
 8004cf0:	781b      	ldrb	r3, [r3, #0]
 8004cf2:	1e5a      	subs	r2, r3, #1
 8004cf4:	4193      	sbcs	r3, r2
 8004cf6:	6822      	ldr	r2, [r4, #0]
 8004cf8:	0692      	lsls	r2, r2, #26
 8004cfa:	d430      	bmi.n	8004d5e <_printf_common+0xae>
 8004cfc:	0022      	movs	r2, r4
 8004cfe:	9901      	ldr	r1, [sp, #4]
 8004d00:	9800      	ldr	r0, [sp, #0]
 8004d02:	9d08      	ldr	r5, [sp, #32]
 8004d04:	3243      	adds	r2, #67	; 0x43
 8004d06:	47a8      	blx	r5
 8004d08:	3001      	adds	r0, #1
 8004d0a:	d025      	beq.n	8004d58 <_printf_common+0xa8>
 8004d0c:	2206      	movs	r2, #6
 8004d0e:	6823      	ldr	r3, [r4, #0]
 8004d10:	2500      	movs	r5, #0
 8004d12:	4013      	ands	r3, r2
 8004d14:	2b04      	cmp	r3, #4
 8004d16:	d105      	bne.n	8004d24 <_printf_common+0x74>
 8004d18:	6833      	ldr	r3, [r6, #0]
 8004d1a:	68e5      	ldr	r5, [r4, #12]
 8004d1c:	1aed      	subs	r5, r5, r3
 8004d1e:	43eb      	mvns	r3, r5
 8004d20:	17db      	asrs	r3, r3, #31
 8004d22:	401d      	ands	r5, r3
 8004d24:	68a3      	ldr	r3, [r4, #8]
 8004d26:	6922      	ldr	r2, [r4, #16]
 8004d28:	4293      	cmp	r3, r2
 8004d2a:	dd01      	ble.n	8004d30 <_printf_common+0x80>
 8004d2c:	1a9b      	subs	r3, r3, r2
 8004d2e:	18ed      	adds	r5, r5, r3
 8004d30:	2600      	movs	r6, #0
 8004d32:	42b5      	cmp	r5, r6
 8004d34:	d120      	bne.n	8004d78 <_printf_common+0xc8>
 8004d36:	2000      	movs	r0, #0
 8004d38:	e010      	b.n	8004d5c <_printf_common+0xac>
 8004d3a:	3501      	adds	r5, #1
 8004d3c:	68e3      	ldr	r3, [r4, #12]
 8004d3e:	6832      	ldr	r2, [r6, #0]
 8004d40:	1a9b      	subs	r3, r3, r2
 8004d42:	42ab      	cmp	r3, r5
 8004d44:	ddd2      	ble.n	8004cec <_printf_common+0x3c>
 8004d46:	0022      	movs	r2, r4
 8004d48:	2301      	movs	r3, #1
 8004d4a:	9901      	ldr	r1, [sp, #4]
 8004d4c:	9800      	ldr	r0, [sp, #0]
 8004d4e:	9f08      	ldr	r7, [sp, #32]
 8004d50:	3219      	adds	r2, #25
 8004d52:	47b8      	blx	r7
 8004d54:	3001      	adds	r0, #1
 8004d56:	d1f0      	bne.n	8004d3a <_printf_common+0x8a>
 8004d58:	2001      	movs	r0, #1
 8004d5a:	4240      	negs	r0, r0
 8004d5c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004d5e:	2030      	movs	r0, #48	; 0x30
 8004d60:	18e1      	adds	r1, r4, r3
 8004d62:	3143      	adds	r1, #67	; 0x43
 8004d64:	7008      	strb	r0, [r1, #0]
 8004d66:	0021      	movs	r1, r4
 8004d68:	1c5a      	adds	r2, r3, #1
 8004d6a:	3145      	adds	r1, #69	; 0x45
 8004d6c:	7809      	ldrb	r1, [r1, #0]
 8004d6e:	18a2      	adds	r2, r4, r2
 8004d70:	3243      	adds	r2, #67	; 0x43
 8004d72:	3302      	adds	r3, #2
 8004d74:	7011      	strb	r1, [r2, #0]
 8004d76:	e7c1      	b.n	8004cfc <_printf_common+0x4c>
 8004d78:	0022      	movs	r2, r4
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	9901      	ldr	r1, [sp, #4]
 8004d7e:	9800      	ldr	r0, [sp, #0]
 8004d80:	9f08      	ldr	r7, [sp, #32]
 8004d82:	321a      	adds	r2, #26
 8004d84:	47b8      	blx	r7
 8004d86:	3001      	adds	r0, #1
 8004d88:	d0e6      	beq.n	8004d58 <_printf_common+0xa8>
 8004d8a:	3601      	adds	r6, #1
 8004d8c:	e7d1      	b.n	8004d32 <_printf_common+0x82>
	...

08004d90 <_printf_i>:
 8004d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d92:	b08b      	sub	sp, #44	; 0x2c
 8004d94:	9206      	str	r2, [sp, #24]
 8004d96:	000a      	movs	r2, r1
 8004d98:	3243      	adds	r2, #67	; 0x43
 8004d9a:	9307      	str	r3, [sp, #28]
 8004d9c:	9005      	str	r0, [sp, #20]
 8004d9e:	9204      	str	r2, [sp, #16]
 8004da0:	7e0a      	ldrb	r2, [r1, #24]
 8004da2:	000c      	movs	r4, r1
 8004da4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004da6:	2a78      	cmp	r2, #120	; 0x78
 8004da8:	d809      	bhi.n	8004dbe <_printf_i+0x2e>
 8004daa:	2a62      	cmp	r2, #98	; 0x62
 8004dac:	d80b      	bhi.n	8004dc6 <_printf_i+0x36>
 8004dae:	2a00      	cmp	r2, #0
 8004db0:	d100      	bne.n	8004db4 <_printf_i+0x24>
 8004db2:	e0be      	b.n	8004f32 <_printf_i+0x1a2>
 8004db4:	497c      	ldr	r1, [pc, #496]	; (8004fa8 <_printf_i+0x218>)
 8004db6:	9103      	str	r1, [sp, #12]
 8004db8:	2a58      	cmp	r2, #88	; 0x58
 8004dba:	d100      	bne.n	8004dbe <_printf_i+0x2e>
 8004dbc:	e093      	b.n	8004ee6 <_printf_i+0x156>
 8004dbe:	0026      	movs	r6, r4
 8004dc0:	3642      	adds	r6, #66	; 0x42
 8004dc2:	7032      	strb	r2, [r6, #0]
 8004dc4:	e022      	b.n	8004e0c <_printf_i+0x7c>
 8004dc6:	0010      	movs	r0, r2
 8004dc8:	3863      	subs	r0, #99	; 0x63
 8004dca:	2815      	cmp	r0, #21
 8004dcc:	d8f7      	bhi.n	8004dbe <_printf_i+0x2e>
 8004dce:	f7fb f9a3 	bl	8000118 <__gnu_thumb1_case_shi>
 8004dd2:	0016      	.short	0x0016
 8004dd4:	fff6001f 	.word	0xfff6001f
 8004dd8:	fff6fff6 	.word	0xfff6fff6
 8004ddc:	001ffff6 	.word	0x001ffff6
 8004de0:	fff6fff6 	.word	0xfff6fff6
 8004de4:	fff6fff6 	.word	0xfff6fff6
 8004de8:	003600a3 	.word	0x003600a3
 8004dec:	fff60083 	.word	0xfff60083
 8004df0:	00b4fff6 	.word	0x00b4fff6
 8004df4:	0036fff6 	.word	0x0036fff6
 8004df8:	fff6fff6 	.word	0xfff6fff6
 8004dfc:	0087      	.short	0x0087
 8004dfe:	0026      	movs	r6, r4
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	3642      	adds	r6, #66	; 0x42
 8004e04:	1d11      	adds	r1, r2, #4
 8004e06:	6019      	str	r1, [r3, #0]
 8004e08:	6813      	ldr	r3, [r2, #0]
 8004e0a:	7033      	strb	r3, [r6, #0]
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	e0a2      	b.n	8004f56 <_printf_i+0x1c6>
 8004e10:	6818      	ldr	r0, [r3, #0]
 8004e12:	6809      	ldr	r1, [r1, #0]
 8004e14:	1d02      	adds	r2, r0, #4
 8004e16:	060d      	lsls	r5, r1, #24
 8004e18:	d50b      	bpl.n	8004e32 <_printf_i+0xa2>
 8004e1a:	6805      	ldr	r5, [r0, #0]
 8004e1c:	601a      	str	r2, [r3, #0]
 8004e1e:	2d00      	cmp	r5, #0
 8004e20:	da03      	bge.n	8004e2a <_printf_i+0x9a>
 8004e22:	232d      	movs	r3, #45	; 0x2d
 8004e24:	9a04      	ldr	r2, [sp, #16]
 8004e26:	426d      	negs	r5, r5
 8004e28:	7013      	strb	r3, [r2, #0]
 8004e2a:	4b5f      	ldr	r3, [pc, #380]	; (8004fa8 <_printf_i+0x218>)
 8004e2c:	270a      	movs	r7, #10
 8004e2e:	9303      	str	r3, [sp, #12]
 8004e30:	e01b      	b.n	8004e6a <_printf_i+0xda>
 8004e32:	6805      	ldr	r5, [r0, #0]
 8004e34:	601a      	str	r2, [r3, #0]
 8004e36:	0649      	lsls	r1, r1, #25
 8004e38:	d5f1      	bpl.n	8004e1e <_printf_i+0x8e>
 8004e3a:	b22d      	sxth	r5, r5
 8004e3c:	e7ef      	b.n	8004e1e <_printf_i+0x8e>
 8004e3e:	680d      	ldr	r5, [r1, #0]
 8004e40:	6819      	ldr	r1, [r3, #0]
 8004e42:	1d08      	adds	r0, r1, #4
 8004e44:	6018      	str	r0, [r3, #0]
 8004e46:	062e      	lsls	r6, r5, #24
 8004e48:	d501      	bpl.n	8004e4e <_printf_i+0xbe>
 8004e4a:	680d      	ldr	r5, [r1, #0]
 8004e4c:	e003      	b.n	8004e56 <_printf_i+0xc6>
 8004e4e:	066d      	lsls	r5, r5, #25
 8004e50:	d5fb      	bpl.n	8004e4a <_printf_i+0xba>
 8004e52:	680d      	ldr	r5, [r1, #0]
 8004e54:	b2ad      	uxth	r5, r5
 8004e56:	4b54      	ldr	r3, [pc, #336]	; (8004fa8 <_printf_i+0x218>)
 8004e58:	2708      	movs	r7, #8
 8004e5a:	9303      	str	r3, [sp, #12]
 8004e5c:	2a6f      	cmp	r2, #111	; 0x6f
 8004e5e:	d000      	beq.n	8004e62 <_printf_i+0xd2>
 8004e60:	3702      	adds	r7, #2
 8004e62:	0023      	movs	r3, r4
 8004e64:	2200      	movs	r2, #0
 8004e66:	3343      	adds	r3, #67	; 0x43
 8004e68:	701a      	strb	r2, [r3, #0]
 8004e6a:	6863      	ldr	r3, [r4, #4]
 8004e6c:	60a3      	str	r3, [r4, #8]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	db03      	blt.n	8004e7a <_printf_i+0xea>
 8004e72:	2104      	movs	r1, #4
 8004e74:	6822      	ldr	r2, [r4, #0]
 8004e76:	438a      	bics	r2, r1
 8004e78:	6022      	str	r2, [r4, #0]
 8004e7a:	2d00      	cmp	r5, #0
 8004e7c:	d102      	bne.n	8004e84 <_printf_i+0xf4>
 8004e7e:	9e04      	ldr	r6, [sp, #16]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d00c      	beq.n	8004e9e <_printf_i+0x10e>
 8004e84:	9e04      	ldr	r6, [sp, #16]
 8004e86:	0028      	movs	r0, r5
 8004e88:	0039      	movs	r1, r7
 8004e8a:	f7fb f9d5 	bl	8000238 <__aeabi_uidivmod>
 8004e8e:	9b03      	ldr	r3, [sp, #12]
 8004e90:	3e01      	subs	r6, #1
 8004e92:	5c5b      	ldrb	r3, [r3, r1]
 8004e94:	7033      	strb	r3, [r6, #0]
 8004e96:	002b      	movs	r3, r5
 8004e98:	0005      	movs	r5, r0
 8004e9a:	429f      	cmp	r7, r3
 8004e9c:	d9f3      	bls.n	8004e86 <_printf_i+0xf6>
 8004e9e:	2f08      	cmp	r7, #8
 8004ea0:	d109      	bne.n	8004eb6 <_printf_i+0x126>
 8004ea2:	6823      	ldr	r3, [r4, #0]
 8004ea4:	07db      	lsls	r3, r3, #31
 8004ea6:	d506      	bpl.n	8004eb6 <_printf_i+0x126>
 8004ea8:	6862      	ldr	r2, [r4, #4]
 8004eaa:	6923      	ldr	r3, [r4, #16]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	dc02      	bgt.n	8004eb6 <_printf_i+0x126>
 8004eb0:	2330      	movs	r3, #48	; 0x30
 8004eb2:	3e01      	subs	r6, #1
 8004eb4:	7033      	strb	r3, [r6, #0]
 8004eb6:	9b04      	ldr	r3, [sp, #16]
 8004eb8:	1b9b      	subs	r3, r3, r6
 8004eba:	6123      	str	r3, [r4, #16]
 8004ebc:	9b07      	ldr	r3, [sp, #28]
 8004ebe:	0021      	movs	r1, r4
 8004ec0:	9300      	str	r3, [sp, #0]
 8004ec2:	9805      	ldr	r0, [sp, #20]
 8004ec4:	9b06      	ldr	r3, [sp, #24]
 8004ec6:	aa09      	add	r2, sp, #36	; 0x24
 8004ec8:	f7ff fef2 	bl	8004cb0 <_printf_common>
 8004ecc:	3001      	adds	r0, #1
 8004ece:	d147      	bne.n	8004f60 <_printf_i+0x1d0>
 8004ed0:	2001      	movs	r0, #1
 8004ed2:	4240      	negs	r0, r0
 8004ed4:	b00b      	add	sp, #44	; 0x2c
 8004ed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ed8:	2220      	movs	r2, #32
 8004eda:	6809      	ldr	r1, [r1, #0]
 8004edc:	430a      	orrs	r2, r1
 8004ede:	6022      	str	r2, [r4, #0]
 8004ee0:	2278      	movs	r2, #120	; 0x78
 8004ee2:	4932      	ldr	r1, [pc, #200]	; (8004fac <_printf_i+0x21c>)
 8004ee4:	9103      	str	r1, [sp, #12]
 8004ee6:	0021      	movs	r1, r4
 8004ee8:	3145      	adds	r1, #69	; 0x45
 8004eea:	700a      	strb	r2, [r1, #0]
 8004eec:	6819      	ldr	r1, [r3, #0]
 8004eee:	6822      	ldr	r2, [r4, #0]
 8004ef0:	c920      	ldmia	r1!, {r5}
 8004ef2:	0610      	lsls	r0, r2, #24
 8004ef4:	d402      	bmi.n	8004efc <_printf_i+0x16c>
 8004ef6:	0650      	lsls	r0, r2, #25
 8004ef8:	d500      	bpl.n	8004efc <_printf_i+0x16c>
 8004efa:	b2ad      	uxth	r5, r5
 8004efc:	6019      	str	r1, [r3, #0]
 8004efe:	07d3      	lsls	r3, r2, #31
 8004f00:	d502      	bpl.n	8004f08 <_printf_i+0x178>
 8004f02:	2320      	movs	r3, #32
 8004f04:	4313      	orrs	r3, r2
 8004f06:	6023      	str	r3, [r4, #0]
 8004f08:	2710      	movs	r7, #16
 8004f0a:	2d00      	cmp	r5, #0
 8004f0c:	d1a9      	bne.n	8004e62 <_printf_i+0xd2>
 8004f0e:	2220      	movs	r2, #32
 8004f10:	6823      	ldr	r3, [r4, #0]
 8004f12:	4393      	bics	r3, r2
 8004f14:	6023      	str	r3, [r4, #0]
 8004f16:	e7a4      	b.n	8004e62 <_printf_i+0xd2>
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	680d      	ldr	r5, [r1, #0]
 8004f1c:	1d10      	adds	r0, r2, #4
 8004f1e:	6949      	ldr	r1, [r1, #20]
 8004f20:	6018      	str	r0, [r3, #0]
 8004f22:	6813      	ldr	r3, [r2, #0]
 8004f24:	062e      	lsls	r6, r5, #24
 8004f26:	d501      	bpl.n	8004f2c <_printf_i+0x19c>
 8004f28:	6019      	str	r1, [r3, #0]
 8004f2a:	e002      	b.n	8004f32 <_printf_i+0x1a2>
 8004f2c:	066d      	lsls	r5, r5, #25
 8004f2e:	d5fb      	bpl.n	8004f28 <_printf_i+0x198>
 8004f30:	8019      	strh	r1, [r3, #0]
 8004f32:	2300      	movs	r3, #0
 8004f34:	9e04      	ldr	r6, [sp, #16]
 8004f36:	6123      	str	r3, [r4, #16]
 8004f38:	e7c0      	b.n	8004ebc <_printf_i+0x12c>
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	1d11      	adds	r1, r2, #4
 8004f3e:	6019      	str	r1, [r3, #0]
 8004f40:	6816      	ldr	r6, [r2, #0]
 8004f42:	2100      	movs	r1, #0
 8004f44:	0030      	movs	r0, r6
 8004f46:	6862      	ldr	r2, [r4, #4]
 8004f48:	f000 f858 	bl	8004ffc <memchr>
 8004f4c:	2800      	cmp	r0, #0
 8004f4e:	d001      	beq.n	8004f54 <_printf_i+0x1c4>
 8004f50:	1b80      	subs	r0, r0, r6
 8004f52:	6060      	str	r0, [r4, #4]
 8004f54:	6863      	ldr	r3, [r4, #4]
 8004f56:	6123      	str	r3, [r4, #16]
 8004f58:	2300      	movs	r3, #0
 8004f5a:	9a04      	ldr	r2, [sp, #16]
 8004f5c:	7013      	strb	r3, [r2, #0]
 8004f5e:	e7ad      	b.n	8004ebc <_printf_i+0x12c>
 8004f60:	0032      	movs	r2, r6
 8004f62:	6923      	ldr	r3, [r4, #16]
 8004f64:	9906      	ldr	r1, [sp, #24]
 8004f66:	9805      	ldr	r0, [sp, #20]
 8004f68:	9d07      	ldr	r5, [sp, #28]
 8004f6a:	47a8      	blx	r5
 8004f6c:	3001      	adds	r0, #1
 8004f6e:	d0af      	beq.n	8004ed0 <_printf_i+0x140>
 8004f70:	6823      	ldr	r3, [r4, #0]
 8004f72:	079b      	lsls	r3, r3, #30
 8004f74:	d415      	bmi.n	8004fa2 <_printf_i+0x212>
 8004f76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f78:	68e0      	ldr	r0, [r4, #12]
 8004f7a:	4298      	cmp	r0, r3
 8004f7c:	daaa      	bge.n	8004ed4 <_printf_i+0x144>
 8004f7e:	0018      	movs	r0, r3
 8004f80:	e7a8      	b.n	8004ed4 <_printf_i+0x144>
 8004f82:	0022      	movs	r2, r4
 8004f84:	2301      	movs	r3, #1
 8004f86:	9906      	ldr	r1, [sp, #24]
 8004f88:	9805      	ldr	r0, [sp, #20]
 8004f8a:	9e07      	ldr	r6, [sp, #28]
 8004f8c:	3219      	adds	r2, #25
 8004f8e:	47b0      	blx	r6
 8004f90:	3001      	adds	r0, #1
 8004f92:	d09d      	beq.n	8004ed0 <_printf_i+0x140>
 8004f94:	3501      	adds	r5, #1
 8004f96:	68e3      	ldr	r3, [r4, #12]
 8004f98:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004f9a:	1a9b      	subs	r3, r3, r2
 8004f9c:	42ab      	cmp	r3, r5
 8004f9e:	dcf0      	bgt.n	8004f82 <_printf_i+0x1f2>
 8004fa0:	e7e9      	b.n	8004f76 <_printf_i+0x1e6>
 8004fa2:	2500      	movs	r5, #0
 8004fa4:	e7f7      	b.n	8004f96 <_printf_i+0x206>
 8004fa6:	46c0      	nop			; (mov r8, r8)
 8004fa8:	080052a1 	.word	0x080052a1
 8004fac:	080052b2 	.word	0x080052b2

08004fb0 <memmove>:
 8004fb0:	b510      	push	{r4, lr}
 8004fb2:	4288      	cmp	r0, r1
 8004fb4:	d902      	bls.n	8004fbc <memmove+0xc>
 8004fb6:	188b      	adds	r3, r1, r2
 8004fb8:	4298      	cmp	r0, r3
 8004fba:	d303      	bcc.n	8004fc4 <memmove+0x14>
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	e007      	b.n	8004fd0 <memmove+0x20>
 8004fc0:	5c8b      	ldrb	r3, [r1, r2]
 8004fc2:	5483      	strb	r3, [r0, r2]
 8004fc4:	3a01      	subs	r2, #1
 8004fc6:	d2fb      	bcs.n	8004fc0 <memmove+0x10>
 8004fc8:	bd10      	pop	{r4, pc}
 8004fca:	5ccc      	ldrb	r4, [r1, r3]
 8004fcc:	54c4      	strb	r4, [r0, r3]
 8004fce:	3301      	adds	r3, #1
 8004fd0:	429a      	cmp	r2, r3
 8004fd2:	d1fa      	bne.n	8004fca <memmove+0x1a>
 8004fd4:	e7f8      	b.n	8004fc8 <memmove+0x18>
	...

08004fd8 <_sbrk_r>:
 8004fd8:	2300      	movs	r3, #0
 8004fda:	b570      	push	{r4, r5, r6, lr}
 8004fdc:	4d06      	ldr	r5, [pc, #24]	; (8004ff8 <_sbrk_r+0x20>)
 8004fde:	0004      	movs	r4, r0
 8004fe0:	0008      	movs	r0, r1
 8004fe2:	602b      	str	r3, [r5, #0]
 8004fe4:	f7fc f9e8 	bl	80013b8 <_sbrk>
 8004fe8:	1c43      	adds	r3, r0, #1
 8004fea:	d103      	bne.n	8004ff4 <_sbrk_r+0x1c>
 8004fec:	682b      	ldr	r3, [r5, #0]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d000      	beq.n	8004ff4 <_sbrk_r+0x1c>
 8004ff2:	6023      	str	r3, [r4, #0]
 8004ff4:	bd70      	pop	{r4, r5, r6, pc}
 8004ff6:	46c0      	nop			; (mov r8, r8)
 8004ff8:	20000470 	.word	0x20000470

08004ffc <memchr>:
 8004ffc:	b2c9      	uxtb	r1, r1
 8004ffe:	1882      	adds	r2, r0, r2
 8005000:	4290      	cmp	r0, r2
 8005002:	d101      	bne.n	8005008 <memchr+0xc>
 8005004:	2000      	movs	r0, #0
 8005006:	4770      	bx	lr
 8005008:	7803      	ldrb	r3, [r0, #0]
 800500a:	428b      	cmp	r3, r1
 800500c:	d0fb      	beq.n	8005006 <memchr+0xa>
 800500e:	3001      	adds	r0, #1
 8005010:	e7f6      	b.n	8005000 <memchr+0x4>

08005012 <memcpy>:
 8005012:	2300      	movs	r3, #0
 8005014:	b510      	push	{r4, lr}
 8005016:	429a      	cmp	r2, r3
 8005018:	d100      	bne.n	800501c <memcpy+0xa>
 800501a:	bd10      	pop	{r4, pc}
 800501c:	5ccc      	ldrb	r4, [r1, r3]
 800501e:	54c4      	strb	r4, [r0, r3]
 8005020:	3301      	adds	r3, #1
 8005022:	e7f8      	b.n	8005016 <memcpy+0x4>

08005024 <_realloc_r>:
 8005024:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005026:	0007      	movs	r7, r0
 8005028:	000e      	movs	r6, r1
 800502a:	0014      	movs	r4, r2
 800502c:	2900      	cmp	r1, #0
 800502e:	d105      	bne.n	800503c <_realloc_r+0x18>
 8005030:	0011      	movs	r1, r2
 8005032:	f7ff fc49 	bl	80048c8 <_malloc_r>
 8005036:	0005      	movs	r5, r0
 8005038:	0028      	movs	r0, r5
 800503a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800503c:	2a00      	cmp	r2, #0
 800503e:	d103      	bne.n	8005048 <_realloc_r+0x24>
 8005040:	f7ff fbd6 	bl	80047f0 <_free_r>
 8005044:	0025      	movs	r5, r4
 8005046:	e7f7      	b.n	8005038 <_realloc_r+0x14>
 8005048:	f000 f81b 	bl	8005082 <_malloc_usable_size_r>
 800504c:	9001      	str	r0, [sp, #4]
 800504e:	4284      	cmp	r4, r0
 8005050:	d803      	bhi.n	800505a <_realloc_r+0x36>
 8005052:	0035      	movs	r5, r6
 8005054:	0843      	lsrs	r3, r0, #1
 8005056:	42a3      	cmp	r3, r4
 8005058:	d3ee      	bcc.n	8005038 <_realloc_r+0x14>
 800505a:	0021      	movs	r1, r4
 800505c:	0038      	movs	r0, r7
 800505e:	f7ff fc33 	bl	80048c8 <_malloc_r>
 8005062:	1e05      	subs	r5, r0, #0
 8005064:	d0e8      	beq.n	8005038 <_realloc_r+0x14>
 8005066:	9b01      	ldr	r3, [sp, #4]
 8005068:	0022      	movs	r2, r4
 800506a:	429c      	cmp	r4, r3
 800506c:	d900      	bls.n	8005070 <_realloc_r+0x4c>
 800506e:	001a      	movs	r2, r3
 8005070:	0031      	movs	r1, r6
 8005072:	0028      	movs	r0, r5
 8005074:	f7ff ffcd 	bl	8005012 <memcpy>
 8005078:	0031      	movs	r1, r6
 800507a:	0038      	movs	r0, r7
 800507c:	f7ff fbb8 	bl	80047f0 <_free_r>
 8005080:	e7da      	b.n	8005038 <_realloc_r+0x14>

08005082 <_malloc_usable_size_r>:
 8005082:	1f0b      	subs	r3, r1, #4
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	1f18      	subs	r0, r3, #4
 8005088:	2b00      	cmp	r3, #0
 800508a:	da01      	bge.n	8005090 <_malloc_usable_size_r+0xe>
 800508c:	580b      	ldr	r3, [r1, r0]
 800508e:	18c0      	adds	r0, r0, r3
 8005090:	4770      	bx	lr
	...

08005094 <_init>:
 8005094:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005096:	46c0      	nop			; (mov r8, r8)
 8005098:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800509a:	bc08      	pop	{r3}
 800509c:	469e      	mov	lr, r3
 800509e:	4770      	bx	lr

080050a0 <_fini>:
 80050a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050a2:	46c0      	nop			; (mov r8, r8)
 80050a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80050a6:	bc08      	pop	{r3}
 80050a8:	469e      	mov	lr, r3
 80050aa:	4770      	bx	lr
