<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<title>FPGA基础学习——Verilog实现的边沿检测（上升沿下降沿检测）及Modelsim仿真 - 编程随想</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
		<meta property="og:title" content="FPGA基础学习——Verilog实现的边沿检测（上升沿下降沿检测）及Modelsim仿真" />
<meta property="og:description" content="//学习笔记//
文章目录 1、什么是边沿检测 ？2、边沿检测的方法3、Verilog实现边沿检测4、上升沿、下降沿和数据沿是如何写出来的？5、亚稳态问题（多加一级寄存器来解决） 1、什么是边沿检测 ？ 检测输入信号或FPGA内部逻辑信号的跳变，即上升沿或者下降沿的检测。
2、边沿检测的方法 设置两个寄存器，对前一状态和后一状态进行寄存，若前后两个状态不同，则检测到了边沿。对于上升沿和下降沿的确定可以用组合逻辑比较来确定。若前一状态D[1]为高电平，后一状态D[0]为低电平，则为下降沿，反之为上升沿。
3、Verilog实现边沿检测 用Verilog实现的1bit信号边沿检测功能，输出一个周期宽度的脉冲信号。
module test( input clk, input rst_n, input data, output pos_edge, //上升沿 output neg_edge, //下降沿 output data_edge, //数据边沿 output reg [1:0] D ); //设置两个寄存器，实现前后电平状态的寄存 //相当于对dat_i 打两拍 always @(posedge clk or negedge rst_n)begin if(rst_n == 1&#39;b0)begin D &lt;= 2&#39;b00; end else begin D &lt;= {D[0], data}; //D[1]表示前一状态，D[0]表示后一状态（新数据） end end //组合逻辑进行边沿检测 assign pos_edge = ~D[1] &amp; D[0]; assign neg_edge = D[1] &amp; ~D[0]; assign data_edge = pos_edge | neg_edge; endmodule RTL图：" />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/17d795057f0abd22f9dc3cb11b8c22dc/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2023-04-07T11:10:17+08:00" />
<meta property="article:modified_time" content="2023-04-07T11:10:17+08:00" />


	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程随想" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程随想</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">FPGA基础学习——Verilog实现的边沿检测（上升沿下降沿检测）及Modelsim仿真</h1>
			
		</header>
		<div class="content post__content clearfix">
			
<div id="content_views" class="markdown_views prism-atom-one-dark">
                    <svg xmlns="http://www.w3.org/2000/svg" style="display: none;">
                        <path stroke-linecap="round" d="M5,0 0,2.5 5,5z" id="raphael-marker-block" style="-webkit-tap-highlight-color: rgba(0, 0, 0, 0);"></path>
                    </svg>
                    <p><em>//学习笔记</em>//</p> 
<hr> 
<p></p> 
<div class="toc"> 
 <h4>文章目录</h4> 
 <ul><li><a href="#1__4" rel="nofollow">1、什么是边沿检测 ？</a></li><li><a href="#2_7" rel="nofollow">2、边沿检测的方法</a></li><li><a href="#3Verilog_13" rel="nofollow">3、Verilog实现边沿检测</a></li><li><a href="#4_123" rel="nofollow">4、上升沿、下降沿和数据沿是如何写出来的？</a></li><li><a href="#5_152" rel="nofollow">5、亚稳态问题（多加一级寄存器来解决）</a></li></ul> 
</div> 
<p></p> 
<h2><a id="1__4"></a>1、什么是边沿检测 ？</h2> 
<p>检测输入信号或FPGA内部逻辑信号的跳变，即上升沿或者下降沿的检测。</p> 
<h2><a id="2_7"></a>2、边沿检测的方法</h2> 
<p>设置两个寄存器，对前一状态和后一状态进行寄存，若前后两个状态不同，则检测到了边沿。对于上升沿和下降沿的确定可以用<strong>组合逻辑</strong>比较来确定。若前一状态D[1]为高电平，后一状态D[0]为低电平，则为下降沿，反之为上升沿。<br> <img src="https://images2.imgbox.com/f4/40/qeXtivtV_o.png" alt="在这里插入图片描述"></p> 
<h2><a id="3Verilog_13"></a>3、Verilog实现边沿检测</h2> 
<p>用Verilog实现的1bit信号边沿检测功能，输出一个周期宽度的脉冲信号。</p> 
<pre><code class="prism language-bash">module test<span class="token punctuation">(</span>


      input       clk,
	   input       rst_n,
		input       data,
		
		output      pos_edge,    //上升沿
		output      neg_edge,    //下降沿  
		output      data_edge,  //数据边沿
		
		output reg     <span class="token punctuation">[</span><span class="token number">1</span>:0<span class="token punctuation">]</span>   D      
<span class="token punctuation">)</span><span class="token punctuation">;</span>
	
//设置两个寄存器，实现前后电平状态的寄存
//相当于对dat_i 打两拍

	always @<span class="token punctuation">(</span>posedge clk or negedge rst_n<span class="token punctuation">)</span>begin
	    if<span class="token punctuation">(</span>rst_n <span class="token operator">==</span> <span class="token number">1</span><span class="token string">'b0)begin
	        D &lt;= 2'</span>b00<span class="token punctuation">;</span>
	    end
	    <span class="token keyword">else</span> begin
	        D <span class="token operator">&lt;=</span> <span class="token punctuation">{<!-- --></span>D<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span>, data<span class="token punctuation">}</span><span class="token punctuation">;</span>  	//D<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span>表示前一状态，D<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span>表示后一状态（新数据） 
	    end
	end
	
//组合逻辑进行边沿检测

	assign  pos_edge <span class="token operator">=</span> ~D<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> D<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
	assign  neg_edge <span class="token operator">=</span> D<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">&amp;</span> ~D<span class="token punctuation">[</span><span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">;</span>
	assign  data_edge <span class="token operator">=</span> pos_edge <span class="token operator">|</span> neg_edge<span class="token punctuation">;</span>
	
endmodule

</code></pre> 
<p>RTL图：<br> <img src="https://images2.imgbox.com/84/cb/l9SuK2l8_o.png" alt="在这里插入图片描述"></p> 
<p>tb仿真文件：</p> 
<pre><code class="prism language-bash">`timescale 1ns/1ns

module test_tb<span class="token punctuation">;</span>
   reg        clk<span class="token punctuation">;</span>
	reg        rst_n<span class="token punctuation">;</span>
	reg        data<span class="token punctuation">;</span>
	
	wire       pos_edge<span class="token punctuation">;</span>
   wire       neg_edge<span class="token punctuation">;</span>
   wire       data_edge<span class="token punctuation">;</span>
	wire <span class="token punctuation">[</span><span class="token number">1</span>:0<span class="token punctuation">]</span> D<span class="token punctuation">;</span>


  <span class="token builtin class-name">test</span>   u1<span class="token punctuation">(</span>
      .clk<span class="token punctuation">(</span>clk<span class="token punctuation">)</span>,
      .rst_n<span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span>,
      .data<span class="token punctuation">(</span>data<span class="token punctuation">)</span>,
    
      .pos_edge<span class="token punctuation">(</span>pos_edge<span class="token punctuation">)</span>,
      .neg_edge<span class="token punctuation">(</span>neg_edge<span class="token punctuation">)</span>,
      .data_edge<span class="token punctuation">(</span>data_edge<span class="token punctuation">)</span>,
		.D<span class="token punctuation">(</span>D<span class="token punctuation">)</span>
 <span class="token punctuation">)</span><span class="token punctuation">;</span>
 
 //产生时钟激励
 initial  clk <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span> 
 always <span class="token comment">#10  clk = ~clk;</span>

 
 //输入激励
 initial  begin 
      <span class="token assign-left variable">rst_n</span><span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span>
		<span class="token assign-left variable">data</span><span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span>
      <span class="token comment">#100;</span>
      rst_n <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
		<span class="token comment">#50</span>
      <span class="token assign-left variable">data</span><span class="token operator">=</span><span class="token number">1</span><span class="token punctuation">;</span>
      <span class="token comment">#201;</span>
      <span class="token assign-left variable">data</span><span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span>
      <span class="token comment">#201;</span>
      <span class="token assign-left variable">data</span><span class="token operator">=</span><span class="token number">1</span><span class="token punctuation">;</span> 
      <span class="token comment">#101;</span>
      <span class="token assign-left variable">data</span><span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span>	
      <span class="token comment">#200;</span>
      <span class="token variable">$stop</span><span class="token punctuation">;</span>
 
 end
 
 endmodule 
</code></pre> 
<p>波形图：<br> 通过波形图进行分析，可看到data数据中有上升下降沿的变化，因此我们可对其进行检测。<br> <img src="https://images2.imgbox.com/5a/a3/15ASAwtb_o.png" alt="在这里插入图片描述"></p> 
<p>上升沿检测：<br> 看红色方框部分，当检测到上升沿的时候，pos_edge出现一个clk的高脉冲，同时边沿信号也出现一个clk高脉冲。</p> 
<p>下升沿检测：<br> 看蓝色方框部分，当检测到下降沿的时候，neg_edge出现一个clk的高脉冲，同时边沿信号也出现一个clk高脉冲。</p> 
<hr> 
<h2><a id="4_123"></a>4、上升沿、下降沿和数据沿是如何写出来的？</h2> 
<p>首先以时钟的上升沿作为参考，然后进行时序分析。</p> 
<p><strong>信号打拍：</strong><br> 要边沿信号检测，那么我们需要知道信号前后时刻的电平状态才能进行判断。因此采用两个寄存器来对状态进行存储。<br> 首先会将data进行打拍，先打一拍进行本地同步，在再打一拍用于逻辑运算生成脉冲。打2拍处理后，于是有reg [1:0] D<br> 其中D[0]表示后一状态，D[1]表示前一状态<br> <img src="https://images2.imgbox.com/52/8b/gfpuvbB3_o.png" alt="在这里插入图片描述"></p> 
<p>其中上升沿、下降沿、边沿如下：<br> 红色部分为上升沿<br> 蓝色部分为下降沿<br> 绿色为边沿。<br> 当检测上升沿时，看第一个黑色方块，此时D[0]高电平，D[1]低电平，因此 得到上升沿：assign pos_edge = ~D[1] &amp; D[0];<br> 当检测下降沿时，看第二个黑色方块，此时D[0]低电平，D[1]高电平，因此 得到下降沿： assign neg_edge = D[1] &amp; ~D[0];<br> <img src="https://images2.imgbox.com/0e/54/RwnJ77jp_o.png" alt="在这里插入图片描述"></p> 
<hr> 
<p><strong>数据边沿检测：</strong></p> 
<p>上升下降沿进行或运算</p> 
<pre><code class="prism language-bash">assign  data_edge <span class="token operator">=</span> pos_edge <span class="token operator">|</span> neg_edge<span class="token punctuation">;</span>
</code></pre> 
<p><img src="https://images2.imgbox.com/89/0f/PV4UyyOl_o.png" alt="在这里插入图片描述"></p> 
<hr> 
<h2><a id="5_152"></a>5、亚稳态问题（多加一级寄存器来解决）</h2> 
<p>综上分析可以发现这种方法存在一个潜在风险：当待测信号data是一个异步信号时，输出可能是亚稳态，如果data信号的变化刚好发生在clk时钟的建立时间和保持时间之内，那么第一级寄存器的输出 data[0] 就会进入亚稳态，而data[0] 的亚稳态会立即传递给pos_edge和neg_edge信号，从而使得整个电路的输出进入亚稳态，影响下一级电路的正常工作，甚至导致整个系统崩溃！因此异步信号边沿提取时，应先将<strong>异步信号同步化</strong>，一般采用多加一级寄存器的方法来解决亚稳态。<br> <img src="https://images2.imgbox.com/d5/f3/fuJ8Pc1D_o.png" alt="在这里插入图片描述"></p> 
<blockquote> 
 <p>亚稳态：指触发器输出无法再某一个规定时间段内达到一个确定的状态（0或1）。<br> 建立时间（setup time）是指在触发器的时钟信号上升沿到来以前，数据稳定不变的时间，如果建立时间不够，数据将不能在这个时钟上升沿被打入触发器；<br> 保持时间（hold time）是指在触发器的时钟信号上升沿到来以后，数据稳定不变的时间，如果保持时间不够，数据同样不能被打入触发器。</p> 
</blockquote> 
<hr> 
<p><img src="https://images2.imgbox.com/22/1e/yyMq0DP6_o.png" alt="在这里插入图片描述">Tsu：建立时间<br> Th：保持时间<br> Tco：寄存器内部延迟时间</p> 
<p>上图pulse信号的变化在 clk时钟的建立和保持时间内，那么pulse_r1可能会进入亚稳态。<br> 一般情况下，亚稳态的决断时间（即进入亚稳态到稳定下来的时间）不会超过一个时钟周期，因此在下一个clk上升沿到来前，pulse_r1已稳定下来（0或1），此时第二级寄存器就会采集到一个稳定的0或1，把亚稳态限制在第二级寄存器之前，保证了整个电路输出的稳定性。</p> 
<p>综上所述，在异步信号边沿检测电路中，至少需要采用三级寄存器来实现，来降低亚稳态发生概率，提高系统稳定性。</p> 
<hr> 
<p>Verilog代码编写三级寄存器避免亚稳态现象出现，实现异步信号边缘检测</p> 
<pre><code class="prism language-bash">
module test<span class="token punctuation">(</span>clk, rst_n,pulse,pos_edge,neg_edge,data_edge<span class="token punctuation">)</span><span class="token punctuation">;</span>

	 input clk, rst_n<span class="token punctuation">;</span>
    input pulse<span class="token punctuation">;</span>
	 output pos_edge<span class="token punctuation">;</span>
	 output neg_edge<span class="token punctuation">;</span>
	 output data_edge<span class="token punctuation">;</span>
	
	 reg pulse_r1, pulse_r2, pulse_r3<span class="token punctuation">;</span>

//打三拍来消除亚稳态
always @ <span class="token punctuation">(</span>posedge clk or negedge rst_n<span class="token punctuation">)</span> //异步
 if<span class="token punctuation">(</span><span class="token operator">!</span>rst_n<span class="token punctuation">)</span> 
    begin
	    pulse_r1 <span class="token operator">&lt;=</span> <span class="token number">1</span><span class="token string">'b0;
	    pulse_r2 &lt;= 1'</span>b0<span class="token punctuation">;</span>
	    pulse_r3 <span class="token operator">&lt;=</span> <span class="token number">1</span>'b0<span class="token punctuation">;</span>
    end
 <span class="token keyword">else</span> 
    begin
	    pulse_r1 <span class="token operator">&lt;=</span> pulse<span class="token punctuation">;</span>
	    pulse_r2 <span class="token operator">&lt;=</span> pulse_r1<span class="token punctuation">;</span>
	    pulse_r3 <span class="token operator">&lt;=</span> pulse_r2<span class="token punctuation">;</span>
    end
	 
//边沿检测
    
assign pos_edge <span class="token operator">=</span> pulse_r2 <span class="token operator">&amp;</span> ~pulse_r3<span class="token punctuation">;</span>
assign neg_edge <span class="token operator">=</span> ~pulse_r2 <span class="token operator">&amp;</span> pulse_r3<span class="token punctuation">;</span> 
assign data_edge <span class="token operator">=</span> pos_edge <span class="token operator">|</span> neg_edge<span class="token punctuation">;</span> 

endmodule
</code></pre> 
<hr> 
<p>testbench仿真文件</p> 
<pre><code class="prism language-bash"><span class="token variable"><span class="token variable">`</span>timescale 1ns/1ns
<span class="token variable">`</span></span>define clock_period  <span class="token number">20</span>
module test_tb<span class="token punctuation">;</span>
	   
	   reg clk<span class="token punctuation">;</span>
		reg rst_n<span class="token punctuation">;</span>
		reg pulse<span class="token punctuation">;</span>
		
		wire pos_edge<span class="token punctuation">;</span>
	   wire neg_edge<span class="token punctuation">;</span>
		wire data_edge<span class="token punctuation">;</span>
	
	  <span class="token builtin class-name">test</span>  u1<span class="token punctuation">(</span>
	   .clk<span class="token punctuation">(</span>clk<span class="token punctuation">)</span>,
	   .rst_n<span class="token punctuation">(</span>rst_n<span class="token punctuation">)</span>,
		.pulse<span class="token punctuation">(</span>pulse<span class="token punctuation">)</span>,
		.pos_edge<span class="token punctuation">(</span>pos_edge<span class="token punctuation">)</span>,
		.neg_edge<span class="token punctuation">(</span>neg_edge<span class="token punctuation">)</span>,
		.data_edge<span class="token punctuation">(</span>data_edge<span class="token punctuation">)</span>
	 <span class="token punctuation">)</span><span class="token punctuation">;</span>
	 
//产生时钟复位激励
	 initial  clk <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
	 always <span class="token comment">#(`clock_period/2)  clk =~clk;</span>
	 
	 initial  begin 
	 rst_n <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
	 <span class="token comment">#10;</span>
	 rst_n <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
	 end
	 
//产生输入激励	 
initial  begin 
	  
	  <span class="token assign-left variable">pulse</span><span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span>
	  <span class="token comment">#(`clock_period*10+1)</span>
	  <span class="token assign-left variable">pulse</span><span class="token operator">=</span><span class="token number">1</span><span class="token punctuation">;</span>
	  <span class="token comment">#(`clock_period*10+1)</span>
	  <span class="token assign-left variable">pulse</span><span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span>  
	  <span class="token comment">#(`clock_period*10+1)</span>
	  <span class="token assign-left variable">pulse</span><span class="token operator">=</span><span class="token number">1</span><span class="token punctuation">;</span>
	  <span class="token comment">#(`clock_period*5+1)</span>
	  <span class="token assign-left variable">pulse</span><span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span>
	  <span class="token comment">#(`clock_period*200+1)</span>
	  <span class="token assign-left variable">pulse</span><span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span>
	  <span class="token comment">#(`clock_period*10)</span>
	  <span class="token variable">$stop</span><span class="token punctuation">;</span>
	 end 
endmodule 
</code></pre> 
<hr> 
<p>全局波形图：<br> 可看到我们打了三拍，可避免亚稳态的出现。让根据输入pulse进行了上升下降以及边沿检测。<br> <img src="https://images2.imgbox.com/6e/fa/YlrJRXTQ_o.png" alt="在这里插入图片描述"><br> 上升沿检测波形：<br> <img src="https://images2.imgbox.com/9f/73/FVV9QU9E_o.png" alt="在这里插入图片描述"><br> 下降沿检测：<br> <img src="https://images2.imgbox.com/0e/c1/bdUKDXH1_o.png" alt="在这里插入图片描述"><br> 边沿检测：<br> <img src="https://images2.imgbox.com/c2/75/XMPdesSm_o.png" alt="在这里插入图片描述"></p>
                </div>
		</div>
	</article>
</main>


<nav class="pager flex">
	<div class="pager__item pager__item--prev">
		<a class="pager__link" href="/posts/93a0fc2319285cc4e97330f2562dd476/" rel="prev">
			<span class="pager__subtitle">«&thinsp;Previous</span>
			<p class="pager__title">vscode ssh远程连接失败问题及解决</p>
		</a>
	</div>
	<div class="pager__item pager__item--next">
		<a class="pager__link" href="/posts/b3aa8dcaedcbaf4cd2a4dbb4be657887/" rel="next">
			<span class="pager__subtitle">Next&thinsp;»</span>
			<p class="pager__title">编译失败的原因是缺少javafx.util</p>
		</a>
	</div>
</nav>


			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程随想.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>

<script src="https://www.w3counter.com/tracker.js?id=151182"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>


	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>