// Seed: 2862927092
module module_0;
  assign {id_1, id_1, 1} = 1;
  wire id_2;
  reg  id_3;
  task id_4;
    begin
      id_4 <= 1'b0;
    end
    begin
      if (1'h0) begin
        id_4 <= id_4;
        fork
        join : id_5
        id_4 <= #1 id_5 | 1;
      end else begin
        disable id_6;
      end
      id_3 <= id_4;
    end
  endtask
  always if (1 + 1'd0) #id_7;
  assign id_1 = 1'd0;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    output wand id_7,
    input tri1 id_8,
    output wor id_9,
    input wor id_10,
    input wire id_11,
    output tri1 id_12,
    input tri1 id_13,
    input tri id_14,
    output tri0 id_15,
    input wor id_16,
    output tri id_17,
    input tri1 id_18,
    input supply0 id_19,
    output wor id_20
    , id_35,
    input wor id_21,
    input tri0 id_22,
    input supply0 id_23,
    input tri id_24,
    input tri0 id_25,
    input supply0 id_26,
    output supply1 id_27,
    output supply0 id_28,
    output supply0 id_29,
    output wand id_30,
    inout uwire id_31,
    input supply0 id_32,
    input tri id_33
);
  module_0();
endmodule
