$date
	Mon Nov 11 16:10:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module multiplicador_tb $end
$var wire 16 ! Y [15:0] $end
$var wire 2 " Q_LSB [1:0] $end
$var parameter 32 # N $end
$var reg 8 $ A [7:0] $end
$var reg 8 % B [7:0] $end
$var reg 1 & clk $end
$var reg 5 ' mult_control [4:0] $end
$var reg 1 ( rst $end
$scope module multiplicador_inst $end
$var wire 8 ) A [7:0] $end
$var wire 8 * B [7:0] $end
$var wire 1 & clk $end
$var wire 5 + mult_control [4:0] $end
$var wire 1 ( rst $end
$var wire 16 , Y [15:0] $end
$var wire 2 - Q_LSB [1:0] $end
$var wire 1 . Q_1 $end
$var wire 8 / LQ [7:0] $end
$var wire 8 0 HQ [7:0] $end
$var parameter 32 1 N $end
$var reg 8 2 M [7:0] $end
$var reg 8 3 adder_sub_out [7:0] $end
$var reg 17 4 shift [16:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 1
b1000 #
$end
#0
$dumpvars
bx 4
bx 3
bx 2
bx 0
bx /
x.
bx -
bx ,
b0 +
b0 *
b0 )
1(
b0 '
0&
b0 %
b0 $
bx "
bx !
$end
#10000
b0 3
b0 0
b0 !
b0 ,
b0 /
b0 "
b0 -
0.
b0 2
b0 4
1&
#20000
0&
0(
#30000
b10011 3
b10011 2
1&
b10000 '
b10000 +
b1100 %
b1100 *
b10011 $
b10011 )
#40000
0&
b1000 '
b1000 +
#50000
b100110 3
b1001100000000 !
b1001100000000 ,
b10011 0
b10011000000000 4
1&
b101 '
b101 +
#60000
0&
b11 '
b11 +
#70000
1&
b1 '
b1 +
#80000
0&
b10001 '
b10001 +
b11111 %
b11111 *
b11001 $
b11001 )
#90000
b10 "
b10 -
b1001100011111 !
b1001100011111 ,
b11111 /
b10011000111110 4
1&
b1001 '
b1001 +
#100000
b0 3
0&
b100 '
b100 +
#110000
b1010 3
b1001 0
b100110001111 !
b100110001111 ,
b10001111 /
b11 "
b11 -
1.
b1001100011111 4
1&
b10 '
b10 +
#120000
0&
b0 '
b0 +
#130000
1&
#140000
0&
#150000
1&
#160000
0&
#170000
1&
#180000
0&
#190000
1&
#200000
0&
#210000
1&
#220000
0&
#230000
1&
