/// Auto-generated bit field definitions for WWDG
/// Device: STM32F407
/// Vendor: STMicro
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::st::stm32f4::stm32f407::wwdg {

using namespace alloy::hal::bitfields;

// ============================================================================
// WWDG Bit Field Definitions
// ============================================================================

/// CR - Control register
namespace cr {
    /// 7-bit counter (MSB to LSB)
    /// Position: 0, Width: 7
    using T = BitField<0, 7>;
    constexpr uint32_t T_Pos = 0;
    constexpr uint32_t T_Msk = T::mask;

    /// Activation bit
    /// Position: 7, Width: 1
    using WDGA = BitField<7, 1>;
    constexpr uint32_t WDGA_Pos = 7;
    constexpr uint32_t WDGA_Msk = WDGA::mask;

}  // namespace cr

/// CFR - Configuration register
namespace cfr {
    /// 7-bit window value
    /// Position: 0, Width: 7
    using W = BitField<0, 7>;
    constexpr uint32_t W_Pos = 0;
    constexpr uint32_t W_Msk = W::mask;

    /// Timer base
    /// Position: 7, Width: 1
    using WDGTB0 = BitField<7, 1>;
    constexpr uint32_t WDGTB0_Pos = 7;
    constexpr uint32_t WDGTB0_Msk = WDGTB0::mask;

    /// Timer base
    /// Position: 8, Width: 1
    using WDGTB1 = BitField<8, 1>;
    constexpr uint32_t WDGTB1_Pos = 8;
    constexpr uint32_t WDGTB1_Msk = WDGTB1::mask;

    /// Early wakeup interrupt
    /// Position: 9, Width: 1
    using EWI = BitField<9, 1>;
    constexpr uint32_t EWI_Pos = 9;
    constexpr uint32_t EWI_Msk = EWI::mask;

}  // namespace cfr

/// SR - Status register
namespace sr {
    /// Early wakeup interrupt
              flag
    /// Position: 0, Width: 1
    using EWIF = BitField<0, 1>;
    constexpr uint32_t EWIF_Pos = 0;
    constexpr uint32_t EWIF_Msk = EWIF::mask;

}  // namespace sr

}  // namespace alloy::hal::st::stm32f4::stm32f407::wwdg
