0.6
2019.1
May 24 2019
15:06:07
C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/T1.v,1668075734,verilog,,,,T1,,,,,,,,
C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/T2.v,1668080494,verilog,,,,T2,,,,,,,,
C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/T4.v,1668077771,verilog,,,,T4,,,,,,,,
C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/3-8_Decoder.v,1668080351,verilog,,C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/T4.v,,Decoder,,,,,,,,
C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sources_1/new/d_ff_r.v,1668078429,verilog,,C:/Users/expecto/Desktop/Program/Lab/Digital_Electronics_Lab/Lab5/Lab5/Lab5.srcs/sim_1/new/T2.v,,d_ff_r,,,,,,,,
