Warning (10268): Verilog HDL information at elevador_v2.sv(99): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv Line: 99
Warning (10268): Verilog HDL information at elevador_v2.sv(1009): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv Line: 1009
Warning (10268): Verilog HDL information at elevador_v2.sv(1640): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv Line: 1640
Warning (10268): Verilog HDL information at elevador_v2.sv(1784): always construct contains both blocking and non-blocking assignments File: C:/Users/kevin/OneDrive/Documentos/Projetos FPGA/Elevador V2/elevador_v2.sv Line: 1784
