Global frequency set at 1000000000000 ticks per second
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
build/X86/mem/dram_interface.cc:692: warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (2048 Mbytes)
build/X86/sim/kernel_workload.cc:46: info: kernel located at: parsec_disk_image/vmlinux-5.4.49
build/X86/mem/physical.cc:94: warn: Not reserving swap space. May cause SIGSEGV on actual usage
build/X86/dev/serial/terminal.cc:170: warn: Sockets disabled, not accepting terminal connections
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/base/statistics.hh:280: warn: One of the stats is a legacy stat. Legacy stat is a stat that does not belong to any statistics::Group. Legacy stat is deprecated.
build/X86/mem/ruby/network/garnet/GarnetNetwork.cc:124: info: Garnet version 3.0
build/X86/base/remote_gdb.cc:381: warn: Sockets disabled, not accepting gdb connections
build/X86/dev/intel_8254_timer.cc:128: warn: Reading current count from inactive timer.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 0.  Starting simulation...
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 22.0.0.2
gem5 compiled Mar 20 2023 15:13:00
gem5 started Mar 20 2023 15:53:25
gem5 executing on mnemosyne03.ecn.purdue.edu, pid 6188
command line: ./build/X86/gem5.fast -d ./parsec_results/parsec_noci_largemem_18GHz_500kB/100m/facesim/kite_small_noci/ configs/auto_top/auto_top_fs.py -I 100000000 --benchmark_parsec facesim -r 1 --checkpoint-dir ./parsec_checkpoints/largemem/facesim --router_map_file configs/topologies/paper_solutions/kite_small_noci.map --flat_vn_map_file configs/topologies/vn_maps/kite_small_noci_naive_hops.vn --flat_nr_map_file configs/topologies/nr_list/kite_small_noci_naive.nrl --topology FS_NoCI_EscapeVirtualNetworks --noi_routers 20 --noc_clk 1.8GHz --sys-clock 1.8GHz --ruby-clock 1.8GHz --noi_clk 3.6GHz --num-cpus 64 --mem_or_coh mem --num-dirs 16 --num-l2caches 64 --l2_size 500kB --num_chiplets 4 --mem-size 32GB --caches --ruby --network garnet --kernel parsec_disk_image/vmlinux-5.4.49 --disk-image parsec_disk_image/x86-parsec --cpu-type X86O3CPU --restore-with-cpu X86O3CPU --routing-algorithm 2 --use_escape_vns --vcs-per-vnet 10 --evn_deadlock_partition 1 --evn_n_deadlock_free 1 --evn_min_n_deadlock_free 9

info: Standard input is not a terminal, disabling listeners.
l1_caches(64)=[<m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b536a0>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b5c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b64710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b6e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b76710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b01710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b09710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b12710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b1b710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b24710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b2e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574b36710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574ac0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574ac8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574ad2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574ada710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574ae4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574aed710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574af5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a7f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a87710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a91710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a99710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574aa4710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574aac710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574ab6710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a3f710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a48710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a51710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a5a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a64710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a6c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a76710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749fe710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a07710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a10710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a19710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a23710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a2c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574a35710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749bd710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749c8710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749d0710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749d9710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749e3710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749ec710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749f5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f057497e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574987710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574990710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574998710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749a2710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749ab710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f05749b5710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f057493e710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574947710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574950710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574959710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574962710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f057496a710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574974710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f057497c710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f0574905710>, <m5.objects.L1Cache_Controller.L1Cache_Controller object at 0x7f057490e710>]
l2_caches(64)=[<m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574917400>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574917e48>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05749228d0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057492a358>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057492ada0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574933828>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057493c2b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057493ccf8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748c5780>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748cd208>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748cdc50>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748d66d8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748df160>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748dfba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748e8630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748f20b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748f2b00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748fb588>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748fbfd0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574884a58>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057488c4e0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057488cf28>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748959b0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057489e438>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057489ee80>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748a7908>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748b0390>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748b0dd8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748ba860>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748432e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574843d30>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057484c7b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574855240>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574855c88>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057485e710>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574867198>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574867be0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057486f668>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748790f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574879b38>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748025c0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057480c048>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057480ca90>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574815518>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574815f60>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057481d9e8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574826470>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574826eb8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057482f940>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05748383c8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574838e10>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05747c1898>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05747c9320>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05747c9d68>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05747d37f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05747dc278>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05747dccc0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05747e4748>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057589b0f0>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057589bba8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f05747f4630>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057477e0b8>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f057477eb00>, <m5.objects.L2Cache_Controller.L2Cache_Controller object at 0x7f0574786588>]
dirs(16)=[<m5.objects.Directory_Controller.Directory_Controller object at 0x7f0574786eb8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057478e128>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057478e358>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057478e588>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057478e7b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057478e9e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057478ec18>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057478ee48>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057479b0b8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057479b2e8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057479b518>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057479b748>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057479b978>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057479bba8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f057479bdd8>, <m5.objects.Directory_Controller.Directory_Controller object at 0x7f05747a6048>]
dmas(2)=[<m5.objects.DMA_Controller.DMA_Controller object at 0x7f057474df28>, <m5.objects.DMA_Controller.DMA_Controller object at 0x7f0574756588>]
others(0)=[]
ingesting configs/topologies/nr_list/kite_small_noci_naive.nrl
ingesting configs/topologies/vn_maps/kite_small_noci_naive_hops.vn
ingesting configs/topologies/paper_solutions/kite_small_noci.map
Running the simulation
Beginning X86O3CPU simulation
Later, None simulation
**** REAL SIMULATION ****
warn: Physical memory size specified is 32GB which is greater than 3GB.  Twice the number of memory controllers would be created.
warn: system.workload.acpi_description_table_pointer.rsdt adopting orphan SimObject param 'entries'
warn: No dot file generated. Please install pydot to generate the dot file and pdf.
build/X86/sim/simulate.cc:194: info: Entering event queue @ 40826279412000.  Starting simulation...
build/X86/mem/ruby/system/Sequencer.cc:613: warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files!
build/X86/dev/x86/pc.cc:117: warn: Don't know what interrupt to clear for console.
build/X86/sim/power_state.cc:106: warn: PowerState: Already in the requested power state, request ignored
build/X86/arch/x86/generated/exec-ns.cc.inc:27: warn: instruction 'verw_Mw_or_Rv' unimplemented
build/X86/arch/generic/debugfaults.hh:145: warn: MOVNTDQ: Ignoring non-temporal hint, modeling as cacheable!
Exiting @ tick 41185356235000 because a thread reached the max instruction count
