Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 25 20:02:43 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: Simeck_DUT/lfsr_change_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.613        0.000                      0                   90        0.172        0.000                      0                   90        3.020        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.613        0.000                      0                   78        0.172        0.000                      0                   78        3.020        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.690        0.000                      0                   12        0.433        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.613ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.828ns (25.504%)  route 2.419ns (74.496%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.406    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.456     5.862 r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=9, routed)           0.850     6.712    Simeck_DUT/INST_SERIAL_CNT/serial_cnt_out[0]
    SLICE_X39Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.836 r  Simeck_DUT/INST_SERIAL_CNT/temp_reg[15]_i_9/O
                         net (fo=2, routed)           0.440     7.276    Simeck_DUT/INST_A_KEY_REG/sel_1__2
    SLICE_X39Y54         LUT4 (Prop_lut4_I1_O)        0.124     7.400 r  Simeck_DUT/INST_A_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_srl32_i_1/O
                         net (fo=1, routed)           0.805     8.205    Simeck_DUT/INST_A_KEY_REG/xlnx_opt_KEY_INPUT_MUX_OUT_2
    SLICE_X40Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.329 r  Simeck_DUT/INST_A_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_srl32_i_1_3/O
                         net (fo=1, routed)           0.324     8.653    Simeck_DUT/INST_LEFT_KEY_REG/KEY_INPUT_MUX_OUT
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    Simeck_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         SRLC32E                                      r  Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/CLK
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X42Y54         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    13.266    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -8.653    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.704ns (26.001%)  route 2.004ns (73.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.706     6.572    Simeck_DUT/INST_SHORT_LFSR/out[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3/O
                         net (fo=2, routed)           0.670     7.365    Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.489 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1__0/O
                         net (fo=10, routed)          0.628     8.117    Simeck_DUT/INST_IS_LEFT_REG/IS_ce
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    12.953    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.792    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl10/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.704ns (26.001%)  route 2.004ns (73.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.706     6.572    Simeck_DUT/INST_SHORT_LFSR/out[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3/O
                         net (fo=2, routed)           0.670     7.365    Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.489 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1__0/O
                         net (fo=10, routed)          0.628     8.117    Simeck_DUT/INST_IS_LEFT_REG/IS_ce
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    12.953    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl10/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.792    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl10
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.704ns (26.001%)  route 2.004ns (73.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.706     6.572    Simeck_DUT/INST_SHORT_LFSR/out[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3/O
                         net (fo=2, routed)           0.670     7.365    Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.489 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1__0/O
                         net (fo=10, routed)          0.628     8.117    Simeck_DUT/INST_IS_RIGHT_REG/IS_ce
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    12.953    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.792    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.704ns (26.001%)  route 2.004ns (73.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.706     6.572    Simeck_DUT/INST_SHORT_LFSR/out[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3/O
                         net (fo=2, routed)           0.670     7.365    Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3_n_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.489 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1__0/O
                         net (fo=10, routed)          0.628     8.117    Simeck_DUT/INST_IS_RIGHT_REG/IS_ce
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    12.953    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y53         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.792    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.704ns (23.349%)  route 2.311ns (76.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.899     6.765    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/out[0]
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.889 f  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/temp_reg[15]_i_8/O
                         net (fo=2, routed)           0.883     7.771    Simeck_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[0]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.895 r  Simeck_DUT/INST_SERIAL_CNT/reg_internal[1]_i_1/O
                         net (fo=2, routed)           0.529     8.424    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/E[0]
    SLICE_X38Y51         FDPE                                         r  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y51         FDPE                                         r  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y51         FDPE (Setup_fdpe_C_CE)      -0.169    13.141    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.717ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.015ns  (logic 0.704ns (23.349%)  route 2.311ns (76.651%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.899     6.765    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/out[0]
    SLICE_X39Y52         LUT2 (Prop_lut2_I0_O)        0.124     6.889 f  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/temp_reg[15]_i_8/O
                         net (fo=2, routed)           0.883     7.771    Simeck_DUT/INST_SERIAL_CNT/FSM_sequential_current_state_reg[0]
    SLICE_X38Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.895 r  Simeck_DUT/INST_SERIAL_CNT/reg_internal[1]_i_1/O
                         net (fo=2, routed)           0.529     8.424    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/E[0]
    SLICE_X38Y51         FDCE                                         r  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y51         FDCE (Setup_fdce_C_CE)      -0.169    13.141    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                          -8.424    
  -------------------------------------------------------------------
                         slack                                  4.717    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 INST_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 1.133ns (36.507%)  route 1.971ns (63.493%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.740     5.408    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y55         FDCE (Prop_fdce_C_Q)         0.478     5.886 r  INST_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=8, routed)           0.875     6.761    INST_CNT/cnt_out_W[4]
    SLICE_X41Y55         LUT5 (Prop_lut5_I0_O)        0.329     7.090 r  INST_CNT/FSM_onehot_current_state[6]_i_2/O
                         net (fo=3, routed)           1.096     8.186    INST_CNT/R
    SLICE_X40Y55         LUT6 (Prop_lut6_I0_O)        0.326     8.512 r  INST_CNT/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     8.512    INST_CNT_n_1
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[5]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X40Y55         FDRE (Setup_fdre_C_D)        0.031    13.379    FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -8.512    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.704ns (29.687%)  route 1.667ns (70.313%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.706     6.572    Simeck_DUT/INST_SHORT_LFSR/out[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3/O
                         net (fo=2, routed)           0.445     7.140    Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.517     7.781    Simeck_DUT/INST_A_KEY_REG/KEY_REG_CE
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    12.953    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y54         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.792    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  5.011    

Slack (MET) :             5.011ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl10/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.704ns (29.687%)  route 1.667ns (70.313%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.706     6.572    Simeck_DUT/INST_SHORT_LFSR/out[0]
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3/O
                         net (fo=2, routed)           0.445     7.140    Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_3_n_0
    SLICE_X41Y52         LUT5 (Prop_lut5_I1_O)        0.124     7.264 r  Simeck_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.517     7.781    Simeck_DUT/INST_A_KEY_REG/KEY_REG_CE
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    12.953    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl10/CLK
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X38Y54         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.792    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl10
  -------------------------------------------------------------------
                         required time                         12.792    
                         arrival time                          -7.781    
  -------------------------------------------------------------------
                         slack                                  5.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (49.028%)  route 0.133ns (50.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.500    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.128     1.628 r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[15]/Q
                         net (fo=2, routed)           0.133     1.761    Simeck_DUT/INST_IS_RIGHT_REG/IS_right_reg_an1_out
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.015    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.589    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.148ns (47.764%)  route 0.162ns (52.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.498    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         FDRE                                         r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[11]/Q
                         net (fo=3, routed)           0.162     1.808    Simeck_DUT/INST_B_KEY_REG/KEY_REG_bn5_out
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.015    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl10/CLK
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.628    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl10
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.468%)  route 0.191ns (57.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.500    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X40Y54         FDRE                                         r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y54         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[15]/Q
                         net (fo=2, routed)           0.191     1.832    Simeck_DUT/INST_IS_LEFT_REG/IS_left_reg_bn1_out
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.015    Simeck_DUT/INST_IS_LEFT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.651    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.148ns (47.561%)  route 0.163ns (52.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.498    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.148     1.646 r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[11]/Q
                         net (fo=3, routed)           0.163     1.809    Simeck_DUT/INST_IS_RIGHT_REG/IS_right_reg_an5_out
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.015    Simeck_DUT/INST_IS_RIGHT_REG/clk_IBUF_BUFG
    SLICE_X38Y53         SRL16E                                       r  Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10/CLK
                         clock pessimism             -0.517     1.498    
    SLICE_X38Y53         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.628    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.816%)  route 0.144ns (43.184%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=12, routed)          0.144     1.784    INST_CNT/cnt_out_W[0]
    SLICE_X42Y55         LUT3 (Prop_lut3_I1_O)        0.048     1.832 r  INST_CNT/cnt_internal_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    INST_CNT/cnt_internal_value[2]_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.131     1.644    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.189ns (56.141%)  route 0.148ns (43.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=12, routed)          0.148     1.788    INST_CNT/cnt_out_W[0]
    SLICE_X42Y55         LUT5 (Prop_lut5_I1_O)        0.048     1.836 r  INST_CNT/cnt_internal_value[4]_i_1/O
                         net (fo=1, routed)           0.000     1.836    INST_CNT/cnt_internal_value[4]_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.131     1.644    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=12, routed)          0.144     1.784    INST_CNT/cnt_out_W[0]
    SLICE_X42Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.829 r  INST_CNT/cnt_internal_value[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    INST_CNT/cnt_internal_value[1]_i_1__0_n_0
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.120     1.633    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 INST_CNT/cnt_internal_value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.500    INST_CNT/clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDCE (Prop_fdce_C_Q)         0.141     1.641 r  INST_CNT/cnt_internal_value_reg[0]/Q
                         net (fo=12, routed)          0.148     1.788    INST_CNT/cnt_out_W[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I2_O)        0.045     1.833 r  INST_CNT/cnt_internal_value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.833    INST_CNT/cnt_internal_value[3]_i_1_n_0
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.121     1.634    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.627%)  route 0.188ns (53.373%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.588     1.500    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y54         FDRE                                         r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y54         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[15]/Q
                         net (fo=2, routed)           0.188     1.852    Simeck_DUT/INST_B_KEY_REG/KEY_REG_bn1_out
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.015    Simeck_DUT/INST_B_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[12]_srl3/CLK
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.643    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.814%)  route 0.213ns (60.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.498    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y54         FDRE                                         r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[15]/Q
                         net (fo=2, routed)           0.213     1.852    Simeck_DUT/INST_A_KEY_REG/KEY_REG_an1_out
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.015    Simeck_DUT/INST_A_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y54         SRL16E                                       r  Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/CLK
                         clock pessimism             -0.504     1.511    
    SLICE_X38Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.626    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X40Y55    FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X39Y55    FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y54    FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y54    FSM_onehot_current_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X41Y54    FSM_onehot_current_state_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y55    FSM_onehot_current_state_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X40Y55    FSM_onehot_current_state_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X43Y55    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         8.000       7.000      SLICE_X42Y55    INST_CNT/cnt_internal_value_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl10/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[1]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_B_KEY_REG/temp_reg_reg[1]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_LEFT_REG/temp_reg_reg[1]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[12]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y53    Simeck_DUT/INST_IS_RIGHT_REG/temp_reg_reg[1]_srl10/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y54    Simeck_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X38Y54    Simeck_DUT/INST_A_KEY_REG/temp_reg_reg[12]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.433ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.446%)  route 1.264ns (68.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.710     6.574    INST_CNT/out[6]
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.555     7.253    INST_CNT/cnt_rst_W
    SLICE_X43Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X43Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X43Y55         FDCE (Recov_fdce_C_CLR)     -0.405    12.943    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.446%)  route 1.264ns (68.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.710     6.574    INST_CNT/out[6]
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.555     7.253    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDCE (Recov_fdce_C_CLR)     -0.361    12.987    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.987    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.446%)  route 1.264ns (68.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.710     6.574    INST_CNT/out[6]
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.555     7.253    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDCE (Recov_fdce_C_CLR)     -0.361    12.987    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.987    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.446%)  route 1.264ns (68.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.710     6.574    INST_CNT/out[6]
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.555     7.253    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDCE (Recov_fdce_C_CLR)     -0.319    13.029    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.446%)  route 1.264ns (68.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.710     6.574    INST_CNT/out[6]
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.555     7.253    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDCE (Recov_fdce_C_CLR)     -0.319    13.029    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.844ns  (logic 0.580ns (31.446%)  route 1.264ns (68.554%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.408ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.740     5.408    clk_IBUF_BUFG
    SLICE_X40Y55         FDRE                                         r  FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDRE (Prop_fdre_C_Q)         0.456     5.864 f  FSM_onehot_current_state_reg[6]/Q
                         net (fo=3, routed)           0.710     6.574    INST_CNT/out[6]
    SLICE_X40Y55         LUT3 (Prop_lut3_I1_O)        0.124     6.698 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.555     7.253    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism              0.429    13.383    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y55         FDCE (Recov_fdce_C_CLR)     -0.319    13.029    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         13.029    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             6.078ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.456ns (31.198%)  route 1.006ns (68.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.006     6.871    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/out[0]
    SLICE_X38Y51         FDPE                                         f  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y51         FDPE                                         r  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y51         FDPE (Recov_fdpe_C_PRE)     -0.361    12.949    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  6.078    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.456ns (31.198%)  route 1.006ns (68.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          1.006     6.871    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/out[0]
    SLICE_X38Y51         FDCE                                         f  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.563    12.954    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
                         clock pessimism              0.391    13.345    
                         clock uncertainty           -0.035    13.310    
    SLICE_X38Y51         FDCE (Recov_fdce_C_CLR)     -0.319    12.991    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.991    
                         arrival time                          -6.871    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.456ns (34.511%)  route 0.865ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.865     6.731    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y53         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    12.953    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  6.173    

Slack (MET) :             6.173ns  (required time - arrival time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.321ns  (logic 0.456ns (34.511%)  route 0.865ns (65.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.741     5.409    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.456     5.865 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.865     6.731    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y53         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    12.953    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.391    13.344    
                         clock uncertainty           -0.035    13.309    
    SLICE_X39Y53         FDCE (Recov_fdce_C_CLR)     -0.405    12.904    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.904    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  6.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.284%)  route 0.259ns (64.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.501    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.259     1.900    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X38Y52         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     2.016    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.468    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.284%)  route 0.259ns (64.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.501    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.259     1.900    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X38Y52         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     2.016    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X38Y52         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X38Y52         FDCE (Remov_fdce_C_CLR)     -0.067     1.468    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.790%)  route 0.332ns (70.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.501    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.332     1.974    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y53         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.015    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.790%)  route 0.332ns (70.210%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.501    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.332     1.974    Simeck_DUT/INST_SERIAL_CNT/out[0]
    SLICE_X39Y53         FDCE                                         f  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     2.015    Simeck_DUT/INST_SERIAL_CNT/clk_IBUF_BUFG
    SLICE_X39Y53         FDCE                                         r  Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y53         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    Simeck_DUT/INST_SERIAL_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.544%)  route 0.337ns (64.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.498    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.143     1.782    INST_CNT/out[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.827 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.194     2.021    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.469    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.544%)  route 0.337ns (64.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.498    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.143     1.782    INST_CNT/out[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.827 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.194     2.021    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.469    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.544%)  route 0.337ns (64.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.498    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.143     1.782    INST_CNT/out[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.827 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.194     2.021    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.469    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.544%)  route 0.337ns (64.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.498    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.143     1.782    INST_CNT/out[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.827 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.194     2.021    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[4]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.469    INST_CNT/cnt_internal_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FSM_onehot_current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.544%)  route 0.337ns (64.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.498    clk_IBUF_BUFG
    SLICE_X39Y55         FDRE                                         r  FSM_onehot_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y55         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  FSM_onehot_current_state_reg[1]/Q
                         net (fo=4, routed)           0.143     1.782    INST_CNT/out[1]
    SLICE_X40Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.827 f  INST_CNT/cnt_internal_value[5]_i_3/O
                         net (fo=6, routed)           0.194     2.021    INST_CNT/cnt_rst_W
    SLICE_X42Y55         FDCE                                         f  INST_CNT/cnt_internal_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.858     2.017    INST_CNT/clk_IBUF_BUFG
    SLICE_X42Y55         FDCE                                         r  INST_CNT/cnt_internal_value_reg[5]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X42Y55         FDCE (Remov_fdce_C_CLR)     -0.067     1.469    INST_CNT/cnt_internal_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 Simeck_DUT/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.522%)  route 0.391ns (73.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.501    Simeck_DUT/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  Simeck_DUT/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.642 f  Simeck_DUT/FSM_sequential_current_state_reg[0]/Q
                         net (fo=24, routed)          0.391     2.032    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/out[0]
    SLICE_X38Y51         FDCE                                         f  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     2.016    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y51         FDCE                                         r  Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]/C
                         clock pessimism             -0.481     1.535    
    SLICE_X38Y51         FDCE (Remov_fdce_C_CLR)     -0.067     1.468    Simeck_DUT/INST_END_ENCRYPT_SHIFT_REG/reg_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.565    





