{
  "module_name": "rtl819x_HT.h",
  "hash_id": "c4ad2a444a8d16676fdcba39388d1024e401617abcd7518108b2fc21914716d6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/staging/rtl8192u/ieee80211/rtl819x_HT.h",
  "human_readable_source": " \n#ifndef _RTL819XU_HTTYPE_H_\n#define _RTL819XU_HTTYPE_H_\n\n \n\n \n#define MIMO_PS_STATIC\t\t\t\t0\n\n \n#define HTCLNG\t4\n\n \nenum ht_channel_width {\n\tHT_CHANNEL_WIDTH_20 = 0,\n\tHT_CHANNEL_WIDTH_20_40 = 1,\n};\n\n \nenum ht_extension_chan_offset {\n\tHT_EXTCHNL_OFFSET_NO_EXT = 0,\n\tHT_EXTCHNL_OFFSET_UPPER = 1,\n\tHT_EXTCHNL_OFFSET_NO_DEF = 2,\n\tHT_EXTCHNL_OFFSET_LOWER = 3,\n};\n\nstruct ht_capability_ele {\n\t\n\tu8\tAdvCoding:1;\n\tu8\tChlWidth:1;\n\tu8\tMimoPwrSave:2;\n\tu8\tGreenField:1;\n\tu8\tShortGI20Mhz:1;\n\tu8\tShortGI40Mhz:1;\n\tu8\tTxSTBC:1;\n\tu8\tRxSTBC:2;\n\tu8\tDelayBA:1;\n\tu8\tMaxAMSDUSize:1;\n\tu8\tDssCCk:1;\n\tu8\tPSMP:1;\n\tu8\tRsvd1:1;\n\tu8\tLSigTxopProtect:1;\n\n\t\n\tu8\tMaxRxAMPDUFactor:2;\n\tu8\tMPDUDensity:3;\n\tu8\tRsvd2:3;\n\n\t\n\tu8\tMCS[16];\n\n\t\n\tu16\tExtHTCapInfo;\n\n\t\n\tu8\tTxBFCap[4];\n\n\t\n\tu8\tASCap;\n\n} __packed;\n\n \ntypedef struct _HT_INFORMATION_ELE {\n\tu8\tControlChl;\n\n\tu8\tExtChlOffset:2;\n\tu8\tRecommemdedTxWidth:1;\n\tu8\tRIFS:1;\n\tu8\tPSMPAccessOnly:1;\n\tu8\tSrvIntGranularity:3;\n\n\tu8\tOptMode:2;\n\tu8\tNonGFDevPresent:1;\n\tu8\tRevd1:5;\n\tu8\tRevd2:8;\n\n\tu8\tRsvd3:6;\n\tu8\tDualBeacon:1;\n\tu8\tDualCTSProtect:1;\n\n\tu8\tSecondaryBeacon:1;\n\tu8\tLSigTxopProtectFull:1;\n\tu8\tPcoActive:1;\n\tu8\tPcoPhase:1;\n\tu8\tRsvd4:4;\n\n\tu8\tBasicMSC[16];\n} __attribute__ ((packed)) HT_INFORMATION_ELE, *PHT_INFORMATION_ELE;\n\ntypedef enum _HT_SPEC_VER {\n\tHT_SPEC_VER_IEEE = 0,\n\tHT_SPEC_VER_EWC = 1,\n} HT_SPEC_VER, *PHT_SPEC_VER;\n\ntypedef enum _HT_AGGRE_MODE_E {\n\tHT_AGG_AUTO = 0,\n\tHT_AGG_FORCE_ENABLE = 1,\n\tHT_AGG_FORCE_DISABLE = 2,\n} HT_AGGRE_MODE_E, *PHT_AGGRE_MODE_E;\n\n \ntypedef struct _RT_HIGH_THROUGHPUT {\n\tu8\t\t\t\tbEnableHT;\n\tu8\t\t\t\tbCurrentHTSupport;\n\n\tu8\t\t\t\tbRegBW40MHz;\t\t\t\t\n\tu8\t\t\t\tbCurBW40MHz;\t\t\t\t\n\n\tu8\t\t\t\tbRegShortGI40MHz;\t\t\t\n\tu8\t\t\t\tbCurShortGI40MHz;\t\t\t\n\n\tu8\t\t\t\tbRegShortGI20MHz;\t\t\t\n\tu8\t\t\t\tbCurShortGI20MHz;\t\t\t\n\n\tu8\t\t\t\tbRegSuppCCK;\t\t\t\t\n\tu8\t\t\t\tbCurSuppCCK;\t\t\t\t\n\n\t\n\tHT_SPEC_VER\t\t\tePeerHTSpecVer;\n\n\t\n\tstruct ht_capability_ele\tSelfHTCap;\t\t\n\tHT_INFORMATION_ELE\tSelfHTInfo;\t\t\n\n\t\n\tu8\t\t\t\tPeerHTCapBuf[32];\n\tu8\t\t\t\tPeerHTInfoBuf[32];\n\n\t\n\tu8\t\t\t\tbAMSDU_Support;\t\t\t\n\tu16\t\t\t\tnAMSDU_MaxSize;\t\t\t\n\tu8\t\t\t\tbCurrent_AMSDU_Support;\t\n\tu16\t\t\t\tnCurrent_AMSDU_MaxSize;\t\n\n\t\n\tu8\t\t\t\tbAMPDUEnable;\t\t\t\t\n\tu8\t\t\t\tbCurrentAMPDUEnable;\t\t\n\tu8\t\t\t\tAMPDU_Factor;\t\t\t\t\n\tu8\t\t\t\tCurrentAMPDUFactor;\t\t\n\tu8\t\t\t\tMPDU_Density;\t\t\t\t\n\tu8\t\t\t\tCurrentMPDUDensity;\t\t\t\n\n\t\n\tHT_AGGRE_MODE_E\tForcedAMPDUMode;\n\tu8\t\t\t\tForcedAMPDUFactor;\n\tu8\t\t\t\tForcedMPDUDensity;\n\n\t\n\tHT_AGGRE_MODE_E\tForcedAMSDUMode;\n\tu16\t\t\t\tForcedAMSDUMaxSize;\n\n\tu8\t\t\t\tbForcedShortGI;\n\n\tu8\t\t\t\tCurrentOpMode;\n\n\t\n\tu8\t\t\t\tSelfMimoPs;\n\tu8\t\t\t\tPeerMimoPs;\n\n\t\n\tenum ht_extension_chan_offset\tCurSTAExtChnlOffset;\n\tu8\t\t\t\tbCurTxBW40MHz;\t\n\tu8\t\t\t\tPeerBandwidth;\n\n\t\n\tu8\t\t\t\tbSwBwInProgress;\n\tu8\t\t\t\tSwBwStep;\n\t\n\n\t\n\tu8\t\t\t\tbRegRT2RTAggregation;\n\tu8\t\t\t\tbCurrentRT2RTAggregation;\n\tu8\t\t\t\tbCurrentRT2RTLongSlotTime;\n\tu8\t\t\t\tszRT2RTAggBuffer[10];\n\n\t\n\tu8\t\t\t\tbRegRxReorderEnable;\n\tu8\t\t\t\tbCurRxReorderEnable;\n\tu8\t\t\t\tRxReorderWinSize;\n\tu8\t\t\t\tRxReorderPendingTime;\n\tu16\t\t\t\tRxReorderDropCounter;\n\n#ifdef USB_TX_DRIVER_AGGREGATION_ENABLE\n\tu8\t\t\t\tUsbTxAggrNum;\n#endif\n#ifdef USB_RX_AGGREGATION_SUPPORT\n\tu8\t\t\t\tUsbRxFwAggrEn;\n\tu8\t\t\t\tUsbRxFwAggrPageNum;\n\tu8\t\t\t\tUsbRxFwAggrPacketNum;\n\tu8\t\t\t\tUsbRxFwAggrTimeout;\n#endif\n\n\t\n\tu8\t\t\t\tbIsPeerBcm;\n\n\t\n\tu8\t\t\t\tIOTPeer;\n\tu32\t\t\t\tIOTAction;\n} __attribute__ ((packed)) RT_HIGH_THROUGHPUT, *PRT_HIGH_THROUGHPUT;\n\n \ntypedef struct _BSS_HT {\n\tu8\t\t\t\tbdSupportHT;\n\n\t\n\tu8\t\t\t\t\tbdHTCapBuf[32];\n\tu16\t\t\t\t\tbdHTCapLen;\n\tu8\t\t\t\t\tbdHTInfoBuf[32];\n\tu16\t\t\t\t\tbdHTInfoLen;\n\n\tHT_SPEC_VER\t\t\t\tbdHTSpecVer;\n\t\n\t\n\n\tu8\t\t\t\t\tbdRT2RTAggregation;\n\tu8\t\t\t\t\tbdRT2RTLongSlotTime;\n} __attribute__ ((packed)) BSS_HT, *PBSS_HT;\n\nextern u8 MCS_FILTER_ALL[16];\nextern u8 MCS_FILTER_1SS[16];\n\n \n#define PICK_RATE(_nLegacyRate, _nMcsRate)\t\\\n\t\t(_nMcsRate == 0) ? (_nLegacyRate & 0x7f) : (_nMcsRate)\n \n#define\tLEGACY_WIRELESS_MODE\tIEEE_MODE_MASK\n\n#define CURRENT_RATE(WirelessMode, LegacyRate, HTRate)           \\\n\t\t((WirelessMode & (LEGACY_WIRELESS_MODE)) != 0) ? \\\n\t\t\t(LegacyRate) :                           \\\n\t\t\t(PICK_RATE(LegacyRate, HTRate))\n\n\n#define\tRATE_ADPT_1SS_MASK\t\t0xFF\n#define\tRATE_ADPT_2SS_MASK\t\t0xF0 \n#define\tRATE_ADPT_MCS32_MASK\t\t0x01\n\n#define\t\tIS_11N_MCS_RATE(rate)\t\t(rate & 0x80)\n\ntypedef enum _HT_AGGRE_SIZE {\n\tHT_AGG_SIZE_8K = 0,\n\tHT_AGG_SIZE_16K = 1,\n\tHT_AGG_SIZE_32K = 2,\n\tHT_AGG_SIZE_64K = 3,\n} HT_AGGRE_SIZE_E, *PHT_AGGRE_SIZE_E;\n\n \ntypedef enum _HT_IOT_PEER {\n\tHT_IOT_PEER_UNKNOWN = 0,\n\tHT_IOT_PEER_REALTEK = 1,\n\tHT_IOT_PEER_BROADCOM = 2,\n\tHT_IOT_PEER_RALINK = 3,\n\tHT_IOT_PEER_ATHEROS = 4,\n\tHT_IOT_PEER_CISCO = 5,\n\tHT_IOT_PEER_MAX = 6\n} HT_IOT_PEER_E, *PHTIOT_PEER_E;\n\n \ntypedef enum _HT_IOT_ACTION {\n\tHT_IOT_ACT_TX_USE_AMSDU_4K = 0x00000001,\n\tHT_IOT_ACT_TX_USE_AMSDU_8K = 0x00000002,\n\tHT_IOT_ACT_DISABLE_MCS14 = 0x00000004,\n\tHT_IOT_ACT_DISABLE_MCS15 = 0x00000008,\n\tHT_IOT_ACT_DISABLE_ALL_2SS = 0x00000010,\n\tHT_IOT_ACT_DISABLE_EDCA_TURBO = 0x00000020,\n\tHT_IOT_ACT_MGNT_USE_CCK_6M = 0x00000040,\n\tHT_IOT_ACT_CDD_FSYNC = 0x00000080,\n\tHT_IOT_ACT_PURE_N_MODE = 0x00000100,\n\tHT_IOT_ACT_FORCED_CTS2SELF = 0x00000200,\n} HT_IOT_ACTION_E, *PHT_IOT_ACTION_E;\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}