# Unconnected Input Ports
# Format: instance_name.port_name
# Generated by Verilog Wrapper Generator

counter1.enable
cpu1.cache_ready
cpu1.uart_rx_data[7:0]
cpu1.uart_rx_valid
