# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v failed with 2 errors.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 1 failed with 2 errors.
# Compile of rom.v failed with 2 errors.
# Compile of rom.v was successful.
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 18:36:22 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint sim:/riscv_single_cycle_testbench/*
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/shifted_address
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/address
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction_memory/rom_data
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
# Compile of rom.v was successful.
# Compile of datapath.v was successful.
# Compile of controller.v was successful.
# Compile of register.v was successful.
# Compile of rom.v was successful.
# Compile of memory.v was successful.
# Compile of alu.v was successful.
# Compile of adder.v was successful.
# Compile of immediate_extender.v was successful.
# Compile of multiplexer.v was successful.
# Compile of register_file.v was successful.
# Compile of controller_alu.v was successful.
# Compile of controller_main.v was successful.
# Compile of controller_pc_source.v was successful.
# Compile of riscv_single_cycle.v was successful.
# Compile of riscv_single_cycle_testbench.v was successful.
# 15 compiles, 0 failed with no errors.
quit -sim
# End time: 18:38:13 on Nov 29,2024, Elapsed time: 0:01:51
# Errors: 0, Warnings: 7
vsim -gui work.riscv_single_cycle_testbench
# vsim -gui work.riscv_single_cycle_testbench 
# Start time: 18:38:23 on Nov 29,2024
# Loading work.riscv_single_cycle_testbench
# Loading work.riscv_single_cycle
# Loading work.datapath
# Loading work.register
# Loading work.rom
# Loading work.register_file
# Loading work.multiplexer
# Loading work.alu
# Loading work.memory
# Loading work.immediate_extender
# Loading work.adder
# Loading work.controller
# Loading work.controller_main
# Loading work.controller_pc_source
# Loading work.controller_alu
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'alu_op'. The port definition is at: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller_alu.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench/rsc/controller_instance/ca File: C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/controller.v Line: 59
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/clk \
sim:/riscv_single_cycle_testbench/reset
add wave -position insertpoint  \
sim:/riscv_single_cycle_testbench/rsc/datapath_instance/instruction
run -all
# ** Note: $stop    : C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v(21)
#    Time: 1150 ps  Iteration: 0  Instance: /riscv_single_cycle_testbench
# Break in Module riscv_single_cycle_testbench at C:/Users/Lenovo/Desktop/T5/ComputerArchitecture/computer-architecture/CAs/CA2/single-cycle/code/riscv_single_cycle_testbench.v line 21
