// Seed: 1338052403
module module_0 (
    input uwire id_0,
    input wand  id_1,
    input wor   id_2
);
  id_4 :
  assert property (@(posedge 1) id_2)
  else id_4 = -1'b0;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1
    , id_22,
    output wire id_2,
    input supply1 id_3,
    input wor id_4,
    output wire id_5,
    input supply0 id_6,
    output uwire id_7,
    output tri id_8,
    output wand id_9,
    input wire id_10
    , id_23,
    input supply1 id_11,
    input tri1 id_12
    , id_24,
    input tri0 id_13,
    input supply0 id_14,
    output tri id_15,
    input supply1 id_16,
    output tri id_17,
    output tri1 id_18,
    output wor id_19,
    input uwire id_20
);
  logic [-1 : -1] id_25 = id_6;
  module_0 modCall_1 (
      id_20,
      id_1,
      id_3
  );
endmodule
