// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Int32, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=256, blocks_per_sm=4

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE // -- Begin function _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2668[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception12689[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE
.visible .entry _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0[16],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8[32]
)
.reqntid 256, 1, 1
.minnctapersm 4
{
	.reg .pred 	%p<245>;
	.reg .b16 	%rs<96>;
	.reg .b32 	%r<1365>;
	.reg .f32 	%f<775>;
	.reg .b64 	%rd<261>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r147, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd46, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r148, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r148, 73983;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L10
	ld.param.u64 	%rd63, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_8];
	ld.param.u64 	%rd47, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	shl.b32 	%r3, %r2, 8;
	mov.u32 	%r4, %tid.y;
	shl.b32 	%r5, %r4, 5;
	or.b32  	%r149, %r3, %r1;
	or.b32  	%r150, %r149, %r5;
	mul.wide.u32 	%rd69, %r150, 4;
	add.s64 	%rd4, %rd63, %rd69;
	mov.u32 	%r151, 1;
	st.global.u32 	[%rd4], %r151;
	ld.global.u32 	%r6, [%rd47];
	setp.lt.s32 	%p2, %r6, 0;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L204
	ld.param.u64 	%rd51, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_2];
	ld.global.u32 	%r7, [%rd51];
	setp.lt.s32 	%p3, %r7, %r6;
	setp.gt.s32 	%p4, %r7, 16384;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L214
	ld.param.u64 	%rd55, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_3];
	ld.global.u32 	%r8, [%rd55];
	sub.s32 	%r152, %r7, %r6;
	and.b32  	%r153, %r152, 255;
	setp.ne.s32 	%p6, %r153, 0;
	setp.lt.s32 	%p7, %r8, 0;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L220
	ld.param.u64 	%rd59, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_4];
	ld.global.u32 	%r9, [%rd59];
	setp.lt.s32 	%p9, %r9, %r8;
	setp.gt.s32 	%p10, %r9, 2048;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L230
	sub.s32 	%r154, %r9, %r8;
	add.s32 	%r155, %r154, 3;
	and.b32  	%r156, %r155, 31;
	setp.eq.s32 	%p12, %r156, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %pass143
	and.b32  	%r97, %r1, 3;
	or.b32  	%r98, %r97, 4;
	mov.f32 	%f145, 0f40000000;
	mov.f32 	%f146, 0f41F80000;
	div.approx.f32 	%f124, %f146, %f145;
	cvt.rn.f32.s32 	%f147, %r97;
	sub.f32 	%f148, %f147, %f124;
	mov.f32 	%f177, 0f41000000;
	div.approx.f32 	%f126, %f148, %f177;
	setp.ne.f32 	%p18, %f126, 0f00000000;
	mov.f32 	%f750, 0f3F800000;
	mov.f32 	%f743, %f750;
	@%p18 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_10;
$L__BB0_9:                              // %L504
	sin.approx.f32 	%f178, %f126;
	div.approx.f32 	%f743, %f178, %f126;
$L__BB0_10:                             // %L507
	cvt.rn.f32.s32 	%f181, %r98;
	sub.f32 	%f182, %f181, %f124;
	div.approx.f32 	%f5, %f182, %f177;
	setp.eq.f32 	%p24, %f5, 0f00000000;
	mov.f32 	%f744, %f750;
	@%p24 bra 	$L__BB0_12;
// %bb.11:                              // %L524
	sin.approx.f32 	%f212, %f5;
	div.approx.f32 	%f744, %f212, %f5;
$L__BB0_12:                             // %L527
	or.b32  	%r177, %r97, 8;
	or.b32  	%r11, %r97, 12;
	cvt.rn.f32.s32 	%f216, %r177;
	sub.f32 	%f217, %f216, %f124;
	div.approx.f32 	%f9, %f217, %f177;
	setp.eq.f32 	%p30, %f9, 0f00000000;
	mov.f32 	%f745, %f750;
	@%p30 bra 	$L__BB0_14;
// %bb.13:                              // %L606
	sin.approx.f32 	%f247, %f9;
	div.approx.f32 	%f745, %f247, %f9;
$L__BB0_14:                             // %L609
	cvt.rn.f32.s32 	%f250, %r11;
	sub.f32 	%f251, %f250, %f124;
	div.approx.f32 	%f14, %f251, %f177;
	setp.eq.f32 	%p36, %f14, 0f00000000;
	mov.f32 	%f746, %f750;
	@%p36 bra 	$L__BB0_16;
// %bb.15:                              // %L626
	sin.approx.f32 	%f281, %f14;
	div.approx.f32 	%f746, %f281, %f14;
$L__BB0_16:                             // %L629
	or.b32  	%r195, %r97, 16;
	or.b32  	%r13, %r97, 20;
	cvt.rn.f32.s32 	%f285, %r195;
	sub.f32 	%f286, %f285, %f124;
	div.approx.f32 	%f18, %f286, %f177;
	setp.eq.f32 	%p42, %f18, 0f00000000;
	mov.f32 	%f747, %f750;
	@%p42 bra 	$L__BB0_18;
// %bb.17:                              // %L708
	sin.approx.f32 	%f316, %f18;
	div.approx.f32 	%f747, %f316, %f18;
$L__BB0_18:                             // %L711
	cvt.rn.f32.s32 	%f319, %r13;
	sub.f32 	%f320, %f319, %f124;
	div.approx.f32 	%f23, %f320, %f177;
	setp.eq.f32 	%p48, %f23, 0f00000000;
	mov.f32 	%f748, %f750;
	@%p48 bra 	$L__BB0_20;
// %bb.19:                              // %L728
	sin.approx.f32 	%f350, %f23;
	div.approx.f32 	%f748, %f350, %f23;
$L__BB0_20:                             // %L731
	or.b32  	%r213, %r97, 24;
	or.b32  	%r15, %r1, 28;
	cvt.rn.f32.s32 	%f354, %r213;
	sub.f32 	%f355, %f354, %f124;
	div.approx.f32 	%f27, %f355, %f177;
	setp.eq.f32 	%p54, %f27, 0f00000000;
	mov.f32 	%f749, %f750;
	@%p54 bra 	$L__BB0_22;
// %bb.21:                              // %L810
	sin.approx.f32 	%f385, %f27;
	div.approx.f32 	%f749, %f385, %f27;
$L__BB0_22:                             // %L813
	cvt.rn.f32.s32 	%f388, %r15;
	sub.f32 	%f389, %f388, %f124;
	div.approx.f32 	%f32, %f389, %f177;
	setp.eq.f32 	%p60, %f32, 0f00000000;
	@%p60 bra 	$L__BB0_24;
// %bb.23:                              // %L830
	sin.approx.f32 	%f419, %f32;
	div.approx.f32 	%f750, %f419, %f32;
$L__BB0_24:                             // %L833
	mul.lo.s32 	%r17, %r97, 7;
	cvt.rn.f32.s32 	%f422, %r17;
	div.approx.f32 	%f35, %f422, %f177;
	abs.f32 	%f753, %f35;
	setp.lt.f32 	%p61, %f753, 0f40000000;
	@%p61 bra 	$L__BB0_36;
// %bb.25:
	setp.gtu.f32 	%p62, %f753, 0f4B800000;
	@%p62 bra 	$L__BB0_32;
	bra.uni 	$L__BB0_26;
$L__BB0_32:
	mov.b32 	%r19, %f753;
	and.b32  	%r231, %r19, 8388607;
	or.b32  	%r1344, %r231, 1065353216;
	mov.b32 	%f752, %r1344;
	add.s32 	%r232, %r19, -1073741824;
	and.b32  	%r1345, %r232, -8388608;
	setp.eq.s32 	%p68, %r1345, 0;
	@%p68 bra 	$L__BB0_35;
// %bb.33:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f433, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f432,%f433;
	// end inline asm
$L__BB0_34:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r233, %r1345, 192937984;
	add.s32 	%r234, %r1344, %r233;
	mov.b32 	%f434, %r234;
	mul.f32 	%f435, %f432, %f434;
	sub.f32 	%f436, %f434, %f435;
	fma.rn.f32 	%f437, %f436, %f432, %f435;
	sub.f32 	%f438, %f434, %f437;
	fma.rz.f32 	%f439, %f438, %f432, %f437;
	cvt.rzi.f32.f32 	%f440, %f439;
	sub.f32 	%f752, %f434, %f440;
	sub.s32 	%r1345, %r1345, %r233;
	mov.b32 	%r1344, %f752;
	setp.ne.s32 	%p69, %r1345, 0;
	setp.ne.s32 	%p70, %r1344, 0;
	and.pred  	%p71, %p69, %p70;
	@%p71 bra 	$L__BB0_34;
$L__BB0_35:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p72, %r19, 2139095039;
	selp.f32 	%f441, 0f7FFFFFFF, 0f4B800000, %p72;
	mul.f32 	%f442, %f752, 0f34000000;
	mul.f32 	%f753, %f441, %f442;
	bra.uni 	$L__BB0_36;
$L__BB0_26:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f425, %f753, %f145;
	cvt.rzi.f32.f32 	%f751, %f425;
	fma.rn.f32 	%f38, %f751, 0fC0000000, %f753;
	mov.b32 	%r18, %f38;
	setp.lt.u32 	%p63, %r18, 1073741824;
	@%p63 bra 	$L__BB0_31;
// %bb.27:
	setp.lt.u32 	%p64, %r18, -2147483647;
	@%p64 bra 	$L__BB0_29;
// %bb.28:
	add.f32 	%f430, %f751, 0fBF800000;
	setp.lt.f32 	%p67, %f38, 0fC0000000;
	add.f32 	%f431, %f430, 0fBF800000;
	selp.f32 	%f751, %f431, %f430, %p67;
	bra.uni 	$L__BB0_31;
$L__BB0_29:
	add.f32 	%f751, %f751, 0f3F800000;
	setp.ltu.f32 	%p65, %f38, 0f40800000;
	@%p65 bra 	$L__BB0_31;
// %bb.30:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f426, %f751, 0f3F800000;
	fma.rn.f32 	%f428, %f145, 0fC0400000, %f38;
	setp.ge.f32 	%p66, %f428, 0f00000000;
	add.f32 	%f429, %f426, 0f3F800000;
	selp.f32 	%f751, %f429, %f426, %p66;
$L__BB0_31:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f753, %f751, 0fC0000000, %f753;
$L__BB0_36:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f443, %f753;
	setp.gtu.f32 	%p73, %f443, 0f7F800000;
	@%p73 bra 	$L__BB0_38;
// %bb.37:
	mov.b32 	%r235, %f35;
	and.b32  	%r236, %r235, -2147483648;
	mov.b32 	%r237, %f753;
	or.b32  	%r238, %r236, %r237;
	mov.b32 	%f753, %r238;
$L__BB0_38:                             // %__nv_fmodf.exit
	add.s32 	%r247, %r17, 28;
	cvt.rn.f32.s32 	%f474, %r247;
	div.approx.f32 	%f54, %f474, %f177;
	abs.f32 	%f757, %f54;
	setp.lt.f32 	%p81, %f757, 0f40000000;
	@%p81 bra 	$L__BB0_50;
// %bb.39:
	setp.gtu.f32 	%p82, %f757, 0f4B800000;
	@%p82 bra 	$L__BB0_46;
	bra.uni 	$L__BB0_40;
$L__BB0_46:
	mov.b32 	%r27, %f757;
	and.b32  	%r248, %r27, 8388607;
	or.b32  	%r1346, %r248, 1065353216;
	mov.b32 	%f756, %r1346;
	add.s32 	%r249, %r27, -1073741824;
	and.b32  	%r1347, %r249, -8388608;
	setp.eq.s32 	%p88, %r1347, 0;
	@%p88 bra 	$L__BB0_49;
// %bb.47:                              // %__nv_fmaf_rn.exit4.i.i.i598.preheader
	mov.f32 	%f485, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f484,%f485;
	// end inline asm
$L__BB0_48:                             // %__nv_fmaf_rn.exit4.i.i.i598
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r250, %r1347, 192937984;
	add.s32 	%r251, %r1346, %r250;
	mov.b32 	%f486, %r251;
	mul.f32 	%f487, %f484, %f486;
	sub.f32 	%f488, %f486, %f487;
	fma.rn.f32 	%f489, %f488, %f484, %f487;
	sub.f32 	%f490, %f486, %f489;
	fma.rz.f32 	%f491, %f490, %f484, %f489;
	cvt.rzi.f32.f32 	%f492, %f491;
	sub.f32 	%f756, %f486, %f492;
	sub.s32 	%r1347, %r1347, %r250;
	mov.b32 	%r1346, %f756;
	setp.ne.s32 	%p89, %r1347, 0;
	setp.ne.s32 	%p90, %r1346, 0;
	and.pred  	%p91, %p89, %p90;
	@%p91 bra 	$L__BB0_48;
$L__BB0_49:                             // %__internal_fmodf_slowpath_mod.exit.i.i600
	setp.gt.u32 	%p92, %r27, 2139095039;
	selp.f32 	%f493, 0f7FFFFFFF, 0f4B800000, %p92;
	mul.f32 	%f494, %f756, 0f34000000;
	mul.f32 	%f757, %f493, %f494;
	bra.uni 	$L__BB0_50;
$L__BB0_40:                             // %__nv_fast_fdividef.exit.i.i.i577
	div.approx.f32 	%f477, %f757, %f145;
	cvt.rzi.f32.f32 	%f755, %f477;
	fma.rn.f32 	%f57, %f755, 0fC0000000, %f757;
	mov.b32 	%r26, %f57;
	setp.lt.u32 	%p83, %r26, 1073741824;
	@%p83 bra 	$L__BB0_45;
// %bb.41:
	setp.lt.u32 	%p84, %r26, -2147483647;
	@%p84 bra 	$L__BB0_43;
// %bb.42:
	add.f32 	%f482, %f755, 0fBF800000;
	setp.lt.f32 	%p87, %f57, 0fC0000000;
	add.f32 	%f483, %f482, 0fBF800000;
	selp.f32 	%f755, %f483, %f482, %p87;
	bra.uni 	$L__BB0_45;
$L__BB0_43:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p85, %f57, 0f40800000;
	@%p85 bra 	$L__BB0_45;
// %bb.44:                              // %__nv_fmaf_rn.exit.i.i.i581
	add.f32 	%f478, %f755, 0f3F800000;
	fma.rn.f32 	%f480, %f145, 0fC0400000, %f57;
	setp.ge.f32 	%p86, %f480, 0f00000000;
	add.f32 	%f481, %f478, 0f3F800000;
	selp.f32 	%f755, %f481, %f478, %p86;
$L__BB0_45:                             // %__internal_fmodf_fastpath_quot.exit.i.i584
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_50:                             // %__internal_fmodf_kernel.exit.i603
	shr.u32 	%r96, %r1, 1;
	abs.f32 	%f495, %f757;
	setp.gtu.f32 	%p93, %f495, 0f7F800000;
	@%p93 bra 	$L__BB0_52;
// %bb.51:
	mov.b32 	%r252, %f54;
	and.b32  	%r253, %r252, -2147483648;
	mov.b32 	%r254, %f757;
	or.b32  	%r255, %r253, %r254;
	mov.b32 	%f757, %r255;
$L__BB0_52:                             // %__nv_fmodf.exit604
	bfe.u32 	%r270, %r1, 2, 1;
	shr.u32 	%r36, %r1, 3;
	and.b32  	%r37, %r36, 2;
	or.b32  	%r271, %r270, %r37;
	and.b32  	%r38, %r96, 4;
	or.b32  	%r39, %r271, %r38;
	mul.lo.s32 	%r272, %r97, %r39;
	shl.b32 	%r273, %r272, 1;
	neg.s32 	%r274, %r273;
	cvt.rn.f32.s32 	%f528, %r274;
	div.approx.f32 	%f71, %f528, %f177;
	abs.f32 	%f761, %f71;
	setp.lt.f32 	%p101, %f761, 0f40000000;
	@%p101 bra 	$L__BB0_64;
// %bb.53:
	setp.gtu.f32 	%p102, %f761, 0f4B800000;
	@%p102 bra 	$L__BB0_60;
	bra.uni 	$L__BB0_54;
$L__BB0_60:
	mov.b32 	%r41, %f761;
	and.b32  	%r275, %r41, 8388607;
	or.b32  	%r1348, %r275, 1065353216;
	mov.b32 	%f760, %r1348;
	add.s32 	%r276, %r41, -1073741824;
	and.b32  	%r1349, %r276, -8388608;
	setp.eq.s32 	%p108, %r1349, 0;
	@%p108 bra 	$L__BB0_63;
// %bb.61:                              // %__nv_fmaf_rn.exit4.i.i.i629.preheader
	mov.f32 	%f539, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f538,%f539;
	// end inline asm
$L__BB0_62:                             // %__nv_fmaf_rn.exit4.i.i.i629
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r277, %r1349, 192937984;
	add.s32 	%r278, %r1348, %r277;
	mov.b32 	%f540, %r278;
	mul.f32 	%f541, %f538, %f540;
	sub.f32 	%f542, %f540, %f541;
	fma.rn.f32 	%f543, %f542, %f538, %f541;
	sub.f32 	%f544, %f540, %f543;
	fma.rz.f32 	%f545, %f544, %f538, %f543;
	cvt.rzi.f32.f32 	%f546, %f545;
	sub.f32 	%f760, %f540, %f546;
	sub.s32 	%r1349, %r1349, %r277;
	mov.b32 	%r1348, %f760;
	setp.ne.s32 	%p109, %r1349, 0;
	setp.ne.s32 	%p110, %r1348, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_62;
$L__BB0_63:                             // %__internal_fmodf_slowpath_mod.exit.i.i631
	setp.gt.u32 	%p112, %r41, 2139095039;
	selp.f32 	%f547, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f548, %f760, 0f34000000;
	mul.f32 	%f761, %f547, %f548;
	bra.uni 	$L__BB0_64;
$L__BB0_54:                             // %__nv_fast_fdividef.exit.i.i.i608
	div.approx.f32 	%f531, %f761, %f145;
	cvt.rzi.f32.f32 	%f759, %f531;
	fma.rn.f32 	%f74, %f759, 0fC0000000, %f761;
	mov.b32 	%r40, %f74;
	setp.lt.u32 	%p103, %r40, 1073741824;
	@%p103 bra 	$L__BB0_59;
// %bb.55:
	setp.lt.u32 	%p104, %r40, -2147483647;
	@%p104 bra 	$L__BB0_57;
// %bb.56:
	add.f32 	%f536, %f759, 0fBF800000;
	setp.lt.f32 	%p107, %f74, 0fC0000000;
	add.f32 	%f537, %f536, 0fBF800000;
	selp.f32 	%f759, %f537, %f536, %p107;
	bra.uni 	$L__BB0_59;
$L__BB0_57:
	add.f32 	%f759, %f759, 0f3F800000;
	setp.ltu.f32 	%p105, %f74, 0f40800000;
	@%p105 bra 	$L__BB0_59;
// %bb.58:                              // %__nv_fmaf_rn.exit.i.i.i612
	add.f32 	%f532, %f759, 0f3F800000;
	fma.rn.f32 	%f534, %f145, 0fC0400000, %f74;
	setp.ge.f32 	%p106, %f534, 0f00000000;
	add.f32 	%f535, %f532, 0f3F800000;
	selp.f32 	%f759, %f535, %f532, %p106;
$L__BB0_59:                             // %__internal_fmodf_fastpath_quot.exit.i.i615
	fma.rn.f32 	%f761, %f759, 0fC0000000, %f761;
$L__BB0_64:                             // %__internal_fmodf_kernel.exit.i634
	abs.f32 	%f549, %f761;
	setp.gtu.f32 	%p113, %f549, 0f7F800000;
	@%p113 bra 	$L__BB0_66;
// %bb.65:
	mov.b32 	%r279, %f71;
	and.b32  	%r280, %r279, -2147483648;
	mov.b32 	%r281, %f761;
	or.b32  	%r282, %r280, %r281;
	mov.b32 	%f761, %r282;
$L__BB0_66:                             // %__nv_fmodf.exit635
	shl.b32 	%r48, %r1, 1;
	and.b32  	%r291, %r48, 6;
	mov.u32 	%r292, -8;
	sub.s32 	%r293, %r292, %r291;
	mul.lo.s32 	%r294, %r39, %r293;
	cvt.rn.f32.s32 	%f580, %r294;
	div.approx.f32 	%f90, %f580, %f177;
	abs.f32 	%f765, %f90;
	setp.lt.f32 	%p121, %f765, 0f40000000;
	@%p121 bra 	$L__BB0_78;
// %bb.67:
	setp.gtu.f32 	%p122, %f765, 0f4B800000;
	@%p122 bra 	$L__BB0_74;
	bra.uni 	$L__BB0_68;
$L__BB0_74:
	mov.b32 	%r50, %f765;
	and.b32  	%r295, %r50, 8388607;
	or.b32  	%r1350, %r295, 1065353216;
	mov.b32 	%f764, %r1350;
	add.s32 	%r296, %r50, -1073741824;
	and.b32  	%r1351, %r296, -8388608;
	setp.eq.s32 	%p128, %r1351, 0;
	@%p128 bra 	$L__BB0_77;
// %bb.75:                              // %__nv_fmaf_rn.exit4.i.i.i660.preheader
	mov.f32 	%f591, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f590,%f591;
	// end inline asm
$L__BB0_76:                             // %__nv_fmaf_rn.exit4.i.i.i660
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r297, %r1351, 192937984;
	add.s32 	%r298, %r1350, %r297;
	mov.b32 	%f592, %r298;
	mul.f32 	%f593, %f590, %f592;
	sub.f32 	%f594, %f592, %f593;
	fma.rn.f32 	%f595, %f594, %f590, %f593;
	sub.f32 	%f596, %f592, %f595;
	fma.rz.f32 	%f597, %f596, %f590, %f595;
	cvt.rzi.f32.f32 	%f598, %f597;
	sub.f32 	%f764, %f592, %f598;
	sub.s32 	%r1351, %r1351, %r297;
	mov.b32 	%r1350, %f764;
	setp.ne.s32 	%p129, %r1351, 0;
	setp.ne.s32 	%p130, %r1350, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_76;
$L__BB0_77:                             // %__internal_fmodf_slowpath_mod.exit.i.i662
	setp.gt.u32 	%p132, %r50, 2139095039;
	selp.f32 	%f599, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f600, %f764, 0f34000000;
	mul.f32 	%f765, %f599, %f600;
	bra.uni 	$L__BB0_78;
$L__BB0_68:                             // %__nv_fast_fdividef.exit.i.i.i639
	div.approx.f32 	%f583, %f765, %f145;
	cvt.rzi.f32.f32 	%f763, %f583;
	fma.rn.f32 	%f93, %f763, 0fC0000000, %f765;
	mov.b32 	%r49, %f93;
	setp.lt.u32 	%p123, %r49, 1073741824;
	@%p123 bra 	$L__BB0_73;
// %bb.69:
	setp.lt.u32 	%p124, %r49, -2147483647;
	@%p124 bra 	$L__BB0_71;
// %bb.70:
	add.f32 	%f588, %f763, 0fBF800000;
	setp.lt.f32 	%p127, %f93, 0fC0000000;
	add.f32 	%f589, %f588, 0fBF800000;
	selp.f32 	%f763, %f589, %f588, %p127;
	bra.uni 	$L__BB0_73;
$L__BB0_71:
	add.f32 	%f763, %f763, 0f3F800000;
	setp.ltu.f32 	%p125, %f93, 0f40800000;
	@%p125 bra 	$L__BB0_73;
// %bb.72:                              // %__nv_fmaf_rn.exit.i.i.i643
	add.f32 	%f584, %f763, 0f3F800000;
	fma.rn.f32 	%f586, %f145, 0fC0400000, %f93;
	setp.ge.f32 	%p126, %f586, 0f00000000;
	add.f32 	%f587, %f584, 0f3F800000;
	selp.f32 	%f763, %f587, %f584, %p126;
$L__BB0_73:                             // %__internal_fmodf_fastpath_quot.exit.i.i646
	fma.rn.f32 	%f765, %f763, 0fC0000000, %f765;
$L__BB0_78:                             // %__internal_fmodf_kernel.exit.i665
	mov.f32 	%f174, 0f00000000;
	abs.f32 	%f601, %f765;
	setp.gtu.f32 	%p133, %f601, 0f7F800000;
	@%p133 bra 	$L__BB0_80;
// %bb.79:
	mov.b32 	%r299, %f90;
	and.b32  	%r300, %r299, -2147483648;
	mov.b32 	%r301, %f765;
	or.b32  	%r302, %r300, %r301;
	mov.b32 	%f765, %r302;
$L__BB0_80:                             // %__nv_fmodf.exit666
	mov.f32 	%f634, 0f3F800000;
	div.approx.f32 	%f107, %f174, %f634;
	abs.f32 	%f769, %f107;
	setp.lt.f32 	%p141, %f769, 0f40000000;
	setp.gtu.f32 	%p244, %f769, 0f4B800000;
	mov.f32 	%f773, %f769;
	@%p141 bra 	$L__BB0_111;
// %bb.81:
	@%p244 bra 	$L__BB0_107;
	bra.uni 	$L__BB0_82;
$L__BB0_107:
	mov.b32 	%r100, %f769;
	and.b32  	%r323, %r100, 8388607;
	or.b32  	%r1362, %r323, 1065353216;
	mov.b32 	%f772, %r1362;
	add.s32 	%r324, %r100, -1073741824;
	and.b32  	%r1363, %r324, -8388608;
	setp.eq.s32 	%p148, %r1363, 0;
	@%p148 bra 	$L__BB0_110;
// %bb.108:                             // %__nv_fmaf_rn.exit4.i.i.i722.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f643,%f634;
	// end inline asm
$L__BB0_109:                            // %__nv_fmaf_rn.exit4.i.i.i722
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r325, %r1363, 192937984;
	add.s32 	%r326, %r1362, %r325;
	mov.b32 	%f645, %r326;
	mul.f32 	%f646, %f643, %f645;
	sub.f32 	%f647, %f645, %f646;
	fma.rn.f32 	%f648, %f647, %f643, %f646;
	sub.f32 	%f649, %f645, %f648;
	fma.rz.f32 	%f650, %f649, %f643, %f648;
	cvt.rzi.f32.f32 	%f651, %f650;
	sub.f32 	%f772, %f645, %f651;
	sub.s32 	%r1363, %r1363, %r325;
	mov.b32 	%r1362, %f772;
	setp.ne.s32 	%p149, %r1363, 0;
	setp.ne.s32 	%p150, %r1362, 0;
	and.pred  	%p151, %p149, %p150;
	@%p151 bra 	$L__BB0_109;
$L__BB0_110:                            // %__internal_fmodf_slowpath_mod.exit.i.i724
	setp.gt.u32 	%p152, %r100, 2139095039;
	selp.f32 	%f652, 0f7FFFFFFF, 0f4B800000, %p152;
	mul.f32 	%f653, %f772, 0f34000000;
	mul.f32 	%f773, %f652, %f653;
	bra.uni 	$L__BB0_111;
$L__BB0_82:                             // %__nv_fast_fdividef.exit.i.i.i701
	div.approx.f32 	%f636, %f769, %f145;
	cvt.rzi.f32.f32 	%f771, %f636;
	fma.rn.f32 	%f128, %f771, 0fC0000000, %f769;
	mov.b32 	%r99, %f128;
	setp.lt.u32 	%p143, %r99, 1073741824;
	@%p143 bra 	$L__BB0_106;
// %bb.83:
	setp.lt.u32 	%p144, %r99, -2147483647;
	@%p144 bra 	$L__BB0_104;
// %bb.84:
	add.f32 	%f641, %f771, 0fBF800000;
	setp.lt.f32 	%p147, %f128, 0fC0000000;
	add.f32 	%f642, %f641, 0fBF800000;
	selp.f32 	%f771, %f642, %f641, %p147;
	bra.uni 	$L__BB0_106;
$L__BB0_104:
	add.f32 	%f771, %f771, 0f3F800000;
	setp.ltu.f32 	%p145, %f128, 0f40800000;
	@%p145 bra 	$L__BB0_106;
// %bb.105:                             // %__nv_fmaf_rn.exit.i.i.i705
	add.f32 	%f637, %f771, 0f3F800000;
	fma.rn.f32 	%f639, %f145, 0fC0400000, %f128;
	setp.ge.f32 	%p146, %f639, 0f00000000;
	add.f32 	%f640, %f637, 0f3F800000;
	selp.f32 	%f771, %f640, %f637, %p146;
$L__BB0_106:                            // %__internal_fmodf_fastpath_quot.exit.i.i708
	fma.rn.f32 	%f773, %f771, 0fC0000000, %f769;
$L__BB0_111:                            // %__internal_fmodf_kernel.exit.i727
	abs.f32 	%f654, %f773;
	setp.gtu.f32 	%p153, %f654, 0f7F800000;
	mov.b32 	%r327, %f107;
	and.b32  	%r107, %r327, -2147483648;
	@%p153 bra 	$L__BB0_113;
// %bb.112:
	mov.b32 	%r328, %f773;
	or.b32  	%r329, %r107, %r328;
	mov.b32 	%f773, %r329;
$L__BB0_113:                            // %__nv_fmodf.exit728
	@%p141 bra 	$L__BB0_96;
// %bb.85:
	@%p244 bra 	$L__BB0_92;
	bra.uni 	$L__BB0_86;
$L__BB0_92:
	mov.b32 	%r63, %f769;
	and.b32  	%r338, %r63, 8388607;
	or.b32  	%r1352, %r338, 1065353216;
	mov.b32 	%f768, %r1352;
	add.s32 	%r339, %r63, -1073741824;
	and.b32  	%r1353, %r339, -8388608;
	setp.eq.s32 	%p169, %r1353, 0;
	@%p169 bra 	$L__BB0_95;
// %bb.93:                              // %__nv_fmaf_rn.exit4.i.i.i691.preheader
	// begin inline asm
	rcp.approx.ftz.f32 %f696,%f634;
	// end inline asm
$L__BB0_94:                             // %__nv_fmaf_rn.exit4.i.i.i691
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r340, %r1353, 192937984;
	add.s32 	%r341, %r1352, %r340;
	mov.b32 	%f698, %r341;
	mul.f32 	%f699, %f696, %f698;
	sub.f32 	%f700, %f698, %f699;
	fma.rn.f32 	%f701, %f700, %f696, %f699;
	sub.f32 	%f702, %f698, %f701;
	fma.rz.f32 	%f703, %f702, %f696, %f701;
	cvt.rzi.f32.f32 	%f704, %f703;
	sub.f32 	%f768, %f698, %f704;
	sub.s32 	%r1353, %r1353, %r340;
	mov.b32 	%r1352, %f768;
	setp.ne.s32 	%p170, %r1353, 0;
	setp.ne.s32 	%p171, %r1352, 0;
	and.pred  	%p172, %p170, %p171;
	@%p172 bra 	$L__BB0_94;
$L__BB0_95:                             // %__internal_fmodf_slowpath_mod.exit.i.i693
	setp.gt.u32 	%p173, %r63, 2139095039;
	selp.f32 	%f705, 0f7FFFFFFF, 0f4B800000, %p173;
	mul.f32 	%f706, %f768, 0f34000000;
	mul.f32 	%f769, %f705, %f706;
	bra.uni 	$L__BB0_96;
$L__BB0_86:                             // %__nv_fast_fdividef.exit.i.i.i670
	div.approx.f32 	%f689, %f769, %f145;
	cvt.rzi.f32.f32 	%f767, %f689;
	fma.rn.f32 	%f110, %f767, 0fC0000000, %f769;
	mov.b32 	%r62, %f110;
	setp.lt.u32 	%p164, %r62, 1073741824;
	@%p164 bra 	$L__BB0_91;
// %bb.87:
	setp.lt.u32 	%p165, %r62, -2147483647;
	@%p165 bra 	$L__BB0_89;
// %bb.88:
	add.f32 	%f694, %f767, 0fBF800000;
	setp.lt.f32 	%p168, %f110, 0fC0000000;
	add.f32 	%f695, %f694, 0fBF800000;
	selp.f32 	%f767, %f695, %f694, %p168;
	bra.uni 	$L__BB0_91;
$L__BB0_89:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p166, %f110, 0f40800000;
	@%p166 bra 	$L__BB0_91;
// %bb.90:                              // %__nv_fmaf_rn.exit.i.i.i674
	add.f32 	%f690, %f767, 0f3F800000;
	fma.rn.f32 	%f692, %f145, 0fC0400000, %f110;
	setp.ge.f32 	%p167, %f692, 0f00000000;
	add.f32 	%f693, %f690, 0f3F800000;
	selp.f32 	%f767, %f693, %f690, %p167;
$L__BB0_91:                             // %__internal_fmodf_fastpath_quot.exit.i.i677
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_96:                             // %__internal_fmodf_kernel.exit.i696
	abs.f32 	%f707, %f769;
	setp.gtu.f32 	%p174, %f707, 0f7F800000;
	@%p174 bra 	$L__BB0_98;
// %bb.97:
	mov.b32 	%r342, %f769;
	or.b32  	%r343, %r107, %r342;
	mov.b32 	%f769, %r343;
$L__BB0_98:                             // %__nv_fmodf.exit697
	setp.le.s32 	%p183, %r7, %r6;
	mov.u32 	%r1342, 0;
	@%p183 bra 	$L__BB0_122;
// %bb.99:                              // %L1348.lr.ph
	mov.f32 	%f149, 0f42040000;
	div.approx.f32 	%f150, %f148, %f149;
	div.approx.f32 	%f184, %f182, %f149;
	div.approx.f32 	%f219, %f217, %f149;
	div.approx.f32 	%f253, %f251, %f149;
	div.approx.f32 	%f288, %f286, %f149;
	div.approx.f32 	%f322, %f320, %f149;
	div.approx.f32 	%f357, %f355, %f149;
	div.approx.f32 	%f391, %f389, %f149;
	abs.f32 	%f151, %f150;
	abs.f32 	%f185, %f184;
	abs.f32 	%f220, %f219;
	abs.f32 	%f254, %f253;
	abs.f32 	%f289, %f288;
	abs.f32 	%f323, %f322;
	abs.f32 	%f358, %f357;
	abs.f32 	%f392, %f391;
	setp.gt.f32 	%p13, %f151, 0f4B800000;
	mul.f32 	%f152, %f150, 0f00000000;
	setp.gt.f32 	%p19, %f185, 0f4B800000;
	mul.f32 	%f186, %f184, 0f00000000;
	setp.gt.f32 	%p25, %f220, 0f4B800000;
	mul.f32 	%f221, %f219, 0f00000000;
	setp.gt.f32 	%p31, %f254, 0f4B800000;
	mul.f32 	%f255, %f253, 0f00000000;
	setp.gt.f32 	%p37, %f289, 0f4B800000;
	mul.f32 	%f290, %f288, 0f00000000;
	setp.gt.f32 	%p43, %f323, 0f4B800000;
	mul.f32 	%f324, %f322, 0f00000000;
	setp.gt.f32 	%p49, %f358, 0f4B800000;
	mul.f32 	%f359, %f357, 0f00000000;
	setp.gt.f32 	%p55, %f392, 0f4B800000;
	mul.f32 	%f393, %f391, 0f00000000;
	selp.f32 	%f153, %f152, %f150, %p13;
	selp.f32 	%f187, %f186, %f184, %p19;
	selp.f32 	%f222, %f221, %f219, %p25;
	selp.f32 	%f256, %f255, %f253, %p31;
	selp.f32 	%f291, %f290, %f288, %p37;
	selp.f32 	%f325, %f324, %f322, %p43;
	selp.f32 	%f360, %f359, %f357, %p49;
	selp.f32 	%f394, %f393, %f391, %p55;
	add.f32 	%f550, %f761, %f761;
	add.f32 	%f602, %f765, %f765;
	add.f32 	%f154, %f153, %f153;
	add.f32 	%f188, %f187, %f187;
	add.f32 	%f223, %f222, %f222;
	add.f32 	%f257, %f256, %f256;
	add.f32 	%f292, %f291, %f291;
	add.f32 	%f326, %f325, %f325;
	add.f32 	%f361, %f360, %f360;
	add.f32 	%f395, %f394, %f394;
	add.f32 	%f444, %f753, %f753;
	add.f32 	%f496, %f757, %f757;
	mov.b32 	%r283, %f550;
	mov.b32 	%r315, %f602;
	mov.b32 	%r160, %f154;
	mov.b32 	%r167, %f188;
	mov.b32 	%r178, %f223;
	mov.b32 	%r185, %f257;
	mov.b32 	%r196, %f292;
	mov.b32 	%r203, %f326;
	mov.b32 	%r214, %f361;
	mov.b32 	%r221, %f395;
	mov.b32 	%r239, %f444;
	mov.b32 	%r262, %f496;
	and.b32  	%r284, %r283, -2147483648;
	and.b32  	%r316, %r315, -2147483648;
	add.f32 	%f655, %f773, %f773;
	cvt.u16.u32 	%rs2, %r1;
	and.b32  	%r161, %r160, -2147483648;
	and.b32  	%r168, %r167, -2147483648;
	and.b32  	%r179, %r178, -2147483648;
	and.b32  	%r186, %r185, -2147483648;
	and.b32  	%r197, %r196, -2147483648;
	and.b32  	%r204, %r203, -2147483648;
	and.b32  	%r215, %r214, -2147483648;
	and.b32  	%r222, %r221, -2147483648;
	and.b32  	%r240, %r239, -2147483648;
	and.b32  	%r263, %r262, -2147483648;
	or.b32  	%r285, %r284, 1056964608;
	or.b32  	%r317, %r316, 1056964608;
	mov.b32 	%r330, %f655;
	shr.u16 	%rs3, %rs2, 8;
	shl.b16 	%rs4, %rs2, 8;
	or.b32  	%r162, %r161, 1056964608;
	or.b32  	%r169, %r168, 1056964608;
	or.b32  	%r180, %r179, 1056964608;
	or.b32  	%r187, %r186, 1056964608;
	or.b32  	%r198, %r197, 1056964608;
	or.b32  	%r205, %r204, 1056964608;
	or.b32  	%r216, %r215, 1056964608;
	or.b32  	%r223, %r222, 1056964608;
	or.b32  	%r241, %r240, 1056964608;
	or.b32  	%r264, %r263, 1056964608;
	mov.b32 	%f551, %r285;
	mov.b32 	%f603, %r317;
	and.b32  	%r331, %r330, -2147483648;
	or.b16  	%rs5, %rs4, %rs3;
	mov.b32 	%f155, %r162;
	mov.b32 	%f189, %r169;
	mov.b32 	%f224, %r180;
	mov.b32 	%f258, %r187;
	mov.b32 	%f293, %r198;
	mov.b32 	%f327, %r205;
	mov.b32 	%f362, %r216;
	mov.b32 	%f396, %r223;
	mov.b32 	%f445, %r241;
	mov.b32 	%f497, %r264;
	add.f32 	%f552, %f550, %f551;
	abs.f32 	%f554, %f550;
	add.f32 	%f604, %f602, %f603;
	abs.f32 	%f606, %f602;
	or.b32  	%r332, %r331, 1056964608;
	shr.u16 	%rs7, %rs5, 4;
	add.f32 	%f156, %f154, %f155;
	abs.f32 	%f158, %f154;
	add.f32 	%f190, %f188, %f189;
	abs.f32 	%f192, %f188;
	add.f32 	%f225, %f223, %f224;
	abs.f32 	%f227, %f223;
	add.f32 	%f259, %f257, %f258;
	abs.f32 	%f261, %f257;
	add.f32 	%f294, %f292, %f293;
	abs.f32 	%f296, %f292;
	add.f32 	%f328, %f326, %f327;
	abs.f32 	%f330, %f326;
	add.f32 	%f363, %f361, %f362;
	abs.f32 	%f365, %f361;
	add.f32 	%f397, %f395, %f396;
	abs.f32 	%f399, %f395;
	add.f32 	%f446, %f444, %f445;
	abs.f32 	%f448, %f444;
	add.f32 	%f498, %f496, %f497;
	abs.f32 	%f500, %f496;
	cvt.rzi.f32.f32 	%f553, %f552;
	setp.gt.f32 	%p114, %f554, 0f4B000000;
	cvt.rzi.f32.f32 	%f605, %f604;
	setp.gt.f32 	%p134, %f606, 0f4B000000;
	mov.b32 	%f656, %r332;
	shl.b16 	%rs6, %rs5, 4;
	and.b16  	%rs8, %rs7, 3840;
	cvt.rzi.f32.f32 	%f157, %f156;
	setp.gt.f32 	%p14, %f158, 0f4B000000;
	cvt.rzi.f32.f32 	%f191, %f190;
	setp.gt.f32 	%p20, %f192, 0f4B000000;
	cvt.rzi.f32.f32 	%f226, %f225;
	setp.gt.f32 	%p26, %f227, 0f4B000000;
	cvt.rzi.f32.f32 	%f260, %f259;
	setp.gt.f32 	%p32, %f261, 0f4B000000;
	cvt.rzi.f32.f32 	%f295, %f294;
	setp.gt.f32 	%p38, %f296, 0f4B000000;
	cvt.rzi.f32.f32 	%f329, %f328;
	setp.gt.f32 	%p44, %f330, 0f4B000000;
	cvt.rzi.f32.f32 	%f364, %f363;
	setp.gt.f32 	%p50, %f365, 0f4B000000;
	cvt.rzi.f32.f32 	%f398, %f397;
	setp.gt.f32 	%p56, %f399, 0f4B000000;
	cvt.rzi.f32.f32 	%f447, %f446;
	setp.gt.f32 	%p74, %f448, 0f4B000000;
	cvt.rzi.f32.f32 	%f499, %f498;
	setp.gt.f32 	%p94, %f500, 0f4B000000;
	selp.f32 	%f555, %f550, %f553, %p114;
	cvt.rzi.f32.f32 	%f556, %f550;
	setp.lt.f32 	%p115, %f554, 0f3F000000;
	selp.f32 	%f607, %f602, %f605, %p134;
	cvt.rzi.f32.f32 	%f608, %f602;
	setp.lt.f32 	%p135, %f606, 0f3F000000;
	add.f32 	%f657, %f655, %f656;
	abs.f32 	%f659, %f655;
	or.b16  	%rs9, %rs8, %rs6;
	selp.f32 	%f159, %f154, %f157, %p14;
	cvt.rzi.f32.f32 	%f160, %f154;
	setp.lt.f32 	%p15, %f158, 0f3F000000;
	selp.f32 	%f193, %f188, %f191, %p20;
	cvt.rzi.f32.f32 	%f194, %f188;
	setp.lt.f32 	%p21, %f192, 0f3F000000;
	selp.f32 	%f228, %f223, %f226, %p26;
	cvt.rzi.f32.f32 	%f229, %f223;
	setp.lt.f32 	%p27, %f227, 0f3F000000;
	selp.f32 	%f262, %f257, %f260, %p32;
	cvt.rzi.f32.f32 	%f263, %f257;
	setp.lt.f32 	%p33, %f261, 0f3F000000;
	selp.f32 	%f297, %f292, %f295, %p38;
	cvt.rzi.f32.f32 	%f298, %f292;
	setp.lt.f32 	%p39, %f296, 0f3F000000;
	selp.f32 	%f331, %f326, %f329, %p44;
	cvt.rzi.f32.f32 	%f332, %f326;
	setp.lt.f32 	%p45, %f330, 0f3F000000;
	selp.f32 	%f366, %f361, %f364, %p50;
	cvt.rzi.f32.f32 	%f367, %f361;
	setp.lt.f32 	%p51, %f365, 0f3F000000;
	selp.f32 	%f400, %f395, %f398, %p56;
	cvt.rzi.f32.f32 	%f401, %f395;
	setp.lt.f32 	%p57, %f399, 0f3F000000;
	selp.f32 	%f449, %f444, %f447, %p74;
	cvt.rzi.f32.f32 	%f450, %f444;
	setp.lt.f32 	%p75, %f448, 0f3F000000;
	selp.f32 	%f501, %f496, %f499, %p94;
	cvt.rzi.f32.f32 	%f502, %f496;
	setp.lt.f32 	%p95, %f500, 0f3F000000;
	selp.f32 	%f557, %f556, %f555, %p115;
	selp.f32 	%f609, %f608, %f607, %p135;
	cvt.rzi.f32.f32 	%f658, %f657;
	setp.gt.f32 	%p156, %f659, 0f4B000000;
	and.b16  	%rs10, %rs9, 13107;
	shr.u16 	%rs12, %rs9, 2;
	selp.f32 	%f161, %f160, %f159, %p15;
	selp.f32 	%f195, %f194, %f193, %p21;
	selp.f32 	%f230, %f229, %f228, %p27;
	selp.f32 	%f264, %f263, %f262, %p33;
	selp.f32 	%f299, %f298, %f297, %p39;
	selp.f32 	%f333, %f332, %f331, %p45;
	selp.f32 	%f368, %f367, %f366, %p51;
	selp.f32 	%f402, %f401, %f400, %p57;
	selp.f32 	%f451, %f450, %f449, %p75;
	selp.f32 	%f503, %f502, %f501, %p95;
	fma.rn.f32 	%f558, %f557, 0fBF000000, %f761;
	fma.rn.f32 	%f610, %f609, 0fBF000000, %f765;
	selp.f32 	%f660, %f655, %f658, %p156;
	cvt.rzi.f32.f32 	%f661, %f655;
	setp.lt.f32 	%p157, %f659, 0f3F000000;
	shl.b16 	%rs11, %rs10, 2;
	and.b16  	%rs13, %rs12, 13107;
	fma.rn.f32 	%f162, %f161, 0fBF000000, %f153;
	fma.rn.f32 	%f196, %f195, 0fBF000000, %f187;
	fma.rn.f32 	%f231, %f230, 0fBF000000, %f222;
	fma.rn.f32 	%f265, %f264, 0fBF000000, %f256;
	fma.rn.f32 	%f300, %f299, 0fBF000000, %f291;
	fma.rn.f32 	%f334, %f333, 0fBF000000, %f325;
	fma.rn.f32 	%f369, %f368, 0fBF000000, %f360;
	fma.rn.f32 	%f403, %f402, 0fBF000000, %f394;
	fma.rn.f32 	%f452, %f451, 0fBF000000, %f753;
	fma.rn.f32 	%f504, %f503, 0fBF000000, %f757;
	mul.f32 	%f559, %f558, %f558;
	mul.f32 	%f611, %f610, %f610;
	selp.f32 	%f662, %f661, %f660, %p157;
	or.b16  	%rs14, %rs13, %rs11;
	mul.f32 	%f163, %f162, %f162;
	mul.f32 	%f197, %f196, %f196;
	mul.f32 	%f232, %f231, %f231;
	mul.f32 	%f266, %f265, %f265;
	mul.f32 	%f301, %f300, %f300;
	mul.f32 	%f335, %f334, %f334;
	mul.f32 	%f370, %f369, %f369;
	mul.f32 	%f404, %f403, %f403;
	mul.f32 	%f453, %f452, %f452;
	mul.f32 	%f505, %f504, %f504;
	fma.rn.f32 	%f560, %f559, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f561, %f559, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f612, %f611, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f613, %f611, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f663, %f662, 0fBF000000, %f773;
	and.b16  	%rs15, %rs14, 20480;
	shr.u16 	%rs17, %rs14, 1;
	cvt.rzi.s32.f32 	%r163, %f161;
	fma.rn.f32 	%f164, %f163, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f165, %f163, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r170, %f195;
	fma.rn.f32 	%f198, %f197, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f199, %f197, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r181, %f230;
	fma.rn.f32 	%f233, %f232, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f234, %f232, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r188, %f264;
	fma.rn.f32 	%f267, %f266, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f268, %f266, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r199, %f299;
	fma.rn.f32 	%f302, %f301, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f303, %f301, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r206, %f333;
	fma.rn.f32 	%f336, %f335, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f337, %f335, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r217, %f368;
	fma.rn.f32 	%f371, %f370, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f372, %f370, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r224, %f402;
	fma.rn.f32 	%f405, %f404, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f406, %f404, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f454, %f453, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f455, %f453, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f506, %f505, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f507, %f505, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r286, %f557;
	fma.rn.f32 	%f562, %f560, %f559, 0fC0A55DF6;
	fma.rn.f32 	%f563, %f561, %f559, 0f4081E0CF;
	fma.rn.f32 	%f564, %f559, %f558, 0f00000000;
	cvt.rzi.s32.f32 	%r318, %f609;
	fma.rn.f32 	%f614, %f612, %f611, 0fC0A55DF6;
	fma.rn.f32 	%f615, %f613, %f611, 0f4081E0CF;
	fma.rn.f32 	%f616, %f611, %f610, 0f00000000;
	mul.f32 	%f664, %f663, %f663;
	shl.b16 	%rs16, %rs15, 1;
	and.b16  	%rs18, %rs17, 16384;
	add.s32 	%r164, %r163, 1;
	fma.rn.f32 	%f166, %f164, %f163, 0fC0A55DF6;
	fma.rn.f32 	%f167, %f165, %f163, 0f4081E0CF;
	fma.rn.f32 	%f168, %f163, %f162, 0f00000000;
	add.s32 	%r171, %r170, 1;
	fma.rn.f32 	%f200, %f198, %f197, 0fC0A55DF6;
	fma.rn.f32 	%f201, %f199, %f197, 0f4081E0CF;
	fma.rn.f32 	%f202, %f197, %f196, 0f00000000;
	add.s32 	%r182, %r181, 1;
	fma.rn.f32 	%f235, %f233, %f232, 0fC0A55DF6;
	fma.rn.f32 	%f236, %f234, %f232, 0f4081E0CF;
	fma.rn.f32 	%f237, %f232, %f231, 0f00000000;
	add.s32 	%r189, %r188, 1;
	fma.rn.f32 	%f269, %f267, %f266, 0fC0A55DF6;
	fma.rn.f32 	%f270, %f268, %f266, 0f4081E0CF;
	fma.rn.f32 	%f271, %f266, %f265, 0f00000000;
	add.s32 	%r200, %r199, 1;
	fma.rn.f32 	%f304, %f302, %f301, 0fC0A55DF6;
	fma.rn.f32 	%f305, %f303, %f301, 0f4081E0CF;
	fma.rn.f32 	%f306, %f301, %f300, 0f00000000;
	add.s32 	%r207, %r206, 1;
	fma.rn.f32 	%f338, %f336, %f335, 0fC0A55DF6;
	fma.rn.f32 	%f339, %f337, %f335, 0f4081E0CF;
	fma.rn.f32 	%f340, %f335, %f334, 0f00000000;
	add.s32 	%r218, %r217, 1;
	fma.rn.f32 	%f373, %f371, %f370, 0fC0A55DF6;
	fma.rn.f32 	%f374, %f372, %f370, 0f4081E0CF;
	fma.rn.f32 	%f375, %f370, %f369, 0f00000000;
	add.s32 	%r225, %r224, 1;
	fma.rn.f32 	%f407, %f405, %f404, 0fC0A55DF6;
	fma.rn.f32 	%f408, %f406, %f404, 0f4081E0CF;
	fma.rn.f32 	%f409, %f404, %f403, 0f00000000;
	cvt.rzi.s32.f32 	%r242, %f451;
	fma.rn.f32 	%f456, %f454, %f453, 0fC0A55DF6;
	fma.rn.f32 	%f457, %f455, %f453, 0f4081E0CF;
	fma.rn.f32 	%f458, %f453, %f452, 0f00000000;
	cvt.rzi.s32.f32 	%r265, %f503;
	fma.rn.f32 	%f508, %f506, %f505, 0fC0A55DF6;
	fma.rn.f32 	%f509, %f507, %f505, 0f4081E0CF;
	fma.rn.f32 	%f510, %f505, %f504, 0f00000000;
	fma.rn.f32 	%f565, %f563, %f559, 0fC09DE9E6;
	fma.rn.f32 	%f566, %f562, %f564, 0f00000000;
	and.b32  	%r287, %r286, 1;
	fma.rn.f32 	%f617, %f615, %f611, 0fC09DE9E6;
	fma.rn.f32 	%f618, %f614, %f616, 0f00000000;
	and.b32  	%r319, %r318, 1;
	fma.rn.f32 	%f665, %f664, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f666, %f664, 0f3E684E12, 0fBFAAD2E0;
	or.b16  	%rs19, %rs18, %rs16;
	fma.rn.f32 	%f169, %f167, %f163, 0fC09DE9E6;
	fma.rn.f32 	%f170, %f166, %f168, 0f00000000;
	and.b32  	%r165, %r164, 1;
	fma.rn.f32 	%f203, %f201, %f197, 0fC09DE9E6;
	fma.rn.f32 	%f204, %f200, %f202, 0f00000000;
	and.b32  	%r172, %r171, 1;
	fma.rn.f32 	%f238, %f236, %f232, 0fC09DE9E6;
	fma.rn.f32 	%f239, %f235, %f237, 0f00000000;
	and.b32  	%r183, %r182, 1;
	fma.rn.f32 	%f272, %f270, %f266, 0fC09DE9E6;
	fma.rn.f32 	%f273, %f269, %f271, 0f00000000;
	and.b32  	%r190, %r189, 1;
	fma.rn.f32 	%f307, %f305, %f301, 0fC09DE9E6;
	fma.rn.f32 	%f308, %f304, %f306, 0f00000000;
	and.b32  	%r201, %r200, 1;
	fma.rn.f32 	%f341, %f339, %f335, 0fC09DE9E6;
	fma.rn.f32 	%f342, %f338, %f340, 0f00000000;
	and.b32  	%r208, %r207, 1;
	fma.rn.f32 	%f376, %f374, %f370, 0fC09DE9E6;
	fma.rn.f32 	%f377, %f373, %f375, 0f00000000;
	and.b32  	%r219, %r218, 1;
	fma.rn.f32 	%f410, %f408, %f404, 0fC09DE9E6;
	fma.rn.f32 	%f411, %f407, %f409, 0f00000000;
	and.b32  	%r226, %r225, 1;
	fma.rn.f32 	%f459, %f457, %f453, 0fC09DE9E6;
	fma.rn.f32 	%f460, %f456, %f458, 0f00000000;
	and.b32  	%r243, %r242, 1;
	fma.rn.f32 	%f511, %f509, %f505, 0fC09DE9E6;
	fma.rn.f32 	%f512, %f508, %f510, 0f00000000;
	and.b32  	%r266, %r265, 1;
	fma.rn.f32 	%f567, %f565, %f559, 0f3F800000;
	fma.rn.f32 	%f568, %f558, 0f40490FDB, %f566;
	setp.eq.b32 	%p116, %r287, 1;
	fma.rn.f32 	%f619, %f617, %f611, 0f3F800000;
	fma.rn.f32 	%f620, %f610, 0f40490FDB, %f618;
	setp.eq.b32 	%p136, %r319, 1;
	cvt.rzi.s32.f32 	%r333, %f662;
	fma.rn.f32 	%f667, %f665, %f664, 0fC0A55DF6;
	fma.rn.f32 	%f668, %f666, %f664, 0f4081E0CF;
	fma.rn.f32 	%f669, %f664, %f663, 0f00000000;
	shr.u16 	%rs1, %rs19, 13;
	fma.rn.f32 	%f171, %f169, %f163, 0f3F800000;
	fma.rn.f32 	%f172, %f162, 0f40490FDB, %f170;
	setp.eq.b32 	%p16, %r165, 1;
	fma.rn.f32 	%f205, %f203, %f197, 0f3F800000;
	fma.rn.f32 	%f206, %f196, 0f40490FDB, %f204;
	setp.eq.b32 	%p22, %r172, 1;
	fma.rn.f32 	%f240, %f238, %f232, 0f3F800000;
	fma.rn.f32 	%f241, %f231, 0f40490FDB, %f239;
	setp.eq.b32 	%p28, %r183, 1;
	fma.rn.f32 	%f274, %f272, %f266, 0f3F800000;
	fma.rn.f32 	%f275, %f265, 0f40490FDB, %f273;
	setp.eq.b32 	%p34, %r190, 1;
	fma.rn.f32 	%f309, %f307, %f301, 0f3F800000;
	fma.rn.f32 	%f310, %f300, 0f40490FDB, %f308;
	setp.eq.b32 	%p40, %r201, 1;
	fma.rn.f32 	%f343, %f341, %f335, 0f3F800000;
	fma.rn.f32 	%f344, %f334, 0f40490FDB, %f342;
	setp.eq.b32 	%p46, %r208, 1;
	fma.rn.f32 	%f378, %f376, %f370, 0f3F800000;
	fma.rn.f32 	%f379, %f369, 0f40490FDB, %f377;
	setp.eq.b32 	%p52, %r219, 1;
	fma.rn.f32 	%f412, %f410, %f404, 0f3F800000;
	fma.rn.f32 	%f413, %f403, 0f40490FDB, %f411;
	setp.eq.b32 	%p58, %r226, 1;
	fma.rn.f32 	%f461, %f459, %f453, 0f3F800000;
	fma.rn.f32 	%f462, %f452, 0f40490FDB, %f460;
	setp.eq.b32 	%p76, %r243, 1;
	fma.rn.f32 	%f513, %f511, %f505, 0f3F800000;
	fma.rn.f32 	%f514, %f504, 0f40490FDB, %f512;
	setp.eq.b32 	%p96, %r266, 1;
	selp.f32 	%f569, %f567, %f568, %p116;
	and.b32  	%r288, %r286, 2;
	selp.f32 	%f621, %f619, %f620, %p136;
	and.b32  	%r320, %r318, 2;
	fma.rn.f32 	%f670, %f668, %f664, 0fC09DE9E6;
	fma.rn.f32 	%f671, %f667, %f669, 0f00000000;
	and.b32  	%r334, %r333, 1;
	and.b16  	%rs20, %rs1, 6;
	shl.b32 	%r157, %r2, 1;
	selp.f32 	%f173, %f171, %f172, %p16;
	and.b32  	%r166, %r164, 2;
	selp.f32 	%f207, %f205, %f206, %p22;
	and.b32  	%r173, %r171, 2;
	selp.f32 	%f242, %f240, %f241, %p28;
	and.b32  	%r184, %r182, 2;
	selp.f32 	%f276, %f274, %f275, %p34;
	and.b32  	%r191, %r189, 2;
	selp.f32 	%f311, %f309, %f310, %p40;
	and.b32  	%r202, %r200, 2;
	selp.f32 	%f345, %f343, %f344, %p46;
	and.b32  	%r209, %r207, 2;
	selp.f32 	%f380, %f378, %f379, %p52;
	and.b32  	%r220, %r218, 2;
	selp.f32 	%f414, %f412, %f413, %p58;
	and.b32  	%r227, %r225, 2;
	selp.f32 	%f463, %f461, %f462, %p76;
	and.b32  	%r244, %r242, 2;
	selp.f32 	%f515, %f513, %f514, %p96;
	and.b32  	%r267, %r265, 2;
	setp.eq.s32 	%p117, %r288, 0;
	neg.f32 	%f571, %f569;
	add.s32 	%r289, %r286, 1;
	cvt.rzi.f32.f32 	%f576, %f761;
	setp.eq.s32 	%p137, %r320, 0;
	neg.f32 	%f623, %f621;
	add.s32 	%r321, %r318, 1;
	cvt.rzi.f32.f32 	%f628, %f765;
	fma.rn.f32 	%f672, %f670, %f664, 0f3F800000;
	fma.rn.f32 	%f673, %f663, 0f40490FDB, %f671;
	setp.eq.b32 	%p158, %r334, 1;
	cvt.u32.u16 	%r93, %rs20;
	and.b32  	%r94, %r157, 120;
	setp.eq.s32 	%p17, %r166, 0;
	sub.f32 	%f175, %f174, %f173;
	setp.eq.s32 	%p23, %r173, 0;
	sub.f32 	%f209, %f174, %f207;
	setp.eq.s32 	%p29, %r184, 0;
	sub.f32 	%f244, %f174, %f242;
	setp.eq.s32 	%p35, %r191, 0;
	sub.f32 	%f278, %f174, %f276;
	setp.eq.s32 	%p41, %r202, 0;
	sub.f32 	%f313, %f174, %f311;
	setp.eq.s32 	%p47, %r209, 0;
	sub.f32 	%f347, %f174, %f345;
	setp.eq.s32 	%p53, %r220, 0;
	sub.f32 	%f382, %f174, %f380;
	setp.eq.s32 	%p59, %r227, 0;
	sub.f32 	%f416, %f174, %f414;
	setp.eq.s32 	%p77, %r244, 0;
	neg.f32 	%f465, %f463;
	add.s32 	%r245, %r242, 1;
	cvt.rzi.f32.f32 	%f470, %f753;
	setp.eq.s32 	%p97, %r267, 0;
	neg.f32 	%f517, %f515;
	add.s32 	%r268, %r265, 1;
	cvt.rzi.f32.f32 	%f522, %f757;
	selp.f32 	%f570, %f568, %f567, %p116;
	selp.f32 	%f572, %f569, %f571, %p117;
	and.b32  	%r290, %r289, 2;
	setp.eq.f32 	%p119, %f576, %f761;
	mul.f32 	%f577, %f761, 0f00000000;
	selp.f32 	%f622, %f620, %f619, %p136;
	selp.f32 	%f624, %f621, %f623, %p137;
	and.b32  	%r322, %r321, 2;
	setp.eq.f32 	%p139, %f628, %f765;
	mul.f32 	%f629, %f765, 0f00000000;
	selp.f32 	%f674, %f672, %f673, %p158;
	and.b32  	%r335, %r333, 2;
	or.b32  	%r158, %r94, %r93;
	selp.f32 	%f176, %f173, %f175, %p17;
	selp.f32 	%f210, %f207, %f209, %p23;
	selp.f32 	%f245, %f242, %f244, %p29;
	selp.f32 	%f279, %f276, %f278, %p35;
	selp.f32 	%f314, %f311, %f313, %p41;
	selp.f32 	%f348, %f345, %f347, %p47;
	selp.f32 	%f383, %f380, %f382, %p53;
	selp.f32 	%f417, %f414, %f416, %p59;
	selp.f32 	%f464, %f462, %f461, %p76;
	selp.f32 	%f466, %f463, %f465, %p77;
	and.b32  	%r246, %r245, 2;
	setp.eq.f32 	%p79, %f470, %f753;
	mul.f32 	%f471, %f753, 0f00000000;
	selp.f32 	%f516, %f514, %f513, %p96;
	selp.f32 	%f518, %f515, %f517, %p97;
	and.b32  	%r269, %r268, 2;
	setp.eq.f32 	%p99, %f522, %f757;
	mul.f32 	%f523, %f757, 0f00000000;
	setp.eq.s32 	%p118, %r290, 0;
	sub.f32 	%f574, %f174, %f570;
	selp.f32 	%f88, %f577, %f572, %p119;
	abs.f32 	%f578, %f761;
	setp.eq.s32 	%p138, %r322, 0;
	sub.f32 	%f626, %f174, %f622;
	selp.f32 	%f630, %f629, %f624, %p139;
	abs.f32 	%f631, %f765;
	setp.eq.s32 	%p159, %r335, 0;
	neg.f32 	%f676, %f674;
	add.s32 	%r336, %r333, 1;
	cvt.rzi.f32.f32 	%f681, %f773;
	shr.u32 	%r159, %r158, 1;
	mul.f32 	%f125, %f176, %f176;
	mul.f32 	%f4, %f210, %f210;
	mul.f32 	%f8, %f245, %f245;
	mul.f32 	%f13, %f279, %f279;
	mul.f32 	%f17, %f314, %f314;
	mul.f32 	%f22, %f348, %f348;
	mul.f32 	%f26, %f383, %f383;
	mul.f32 	%f31, %f417, %f417;
	setp.eq.s32 	%p78, %r246, 0;
	sub.f32 	%f468, %f174, %f464;
	selp.f32 	%f52, %f471, %f466, %p79;
	abs.f32 	%f472, %f753;
	setp.eq.s32 	%p98, %r269, 0;
	sub.f32 	%f520, %f174, %f516;
	selp.f32 	%f524, %f523, %f518, %p99;
	abs.f32 	%f525, %f757;
	selp.f32 	%f575, %f570, %f574, %p118;
	setp.gt.f32 	%p120, %f578, 0f4B800000;
	add.f32 	%f579, %f88, 0f3F800000;
	selp.f32 	%f627, %f622, %f626, %p138;
	setp.gt.f32 	%p140, %f631, 0f4B800000;
	add.f32 	%f632, %f630, 0f3F800000;
	selp.f32 	%f675, %f673, %f672, %p158;
	selp.f32 	%f677, %f674, %f676, %p159;
	and.b32  	%r337, %r336, 2;
	setp.eq.f32 	%p161, %f681, %f773;
	mul.f32 	%f682, %f773, 0f00000000;
	ld.param.u64 	%rd1, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_5];
	mul.wide.u32 	%rd70, %r159, 4;
	mul.f32 	%f180, %f125, 0f3D87E86B;
	mul.f32 	%f214, %f4, 0f3D87E86B;
	mul.f32 	%f249, %f8, 0f3D87E86B;
	mul.f32 	%f283, %f13, 0f3D87E86B;
	mul.f32 	%f318, %f17, 0f3D87E86B;
	mul.f32 	%f352, %f22, 0f3D87E86B;
	mul.f32 	%f387, %f26, 0f3D87E86B;
	mul.f32 	%f420, %f31, 0f3D87E86B;
	selp.f32 	%f469, %f464, %f468, %p78;
	setp.gt.f32 	%p80, %f472, 0f4B800000;
	add.f32 	%f473, %f52, 0f3F800000;
	selp.f32 	%f521, %f516, %f520, %p98;
	setp.gt.f32 	%p100, %f525, 0f4B800000;
	add.f32 	%f526, %f524, 0f3F800000;
	selp.f32 	%f89, %f579, %f575, %p120;
	selp.f32 	%f633, %f632, %f627, %p140;
	setp.eq.s32 	%p160, %r337, 0;
	sub.f32 	%f679, %f174, %f675;
	selp.f32 	%f683, %f682, %f677, %p161;
	abs.f32 	%f684, %f773;
	add.s64 	%rd71, %rd1, %rd70;
	mul.f32 	%f3, %f180, %f743;
	mul.f32 	%f215, %f214, %f744;
	mul.f32 	%f12, %f249, %f745;
	mul.f32 	%f284, %f283, %f746;
	mul.f32 	%f21, %f318, %f747;
	mul.f32 	%f353, %f352, %f748;
	mul.f32 	%f30, %f387, %f749;
	mul.f32 	%f421, %f420, %f750;
	selp.f32 	%f53, %f473, %f469, %p80;
	selp.f32 	%f527, %f526, %f521, %p100;
	mov.b32 	%r305, %f633;
	mov.b32 	%r304, %f89;
	mov.b32 	%r311, %f630;
	mov.b32 	%r310, %f88;
	setp.eq.s32 	%p155, %r39, %r93;
	selp.f32 	%f680, %f675, %f679, %p160;
	setp.gt.f32 	%p162, %f684, 0f4B800000;
	add.f32 	%f685, %f683, 0f3F800000;
	ld.param.u64 	%rd2, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_6];
	ld.param.u64 	%rd3, [_Z6upchan13CuDeviceArrayI5Int32Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_IS0_Li1ELi1EES_I9Float16x2Li1ELi1EES_I6Int4x8Li1ELi1EES_IS2_Li1ELi1EES_IS0_Li1ELi1EE_param_7];
	shl.b32 	%r91, %r1, 2;
	and.b32  	%r92, %r1, 2;
	ld.global.u32 	%r95, [%rd71];
	mov.b32 	%r176, %f215;
	mov.b32 	%r175, %f3;
	mov.b32 	%r194, %f284;
	mov.b32 	%r193, %f12;
	mov.b32 	%r212, %f353;
	mov.b32 	%r211, %f21;
	mov.b32 	%r230, %f421;
	mov.b32 	%r229, %f30;
	mov.b32 	%r258, %f527;
	mov.b32 	%r257, %f53;
	mov.b32 	%r261, %f524;
	mov.b32 	%r260, %f52;
	xor.b32  	%r308, %r311, -2147483648;
	xor.b32  	%r307, %r310, -2147483648;
	or.b16  	%rs21, %rs1, 1;
	selp.f32 	%f686, %f685, %f680, %p162;
	selp.f32 	%f687, 0f3F800000, 0f00000000, %p155;
	// begin inline asm
	cvt.rn.f16x2.f32 %r174, %r176, %r175;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r192, %r194, %r193;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r210, %r212, %r211;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r228, %r230, %r229;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r256, %r258, %r257;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r259, %r261, %r260;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r303, %r305, %r304;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r306, %r308, %r307;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r309, %r311, %r310;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r312, %r305, %r304;
	// end inline asm
	cvt.u32.u16 	%r61, %rs21;
	mul.f32 	%f142, %f686, %f687;
	mul.f32 	%f143, %f683, %f687;
	setp.eq.s32 	%p175, %r39, %r61;
	add.f32 	%f708, %f769, %f769;
	mov.b32 	%r356, %f708;
	and.b32  	%r357, %r356, -2147483648;
	or.b32  	%r358, %r357, 1056964608;
	mov.b32 	%f709, %r358;
	add.f32 	%f710, %f708, %f709;
	cvt.rzi.f32.f32 	%f711, %f710;
	abs.f32 	%f712, %f708;
	setp.gt.f32 	%p176, %f712, 0f4B000000;
	selp.f32 	%f713, %f708, %f711, %p176;
	cvt.rzi.f32.f32 	%f714, %f708;
	setp.lt.f32 	%p177, %f712, 0f3F000000;
	selp.f32 	%f715, %f714, %f713, %p177;
	cvt.rzi.s32.f32 	%r359, %f715;
	fma.rn.f32 	%f716, %f715, 0fBF000000, %f769;
	mul.f32 	%f717, %f716, %f716;
	fma.rn.f32 	%f718, %f717, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f719, %f717, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f720, %f718, %f717, 0fC0A55DF6;
	fma.rn.f32 	%f721, %f719, %f717, 0f4081E0CF;
	fma.rn.f32 	%f722, %f717, %f716, 0f00000000;
	fma.rn.f32 	%f723, %f721, %f717, 0fC09DE9E6;
	fma.rn.f32 	%f724, %f720, %f722, 0f00000000;
	fma.rn.f32 	%f725, %f723, %f717, 0f3F800000;
	fma.rn.f32 	%f726, %f716, 0f40490FDB, %f724;
	and.b32  	%r360, %r359, 1;
	setp.eq.b32 	%p178, %r360, 1;
	selp.f32 	%f727, %f725, %f726, %p178;
	selp.f32 	%f728, %f726, %f725, %p178;
	and.b32  	%r361, %r359, 2;
	setp.eq.s32 	%p179, %r361, 0;
	neg.f32 	%f729, %f727;
	selp.f32 	%f730, %f727, %f729, %p179;
	add.s32 	%r362, %r359, 1;
	and.b32  	%r363, %r362, 2;
	setp.eq.s32 	%p180, %r363, 0;
	sub.f32 	%f732, %f174, %f728;
	selp.f32 	%f733, %f728, %f732, %p180;
	cvt.rzi.f32.f32 	%f734, %f769;
	setp.eq.f32 	%p181, %f734, %f769;
	mul.f32 	%f735, %f769, 0f00000000;
	selp.f32 	%f736, %f735, %f730, %p181;
	abs.f32 	%f737, %f769;
	setp.gt.f32 	%p182, %f737, 0f4B800000;
	add.f32 	%f738, %f736, 0f3F800000;
	selp.f32 	%f739, %f738, %f733, %p182;
	selp.f32 	%f740, 0f3F800000, 0f00000000, %p175;
	mul.f32 	%f741, %f739, %f740;
	mul.f32 	%f742, %f736, %f740;
	mov.b32 	%r346, %f741;
	mov.b32 	%r345, %f142;
	// begin inline asm
	cvt.rn.f16x2.f32 %r344, %r346, %r345;
	// end inline asm
	mov.b32 	%r352, %f742;
	xor.b32  	%r349, %r352, -2147483648;
	mov.b32 	%r351, %f143;
	xor.b32  	%r348, %r351, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r347, %r349, %r348;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r350, %r352, %r351;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r353, %r346, %r345;
	// end inline asm
	shl.b32 	%r365, %r6, 11;
	and.b32  	%r366, %r91, 28;
	shl.b32 	%r367, %r2, 5;
	and.b32  	%r368, %r367, 32;
	and.b32  	%r74, %r367, 64;
	and.b32  	%r369, %r3, 1024;
	and.b32  	%r370, %r4, 1;
	neg.s32 	%r371, %r370;
	or.b32  	%r75, %r370, %r38;
	shl.b32 	%r372, %r4, 2;
	and.b32  	%r76, %r372, 24;
	or.b32  	%r373, %r369, %r74;
	or.b32  	%r374, %r373, %r368;
	or.b32  	%r375, %r374, %r366;
	or.b32  	%r77, %r375, %r365;
	and.b32  	%r78, %r1, 8;
	shl.b32 	%r376, %r1, 4;
	or.b32  	%r377, %r78, %r376;
	shr.u32 	%r378, %r377, 2;
	and.b32  	%r379, %r378, 30;
	and.b32  	%r380, %r5, 32;
	shl.b32 	%r381, %r1, 3;
	and.b32  	%r382, %r381, 64;
	and.b32  	%r383, %r48, 32;
	shl.b32 	%r384, %r4, 1;
	and.b32  	%r385, %r91, 16;
	or.b32  	%r386, %r383, %r384;
	or.b32  	%r387, %r386, %r382;
	or.b32  	%r388, %r387, %r385;
	shr.u32 	%r389, %r388, 2;
	or.b32  	%r390, %r389, %r380;
	or.b32  	%r391, %r91, %r92;
	bfe.u32 	%r392, %r391, 1, 2;
	mad.lo.s32 	%r393, %r392, 65, %r380;
	add.s32 	%r394, %r393, %r389;
	shr.u32 	%r395, %r1, 4;
	and.b32  	%r79, %r4, 6;
	shl.b32 	%r396, %r8, 14;
	add.s32 	%r397, %r396, -49152;
	or.b32  	%r398, %r366, %r368;
	and.b32  	%r399, %r372, 4;
	or.b32  	%r400, %r94, %r36;
	or.b32  	%r401, %r400, %r399;
	shl.b32 	%r402, %r401, 7;
	or.b32  	%r80, %r402, %r398;
	cvt.s64.s32 	%rd5, %r397;
	shr.u32 	%r403, %r97, 1;
	shr.u32 	%r404, %r4, 1;
	or.b32  	%r405, %r404, 4;
	or.b32  	%r406, %r404, 8;
	or.b32  	%r407, %r404, 12;
	or.b32  	%r408, %r404, 16;
	or.b32  	%r409, %r404, 20;
	or.b32  	%r410, %r404, 24;
	or.b32  	%r411, %r404, 28;
	setp.eq.s32 	%p184, %r370, 0;
	and.b32  	%r412, %r371, 130;
	mul.lo.s32 	%r413, %r404, 289;
	mul.lo.s32 	%r414, %r395, 65;
	add.s32 	%r415, %r412, %r379;
	add.s32 	%r416, %r415, %r413;
	add.s32 	%r417, %r416, %r414;
	mul.wide.u32 	%rd72, %r417, 4;
	mov.u64 	%rd73, shmem;
	add.s64 	%rd6, %rd73, %rd72;
	cvt.u64.u32 	%rd74, %r414;
	cvt.u64.u32 	%rd75, %r413;
	selp.b64 	%rd76, 0, 130, %p184;
	cvt.u64.u32 	%rd77, %r379;
	add.s64 	%rd78, %rd77, %rd76;
	add.s64 	%rd79, %rd78, %rd75;
	add.s64 	%rd80, %rd79, %rd74;
	shl.b64 	%rd81, %rd80, 2;
	add.s64 	%rd7, %rd73, %rd81;
	mul.lo.s32 	%r418, %r405, 289;
	add.s32 	%r419, %r415, %r418;
	add.s32 	%r420, %r419, %r414;
	mul.wide.u32 	%rd82, %r420, 4;
	add.s64 	%rd8, %rd73, %rd82;
	cvt.u64.u32 	%rd83, %r418;
	add.s64 	%rd84, %rd78, %rd83;
	add.s64 	%rd85, %rd84, %rd74;
	shl.b64 	%rd86, %rd85, 2;
	add.s64 	%rd9, %rd73, %rd86;
	mul.lo.s32 	%r421, %r406, 289;
	add.s32 	%r422, %r415, %r421;
	add.s32 	%r423, %r422, %r414;
	mul.wide.u32 	%rd87, %r423, 4;
	add.s64 	%rd10, %rd73, %rd87;
	cvt.u64.u32 	%rd88, %r421;
	add.s64 	%rd89, %rd78, %rd88;
	add.s64 	%rd90, %rd89, %rd74;
	shl.b64 	%rd91, %rd90, 2;
	add.s64 	%rd11, %rd73, %rd91;
	mul.lo.s32 	%r424, %r407, 289;
	add.s32 	%r425, %r415, %r424;
	add.s32 	%r426, %r425, %r414;
	mul.wide.u32 	%rd92, %r426, 4;
	add.s64 	%rd12, %rd73, %rd92;
	cvt.u64.u32 	%rd93, %r424;
	add.s64 	%rd94, %rd78, %rd93;
	add.s64 	%rd95, %rd94, %rd74;
	shl.b64 	%rd96, %rd95, 2;
	add.s64 	%rd13, %rd73, %rd96;
	mul.lo.s32 	%r427, %r408, 289;
	add.s32 	%r428, %r415, %r427;
	add.s32 	%r429, %r428, %r414;
	mul.wide.u32 	%rd97, %r429, 4;
	add.s64 	%rd14, %rd73, %rd97;
	cvt.u64.u32 	%rd98, %r427;
	add.s64 	%rd99, %rd78, %rd98;
	add.s64 	%rd100, %rd99, %rd74;
	shl.b64 	%rd101, %rd100, 2;
	add.s64 	%rd15, %rd73, %rd101;
	mul.lo.s32 	%r430, %r409, 289;
	add.s32 	%r431, %r415, %r430;
	add.s32 	%r432, %r431, %r414;
	mul.wide.u32 	%rd102, %r432, 4;
	add.s64 	%rd16, %rd73, %rd102;
	cvt.u64.u32 	%rd103, %r430;
	add.s64 	%rd104, %rd78, %rd103;
	add.s64 	%rd105, %rd104, %rd74;
	shl.b64 	%rd106, %rd105, 2;
	add.s64 	%rd17, %rd73, %rd106;
	mul.lo.s32 	%r433, %r410, 289;
	add.s32 	%r434, %r415, %r433;
	add.s32 	%r435, %r434, %r414;
	mul.wide.u32 	%rd107, %r435, 4;
	add.s64 	%rd18, %rd73, %rd107;
	cvt.u64.u32 	%rd108, %r433;
	add.s64 	%rd109, %rd78, %rd108;
	add.s64 	%rd110, %rd109, %rd74;
	shl.b64 	%rd111, %rd110, 2;
	add.s64 	%rd19, %rd73, %rd111;
	mul.lo.s32 	%r436, %r411, 289;
	add.s32 	%r437, %r415, %r436;
	add.s32 	%r438, %r437, %r414;
	mul.wide.u32 	%rd112, %r438, 4;
	add.s64 	%rd20, %rd73, %rd112;
	cvt.u64.u32 	%rd113, %r436;
	add.s64 	%rd114, %rd78, %rd113;
	add.s64 	%rd115, %rd114, %rd74;
	shl.b64 	%rd116, %rd115, 2;
	add.s64 	%rd21, %rd73, %rd116;
	and.b32  	%r439, %r1, 1;
	neg.s32 	%r440, %r439;
	and.b32  	%r441, %r440, 130;
	and.b32  	%r442, %r384, 2;
	or.b32  	%r443, %r442, %r395;
	mul.lo.s32 	%r444, %r443, 65;
	add.s32 	%r445, %r379, %r444;
	add.s32 	%r446, %r445, %r413;
	mul.wide.u32 	%rd117, %r446, 4;
	add.s64 	%rd22, %rd73, %rd117;
	cvt.u64.u32 	%rd118, %r444;
	add.s64 	%rd119, %rd118, %rd77;
	add.s64 	%rd120, %rd119, %rd75;
	shl.b64 	%rd121, %rd120, 2;
	add.s64 	%rd23, %rd73, %rd121;
	add.s32 	%r447, %r445, %r418;
	mul.wide.u32 	%rd122, %r447, 4;
	add.s64 	%rd24, %rd73, %rd122;
	add.s64 	%rd123, %rd119, %rd83;
	shl.b64 	%rd124, %rd123, 2;
	add.s64 	%rd25, %rd73, %rd124;
	add.s32 	%r448, %r445, %r421;
	mul.wide.u32 	%rd125, %r448, 4;
	add.s64 	%rd26, %rd73, %rd125;
	add.s64 	%rd126, %rd119, %rd88;
	shl.b64 	%rd127, %rd126, 2;
	add.s64 	%rd27, %rd73, %rd127;
	add.s32 	%r449, %r445, %r424;
	mul.wide.u32 	%rd128, %r449, 4;
	add.s64 	%rd28, %rd73, %rd128;
	add.s64 	%rd129, %rd119, %rd93;
	shl.b64 	%rd130, %rd129, 2;
	add.s64 	%rd29, %rd73, %rd130;
	add.s32 	%r450, %r445, %r427;
	mul.wide.u32 	%rd131, %r450, 4;
	add.s64 	%rd30, %rd73, %rd131;
	add.s64 	%rd132, %rd119, %rd98;
	shl.b64 	%rd133, %rd132, 2;
	add.s64 	%rd31, %rd73, %rd133;
	add.s32 	%r451, %r445, %r430;
	mul.wide.u32 	%rd134, %r451, 4;
	add.s64 	%rd32, %rd73, %rd134;
	add.s64 	%rd135, %rd119, %rd103;
	shl.b64 	%rd136, %rd135, 2;
	add.s64 	%rd33, %rd73, %rd136;
	add.s32 	%r452, %r445, %r433;
	mul.wide.u32 	%rd137, %r452, 4;
	add.s64 	%rd34, %rd73, %rd137;
	add.s64 	%rd138, %rd119, %rd108;
	shl.b64 	%rd139, %rd138, 2;
	add.s64 	%rd35, %rd73, %rd139;
	add.s32 	%r453, %r445, %r436;
	mul.wide.u32 	%rd140, %r453, 4;
	add.s64 	%rd36, %rd73, %rd140;
	add.s64 	%rd141, %rd119, %rd113;
	shl.b64 	%rd142, %rd141, 2;
	add.s64 	%rd37, %rd73, %rd142;
	mul.wide.u32 	%rd143, %r394, 4;
	add.s64 	%rd38, %rd73, %rd143;
	add.s32 	%r454, %r441, %r390;
	mad.lo.s32 	%r455, %r403, 65, %r454;
	mul.wide.u32 	%rd144, %r455, 4;
	add.s64 	%rd39, %rd73, %rd144;
	setp.eq.s32 	%p185, %r78, 0;
	mov.u16 	%rs87, 25600;
	mov.u16 	%rs61, 21504;
	mov.u16 	%rs95, 18432;
	mov.u16 	%rs83, -14592;
	setp.eq.s32 	%p211, %r79, 6;
	setp.ne.s32 	%p217, %r79, 6;
	mov.u32 	%r1354, %r1342;
	mov.u32 	%r1355, %r1342;
	mov.u32 	%r1361, %r1342;
	mov.u32 	%r84, %r1342;
	bra.uni 	$L__BB0_100;
$L__BB0_121:                            // %pass13201
                                        //   in Loop: Header=BB0_100 Depth=1
	or.b32  	%r1338, %r1364, 458752;
	cvt.s64.s32 	%rd245, %r1338;
	add.s64 	%rd246, %rd245, %rd5;
	shr.u64 	%rd247, %rd246, 40;
	add.s64 	%rd248, %rd246, %rd247;
	shr.s64 	%rd249, %rd248, 24;
	setp.lt.s64 	%p238, %rd246, 0;
	and.b64  	%rd250, %rd248, -16777216;
	setp.ne.s64 	%p239, %rd250, %rd246;
	and.pred  	%p240, %p238, %p239;
	selp.u64 	%rd251, 1, 0, %p240;
	sub.s64 	%rd252, %rd251, %rd249;
	shl.b64 	%rd253, %rd252, 24;
	add.s64 	%rd254, %rd253, %rd246;
	shl.b64 	%rd255, %rd254, 2;
	add.s64 	%rd256, %rd3, %rd255;
	st.global.v4.u32 	[%rd256], {%r142, %r144, %r143, %r145};
	setp.ne.s32 	%p241, %r84, 7936;
	add.s32 	%r84, %r84, 256;
	add.s32 	%r1339, %r84, %r6;
	setp.gt.s32 	%p242, %r7, %r1339;
	and.pred  	%p243, %p241, %p242;
	@%p243 bra 	$L__BB0_100;
	bra.uni 	$L__BB0_122;
$L__BB0_100:                            // %L1348
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_101 Depth 2
	or.b32  	%r585, %r84, %r75;
	or.b32  	%r586, %r585, %r37;
	or.b32  	%r587, %r586, %r76;
	shl.b32 	%r588, %r587, 11;
	add.s32 	%r589, %r77, %r588;
	shr.s32 	%r590, %r589, 31;
	shr.u32 	%r591, %r590, 8;
	add.s32 	%r592, %r589, %r591;
	shr.s32 	%r593, %r592, 24;
	setp.lt.s32 	%p186, %r589, 0;
	and.b32  	%r594, %r592, -16777216;
	setp.ne.s32 	%p187, %r594, %r589;
	and.pred  	%p188, %p186, %p187;
	selp.u32 	%r595, 1, 0, %p188;
	sub.s32 	%r596, %r595, %r593;
	shl.b32 	%r597, %r596, 24;
	or.b32  	%r598, %r589, 1;
	add.s32 	%r599, %r598, %r597;
	mul.wide.s32 	%rd145, %r599, 4;
	add.s64 	%rd146, %rd2, %rd145;
	ld.global.v4.u32 	{%r600, %r601, %r602, %r603}, [%rd146+-4];
	or.b32  	%r604, %r588, 65536;
	add.s32 	%r605, %r77, %r604;
	shr.s32 	%r606, %r605, 31;
	shr.u32 	%r607, %r606, 8;
	add.s32 	%r608, %r605, %r607;
	shr.s32 	%r609, %r608, 24;
	setp.lt.s32 	%p189, %r605, 0;
	and.b32  	%r610, %r608, -16777216;
	setp.ne.s32 	%p190, %r610, %r605;
	and.pred  	%p191, %p189, %p190;
	selp.u32 	%r611, 1, 0, %p191;
	sub.s32 	%r612, %r611, %r609;
	shl.b32 	%r613, %r612, 24;
	or.b32  	%r614, %r605, 1;
	add.s32 	%r615, %r614, %r613;
	mul.wide.s32 	%rd147, %r615, 4;
	add.s64 	%rd148, %rd2, %rd147;
	ld.global.v4.u32 	{%r616, %r617, %r618, %r619}, [%rd148+-4];
	or.b32  	%r620, %r588, 131072;
	add.s32 	%r621, %r77, %r620;
	shr.s32 	%r622, %r621, 31;
	shr.u32 	%r623, %r622, 8;
	add.s32 	%r624, %r621, %r623;
	shr.s32 	%r625, %r624, 24;
	setp.lt.s32 	%p192, %r621, 0;
	and.b32  	%r626, %r624, -16777216;
	setp.ne.s32 	%p193, %r626, %r621;
	and.pred  	%p194, %p192, %p193;
	selp.u32 	%r627, 1, 0, %p194;
	sub.s32 	%r628, %r627, %r625;
	shl.b32 	%r629, %r628, 24;
	or.b32  	%r630, %r621, 1;
	add.s32 	%r631, %r630, %r629;
	mul.wide.s32 	%rd149, %r631, 4;
	add.s64 	%rd150, %rd2, %rd149;
	ld.global.v4.u32 	{%r632, %r633, %r634, %r635}, [%rd150+-4];
	or.b32  	%r636, %r588, 196608;
	add.s32 	%r637, %r77, %r636;
	shr.s32 	%r638, %r637, 31;
	shr.u32 	%r639, %r638, 8;
	add.s32 	%r640, %r637, %r639;
	shr.s32 	%r641, %r640, 24;
	setp.lt.s32 	%p195, %r637, 0;
	and.b32  	%r642, %r640, -16777216;
	setp.ne.s32 	%p196, %r642, %r637;
	and.pred  	%p197, %p195, %p196;
	selp.u32 	%r643, 1, 0, %p197;
	sub.s32 	%r644, %r643, %r641;
	shl.b32 	%r645, %r644, 24;
	or.b32  	%r646, %r637, 1;
	add.s32 	%r647, %r646, %r645;
	mul.wide.s32 	%rd151, %r647, 4;
	add.s64 	%rd152, %rd2, %rd151;
	ld.global.v4.u32 	{%r648, %r649, %r650, %r651}, [%rd152+-4];
	or.b32  	%r652, %r588, 262144;
	add.s32 	%r653, %r77, %r652;
	shr.s32 	%r654, %r653, 31;
	shr.u32 	%r655, %r654, 8;
	add.s32 	%r656, %r653, %r655;
	shr.s32 	%r657, %r656, 24;
	setp.lt.s32 	%p198, %r653, 0;
	and.b32  	%r658, %r656, -16777216;
	setp.ne.s32 	%p199, %r658, %r653;
	and.pred  	%p200, %p198, %p199;
	selp.u32 	%r659, 1, 0, %p200;
	sub.s32 	%r660, %r659, %r657;
	shl.b32 	%r661, %r660, 24;
	or.b32  	%r662, %r653, 1;
	add.s32 	%r663, %r662, %r661;
	mul.wide.s32 	%rd153, %r663, 4;
	add.s64 	%rd154, %rd2, %rd153;
	ld.global.v4.u32 	{%r664, %r665, %r666, %r667}, [%rd154+-4];
	or.b32  	%r668, %r588, 327680;
	add.s32 	%r669, %r77, %r668;
	shr.s32 	%r670, %r669, 31;
	shr.u32 	%r671, %r670, 8;
	add.s32 	%r672, %r669, %r671;
	shr.s32 	%r673, %r672, 24;
	setp.lt.s32 	%p201, %r669, 0;
	and.b32  	%r674, %r672, -16777216;
	setp.ne.s32 	%p202, %r674, %r669;
	and.pred  	%p203, %p201, %p202;
	selp.u32 	%r675, 1, 0, %p203;
	sub.s32 	%r676, %r675, %r673;
	shl.b32 	%r677, %r676, 24;
	or.b32  	%r678, %r669, 1;
	add.s32 	%r679, %r678, %r677;
	mul.wide.s32 	%rd155, %r679, 4;
	add.s64 	%rd156, %rd2, %rd155;
	ld.global.v4.u32 	{%r680, %r681, %r682, %r683}, [%rd156+-4];
	or.b32  	%r684, %r588, 393216;
	add.s32 	%r685, %r77, %r684;
	shr.s32 	%r686, %r685, 31;
	shr.u32 	%r687, %r686, 8;
	add.s32 	%r688, %r685, %r687;
	shr.s32 	%r689, %r688, 24;
	setp.lt.s32 	%p204, %r685, 0;
	and.b32  	%r690, %r688, -16777216;
	setp.ne.s32 	%p205, %r690, %r685;
	and.pred  	%p206, %p204, %p205;
	selp.u32 	%r691, 1, 0, %p206;
	sub.s32 	%r692, %r691, %r689;
	shl.b32 	%r693, %r692, 24;
	or.b32  	%r694, %r685, 1;
	add.s32 	%r695, %r694, %r693;
	mul.wide.s32 	%rd157, %r695, 4;
	add.s64 	%rd158, %rd2, %rd157;
	ld.global.v4.u32 	{%r696, %r697, %r698, %r699}, [%rd158+-4];
	or.b32  	%r700, %r588, 458752;
	add.s32 	%r701, %r77, %r700;
	shr.s32 	%r702, %r701, 31;
	shr.u32 	%r703, %r702, 8;
	add.s32 	%r704, %r701, %r703;
	shr.s32 	%r705, %r704, 24;
	setp.lt.s32 	%p207, %r701, 0;
	and.b32  	%r706, %r704, -16777216;
	setp.ne.s32 	%p208, %r706, %r701;
	and.pred  	%p209, %p207, %p208;
	selp.u32 	%r707, 1, 0, %p209;
	sub.s32 	%r708, %r707, %r705;
	shl.b32 	%r709, %r708, 24;
	or.b32  	%r710, %r701, 1;
	add.s32 	%r711, %r710, %r709;
	mul.wide.s32 	%rd159, %r711, 4;
	add.s64 	%rd160, %rd2, %rd159;
	ld.global.v4.u32 	{%r712, %r713, %r714, %r715}, [%rd160+-4];
	selp.b32 	%r716, %r602, %r600, %p185;
	shfl.sync.bfly.b32	%r717, %r716, 8, 31, -1;
	selp.b32 	%r457, %r600, %r717, %p185;
	selp.b32 	%r458, %r717, %r602, %p185;
	selp.b32 	%r718, %r603, %r601, %p185;
	shfl.sync.bfly.b32	%r719, %r718, 8, 31, -1;
	selp.b32 	%r465, %r601, %r719, %p185;
	selp.b32 	%r466, %r719, %r603, %p185;
	selp.b32 	%r720, %r618, %r616, %p185;
	shfl.sync.bfly.b32	%r721, %r720, 8, 31, -1;
	selp.b32 	%r473, %r616, %r721, %p185;
	selp.b32 	%r474, %r721, %r618, %p185;
	selp.b32 	%r722, %r619, %r617, %p185;
	shfl.sync.bfly.b32	%r723, %r722, 8, 31, -1;
	selp.b32 	%r481, %r617, %r723, %p185;
	selp.b32 	%r482, %r723, %r619, %p185;
	selp.b32 	%r724, %r634, %r632, %p185;
	shfl.sync.bfly.b32	%r725, %r724, 8, 31, -1;
	selp.b32 	%r489, %r632, %r725, %p185;
	selp.b32 	%r490, %r725, %r634, %p185;
	selp.b32 	%r726, %r635, %r633, %p185;
	shfl.sync.bfly.b32	%r727, %r726, 8, 31, -1;
	selp.b32 	%r497, %r633, %r727, %p185;
	selp.b32 	%r498, %r727, %r635, %p185;
	selp.b32 	%r728, %r650, %r648, %p185;
	shfl.sync.bfly.b32	%r729, %r728, 8, 31, -1;
	selp.b32 	%r505, %r648, %r729, %p185;
	selp.b32 	%r506, %r729, %r650, %p185;
	selp.b32 	%r730, %r651, %r649, %p185;
	shfl.sync.bfly.b32	%r731, %r730, 8, 31, -1;
	selp.b32 	%r513, %r649, %r731, %p185;
	selp.b32 	%r514, %r731, %r651, %p185;
	selp.b32 	%r732, %r666, %r664, %p185;
	shfl.sync.bfly.b32	%r733, %r732, 8, 31, -1;
	selp.b32 	%r521, %r664, %r733, %p185;
	selp.b32 	%r522, %r733, %r666, %p185;
	selp.b32 	%r734, %r667, %r665, %p185;
	shfl.sync.bfly.b32	%r735, %r734, 8, 31, -1;
	selp.b32 	%r529, %r665, %r735, %p185;
	selp.b32 	%r530, %r735, %r667, %p185;
	selp.b32 	%r736, %r682, %r680, %p185;
	shfl.sync.bfly.b32	%r737, %r736, 8, 31, -1;
	selp.b32 	%r537, %r680, %r737, %p185;
	selp.b32 	%r538, %r737, %r682, %p185;
	selp.b32 	%r738, %r683, %r681, %p185;
	shfl.sync.bfly.b32	%r739, %r738, 8, 31, -1;
	selp.b32 	%r545, %r681, %r739, %p185;
	selp.b32 	%r546, %r739, %r683, %p185;
	selp.b32 	%r740, %r698, %r696, %p185;
	shfl.sync.bfly.b32	%r741, %r740, 8, 31, -1;
	selp.b32 	%r553, %r696, %r741, %p185;
	selp.b32 	%r554, %r741, %r698, %p185;
	selp.b32 	%r742, %r699, %r697, %p185;
	shfl.sync.bfly.b32	%r743, %r742, 8, 31, -1;
	selp.b32 	%r561, %r697, %r743, %p185;
	selp.b32 	%r562, %r743, %r699, %p185;
	selp.b32 	%r744, %r714, %r712, %p185;
	shfl.sync.bfly.b32	%r745, %r744, 8, 31, -1;
	selp.b32 	%r569, %r712, %r745, %p185;
	selp.b32 	%r570, %r745, %r714, %p185;
	selp.b32 	%r746, %r715, %r713, %p185;
	shfl.sync.bfly.b32	%r747, %r746, 8, 31, -1;
	selp.b32 	%r577, %r713, %r747, %p185;
	selp.b32 	%r578, %r747, %r715, %p185;
	mov.u32 	%r579, 21520;
	// begin inline asm
	prmt.b32 %r456, %r457, %r458, %r579;
	// end inline asm
	mov.u32 	%r583, 30258;
	// begin inline asm
	prmt.b32 %r460, %r457, %r458, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r464, %r465, %r466, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r468, %r465, %r466, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r472, %r473, %r474, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r476, %r473, %r474, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r480, %r481, %r482, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r484, %r481, %r482, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r488, %r489, %r490, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r492, %r489, %r490, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r496, %r497, %r498, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r500, %r497, %r498, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r504, %r505, %r506, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r508, %r505, %r506, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r512, %r513, %r514, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r516, %r513, %r514, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r520, %r521, %r522, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r524, %r521, %r522, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r528, %r529, %r530, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r532, %r529, %r530, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r536, %r537, %r538, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r540, %r537, %r538, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r544, %r545, %r546, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r548, %r545, %r546, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r552, %r553, %r554, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r556, %r553, %r554, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r560, %r561, %r562, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r564, %r561, %r562, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r568, %r569, %r570, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r572, %r569, %r570, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r576, %r577, %r578, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r580, %r577, %r578, %r583;
	// end inline asm
	st.shared.u32 	[%rd6], %r456;
	st.shared.u32 	[%rd7+128], %r460;
	st.shared.u32 	[%rd7+4], %r464;
	st.shared.u32 	[%rd7+132], %r468;
	st.shared.u32 	[%rd8], %r472;
	st.shared.u32 	[%rd9+128], %r476;
	st.shared.u32 	[%rd9+4], %r480;
	st.shared.u32 	[%rd9+132], %r484;
	st.shared.u32 	[%rd10], %r488;
	st.shared.u32 	[%rd11+128], %r492;
	st.shared.u32 	[%rd11+4], %r496;
	st.shared.u32 	[%rd11+132], %r500;
	st.shared.u32 	[%rd12], %r504;
	st.shared.u32 	[%rd13+128], %r508;
	st.shared.u32 	[%rd13+4], %r512;
	st.shared.u32 	[%rd13+132], %r516;
	st.shared.u32 	[%rd14], %r520;
	st.shared.u32 	[%rd15+128], %r524;
	st.shared.u32 	[%rd15+4], %r528;
	st.shared.u32 	[%rd15+132], %r532;
	st.shared.u32 	[%rd16], %r536;
	st.shared.u32 	[%rd17+128], %r540;
	st.shared.u32 	[%rd17+4], %r544;
	st.shared.u32 	[%rd17+132], %r548;
	st.shared.u32 	[%rd18], %r552;
	st.shared.u32 	[%rd19+128], %r556;
	st.shared.u32 	[%rd19+4], %r560;
	st.shared.u32 	[%rd19+132], %r564;
	st.shared.u32 	[%rd20], %r568;
	st.shared.u32 	[%rd21+128], %r572;
	st.shared.u32 	[%rd21+4], %r576;
	st.shared.u32 	[%rd21+132], %r580;
	bar.sync 	0;
	mov.u32 	%r1358, 256;
	mov.u64 	%rd259, %rd39;
	mov.u64 	%rd260, %rd38;
	mov.u32 	%r1359, %r1354;
	mov.u32 	%r1360, %r1355;
$L__BB0_101:                            // %L17580
                                        //   Parent Loop BB0_100 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r1355, %r1361;
	mov.u32 	%r1354, %r1360;
	ld.shared.u32 	%r1361, [%rd259];
	// begin inline asm
	mov.b32 %r753, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r764, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r752, %r1361, -2004318072;
	mov.u32 	%r751, 983055;
	// begin inline asm
	lop3.b32 %r750, %r751, %r752, %r753, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r754, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r755, %r753, %r754;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r758, %r750, %r755;
	// end inline asm
	mov.u32 	%r762, 15728880;
	// begin inline asm
	lop3.b32 %r761, %r762, %r752, %r764, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r765, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r766, %r764, %r765;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r769, %r761, %r766;
	// end inline asm
	shr.u32 	%r774, %r752, 8;
	// begin inline asm
	lop3.b32 %r772, %r751, %r774, %r753, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r776, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r777, %r753, %r776;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r780, %r772, %r777;
	// end inline asm
	// begin inline asm
	lop3.b32 %r783, %r762, %r774, %r764, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r787, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r788, %r764, %r787;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r791, %r783, %r788;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r794, %r228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r796, %r794, %r758;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r799, %r228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r801, %r799, %r769;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r804, %r228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r806, %r804, %r780;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r809, %r228;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r811, %r809, %r791;
	// end inline asm
	// begin inline asm
	mov.b32 %r819, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r830, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r818, %r1359, -2004318072;
	// begin inline asm
	lop3.b32 %r816, %r751, %r818, %r819, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r820, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r821, %r819, %r820;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r824, %r816, %r821;
	// end inline asm
	// begin inline asm
	lop3.b32 %r827, %r762, %r818, %r830, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r831, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r832, %r830, %r831;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r835, %r827, %r832;
	// end inline asm
	shr.u32 	%r840, %r818, 8;
	// begin inline asm
	lop3.b32 %r838, %r751, %r840, %r819, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r842, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r843, %r819, %r842;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r846, %r838, %r843;
	// end inline asm
	// begin inline asm
	lop3.b32 %r849, %r762, %r840, %r830, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r853, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r854, %r830, %r853;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r857, %r849, %r854;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r860, %r174, %r824, %r796;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r864, %r174, %r835, %r801;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r868, %r174, %r846, %r806;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r872, %r174, %r857, %r811;
	// end inline asm
	// begin inline asm
	mov.b32 %r881, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r892, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r880, %r1354, -2004318072;
	// begin inline asm
	lop3.b32 %r878, %r751, %r880, %r881, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r882, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r883, %r881, %r882;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r886, %r878, %r883;
	// end inline asm
	// begin inline asm
	lop3.b32 %r889, %r762, %r880, %r892, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r893, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r894, %r892, %r893;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r897, %r889, %r894;
	// end inline asm
	shr.u32 	%r902, %r880, 8;
	// begin inline asm
	lop3.b32 %r900, %r751, %r902, %r881, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r904, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r905, %r881, %r904;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r908, %r900, %r905;
	// end inline asm
	// begin inline asm
	lop3.b32 %r911, %r762, %r902, %r892, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r915, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r916, %r892, %r915;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r919, %r911, %r916;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r922, %r192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r924, %r922, %r886, %r860;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r928, %r192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r930, %r928, %r897, %r864;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r934, %r192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r936, %r934, %r908, %r868;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r940, %r192;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r942, %r940, %r919, %r872;
	// end inline asm
	// begin inline asm
	mov.b32 %r951, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r962, {%rs61, %rs61};
	// end inline asm
	xor.b32  	%r950, %r1355, -2004318072;
	// begin inline asm
	lop3.b32 %r948, %r751, %r950, %r951, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r952, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r953, %r951, %r952;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r956, %r948, %r953;
	// end inline asm
	// begin inline asm
	lop3.b32 %r959, %r762, %r950, %r962, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r963, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r964, %r962, %r963;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r967, %r959, %r964;
	// end inline asm
	shr.u32 	%r972, %r950, 8;
	// begin inline asm
	lop3.b32 %r970, %r751, %r972, %r951, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r974, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r975, %r951, %r974;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r978, %r970, %r975;
	// end inline asm
	// begin inline asm
	lop3.b32 %r981, %r762, %r972, %r962, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r985, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r986, %r962, %r985;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r989, %r981, %r986;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1015, %r210, %r956, %r924;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1012, %r210, %r967, %r930;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1024, %r210, %r978, %r936;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1021, %r210, %r989, %r942;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1008, %r259;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1010, %r1008, %r1012;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1013, %r256, %r1015, %r1010;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1017, %r259;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1019, %r1017, %r1021;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1022, %r256, %r1024, %r1019;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1026, %r259, %r1015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1029, %r256, %r1012, %r1026;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1033, %r259, %r1024;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1036, %r256, %r1021, %r1033;
	// end inline asm
	mov.u32 	%r1048, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1040, %r1041}, {%r303, %r309, %r306, %r312}, {%r1013, %r1029}, {%r1048, %r1048};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1050, %r1051}, {%r303, %r309, %r306, %r312}, {%r1022, %r1036}, {%r1048, %r1048};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1060, %r1061}, {%r344, %r350, %r347, %r353}, {%r1040, %r1041}, {%r1048, %r1048};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1070, %r1071}, {%r344, %r350, %r347, %r353}, {%r1050, %r1051}, {%r1048, %r1048};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1080, %r95, %r1060;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1083, %r95, %r1061;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1086, %r95, %r1070;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1089, %r95, %r1071;
	// end inline asm
	// begin inline asm
	mov.b32 %r1092, {%rs83, %rs83};
	// end inline asm
	mov.u16 	%rs72, 18176;
	// begin inline asm
	mov.b32 %r1093, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1094, %r1080, %r1092;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1097, %r1094, %r1093;
	// end inline asm
	// begin inline asm
	mov.b32 %r1100, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1101, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1102, %r1083, %r1100;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1105, %r1102, %r1101;
	// end inline asm
	// begin inline asm
	mov.b32 %r1108, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1109, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1110, %r1086, %r1108;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1113, %r1110, %r1109;
	// end inline asm
	// begin inline asm
	mov.b32 %r1116, {%rs83, %rs83};
	// end inline asm
	// begin inline asm
	mov.b32 %r1117, {%rs72, %rs72};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1118, %r1089, %r1116;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1121, %r1118, %r1117;
	// end inline asm
	// begin inline asm
	mov.b32 %r1127, {%rs87, %rs87};
	// end inline asm
	// begin inline asm
	mov.b32 %r1125, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1126, %r1127, %r1125;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1129, %r1097, %r1126;
	// end inline asm
	// begin inline asm
	mov.b32 %r1132, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1133, %r1127, %r1132;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1136, %r1105, %r1133;
	// end inline asm
	// begin inline asm
	mov.b32 %r1139, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1140, %r1127, %r1139;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1143, %r1113, %r1140;
	// end inline asm
	// begin inline asm
	mov.b32 %r1146, {%rs95, %rs95};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1147, %r1127, %r1146;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1150, %r1121, %r1147;
	// end inline asm
	mov.u32 	%r1156, 25152;
	// begin inline asm
	prmt.b32 %r1153, %r1129, %r1143, %r1156;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1157, %r1136, %r1150, %r1156;
	// end inline asm
	shl.b32 	%r1164, %r1157, 4;
	mov.u32 	%r1162, 252645135;
	// begin inline asm
	lop3.b32 %r1161, %r1162, %r1153, %r1164, 202;
	// end inline asm
	xor.b32  	%r1165, %r1161, -2004318072;
	st.shared.u32 	[%rd260], %r1165;
	add.s32 	%r1358, %r1358, -8;
	add.s64 	%rd260, %rd260, 1156;
	add.s64 	%rd259, %rd259, 1156;
	setp.eq.s32 	%p210, %r1358, 0;
	mov.u32 	%r1359, %r1354;
	mov.u32 	%r1360, %r1355;
	@%p210 bra 	$L__BB0_102;
	bra.uni 	$L__BB0_101;
$L__BB0_102:                            // %guard_exit13384
                                        //   in Loop: Header=BB0_100 Depth=1
	bar.sync 	0;
	or.b32  	%r111, %r84, %r76;
	ld.shared.u32 	%r1171, [%rd22];
	ld.shared.u32 	%r1172, [%rd23+128];
	ld.shared.u32 	%r1179, [%rd23+4];
	ld.shared.u32 	%r1180, [%rd23+132];
	ld.shared.u32 	%r1187, [%rd24];
	ld.shared.u32 	%r1188, [%rd25+128];
	ld.shared.u32 	%r1195, [%rd25+4];
	ld.shared.u32 	%r1196, [%rd25+132];
	ld.shared.u32 	%r1203, [%rd26];
	ld.shared.u32 	%r1204, [%rd27+128];
	ld.shared.u32 	%r1211, [%rd27+4];
	ld.shared.u32 	%r1212, [%rd27+132];
	ld.shared.u32 	%r1219, [%rd28];
	ld.shared.u32 	%r1220, [%rd29+128];
	ld.shared.u32 	%r1227, [%rd29+4];
	ld.shared.u32 	%r1228, [%rd29+132];
	ld.shared.u32 	%r1235, [%rd30];
	ld.shared.u32 	%r1236, [%rd31+128];
	ld.shared.u32 	%r1243, [%rd31+4];
	ld.shared.u32 	%r1244, [%rd31+132];
	ld.shared.u32 	%r1251, [%rd32];
	ld.shared.u32 	%r1252, [%rd33+128];
	ld.shared.u32 	%r1259, [%rd33+4];
	ld.shared.u32 	%r1260, [%rd33+132];
	ld.shared.u32 	%r1267, [%rd34];
	ld.shared.u32 	%r1268, [%rd35+128];
	ld.shared.u32 	%r1275, [%rd35+4];
	ld.shared.u32 	%r1276, [%rd35+132];
	ld.shared.u32 	%r1283, [%rd36];
	ld.shared.u32 	%r1284, [%rd37+128];
	ld.shared.u32 	%r1291, [%rd37+4];
	ld.shared.u32 	%r1292, [%rd37+132];
	// begin inline asm
	prmt.b32 %r1166, %r1171, %r1172, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1170, %r1171, %r1172, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1174, %r1179, %r1180, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1178, %r1179, %r1180, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1182, %r1187, %r1188, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1186, %r1187, %r1188, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1190, %r1195, %r1196, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1194, %r1195, %r1196, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1198, %r1203, %r1204, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1202, %r1203, %r1204, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1206, %r1211, %r1212, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1210, %r1211, %r1212, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1214, %r1219, %r1220, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1218, %r1219, %r1220, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1222, %r1227, %r1228, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1226, %r1227, %r1228, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1230, %r1235, %r1236, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1234, %r1235, %r1236, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1238, %r1243, %r1244, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1242, %r1243, %r1244, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1246, %r1251, %r1252, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1250, %r1251, %r1252, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1254, %r1259, %r1260, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1258, %r1259, %r1260, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1262, %r1267, %r1268, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1266, %r1267, %r1268, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1270, %r1275, %r1276, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1274, %r1275, %r1276, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1278, %r1283, %r1284, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1282, %r1283, %r1284, %r583;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1286, %r1291, %r1292, %r579;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1290, %r1291, %r1292, %r583;
	// end inline asm
	selp.b32 	%r1294, %r1170, %r1166, %p185;
	shfl.sync.bfly.b32	%r116, %r1294, 8, 31, -1;
	selp.b32 	%r1295, %r1178, %r1174, %p185;
	shfl.sync.bfly.b32	%r117, %r1295, 8, 31, -1;
	selp.b32 	%r1296, %r1186, %r1182, %p185;
	shfl.sync.bfly.b32	%r1297, %r1296, 8, 31, -1;
	selp.b32 	%r118, %r1182, %r1297, %p185;
	selp.b32 	%r119, %r1297, %r1186, %p185;
	selp.b32 	%r1298, %r1194, %r1190, %p185;
	shfl.sync.bfly.b32	%r1299, %r1298, 8, 31, -1;
	selp.b32 	%r120, %r1190, %r1299, %p185;
	selp.b32 	%r121, %r1299, %r1194, %p185;
	selp.b32 	%r1300, %r1202, %r1198, %p185;
	shfl.sync.bfly.b32	%r1301, %r1300, 8, 31, -1;
	selp.b32 	%r1302, %r1210, %r1206, %p185;
	shfl.sync.bfly.b32	%r1303, %r1302, 8, 31, -1;
	selp.b32 	%r1304, %r1218, %r1214, %p185;
	shfl.sync.bfly.b32	%r1305, %r1304, 8, 31, -1;
	selp.b32 	%r1306, %r1226, %r1222, %p185;
	shfl.sync.bfly.b32	%r1307, %r1306, 8, 31, -1;
	selp.b32 	%r1308, %r1234, %r1230, %p185;
	shfl.sync.bfly.b32	%r1309, %r1308, 8, 31, -1;
	selp.b32 	%r1310, %r1242, %r1238, %p185;
	shfl.sync.bfly.b32	%r1311, %r1310, 8, 31, -1;
	selp.b32 	%r1312, %r1250, %r1246, %p185;
	shfl.sync.bfly.b32	%r1313, %r1312, 8, 31, -1;
	selp.b32 	%r1314, %r1258, %r1254, %p185;
	shfl.sync.bfly.b32	%r1315, %r1314, 8, 31, -1;
	selp.b32 	%r1316, %r1266, %r1262, %p185;
	shfl.sync.bfly.b32	%r1317, %r1316, 8, 31, -1;
	selp.b32 	%r1318, %r1274, %r1270, %p185;
	shfl.sync.bfly.b32	%r1319, %r1318, 8, 31, -1;
	selp.b32 	%r1320, %r1282, %r1278, %p185;
	shfl.sync.bfly.b32	%r1321, %r1320, 8, 31, -1;
	selp.b32 	%r1322, %r1290, %r1286, %p185;
	shfl.sync.bfly.b32	%r1323, %r1322, 8, 31, -1;
	shl.b32 	%r1343, %r111, 11;
	@%p211 bra 	$L__BB0_114;
	bra.uni 	$L__BB0_103;
$L__BB0_114:                            // %pass12368
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r1326, %r117, %r1178, %p185;
	selp.b32 	%r1327, %r1174, %r117, %p185;
	selp.b32 	%r1328, %r116, %r1170, %p185;
	selp.b32 	%r1329, %r1166, %r116, %p185;
	or.b32  	%r1331, %r1343, %r80;
	or.b32  	%r1364, %r1331, %r74;
	cvt.s64.s32 	%rd161, %r1364;
	add.s64 	%rd162, %rd161, %rd5;
	shr.u64 	%rd163, %rd162, 40;
	add.s64 	%rd164, %rd162, %rd163;
	shr.s64 	%rd165, %rd164, 24;
	setp.lt.s64 	%p214, %rd162, 0;
	and.b64  	%rd166, %rd164, -16777216;
	setp.ne.s64 	%p215, %rd166, %rd162;
	and.pred  	%p216, %p214, %p215;
	selp.u64 	%rd167, 1, 0, %p216;
	sub.s64 	%rd168, %rd167, %rd165;
	shl.b64 	%rd169, %rd168, 24;
	add.s64 	%rd170, %rd169, %rd162;
	shl.b64 	%rd171, %rd170, 2;
	add.s64 	%rd172, %rd3, %rd171;
	st.global.v4.u32 	[%rd172], {%r1329, %r1327, %r1328, %r1326};
	bra.uni 	$L__BB0_115;
$L__BB0_103:                            // %guard_exit13384.pass12487_crit_edge
                                        //   in Loop: Header=BB0_100 Depth=1
	or.b32  	%r1325, %r1343, %r80;
	or.b32  	%r1364, %r1325, %r74;
$L__BB0_115:                            // %pass12487
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r126, %r1214, %r1305, %p185;
	selp.b32 	%r127, %r1305, %r1218, %p185;
	selp.b32 	%r128, %r1222, %r1307, %p185;
	selp.b32 	%r129, %r1307, %r1226, %p185;
	or.b32  	%r1332, %r1364, 65536;
	cvt.s64.s32 	%rd173, %r1332;
	add.s64 	%rd174, %rd173, %rd5;
	shr.u64 	%rd175, %rd174, 40;
	add.s64 	%rd176, %rd174, %rd175;
	shr.s64 	%rd177, %rd176, 24;
	setp.lt.s64 	%p218, %rd174, 0;
	and.b64  	%rd178, %rd176, -16777216;
	setp.ne.s64 	%p219, %rd178, %rd174;
	and.pred  	%p220, %p218, %p219;
	selp.u64 	%rd179, 1, 0, %p220;
	sub.s64 	%rd180, %rd179, %rd177;
	shl.b64 	%rd181, %rd180, 24;
	add.s64 	%rd182, %rd181, %rd174;
	shl.b64 	%rd183, %rd182, 2;
	add.s64 	%rd184, %rd3, %rd183;
	st.global.v4.u32 	[%rd184], {%r118, %r120, %r119, %r121};
	@%p217 bra 	$L__BB0_117;
// %bb.116:                             // %pass12606
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r122, %r1198, %r1301, %p185;
	selp.b32 	%r123, %r1301, %r1202, %p185;
	selp.b32 	%r124, %r1206, %r1303, %p185;
	selp.b32 	%r125, %r1303, %r1210, %p185;
	or.b32  	%r1333, %r1364, 131072;
	cvt.s64.s32 	%rd185, %r1333;
	add.s64 	%rd186, %rd185, %rd5;
	shr.u64 	%rd187, %rd186, 40;
	add.s64 	%rd188, %rd186, %rd187;
	shr.s64 	%rd189, %rd188, 24;
	setp.lt.s64 	%p221, %rd186, 0;
	and.b64  	%rd190, %rd188, -16777216;
	setp.ne.s64 	%p222, %rd190, %rd186;
	and.pred  	%p223, %p221, %p222;
	selp.u64 	%rd191, 1, 0, %p223;
	sub.s64 	%rd192, %rd191, %rd189;
	shl.b64 	%rd193, %rd192, 24;
	add.s64 	%rd194, %rd193, %rd186;
	shl.b64 	%rd195, %rd194, 2;
	add.s64 	%rd196, %rd3, %rd195;
	st.global.v4.u32 	[%rd196], {%r122, %r124, %r123, %r125};
$L__BB0_117:                            // %pass12725
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r134, %r1246, %r1313, %p185;
	selp.b32 	%r135, %r1313, %r1250, %p185;
	selp.b32 	%r136, %r1254, %r1315, %p185;
	selp.b32 	%r137, %r1315, %r1258, %p185;
	or.b32  	%r1334, %r1364, 196608;
	cvt.s64.s32 	%rd197, %r1334;
	add.s64 	%rd198, %rd197, %rd5;
	shr.u64 	%rd199, %rd198, 40;
	add.s64 	%rd200, %rd198, %rd199;
	shr.s64 	%rd201, %rd200, 24;
	setp.lt.s64 	%p225, %rd198, 0;
	and.b64  	%rd202, %rd200, -16777216;
	setp.ne.s64 	%p226, %rd202, %rd198;
	and.pred  	%p227, %p225, %p226;
	selp.u64 	%rd203, 1, 0, %p227;
	sub.s64 	%rd204, %rd203, %rd201;
	shl.b64 	%rd205, %rd204, 24;
	add.s64 	%rd206, %rd205, %rd198;
	shl.b64 	%rd207, %rd206, 2;
	add.s64 	%rd208, %rd3, %rd207;
	st.global.v4.u32 	[%rd208], {%r126, %r128, %r127, %r129};
	@%p217 bra 	$L__BB0_119;
// %bb.118:                             // %pass12844
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r130, %r1230, %r1309, %p185;
	selp.b32 	%r131, %r1309, %r1234, %p185;
	selp.b32 	%r132, %r1238, %r1311, %p185;
	selp.b32 	%r133, %r1311, %r1242, %p185;
	or.b32  	%r1335, %r1364, 262144;
	cvt.s64.s32 	%rd209, %r1335;
	add.s64 	%rd210, %rd209, %rd5;
	shr.u64 	%rd211, %rd210, 40;
	add.s64 	%rd212, %rd210, %rd211;
	shr.s64 	%rd213, %rd212, 24;
	setp.lt.s64 	%p228, %rd210, 0;
	and.b64  	%rd214, %rd212, -16777216;
	setp.ne.s64 	%p229, %rd214, %rd210;
	and.pred  	%p230, %p228, %p229;
	selp.u64 	%rd215, 1, 0, %p230;
	sub.s64 	%rd216, %rd215, %rd213;
	shl.b64 	%rd217, %rd216, 24;
	add.s64 	%rd218, %rd217, %rd210;
	shl.b64 	%rd219, %rd218, 2;
	add.s64 	%rd220, %rd3, %rd219;
	st.global.v4.u32 	[%rd220], {%r130, %r132, %r131, %r133};
$L__BB0_119:                            // %pass12963
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r142, %r1278, %r1321, %p185;
	selp.b32 	%r143, %r1321, %r1282, %p185;
	selp.b32 	%r144, %r1286, %r1323, %p185;
	selp.b32 	%r145, %r1323, %r1290, %p185;
	or.b32  	%r1336, %r1364, 327680;
	cvt.s64.s32 	%rd221, %r1336;
	add.s64 	%rd222, %rd221, %rd5;
	shr.u64 	%rd223, %rd222, 40;
	add.s64 	%rd224, %rd222, %rd223;
	shr.s64 	%rd225, %rd224, 24;
	setp.lt.s64 	%p232, %rd222, 0;
	and.b64  	%rd226, %rd224, -16777216;
	setp.ne.s64 	%p233, %rd226, %rd222;
	and.pred  	%p234, %p232, %p233;
	selp.u64 	%rd227, 1, 0, %p234;
	sub.s64 	%rd228, %rd227, %rd225;
	shl.b64 	%rd229, %rd228, 24;
	add.s64 	%rd230, %rd229, %rd222;
	shl.b64 	%rd231, %rd230, 2;
	add.s64 	%rd232, %rd3, %rd231;
	st.global.v4.u32 	[%rd232], {%r134, %r136, %r135, %r137};
	@%p217 bra 	$L__BB0_121;
// %bb.120:                             // %pass13082
                                        //   in Loop: Header=BB0_100 Depth=1
	selp.b32 	%r138, %r1262, %r1317, %p185;
	selp.b32 	%r139, %r1317, %r1266, %p185;
	selp.b32 	%r140, %r1270, %r1319, %p185;
	selp.b32 	%r141, %r1319, %r1274, %p185;
	or.b32  	%r1337, %r1364, 393216;
	cvt.s64.s32 	%rd233, %r1337;
	add.s64 	%rd234, %rd233, %rd5;
	shr.u64 	%rd235, %rd234, 40;
	add.s64 	%rd236, %rd234, %rd235;
	shr.s64 	%rd237, %rd236, 24;
	setp.lt.s64 	%p235, %rd234, 0;
	and.b64  	%rd238, %rd236, -16777216;
	setp.ne.s64 	%p236, %rd238, %rd234;
	and.pred  	%p237, %p235, %p236;
	selp.u64 	%rd239, 1, 0, %p237;
	sub.s64 	%rd240, %rd239, %rd237;
	shl.b64 	%rd241, %rd240, 24;
	add.s64 	%rd242, %rd241, %rd234;
	shl.b64 	%rd243, %rd242, 2;
	add.s64 	%rd244, %rd3, %rd243;
	st.global.v4.u32 	[%rd244], {%r138, %r140, %r139, %r141};
	bra.uni 	$L__BB0_121;
$L__BB0_122:                            // %L29940
	st.global.u32 	[%rd4], %r1342;
	ret;
$L__BB0_7:                              // %L246
	mov.u32 	%r1341, 2;
	st.global.u32 	[%rd4], %r1341;
	mov.u64 	%rd257, exception2668;
	cvta.global.u64 	%rd258, %rd257;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd258;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r147;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd67, exception12689;
	cvta.global.u64 	%rd68, %rd67;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd68;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd46;
	st.param.b32 	[param0+8], %r147;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
