// Seed: 461379148
module module_0;
endmodule
module module_1 (
    output logic id_0
);
  assign id_0 = 1 ? (id_2) : 1;
  module_0();
  always
    case (1)
      1: begin
        id_0 <= 1;
        id_0 = 1;
        @(posedge 1'h0 or posedge id_2) $display(id_2);
      end
      default: begin
        id_0 <= id_2 + 1;
        if (1) id_0 <= id_2;
      end
    endcase
endmodule
module module_2 (
    input tri id_0
);
  assign id_2 = (1);
  wire id_3;
  module_0();
endmodule
