// Seed: 1166703036
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output uwire id_4,
    output tri1 id_5,
    output wire id_6,
    output tri id_7,
    input supply1 id_8,
    input tri0 id_9,
    output tri0 id_10
);
  wire id_12;
  assign module_1.id_1 = 0;
  integer id_13;
  assign id_10 = id_13;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    output supply0 id_2
);
  wire id_4;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_2
  );
  wire id_5 = id_4;
endmodule
