// Seed: 2004187752
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output logic id_2
);
  assign id_2 = id_0;
endmodule
