$date
	Sun Jan 26 23:19:47 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! detected $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var reg 3 $ current_state [2:0] $end
$var reg 1 ! detected $end
$var reg 3 % next_state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 %
b0 $
0#
0"
0!
$end
#5000
b0 %
b1 $
1"
#10000
0"
#15000
b1 %
b0 $
1"
#20000
0"
#25000
b0 %
1"
1#
#30000
0"
#35000
1"
#40000
0"
#45000
b1 $
b0 %
1"
0#
#50000
0"
#55000
b10 $
b11 %
1"
1#
#60000
0"
#65000
b0 %
b11 $
1"
#70000
0"
#75000
b100 $
b1 %
1"
0#
#80000
0"
#85000
b0 %
b1 $
1"
#90000
0"
#95000
b1 %
b0 $
1"
#100000
0"
#105000
b0 %
b1 $
1"
#110000
0"
#115000
b1 %
b0 $
1"
#120000
0"
#125000
b0 %
b1 $
1"
#130000
0"
#135000
b1 %
b0 $
1"
#140000
0"
#145000
b0 %
b1 $
1"
#150000
0"
#155000
b1 %
b0 $
1"
#160000
0"
#165000
b0 %
b1 $
1"
#170000
0"
#175000
b1 %
b0 $
1"
#180000
0"
#185000
b0 %
b1 $
1"
