NDSummary.OnToolTipsLoaded("File3:mvau_stream_tb_v3.sv",{2:"<div class=\"NDToolTip TTestbench LSystemVerilog\"><div class=\"TTSummary\">Author(s): Syed Asad Alam syed&#46;as<span style=\"display: none\">[xxx]</span>ad&#46;alam<span>&#64;</span>tcd<span style=\"display: none\">[xxx]</span>&#46;ie</div></div>",4:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Asynchronous active low reset</div></div>",5:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input valid</div></div>",6:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">The weight matrix of dimensions (MatrixW/SIMD)*(MatrixH/PE) x MatrixH of word length TW x SIMD</div></div>",7:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input weight stream to DUT Dimension: PE, word length: TW*SIMD</div></div>",8:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input weight stream extracting weights from weight matrix Dimension: PExSIMD, word length: TW</div></div>",9:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation matrix Dimension: ACT_MatrixH x ACT_MatrixW, word length: TSrcI</div></div>",10:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Input activation stream to DUT Dimension: SIMD, word length: TSrcI</div></div>",11:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output matrix holding output of behavioral simulation Dimension: MatrixH x ACT_MatrixW</div></div>",12:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output valid signal</div></div>",13:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output from DUT, word length: TO = PExTDstI</div></div>",14:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">Output signal from DUT where each element is divided into multiple elements as DUT produces a packed output of size PE x TDstI.&nbsp; Dimension: PE, word length: TDstI</div></div>",15:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count for successful output matching</div></div>",16:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">An integer to count the total number of cycles taken to get all outputs</div></div>",17:"<div class=\"NDToolTip TSignal LSystemVerilog\"><div class=\"TTSummary\">A signal which indicates when simulation starts</div></div>",19:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Generating clock using the CLK_PER as clock period</div></div>",20:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Always block for populating the weight matrix from a memory file</div></div>",21:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Always block for populating the input activation matrix from a memory file</div></div>",22:"<div class=\"NDToolTip TAlways LSystemVerilog\"><div class=\"TTSummary\">Always block for populating the output activation matrix from a memory file</div></div>",24:"<div class=\"NDToolTip TAlwaysFF LSystemVerilog\"><div class=\"TTSummary\">Always block for calculating the total run time of simulation in terms of clock cycles</div></div>"});