['text':'***************************
 * Private utilities
 ***************************','line_number':10,'multiline':True]['text':' TODO: test load by cast','line_number':13,'multiline':False]['text':'*
     * CLANG fails to load unaligned addresses via vec_xl, vec_xst
     * so we failback to vec_vsx_ld, vec_vsx_st
     ','line_number':18,'multiline':True]['text':' VX','line_number':26,'multiline':False]['text':' unaligned store','line_number':30,'multiline':False]['text':' VX','line_number':35,'multiline':False]['text':' aligned load/store','line_number':39,'multiline':False]['text':' VX','line_number':43,'multiline':False]['text':' avoid aliasing rules','line_number':48,'multiline':False]['text':' load lower part','line_number':52,'multiline':False]['text':' vec_promote doesn't support doubleword on clang','line_number':57,'multiline':False]['text':' VX','line_number':62,'multiline':False]['text':' store lower part','line_number':66,'multiline':False]['text':'***************************
 * load/store
 ***************************','line_number':73,'multiline':True]['text':'**************************
 * Non-contiguous Load
 **************************','line_number':109,'multiline':True]['text':'// 32','line_number':112,'multiline':False]['text':'// 64','line_number':126,'multiline':False]['text':'// 64-bit load over 32-bit stride','line_number':134,'multiline':False]['text':'// 128-bit load over 64-bit stride','line_number':143,'multiline':False]['text':'**************************
 * Non-contiguous Store
 **************************','line_number':151,'multiline':True]['text':'// 32','line_number':154,'multiline':False]['text':'// 64','line_number':168,'multiline':False]['text':'// 64-bit store over 32-bit stride','line_number':179,'multiline':False]['text':'// 128-bit store over 64-bit stride','line_number':191,'multiline':False]['text':'********************************
 * Partial Load
 ********************************','line_number':199,'multiline':True]['text':'// 32','line_number':202,'multiline':False]['text':' fill zero to rest lanes','line_number':241,'multiline':False]['text':'// 64','line_number':251,'multiline':False]['text':' fill zero to rest lanes','line_number':265,'multiline':False]['text':'// 64-bit nlane','line_number':275,'multiline':False]['text':' fill zero to rest lanes','line_number':290,'multiline':False]['text':'// 128-bit nlane','line_number':294,'multiline':False]['text':'********************************
 * Non-contiguous partial load
 ********************************','line_number':301,'multiline':True]['text':'// 32','line_number':304,'multiline':False]['text':' switch','line_number':320,'multiline':False]['text':' fill zero to rest lanes','line_number':327,'multiline':False]['text':'// 64','line_number':331,'multiline':False]['text':' fill zero to rest lanes','line_number':341,'multiline':False]['text':'// 64-bit load over 32-bit stride','line_number':345,'multiline':False]['text':'// 128-bit load over 64-bit stride','line_number':374,'multiline':False]['text':'********************************
 * Partial store
 ********************************','line_number':382,'multiline':True]['text':'// 32','line_number':385,'multiline':False]['text':'// 64','line_number':409,'multiline':False]['text':'// 64-bit nlane','line_number':425,'multiline':False]['text':'// 128-bit nlane','line_number':429,'multiline':False]['text':'********************************
 * Non-contiguous partial store
 ********************************','line_number':436,'multiline':True]['text':'// 32','line_number':439,'multiline':False]['text':'// 64','line_number':460,'multiline':False]['text':'// 64-bit store over 32-bit stride','line_number':471,'multiline':False]['text':'// 128-bit store over 64-bit stride','line_number':481,'multiline':False]['text':'****************************************************************
 * Implement partial load/store for u32/f32/u64/f64... via casting
 ****************************************************************','line_number':485,'multiline':True]['text':' 128-bit/64-bit stride','line_number':552,'multiline':False]['text':'***********************************************************
 *  de-interlave load / interleave contiguous store
 ***********************************************************','line_number':625,'multiline':True]['text':' two channels','line_number':628,'multiline':False]['text':'********************************
 * Lookup table
 ********************************','line_number':660,'multiline':True]['text':' uses vector as indexes into a table','line_number':663,'multiline':False]['text':' that contains 32 elements of float32.','line_number':664,'multiline':False]['text':' uses vector as indexes into a table','line_number':683,'multiline':False]['text':' that contains 16 elements of float64.','line_number':684,'multiline':False]['text':' _NPY_SIMD_VEC_MEMORY_H','line_number':703,'multiline':False]