#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 28 02:23:04 2020
# Process ID: 5160
# Current directory: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/custom_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8244 C:\Users\danie\Documents\Implementaciones_FPGA\Repaso_Vivado\custom_IP\custom_IP.xpr
# Log file: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/custom_IP/vivado.log
# Journal file: C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/custom_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/custom_IP/custom_IP.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/danie/Documents/Repaso_VIVADO/custom_IP' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/ip_repo/FirstIP_PWM_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 890.355 ; gain = 34.605
update_compile_order -fileset sources_1
open_bd_design {C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/custom_IP/custom_IP.srcs/sources_1/bd/custom_Ip_design/custom_Ip_design.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:FirstIP_PWM:1.0 - FirstIP_PWM_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <custom_Ip_design> from BD file <C:/Users/danie/Documents/Implementaciones_FPGA/Repaso_Vivado/custom_IP/custom_IP.srcs/sources_1/bd/custom_Ip_design/custom_Ip_design.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 977.918 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 28 02:25:18 2020...
