---
layout: page
permalink: /products/tools
---

<div>
<content>
</content>
</div>
<div>
<content>
</content>
</div>
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">


# Design and Analysis Tools

<br>

<a id="first"></a>

<ul style="list-style-type:none; padding-left: 0;">
  <li>(1) <a href="#first">Side-Channel Attack (SCA) Evaluation Tool & FPGA Evaluation Boards</a></li>
  <li>(2) <a href="#second">Camouflage Design/Analysis Tool</a></li>
  <li>(3) <a href="#third">Asynchronous-logic Design Tool</a></li>
</ul>

### (1) Side-Channel Attack (SCA) Evaluation Tool & FPGA Evaluation Boards


<br>
<i class="fa fa-file-pdf-o" aria-hidden="true" style="font-size:24px;"></i>
<a class="brochure" href="/assets/products/evaluation/SCA Platform Brochure_v3 09072020.pdf" download>Brochure for the SCA evaluation platform</a>

To perform efficient SCA evaluations on Advanced Encryption Standard (AES) designs on the basis of simulations or measurements, we offer a user-friendly <strong>SCA Evaluation Tool</strong>. FPGA evaluation boards are available for AES implementations and their SCA evaluations.

<div class="col-sm-auto">
   <img class="mx-auto d-block" src="/assets/products/evaluation/sca_evaluation.jpeg" style="width:500px;">
</div>
<br>
<div class="container">
   <div class="row">
      <div class="col">
         <h4><strong>Key Features</strong></h4>
         <ul>
            <li>Graphical-User-Interface (GUI)</li>
            <li>Ease of Use</li>
            <li>Fast analysis and pre-qualification</li>
            <li>Applicable to AES</li>
            <li>Applicable to both simulation & measurement data</li>
            <li>SCA for power and electromagnetic (EM) method</li>
            <li>State-of-the art attacks – Correlation Power Analysis, Differential Power Analysis, and Machine Learning</li>
            <li>Configurable points of attack</li>
            <li>Configurable power models (Hamming Weight, Hamming Distance, Weight Model, Bit Model, Zero Model, etc.)</li>
            <li>Trace management</li>
            <li>Pre-analysing, pre-processing and digital signal processing features available</li>
            <li>Data acquisition possible</li>
            <li>FPGA hardware evaluation board available</li>
            <li>Technical support available</li>
         </ul>
      </div>
   </div>
</div>
<a id="second"></a>
<br>
<hr class="seperator">
<br>


### (2) Camouflage Design/Analysis Tool

To mitigate Reverse Engineering on ASICs, we offer <strong>Camouflage Design/Analysis Tool</strong> to
provide camouflage cells replacement in a netlist and to analyse the security level of the
camouflaged netlist.

<div class="container">
   <div class="row">
      <div class="col">
         <h4><strong>Key Features</strong></h4>
         <ul>
            <li>Camouflaged netlist generation to prevent from netlist analysis</li>
            <li>Simple design flow (compatible with commercial design flows)</li>
            <li>Graphical-user-interface – easy for use</li>
            <li>Options for power/area/speed trade-offs</li>
            <li>Comprehensive analysis report</li>
            <li>Technical support available</li>
         </ul>
      </div>
   </div>
</div>
<a id="third"></a>
<br>
<hr class="seperator">
<br>

### (3) Asynchronous-logic Design Tool

To provide the design solution for asynchronous-logic in netlist level, we offer <strong>Asynchronous-
logic Design Tool</strong> with high compatibility of standard design flow.

<div class="container">
   <div class="row">
      <div class="col">
         <h4><strong>Key Features</strong></h4>
         <ul>
            <li>Single-rail to dual-rail conversion</li>
            <li>Dual-rail logic implementation</li>
            <li>Self-timed handshake operation</li>
            <li>Applicable to FPGA/ASIC</li>
            <li>Optimization for power/area/speed</li>
         </ul>
      </div>
   </div>
</div>
