Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jul 22 16:21:59 2024
| Host         : Brandons-XPS-15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Pong_control_sets_placed.rpt
| Design       : Pong
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             138 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                  Enable Signal                                  |                               Set/Reset Signal                               | Slice Load Count | Bel Load Count |
+-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                          |                                                                                 | control_unit/NES_Controller_Left/SR[0]                                       |                2 |              6 |
|  clk_IBUF_BUFG                          | datapath/leftPaddle[9]_i_1_n_0                                                  | datapath/p_0_in_0                                                            |                3 |              9 |
|  clk_IBUF_BUFG                          | datapath/rightPaddle[9]_i_1_n_0                                                 | datapath/NES_activity_Right[6]                                               |                3 |              9 |
|  datapath/video/clk_wiz_0/inst/clk_out1 | datapath/video/vga/Column_Counter/processQ0                                     | datapath/video/vga/Column_Counter/processQ[9]_i_1__0_n_0                     |                5 |             10 |
|  datapath/video/clk_wiz_0/inst/clk_out1 | datapath/video/vga/Row_Counter/processQ0                                        | datapath/video/vga/Row_Counter/processQ[9]_i_1_n_0                           |                4 |             10 |
|  clk_IBUF_BUFG                          | datapath/NES_counter/processQ0                                                  | control_unit/NES_Controller_Left/FSM_onehot_state_NESController_reg[0]_0[0]  |                4 |             10 |
|  clk_IBUF_BUFG                          | datapath/NES_counter_right/processQ0                                            | control_unit/NES_Controller_Right/FSM_onehot_state_NESController_reg[0]_0[0] |                4 |             10 |
|  clk_IBUF_BUFG                          |                                                                                 |                                                                              |                2 |             12 |
|  clk_IBUF_BUFG                          | control_unit/NES_Controller_Left/FSM_onehot_state_NESController[18]_i_1_n_0     | control_unit/NES_Controller_Left/SR[0]                                       |                7 |             19 |
|  clk_IBUF_BUFG                          | control_unit/NES_Controller_Right/FSM_onehot_state_NESController[18]_i_1__0_n_0 | control_unit/NES_Controller_Left/SR[0]                                       |                4 |             19 |
|  clk_IBUF_BUFG                          | datapath/NES_delay_counter/processQ0                                            | datapath/NES_delay_counter/processQ[0]_i_1__3_n_0                            |                6 |             21 |
|  clk_IBUF_BUFG                          | datapath/NES_delay_counter_right/processQ0                                      | datapath/NES_delay_counter_right/processQ[0]_i_1__4_n_0                      |                6 |             21 |
+-----------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------+----------------+


