

================================================================
== Vitis HLS Report for 'radiation_injector'
================================================================
* Date:           Thu Feb 26 20:53:06 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        radiation_injector
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       37|       87|  0.370 us|  0.870 us|   38|   88|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 88
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 88 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%spectopmodule_ln11 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [radiation_injector.cpp:11]   --->   Operation 89 'spectopmodule' 'spectopmodule_ln11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 4"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_mem, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_mem, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %range_size"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %range_size, void @empty_3, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %range_size, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %intensity"   --->   Operation 97 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intensity, void @empty_3, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 98 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %intensity, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %seed"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %seed, void @empty_3, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %seed, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0"   --->   Operation 102 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_8, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%seed_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %seed" [radiation_injector.cpp:11]   --->   Operation 104 'read' 'seed_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%intensity_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %intensity" [radiation_injector.cpp:11]   --->   Operation 105 'read' 'intensity_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (1.00ns)   --->   "%range_size_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %range_size" [radiation_injector.cpp:11]   --->   Operation 106 'read' 'range_size_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 107 [1/1] (1.00ns)   --->   "%weight_mem_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weight_mem" [radiation_injector.cpp:11]   --->   Operation 107 'read' 'weight_mem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%initialized_load = load i1 %initialized" [radiation_injector.cpp:28]   --->   Operation 108 'load' 'initialized_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%lfsr_load = load i32 %lfsr" [radiation_injector.cpp:34]   --->   Operation 109 'load' 'lfsr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (1.29ns)   --->   "%br_ln28 = br i1 %initialized_load, void %if.then, void %if.end" [radiation_injector.cpp:28]   --->   Operation 110 'br' 'br_ln28' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 111 [1/1] (1.89ns)   --->   "%icmp_ln29 = icmp_eq  i32 %seed_read, i32 0" [radiation_injector.cpp:29]   --->   Operation 111 'icmp' 'icmp_ln29' <Predicate = (!initialized_load)> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.70ns)   --->   "%select_ln29 = select i1 %icmp_ln29, i32 44257, i32 %seed_read" [radiation_injector.cpp:29]   --->   Operation 112 'select' 'select_ln29' <Predicate = (!initialized_load)> <Delay = 0.70> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln30 = store i1 1, i1 %initialized" [radiation_injector.cpp:30]   --->   Operation 113 'store' 'store_ln30' <Predicate = (!initialized_load)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (1.29ns)   --->   "%br_ln31 = br void %if.end" [radiation_injector.cpp:31]   --->   Operation 114 'br' 'br_ln31' <Predicate = (!initialized_load)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 4.25>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%lfsr_loc_0 = phi i32 %lfsr_load, void %entry, i32 %select_ln29, void %if.then" [radiation_injector.cpp:34]   --->   Operation 115 'phi' 'lfsr_loc_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lfsr_loc_0, i32 1, i32 31" [radiation_injector.cpp:34]   --->   Operation 116 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35)   --->   "%trunc_ln34 = trunc i32 %lfsr_loc_0" [radiation_injector.cpp:34]   --->   Operation 117 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lfsr_loc_0, i32 1" [radiation_injector.cpp:34]   --->   Operation 118 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lfsr_loc_0, i32 21" [radiation_injector.cpp:34]   --->   Operation 119 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35)   --->   "%xor_ln35_2 = xor i1 %trunc_ln34, i1 %tmp_1" [radiation_injector.cpp:35]   --->   Operation 120 'xor' 'xor_ln35_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35)   --->   "%xor_ln35_1 = xor i1 %xor_ln35_2, i1 %tmp" [radiation_injector.cpp:35]   --->   Operation 121 'xor' 'xor_ln35_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xor_ln35_1, i31 0" [radiation_injector.cpp:35]   --->   Operation 122 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lfsr_loc_0, i32 31" [radiation_injector.cpp:35]   --->   Operation 123 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln35)   --->   "%and_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %tmp_2, i31 0" [radiation_injector.cpp:35]   --->   Operation 124 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln35 = xor i32 %shl_ln, i32 %and_ln" [radiation_injector.cpp:35]   --->   Operation 125 'xor' 'xor_ln35' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %xor_ln35, i32 31" [radiation_injector.cpp:35]   --->   Operation 126 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %tmp_3, i31 %lshr_ln" [radiation_injector.cpp:35]   --->   Operation 127 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [36/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 128 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %or_ln, i32 %lfsr" [radiation_injector.cpp:29]   --->   Operation 129 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.44>
ST_3 : Operation 130 [35/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 130 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.44>
ST_4 : Operation 131 [34/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 131 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.44>
ST_5 : Operation 132 [33/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 132 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.44>
ST_6 : Operation 133 [32/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 133 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.44>
ST_7 : Operation 134 [31/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 134 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.44>
ST_8 : Operation 135 [30/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 135 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.44>
ST_9 : Operation 136 [29/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 136 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.44>
ST_10 : Operation 137 [28/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 137 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.44>
ST_11 : Operation 138 [27/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 138 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.44>
ST_12 : Operation 139 [26/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 139 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.44>
ST_13 : Operation 140 [25/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 140 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.44>
ST_14 : Operation 141 [24/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 141 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.44>
ST_15 : Operation 142 [23/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 142 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.44>
ST_16 : Operation 143 [22/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 143 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.44>
ST_17 : Operation 144 [21/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 144 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.44>
ST_18 : Operation 145 [20/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 145 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.44>
ST_19 : Operation 146 [19/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 146 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.44>
ST_20 : Operation 147 [18/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 147 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.44>
ST_21 : Operation 148 [17/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 148 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.44>
ST_22 : Operation 149 [16/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 149 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.44>
ST_23 : Operation 150 [15/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 150 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.44>
ST_24 : Operation 151 [14/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 151 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.44>
ST_25 : Operation 152 [13/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 152 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.44>
ST_26 : Operation 153 [12/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 153 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.44>
ST_27 : Operation 154 [11/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 154 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.44>
ST_28 : Operation 155 [10/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 155 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.44>
ST_29 : Operation 156 [9/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 156 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.44>
ST_30 : Operation 157 [8/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 157 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.44>
ST_31 : Operation 158 [7/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 158 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.44>
ST_32 : Operation 159 [6/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 159 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.44>
ST_33 : Operation 160 [5/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 160 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.44>
ST_34 : Operation 161 [4/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 161 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.44>
ST_35 : Operation 162 [3/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 162 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.44>
ST_36 : Operation 163 [2/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 163 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.34>
ST_37 : Operation 164 [1/36] (3.44ns)   --->   "%urem_ln38 = urem i32 %or_ln, i32 1000" [radiation_injector.cpp:38]   --->   Operation 164 'urem' 'urem_ln38' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 165 [1/1] (1.89ns)   --->   "%icmp_ln38 = icmp_ult  i32 %urem_ln38, i32 %intensity_read" [radiation_injector.cpp:38]   --->   Operation 165 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %if.end17, void %if.then8" [radiation_injector.cpp:38]   --->   Operation 166 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 167 [1/1] (0.80ns)   --->   "%xor_ln40 = xor i32 %or_ln, i32 %seed_read" [radiation_injector.cpp:40]   --->   Operation 167 'xor' 'xor_ln40' <Predicate = (icmp_ln38)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 168 [36/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 168 'urem' 'addr' <Predicate = (icmp_ln38)> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 169 [1/1] (0.00ns)   --->   "%bit_pos = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %lfsr_loc_0, i32 17, i32 21" [radiation_injector.cpp:41]   --->   Operation 169 'partselect' 'bit_pos' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 3.44>
ST_38 : Operation 170 [35/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 170 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.44>
ST_39 : Operation 171 [34/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 171 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.44>
ST_40 : Operation 172 [33/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 172 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.44>
ST_41 : Operation 173 [32/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 173 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.44>
ST_42 : Operation 174 [31/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 174 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.44>
ST_43 : Operation 175 [30/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 175 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.44>
ST_44 : Operation 176 [29/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 176 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.44>
ST_45 : Operation 177 [28/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 177 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.44>
ST_46 : Operation 178 [27/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 178 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.44>
ST_47 : Operation 179 [26/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 179 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.44>
ST_48 : Operation 180 [25/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 180 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.44>
ST_49 : Operation 181 [24/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 181 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.44>
ST_50 : Operation 182 [23/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 182 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.44>
ST_51 : Operation 183 [22/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 183 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.44>
ST_52 : Operation 184 [21/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 184 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.44>
ST_53 : Operation 185 [20/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 185 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.44>
ST_54 : Operation 186 [19/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 186 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.44>
ST_55 : Operation 187 [18/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 187 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.44>
ST_56 : Operation 188 [17/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 188 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.44>
ST_57 : Operation 189 [16/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 189 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.44>
ST_58 : Operation 190 [15/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 190 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.44>
ST_59 : Operation 191 [14/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 191 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.44>
ST_60 : Operation 192 [13/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 192 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.44>
ST_61 : Operation 193 [12/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 193 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.44>
ST_62 : Operation 194 [11/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 194 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 3.44>
ST_63 : Operation 195 [10/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 195 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 3.44>
ST_64 : Operation 196 [9/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 196 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.44>
ST_65 : Operation 197 [8/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 197 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.44>
ST_66 : Operation 198 [7/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 198 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.44>
ST_67 : Operation 199 [6/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 199 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.44>
ST_68 : Operation 200 [5/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 200 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 3.44>
ST_69 : Operation 201 [4/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 201 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 3.44>
ST_70 : Operation 202 [3/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 202 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 3.44>
ST_71 : Operation 203 [2/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 203 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.13>
ST_72 : Operation 204 [1/36] (3.44ns)   --->   "%addr = urem i32 %xor_ln40, i32 %range_size_read" [radiation_injector.cpp:40]   --->   Operation 204 'urem' 'addr' <Predicate = true> <Delay = 3.44> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 35> <II = 32> <Delay = 3.44> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %addr, i2 0" [radiation_injector.cpp:44]   --->   Operation 205 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i34 %shl_ln1" [radiation_injector.cpp:44]   --->   Operation 206 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 207 [1/1] (2.69ns)   --->   "%add_ln44 = add i64 %zext_ln44, i64 %weight_mem_read" [radiation_injector.cpp:44]   --->   Operation 207 'add' 'add_ln44' <Predicate = true> <Delay = 2.69> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.69> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44, i32 2, i32 63" [radiation_injector.cpp:44]   --->   Operation 208 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln1" [radiation_injector.cpp:44]   --->   Operation 209 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 210 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln44" [radiation_injector.cpp:44]   --->   Operation 210 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>

State 73 <SV = 72> <Delay = 0.00>
ST_73 : Operation 211 [8/8] (7.30ns)   --->   "%current_val_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:44]   --->   Operation 211 'readreq' 'current_val_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 73> <Delay = 0.00>
ST_74 : Operation 212 [7/8] (7.30ns)   --->   "%current_val_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:44]   --->   Operation 212 'readreq' 'current_val_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 75 <SV = 74> <Delay = 0.00>
ST_75 : Operation 213 [6/8] (7.30ns)   --->   "%current_val_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:44]   --->   Operation 213 'readreq' 'current_val_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 76 <SV = 75> <Delay = 0.00>
ST_76 : Operation 214 [5/8] (7.30ns)   --->   "%current_val_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:44]   --->   Operation 214 'readreq' 'current_val_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 77 <SV = 76> <Delay = 0.00>
ST_77 : Operation 215 [4/8] (7.30ns)   --->   "%current_val_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:44]   --->   Operation 215 'readreq' 'current_val_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 78 <SV = 77> <Delay = 0.00>
ST_78 : Operation 216 [3/8] (7.30ns)   --->   "%current_val_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:44]   --->   Operation 216 'readreq' 'current_val_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 79 <SV = 78> <Delay = 0.00>
ST_79 : Operation 217 [2/8] (7.30ns)   --->   "%current_val_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:44]   --->   Operation 217 'readreq' 'current_val_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 80 <SV = 79> <Delay = 7.30>
ST_80 : Operation 218 [1/8] ( I:7.30ns O:7.30ns )   --->   "%current_val_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:44]   --->   Operation 218 'readreq' 'current_val_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 81 <SV = 80> <Delay = 7.30>
ST_81 : Operation 219 [1/1] ( I:7.30ns O:7.30ns )   --->   "%current_val = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem_addr" [radiation_injector.cpp:44]   --->   Operation 219 'read' 'current_val' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 82 <SV = 81> <Delay = 7.30>
ST_82 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i5 %bit_pos" [radiation_injector.cpp:41]   --->   Operation 220 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 221 [1/1] (2.18ns)   --->   "%shl_ln45 = shl i32 1, i32 %zext_ln41" [radiation_injector.cpp:45]   --->   Operation 221 'shl' 'shl_ln45' <Predicate = true> <Delay = 2.18> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 222 [1/1] (0.80ns)   --->   "%xor_ln45 = xor i32 %current_val, i32 %shl_ln45" [radiation_injector.cpp:45]   --->   Operation 222 'xor' 'xor_ln45' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 223 [1/1] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr, i64 1" [radiation_injector.cpp:45]   --->   Operation 223 'writereq' 'gmem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 83 <SV = 82> <Delay = 7.30>
ST_83 : Operation 224 [1/1] ( I:7.30ns O:7.30ns )   --->   "%write_ln45 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %gmem_addr, i32 %xor_ln45, i4 15" [radiation_injector.cpp:45]   --->   Operation 224 'write' 'write_ln45' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 84 <SV = 83> <Delay = 0.00>
ST_84 : Operation 225 [5/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [radiation_injector.cpp:45]   --->   Operation 225 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 85 <SV = 84> <Delay = 0.00>
ST_85 : Operation 226 [4/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [radiation_injector.cpp:45]   --->   Operation 226 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 86 <SV = 85> <Delay = 0.00>
ST_86 : Operation 227 [3/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [radiation_injector.cpp:45]   --->   Operation 227 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 87 <SV = 86> <Delay = 0.00>
ST_87 : Operation 228 [2/5] (7.30ns)   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [radiation_injector.cpp:45]   --->   Operation 228 'writeresp' 'gmem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 88 <SV = 87> <Delay = 7.30>
ST_88 : Operation 229 [1/5] ( I:7.30ns O:7.30ns )   --->   "%gmem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr" [radiation_injector.cpp:45]   --->   Operation 229 'writeresp' 'gmem_addr_resp' <Predicate = (icmp_ln38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'readrequnaligned' 'writerequnaligned' 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln46 = br void %if.end17" [radiation_injector.cpp:46]   --->   Operation 230 'br' 'br_ln46' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_88 : Operation 231 [1/1] (0.00ns)   --->   "%ret_ln47 = ret" [radiation_injector.cpp:47]   --->   Operation 231 'ret' 'ret_ln47' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ weight_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ range_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ intensity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ initialized]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ lfsr]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln11 (spectopmodule ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
seed_read          (read          ) [ 00111111111111111111111111111111111111000000000000000000000000000000000000000000000000000]
intensity_read     (read          ) [ 00111111111111111111111111111111111111000000000000000000000000000000000000000000000000000]
range_size_read    (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111110000000000000000]
weight_mem_read    (read          ) [ 00111111111111111111111111111111111111111111111111111111111111111111111110000000000000000]
initialized_load   (load          ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lfsr_load          (load          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln28            (br            ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln29          (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln29        (select        ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln30         (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln31            (br            ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
lfsr_loc_0         (phi           ) [ 00111111111111111111111111111111111111000000000000000000000000000000000000000000000000000]
lshr_ln            (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln34         (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1              (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln35_2         (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln35_1         (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2              (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln             (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln35           (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3              (bitselect     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln              (bitconcatenate) [ 00011111111111111111111111111111111111000000000000000000000000000000000000000000000000000]
store_ln29         (store         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
urem_ln38          (urem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln38          (icmp          ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111111111]
br_ln38            (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln40           (xor           ) [ 00000000000000000000000000000000000000111111111111111111111111111111111110000000000000000]
bit_pos            (partselect    ) [ 00000000000000000000000000000000000000111111111111111111111111111111111111111111111000000]
addr               (urem          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln1            (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln44          (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln44           (add           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln1          (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sext_ln44          (sext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr          (getelementptr ) [ 00000000000000000000000000000000000000000000000000000000000000000000000001111111111111111]
current_val_req    (readreq       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
current_val        (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000]
zext_ln41          (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
shl_ln45           (shl           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln45           (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000]
gmem_addr_req      (writereq      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln45         (write         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_resp     (writeresp     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln46            (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln47           (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_mem"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="range_size">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="range_size"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="intensity">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="intensity"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="seed">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="initialized">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="initialized"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lfsr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lfsr"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="seed_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="seed_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="intensity_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="36"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="intensity_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="range_size_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="36"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="range_size_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="weight_mem_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="71"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="weight_mem_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="1"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="current_val_req/73 "/>
</bind>
</comp>

<comp id="139" class="1004" name="current_val_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="9"/>
<pin id="142" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_val/81 "/>
</bind>
</comp>

<comp id="144" class="1004" name="gmem_addr_req_writereq_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="10"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) " fcode="writereq"/>
<opset="gmem_addr_req/82 "/>
</bind>
</comp>

<comp id="151" class="1004" name="write_ln45_write_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="11"/>
<pin id="154" dir="0" index="2" bw="32" slack="1"/>
<pin id="155" dir="0" index="3" bw="1" slack="0"/>
<pin id="156" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln45/83 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_writeresp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="12"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writeresp(1158) " fcode="writeresp"/>
<opset="gmem_addr_resp/84 "/>
</bind>
</comp>

<comp id="164" class="1005" name="lfsr_loc_0_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="35"/>
<pin id="166" dir="1" index="1" bw="32" slack="35"/>
</pin_list>
<bind>
<opset="lfsr_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="lfsr_loc_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="32" slack="1"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lfsr_loc_0/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="initialized_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="initialized_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="lfsr_load_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lfsr_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln29_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln29_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="17" slack="0"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln30_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="lshr_ln_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="6" slack="0"/>
<pin id="207" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="trunc_ln34_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="xor_ln35_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_2/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="xor_ln35_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="shl_ln_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_2_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="and_ln_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="xor_ln35_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="6" slack="0"/>
<pin id="278" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="or_ln_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="31" slack="0"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="11" slack="0"/>
<pin id="293" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln38/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln29_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="icmp_ln38_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="11" slack="0"/>
<pin id="304" dir="0" index="1" bw="32" slack="36"/>
<pin id="305" dir="1" index="2" bw="1" slack="51"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/37 "/>
</bind>
</comp>

<comp id="307" class="1004" name="xor_ln40_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="35"/>
<pin id="309" dir="0" index="1" bw="32" slack="36"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln40/37 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="36"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="addr/37 "/>
</bind>
</comp>

<comp id="316" class="1004" name="bit_pos_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="32" slack="35"/>
<pin id="319" dir="0" index="2" bw="6" slack="0"/>
<pin id="320" dir="0" index="3" bw="6" slack="0"/>
<pin id="321" dir="1" index="4" bw="5" slack="45"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bit_pos/37 "/>
</bind>
</comp>

<comp id="326" class="1004" name="shl_ln1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="34" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="0" index="2" bw="1" slack="0"/>
<pin id="330" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/72 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln44_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="34" slack="0"/>
<pin id="336" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/72 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln44_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="34" slack="0"/>
<pin id="340" dir="0" index="1" bw="64" slack="71"/>
<pin id="341" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/72 "/>
</bind>
</comp>

<comp id="343" class="1004" name="trunc_ln1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="62" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="3" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/72 "/>
</bind>
</comp>

<comp id="353" class="1004" name="sext_ln44_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="62" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/72 "/>
</bind>
</comp>

<comp id="357" class="1004" name="gmem_addr_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="62" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/72 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln41_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="45"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/82 "/>
</bind>
</comp>

<comp id="366" class="1004" name="shl_ln45_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="0"/>
<pin id="369" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln45/82 "/>
</bind>
</comp>

<comp id="372" class="1004" name="xor_ln45_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln45/82 "/>
</bind>
</comp>

<comp id="377" class="1005" name="seed_read_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="36"/>
<pin id="379" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="seed_read "/>
</bind>
</comp>

<comp id="382" class="1005" name="intensity_read_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="36"/>
<pin id="384" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="intensity_read "/>
</bind>
</comp>

<comp id="387" class="1005" name="range_size_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="36"/>
<pin id="389" dir="1" index="1" bw="32" slack="36"/>
</pin_list>
<bind>
<opset="range_size_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="weight_mem_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="71"/>
<pin id="394" dir="1" index="1" bw="64" slack="71"/>
</pin_list>
<bind>
<opset="weight_mem_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="select_ln29_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29 "/>
</bind>
</comp>

<comp id="408" class="1005" name="or_ln_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="414" class="1005" name="icmp_ln38_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="51"/>
<pin id="416" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln38 "/>
</bind>
</comp>

<comp id="418" class="1005" name="xor_ln40_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln40 "/>
</bind>
</comp>

<comp id="423" class="1005" name="bit_pos_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="45"/>
<pin id="425" dir="1" index="1" bw="5" slack="45"/>
</pin_list>
<bind>
<opset="bit_pos "/>
</bind>
</comp>

<comp id="428" class="1005" name="gmem_addr_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="current_val_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_val "/>
</bind>
</comp>

<comp id="442" class="1005" name="xor_ln45_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln45 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="112"><net_src comp="56" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="94" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="96" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="98" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="100" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="96" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="102" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="104" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="163"><net_src comp="106" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="173"><net_src comp="167" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="177"><net_src comp="10" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="108" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="182" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="108" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="200"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="64" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="167" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="66" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="68" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="167" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="167" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="66" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="167" pin="4"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="72" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="236"><net_src comp="212" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="224" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="232" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="216" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="74" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="76" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="167" pin="4"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="68" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="74" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="252" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="76" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="272"><net_src comp="244" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="260" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="268" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="68" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="287"><net_src comp="74" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="274" pin="3"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="202" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="78" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="282" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="12" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="290" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="315"><net_src comp="307" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="323"><net_src comp="164" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="82" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="325"><net_src comp="72" pin="0"/><net_sink comp="316" pin=3"/></net>

<net id="331"><net_src comp="84" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="311" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="86" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="88" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="338" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="90" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="92" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="356"><net_src comp="343" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="361"><net_src comp="0" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="370"><net_src comp="66" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="366" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="108" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="385"><net_src comp="114" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="390"><net_src comp="120" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="395"><net_src comp="126" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="406"><net_src comp="188" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="411"><net_src comp="282" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="417"><net_src comp="302" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="307" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="426"><net_src comp="316" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="431"><net_src comp="357" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="434"><net_src comp="428" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="436"><net_src comp="428" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="440"><net_src comp="139" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="445"><net_src comp="372" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="151" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {82 83 84 85 86 87 88 }
	Port: initialized | {1 }
	Port: lfsr | {2 }
 - Input state : 
	Port: radiation_injector : gmem | {73 74 75 76 77 78 79 80 81 }
	Port: radiation_injector : weight_mem | {1 }
	Port: radiation_injector : range_size | {1 }
	Port: radiation_injector : intensity | {1 }
	Port: radiation_injector : seed | {1 }
	Port: radiation_injector : initialized | {1 }
	Port: radiation_injector : lfsr | {1 }
  - Chain level:
	State 1
		br_ln28 : 1
		select_ln29 : 1
	State 2
		lshr_ln : 1
		trunc_ln34 : 1
		tmp : 1
		tmp_1 : 1
		xor_ln35_2 : 2
		xor_ln35_1 : 2
		shl_ln : 2
		tmp_2 : 1
		and_ln : 2
		xor_ln35 : 3
		tmp_3 : 3
		or_ln : 4
		urem_ln38 : 5
		store_ln29 : 5
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		icmp_ln38 : 1
		br_ln38 : 2
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
		shl_ln1 : 1
		zext_ln44 : 2
		add_ln44 : 3
		trunc_ln1 : 4
		sext_ln44 : 5
		gmem_addr : 6
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
		shl_ln45 : 1
		xor_ln45 : 2
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   urem   |           grp_fu_290          |   394   |   238   |
|          |           grp_fu_311          |   394   |   238   |
|----------|-------------------------------|---------|---------|
|          |       xor_ln35_2_fu_232       |    0    |    1    |
|          |       xor_ln35_1_fu_238       |    0    |    1    |
|    xor   |        xor_ln35_fu_268        |    0    |    32   |
|          |        xor_ln40_fu_307        |    0    |    32   |
|          |        xor_ln45_fu_372        |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln29_fu_182       |    0    |    32   |
|          |        icmp_ln38_fu_302       |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln44_fu_338        |    0    |    64   |
|----------|-------------------------------|---------|---------|
|  select  |       select_ln29_fu_188      |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    shl   |        shl_ln45_fu_366        |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          |     seed_read_read_fu_108     |    0    |    0    |
|          |   intensity_read_read_fu_114  |    0    |    0    |
|   read   |  range_size_read_read_fu_120  |    0    |    0    |
|          |  weight_mem_read_read_fu_126  |    0    |    0    |
|          |    current_val_read_fu_139    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_132      |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writereq | gmem_addr_req_writereq_fu_144 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln45_write_fu_151    |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_159     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         lshr_ln_fu_202        |    0    |    0    |
|partselect|         bit_pos_fu_316        |    0    |    0    |
|          |        trunc_ln1_fu_343       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       trunc_ln34_fu_212       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           tmp_fu_216          |    0    |    0    |
| bitselect|          tmp_1_fu_224         |    0    |    0    |
|          |          tmp_2_fu_252         |    0    |    0    |
|          |          tmp_3_fu_274         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         shl_ln_fu_244         |    0    |    0    |
|bitconcatenate|         and_ln_fu_260         |    0    |    0    |
|          |          or_ln_fu_282         |    0    |    0    |
|          |         shl_ln1_fu_326        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |        zext_ln44_fu_334       |    0    |    0    |
|          |        zext_ln41_fu_363       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |        sext_ln44_fu_353       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |   788   |   745   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    bit_pos_reg_423    |    5   |
|  current_val_reg_437  |   32   |
|   gmem_addr_reg_428   |   32   |
|   icmp_ln38_reg_414   |    1   |
| intensity_read_reg_382|   32   |
|   lfsr_loc_0_reg_164  |   32   |
|     or_ln_reg_408     |   32   |
|range_size_read_reg_387|   32   |
|   seed_read_reg_377   |   32   |
|  select_ln29_reg_403  |   32   |
|weight_mem_read_reg_392|   64   |
|    xor_ln40_reg_418   |   32   |
|    xor_ln45_reg_442   |   32   |
+-----------------------+--------+
|         Total         |   390  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_290 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
| grp_fu_311 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   128  ||  2.596  ||    0    ||    18   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   788  |   745  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   18   |
|  Register |    -   |   390  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |  1178  |   763  |
+-----------+--------+--------+--------+
