$date
	Thu Apr 03 22:00:45 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! y [0:3] $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ en $end
$scope module utt $end
$var wire 1 " a $end
$var wire 1 % abar $end
$var wire 1 # b $end
$var wire 1 & bbar $end
$var wire 1 $ en $end
$var wire 4 ' y [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx '
x&
x%
x$
x#
x"
bx !
$end
#5
1&
1%
b1000 !
b1000 '
1$
0#
0"
#10
0&
b100 !
b100 '
1#
#15
1&
b10 !
b10 '
0%
0#
1"
#20
0&
b1 !
b1 '
1#
