INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Learning/CPU/GitHub/cpu/cpu/cpu.sim/sim_1/synth/timing/xsim/Storage_sim_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu32
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Learning/CPU/GitHub/cpu/cpu/cpu.srcs/sim_1/new/Storage_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Storage_sim
