Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Thu Dec 22 16:10:42 2016
| Host         : esit031.esit.ruhr-uni-bochum.de running 64-bit Fedora release 24 (Twenty Four)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                33741        0.042        0.000                      0                33741        1.232        0.000                       0                 15473  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.078        0.000                      0                33573        0.042        0.000                      0                33573        1.232        0.000                       0                 15473  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               1.343        0.000                      0                  168        0.274        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.560ns (17.194%)  route 2.697ns (82.806%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.401     6.091    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X56Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.560ns (17.194%)  route 2.697ns (82.806%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.401     6.091    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X56Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[1]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.560ns (17.194%)  route 2.697ns (82.806%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.401     6.091    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X56Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[20]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.560ns (17.194%)  route 2.697ns (82.806%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.401     6.091    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X56Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[21]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.560ns (17.194%)  route 2.697ns (82.806%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.401     6.091    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X56Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.560ns (17.194%)  route 2.697ns (82.806%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.401     6.091    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X56Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.560ns (17.194%)  route 2.697ns (82.806%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.401     6.091    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X56Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 0.560ns (17.194%)  route 2.697ns (82.806%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.401     6.091    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X56Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X56Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.091    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.560ns (17.205%)  route 2.695ns (82.795%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.399     6.089    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X57Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X57Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X57Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[11]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.255ns  (logic 0.560ns (17.205%)  route 2.695ns (82.795%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 6.422 - 4.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.402     2.834    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_clk
    SLICE_X48Y211        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.259     3.093 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/full_n_tmp_reg_replica/Q
                         net (fo=11, routed)          0.286     3.379    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/AXI_LITE_ARREADY_repN
    SLICE_X50Y211        LUT2 (Prop_lut2_I0_O)        0.043     3.422 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_CS_fsm[595]_i_2/O
                         net (fo=178, routed)         0.430     3.852    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/ap_sig_ioackin_AXI_LITE_ARREADY
    SLICE_X53Y211        LUT4 (Prop_lut4_I0_O)        0.043     3.895 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2/O
                         net (fo=1, routed)           0.150     4.044    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_38__2_n_2
    SLICE_X53Y211        LUT5 (Prop_lut5_I1_O)        0.043     4.087 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_rewire/O
                         net (fo=1, routed)           0.229     4.317    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_28__3_n_2
    SLICE_X53Y212        LUT6 (Prop_lut6_I4_O)        0.043     4.360 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rreq/U0_i_14__4/O
                         net (fo=7, routed)           0.391     4.751    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[249]
    SLICE_X59Y208        LUT5 (Prop_lut5_I2_O)        0.043     4.794 f  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_rewire/O
                         net (fo=1, routed)           0.465     5.259    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_5__2_n_2
    SLICE_X58Y195        LUT6 (Prop_lut6_I3_O)        0.043     5.302 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/rs_rdata/U0_i_1__2/O
                         net (fo=633, routed)         0.345     5.647    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/aclken
    SLICE_X57Y196        LUT2 (Prop_lut2_I1_O)        0.043     5.690 r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.399     6.089    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/SR[0]
    SLICE_X57Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.098     6.422    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/aclk
    SLICE_X57Y196        FDRE                                         r  design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                         clock pessimism              0.121     6.543    
                         clock uncertainty           -0.070     6.473    
    SLICE_X57Y196        FDRE (Setup_fdre_C_R)       -0.304     6.169    design_1_i/nbody_0/U0/nbody_faddfsub_32ns_32ns_32_13_no_dsp_U2/nbody_ap_faddfsub_11_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]
  -------------------------------------------------------------------
                         required time                          6.169    
                         arrival time                          -6.089    
  -------------------------------------------------------------------
                         slack                                  0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/j_reg_312_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/j_1_reg_2986_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.302ns (69.966%)  route 0.130ns (30.034%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.631     1.382    design_1_i/nbody_0/U0/ap_clk
    SLICE_X39Y248        FDRE                                         r  design_1_i/nbody_0/U0/j_reg_312_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_fdre_C_Q)         0.100     1.482 r  design_1_i/nbody_0/U0/j_reg_312_reg[13]/Q
                         net (fo=4, routed)           0.129     1.611    design_1_i/nbody_0/U0/tmp_s_fu_1064_p3[18]
    SLICE_X38Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     1.745 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/nbody_0/U0/j_1_reg_2986_reg[16]_i_1_n_2
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.772 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.773    design_1_i/nbody_0/U0/j_1_reg_2986_reg[20]_i_1_n_2
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.814 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.814    design_1_i/nbody_0/U0/j_1_fu_1091_p2[21]
    SLICE_X38Y250        FDRE                                         r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.957     1.756    design_1_i/nbody_0/U0/ap_clk
    SLICE_X38Y250        FDRE                                         r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[21]/C
                         clock pessimism             -0.076     1.680    
    SLICE_X38Y250        FDRE (Hold_fdre_C_D)         0.092     1.772    design_1_i/nbody_0/U0/j_1_reg_2986_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.302ns (71.189%)  route 0.122ns (28.811%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.662     1.413    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/ap_clk
    SLICE_X31Y248        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y248        FDRE (Prop_fdre_C_Q)         0.100     1.513 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/Q
                         net (fo=1, routed)           0.122     1.635    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg_n_2_[18]
    SLICE_X30Y248        LUT2 (Prop_lut2_I1_O)        0.028     1.663 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_i_4/O
                         net (fo=1, routed)           0.000     1.663    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_i_4_n_2
    SLICE_X30Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.769 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.769    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_n_2
    SLICE_X30Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.796 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.796    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__4_n_2
    SLICE_X30Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.837 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__5/O[0]
                         net (fo=1, routed)           0.000     1.837    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr[26]
    SLICE_X30Y250        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.979     1.778    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/ap_clk
    SLICE_X30Y250        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[26]/C
                         clock pessimism             -0.076     1.702    
    SLICE_X30Y250        FDRE (Hold_fdre_C_D)         0.092     1.794    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/j_reg_312_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/j_1_reg_2986_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.314ns (70.778%)  route 0.130ns (29.222%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.631     1.382    design_1_i/nbody_0/U0/ap_clk
    SLICE_X39Y248        FDRE                                         r  design_1_i/nbody_0/U0/j_reg_312_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_fdre_C_Q)         0.100     1.482 r  design_1_i/nbody_0/U0/j_reg_312_reg[13]/Q
                         net (fo=4, routed)           0.129     1.611    design_1_i/nbody_0/U0/tmp_s_fu_1064_p3[18]
    SLICE_X38Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     1.745 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/nbody_0/U0/j_1_reg_2986_reg[16]_i_1_n_2
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.772 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.773    design_1_i/nbody_0/U0/j_1_reg_2986_reg[20]_i_1_n_2
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.826 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    design_1_i/nbody_0/U0/j_1_fu_1091_p2[23]
    SLICE_X38Y250        FDRE                                         r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.957     1.756    design_1_i/nbody_0/U0/ap_clk
    SLICE_X38Y250        FDRE                                         r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[23]/C
                         clock pessimism             -0.076     1.680    
    SLICE_X38Y250        FDRE (Hold_fdre_C_D)         0.092     1.772    design_1_i/nbody_0/U0/j_1_reg_2986_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.314ns (71.981%)  route 0.122ns (28.018%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.662     1.413    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/ap_clk
    SLICE_X31Y248        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y248        FDRE (Prop_fdre_C_Q)         0.100     1.513 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/Q
                         net (fo=1, routed)           0.122     1.635    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg_n_2_[18]
    SLICE_X30Y248        LUT2 (Prop_lut2_I1_O)        0.028     1.663 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_i_4/O
                         net (fo=1, routed)           0.000     1.663    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_i_4_n_2
    SLICE_X30Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.769 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.769    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_n_2
    SLICE_X30Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.796 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.796    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__4_n_2
    SLICE_X30Y250        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     1.849 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.849    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr[28]
    SLICE_X30Y250        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.979     1.778    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/ap_clk
    SLICE_X30Y250        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[28]/C
                         clock pessimism             -0.076     1.702    
    SLICE_X30Y250        FDRE (Hold_fdre_C_D)         0.092     1.794    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/j_reg_312_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.317ns (74.715%)  route 0.107ns (25.285%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.631     1.382    design_1_i/nbody_0/U0/ap_clk
    SLICE_X39Y247        FDRE                                         r  design_1_i/nbody_0/U0/j_reg_312_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y247        FDRE (Prop_fdre_C_Q)         0.100     1.482 r  design_1_i/nbody_0/U0/j_reg_312_reg[11]/Q
                         net (fo=4, routed)           0.107     1.589    design_1_i/nbody_0/U0/tmp_s_fu_1064_p3[16]
    SLICE_X37Y247        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.126     1.715 r  design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.715    design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[19]_i_1_n_2
    SLICE_X37Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.740 r  design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.740    design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[23]_i_1_n_2
    SLICE_X37Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.765 r  design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.765    design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[27]_i_1_n_2
    SLICE_X37Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.806 r  design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[29]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    design_1_i/nbody_0/U0/pos2_sum3_fu_1076_p2[28]
    SLICE_X37Y250        FDRE                                         r  design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.957     1.756    design_1_i/nbody_0/U0/ap_clk
    SLICE_X37Y250        FDRE                                         r  design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[28]/C
                         clock pessimism             -0.076     1.680    
    SLICE_X37Y250        FDRE (Hold_fdre_C_D)         0.071     1.751    design_1_i/nbody_0/U0/AXI_LITE_addr_12_reg_2980_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.346%)  route 0.097ns (51.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.730     1.481    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y290        FDRE                                         r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y290        FDRE (Prop_fdre_C_Q)         0.091     1.572 r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.097     1.669    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y291        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.977     1.776    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y291        SRLC32E                                      r  design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.281     1.495    
    SLICE_X30Y291        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.118     1.613    design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/tmp_s_reg_2913_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.321ns (74.897%)  route 0.108ns (25.103%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.631     1.382    design_1_i/nbody_0/U0/ap_clk
    SLICE_X36Y247        FDRE                                         r  design_1_i/nbody_0/U0/tmp_s_reg_2913_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y247        FDRE (Prop_fdre_C_Q)         0.118     1.500 r  design_1_i/nbody_0/U0/tmp_s_reg_2913_reg[16]/Q
                         net (fo=78, routed)          0.107     1.607    design_1_i/nbody_0/U0/pos_addr_s_fu_1101_p2[16]
    SLICE_X41Y247        LUT2 (Prop_lut2_I0_O)        0.028     1.635 r  design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996[16]_i_2/O
                         net (fo=1, routed)           0.000     1.635    design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996[16]_i_2_n_2
    SLICE_X41Y247        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     1.719 r  design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.719    design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[16]_i_1_n_2
    SLICE_X41Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.744 r  design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.744    design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[20]_i_1_n_2
    SLICE_X41Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     1.769 r  design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.770    design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[24]_i_1_n_2
    SLICE_X41Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.811 r  design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    design_1_i/nbody_0/U0/pos2_sum4_fu_1110_p2[25]
    SLICE_X41Y250        FDRE                                         r  design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.956     1.755    design_1_i/nbody_0/U0/ap_clk
    SLICE_X41Y250        FDRE                                         r  design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[25]/C
                         clock pessimism             -0.076     1.679    
    SLICE_X41Y250        FDRE (Hold_fdre_C_D)         0.071     1.750    design_1_i/nbody_0/U0/AXI_LITE_addr_13_reg_2996_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/j_reg_312_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/j_1_reg_2986_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.321ns (71.232%)  route 0.130ns (28.768%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.756ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.631     1.382    design_1_i/nbody_0/U0/ap_clk
    SLICE_X39Y248        FDRE                                         r  design_1_i/nbody_0/U0/j_reg_312_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y248        FDRE (Prop_fdre_C_Q)         0.100     1.482 r  design_1_i/nbody_0/U0/j_reg_312_reg[13]/Q
                         net (fo=4, routed)           0.129     1.611    design_1_i/nbody_0/U0/tmp_s_fu_1064_p3[18]
    SLICE_X38Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.134     1.745 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.745    design_1_i/nbody_0/U0/j_1_reg_2986_reg[16]_i_1_n_2
    SLICE_X38Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.772 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.773    design_1_i/nbody_0/U0/j_1_reg_2986_reg[20]_i_1_n_2
    SLICE_X38Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.833 r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.833    design_1_i/nbody_0/U0/j_1_fu_1091_p2[22]
    SLICE_X38Y250        FDRE                                         r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.957     1.756    design_1_i/nbody_0/U0/ap_clk
    SLICE_X38Y250        FDRE                                         r  design_1_i/nbody_0/U0/j_1_reg_2986_reg[22]/C
                         clock pessimism             -0.076     1.680    
    SLICE_X38Y250        FDRE (Hold_fdre_C_D)         0.092     1.772    design_1_i/nbody_0/U0/j_1_reg_2986_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.321ns (72.424%)  route 0.122ns (27.576%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.778ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.662     1.413    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/ap_clk
    SLICE_X31Y248        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y248        FDRE (Prop_fdre_C_Q)         0.100     1.513 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg[18]/Q
                         net (fo=1, routed)           0.122     1.635    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/align_len_reg_n_2_[18]
    SLICE_X30Y248        LUT2 (Prop_lut2_I1_O)        0.028     1.663 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_i_4/O
                         net (fo=1, routed)           0.000     1.663    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_i_4_n_2
    SLICE_X30Y248        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.106     1.769 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.769    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__3_n_2
    SLICE_X30Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.027     1.796 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__4/CO[3]
                         net (fo=1, routed)           0.001     1.796    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__4_n_2
    SLICE_X30Y250        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     1.856 r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_carry__5/O[1]
                         net (fo=1, routed)           0.000     1.856    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr[27]
    SLICE_X30Y250        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.979     1.778    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/ap_clk
    SLICE_X30Y250        FDRE                                         r  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[27]/C
                         clock pessimism             -0.076     1.702    
    SLICE_X30Y250        FDRE (Hold_fdre_C_D)         0.092     1.794    design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/end_addr_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][7]_srl24/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.091ns (47.439%)  route 0.101ns (52.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.610     1.361    design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/aclk
    SLICE_X60Y221        FDRE                                         r  design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y221        FDRE (Prop_fdre_C_Q)         0.091     1.452 r  design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_SIG_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7]/Q
                         net (fo=5, routed)           0.101     1.553    design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/Q[7]
    SLICE_X62Y221        SRLC32E                                      r  design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][7]_srl24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.834     1.633    design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/aclk
    SLICE_X62Y221        SRLC32E                                      r  design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][7]_srl24/CLK
                         clock pessimism             -0.260     1.373    
    SLICE_X62Y221        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.116     1.489    design_1_i/nbody_0/U0/nbody_fdiv_32ns_32ns_32_30_U10/nbody_ap_fdiv_28_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[24].pipe_reg[24][7]_srl24
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.553    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB18_X0Y88   design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB18_X0Y88   design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_read/fifo_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         4.000       1.905      RAMB18_X2Y100  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         4.000       1.905      RAMB18_X2Y100  design_1_i/nbody_0/U0/nbody_AXI_LITE_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         4.000       2.181      DSP48_X2Y82    design_1_i/nbody_0/U0/nbody_fmul_32ns_32ns_32_8_max_dsp_U4/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         4.000       2.181      DSP48_X3Y84    design_1_i/nbody_0/U0/nbody_fmul_32ns_32ns_32_8_max_dsp_U6/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         4.000       2.181      DSP48_X4Y78    design_1_i/nbody_0/U0/nbody_fmul_32ns_32ns_32_8_max_dsp_U8/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         4.000       2.181      DSP48_X4Y74    design_1_i/nbody_0/U0/nbody_fmul_32ns_32ns_32_8_max_dsp_U9/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         4.000       2.181      DSP48_X2Y74    design_1_i/nbody_0/U0/nbody_fmul_32ns_32ns_32_8_max_dsp_U7/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.819         4.000       2.181      DSP48_X4Y75    design_1_i/nbody_0/U0/nbody_fmul_32ns_32ns_32_8_max_dsp_U9/nbody_ap_fmul_6_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X8Y234   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X8Y234   design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X22Y248  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X22Y248  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X22Y248  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X22Y248  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X22Y248  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X22Y248  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.000       1.232      SLICE_X22Y248  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         2.000       1.232      SLICE_X22Y248  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X10Y247  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X10Y247  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X10Y247  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X10Y247  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X10Y247  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X10Y247  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.000       1.232      SLICE_X10Y247  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.000       1.232      SLICE_X10Y247  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X20Y245  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.000       1.232      SLICE_X20Y245  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.266ns (11.312%)  route 2.085ns (88.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 6.614 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.988     5.245    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y231         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.290     6.614    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y231         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.231     6.845    
                         clock uncertainty           -0.070     6.775    
    SLICE_X8Y231         FDPE (Recov_fdpe_C_PRE)     -0.187     6.588    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.266ns (11.312%)  route 2.085ns (88.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 6.614 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.988     5.245    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y231         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.290     6.614    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y231         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.231     6.845    
                         clock uncertainty           -0.070     6.775    
    SLICE_X8Y231         FDPE (Recov_fdpe_C_PRE)     -0.187     6.588    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          6.588    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.266ns (11.312%)  route 2.085ns (88.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 6.614 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.988     5.245    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y231         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.290     6.614    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y231         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.231     6.845    
                         clock uncertainty           -0.070     6.775    
    SLICE_X8Y231         FDPE (Recov_fdpe_C_PRE)     -0.154     6.621    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.266ns (11.312%)  route 2.085ns (88.688%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.614ns = ( 6.614 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.988     5.245    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X8Y231         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.290     6.614    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y231         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.231     6.845    
                         clock uncertainty           -0.070     6.775    
    SLICE_X8Y231         FDPE (Recov_fdpe_C_PRE)     -0.154     6.621    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          6.621    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.266ns (11.429%)  route 2.061ns (88.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 6.674 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.964     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y240         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.350     6.674    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y240         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.231     6.905    
                         clock uncertainty           -0.070     6.835    
    SLICE_X5Y240         FDPE (Recov_fdpe_C_PRE)     -0.178     6.657    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.266ns (11.429%)  route 2.061ns (88.571%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 6.674 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.964     5.221    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X5Y240         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.350     6.674    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y240         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.231     6.905    
                         clock uncertainty           -0.070     6.835    
    SLICE_X5Y240         FDPE (Recov_fdpe_C_PRE)     -0.178     6.657    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          6.657    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.437ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.266ns (11.489%)  route 2.049ns (88.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 6.672 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.951     5.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y236         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.348     6.672    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y236         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.231     6.903    
                         clock uncertainty           -0.070     6.833    
    SLICE_X4Y236         FDPE (Recov_fdpe_C_PRE)     -0.187     6.646    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          6.646    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  1.437    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 0.266ns (11.489%)  route 2.049ns (88.511%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 6.672 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.951     5.209    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X4Y236         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.348     6.672    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y236         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.231     6.903    
                         clock uncertainty           -0.070     6.833    
    SLICE_X4Y236         FDPE (Recov_fdpe_C_PRE)     -0.154     6.679    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          6.679    
                         arrival time                          -5.209    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.266ns (12.900%)  route 1.796ns (87.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 6.623 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.698     4.956    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y246        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.299     6.623    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y246        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                         clock pessimism              0.231     6.854    
                         clock uncertainty           -0.070     6.784    
    SLICE_X11Y246        FDPE (Recov_fdpe_C_PRE)     -0.178     6.606    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  1.650    

Slack (MET) :             1.650ns  (required time - arrival time)
  Source:                 design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_fpga_0 rise@4.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.266ns (12.900%)  route 1.796ns (87.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.623ns = ( 6.623 - 4.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.120ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.462     2.894    design_1_i/rst_processing_system7_0_187M/U0/slowest_sync_clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.223     3.117 r  design_1_i/rst_processing_system7_0_187M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=11, routed)          1.098     4.215    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X9Y245         LUT1 (Prop_lut1_I0_O)        0.043     4.258 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=137, routed)         0.698     4.956    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X11Y246        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      4.000     4.000 r  
    PS7_X0Y0             PS7                          0.000     4.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241     5.241    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.324 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       1.299     6.623    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y246        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism              0.231     6.854    
                         clock uncertainty           -0.070     6.784    
    SLICE_X11Y246        FDPE (Recov_fdpe_C_PRE)     -0.178     6.606    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                          6.606    
                         arrival time                          -4.956    
  -------------------------------------------------------------------
                         slack                                  1.650    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.107ns (53.872%)  route 0.092ns (46.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.661     1.412    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y231         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y231         FDPE (Prop_fdpe_C_Q)         0.107     1.519 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.092     1.611    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X8Y232         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.886     1.685    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y232         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.260     1.425    
    SLICE_X8Y232         FDPE (Remov_fdpe_C_PRE)     -0.088     1.337    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.384%)  route 0.160ns (57.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.663     1.414    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y233         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y233         FDPE (Prop_fdpe_C_Q)         0.118     1.532 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.160     1.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X10Y237        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.890     1.689    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y237        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.241     1.448    
    SLICE_X10Y237        FDCE (Remov_fdce_C_CLR)     -0.050     1.398    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.118ns (42.384%)  route 0.160ns (57.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.689ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.663     1.414    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y233         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y233         FDPE (Prop_fdpe_C_Q)         0.118     1.532 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.160     1.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[0]
    SLICE_X10Y237        FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.890     1.689    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X10Y237        FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.241     1.448    
    SLICE_X10Y237        FDCE (Remov_fdce_C_CLR)     -0.050     1.398    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.398    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.829%)  route 0.139ns (54.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.660     1.411    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X12Y230        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y230        FDPE (Prop_fdpe_C_Q)         0.118     1.529 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=3, routed)           0.139     1.668    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X14Y229        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.883     1.682    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X14Y229        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.260     1.422    
    SLICE_X14Y229        FDCE (Remov_fdce_C_CLR)     -0.050     1.372    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.118ns (45.829%)  route 0.139ns (54.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.682ns
    Source Clock Delay      (SCD):    1.411ns
    Clock Pessimism Removal (CPR):    0.260ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.660     1.411    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X12Y230        FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y230        FDPE (Prop_fdpe_C_Q)         0.118     1.529 f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=3, routed)           0.139     1.668    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X14Y229        FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.883     1.682    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X14Y229        FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.260     1.422    
    SLICE_X14Y229        FDCE (Remov_fdce_C_CLR)     -0.050     1.372    design_1_i/axi_mem_intercon/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.196%)  route 0.143ns (58.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.698     1.449    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y241         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y241         FDPE (Prop_fdpe_C_Q)         0.100     1.549 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     1.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X1Y243         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.927     1.726    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y243         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.262     1.464    
    SLICE_X1Y243         FDCE (Remov_fdce_C_CLR)     -0.069     1.395    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.196%)  route 0.143ns (58.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.698     1.449    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y241         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y241         FDPE (Prop_fdpe_C_Q)         0.100     1.549 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     1.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X1Y243         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.927     1.726    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y243         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.262     1.464    
    SLICE_X1Y243         FDCE (Remov_fdce_C_CLR)     -0.069     1.395    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.196%)  route 0.143ns (58.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.698     1.449    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y241         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y241         FDPE (Prop_fdpe_C_Q)         0.100     1.549 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     1.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X1Y243         FDCE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.927     1.726    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y243         FDCE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.262     1.464    
    SLICE_X1Y243         FDCE (Remov_fdce_C_CLR)     -0.069     1.395    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.100ns (41.196%)  route 0.143ns (58.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.698     1.449    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y241         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y241         FDPE (Prop_fdpe_C_Q)         0.100     1.549 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.143     1.692    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X1Y243         FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.927     1.726    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y243         FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism             -0.262     1.464    
    SLICE_X1Y243         FDPE (Remov_fdpe_C_PRE)     -0.072     1.392    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.174%)  route 0.162ns (61.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.669     1.420    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X11Y249        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y249        FDPE (Prop_fdpe_C_Q)         0.100     1.520 f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=5, routed)           0.162     1.682    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Q[1]
    SLICE_X13Y249        FDPE                                         f  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=15474, routed)       0.895     1.694    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X13Y249        FDPE                                         r  design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.241     1.453    
    SLICE_X13Y249        FDPE (Remov_fdpe_C_PRE)     -0.072     1.381    design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.381    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.301    





