<stg><name>apply_weight_updates_Pipeline_VITIS_LOOP_167_1</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:0 %sext_ln184_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln184

]]></Node>
<StgValue><ssdm name="sext_ln184_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %sext_ln184_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %sext_ln184_1

]]></Node>
<StgValue><ssdm name="sext_ln184_1_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:2 %and_ln177_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %and_ln177

]]></Node>
<StgValue><ssdm name="and_ln177_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln189_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln189

]]></Node>
<StgValue><ssdm name="sext_ln189_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln184_cast = sext i16 %sext_ln184_read

]]></Node>
<StgValue><ssdm name="sext_ln184_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:5 %sext_ln189_cast = sext i16 %sext_ln189_read

]]></Node>
<StgValue><ssdm name="sext_ln189_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="10">
<![CDATA[
newFuncRoot:6 %sext_ln184_1_cast = sext i10 %sext_ln184_1_read

]]></Node>
<StgValue><ssdm name="sext_ln184_1_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZL18eligibility_traces_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:11 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_0, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_1, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:13 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_2, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_3, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_4, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_5, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_6, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="1">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %p_ZL13weight_memory_7, i64 666, i64 22, i64 18446744073709551615, i1 0

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
newFuncRoot:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_update_fifo, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:20 %br_ln167 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
while.cond:0 %tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %weight_update_fifo, i32 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond:1 %br_ln167 = br i1 %tmp, void %while.end.exitStub, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:38 %br_ln177 = br i1 %and_ln177_read, void %if.end_ifconv, void %_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
while.body:2 %weight_update_fifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %weight_update_fifo

]]></Node>
<StgValue><ssdm name="weight_update_fifo_read"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:3 %update_delta = partselect i16 @_ssdm_op_PartSelect.i16.i64.i64, i64 %weight_update_fifo_read, i64 16

]]></Node>
<StgValue><ssdm name="update_delta"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="64">
<![CDATA[
while.body:4 %trunc_ln173 = trunc i64 %weight_update_fifo_read

]]></Node>
<StgValue><ssdm name="trunc_ln173"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="3" op_0_bw="3" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:7 %update_post_id_cast = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %weight_update_fifo_read, i32 8, i32 10

]]></Node>
<StgValue><ssdm name="update_post_id_cast"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="2" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:8 %update_post_id_cast2 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %weight_update_fifo_read, i32 8, i32 9

]]></Node>
<StgValue><ssdm name="update_post_id_cast2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:9 %lshr_ln3 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %weight_update_fifo_read, i32 10, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body:17 %lshr_ln173_s = partselect i5 @_ssdm_op_PartSelect.i5.i64.i32.i32, i64 %weight_update_fifo_read, i32 11, i32 15

]]></Node>
<StgValue><ssdm name="lshr_ln173_s"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:0 %tmp_111 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %weight_update_fifo_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:1 %shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_111, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:2 %sext_ln180 = sext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln180"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:14 %mul_ln184 = mul i32 %sext_ln180, i32 %sext_ln184_cast

]]></Node>
<StgValue><ssdm name="mul_ln184"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
while.body:5 %tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln173, i3 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
while.body:6 %tmp_110 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %trunc_ln173, i4 0

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="6">
<![CDATA[
while.body:10 %zext_ln183 = zext i6 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln183"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body:11 %add_ln183_1 = add i10 %tmp_110, i10 %zext_ln183

]]></Node>
<StgValue><ssdm name="add_ln183_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="10">
<![CDATA[
while.body:12 %zext_ln183_1 = zext i10 %add_ln183_1

]]></Node>
<StgValue><ssdm name="zext_ln183_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:13 %p_ZL18eligibility_traces_0_addr = getelementptr i16 %p_ZL18eligibility_traces_0, i64 0, i64 %zext_ln183_1

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_0_addr"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:14 %p_ZL18eligibility_traces_1_addr = getelementptr i16 %p_ZL18eligibility_traces_1, i64 0, i64 %zext_ln183_1

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:15 %p_ZL18eligibility_traces_2_addr = getelementptr i16 %p_ZL18eligibility_traces_2, i64 0, i64 %zext_ln183_1

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_2_addr"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:16 %p_ZL18eligibility_traces_3_addr = getelementptr i16 %p_ZL18eligibility_traces_3, i64 0, i64 %zext_ln183_1

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_3_addr"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="5">
<![CDATA[
while.body:18 %zext_ln173 = zext i5 %lshr_ln173_s

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
while.body:19 %add_ln173 = add i9 %tmp_s, i9 %zext_ln173

]]></Node>
<StgValue><ssdm name="add_ln173"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="26" op_0_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:3 %sext_ln180_1 = sext i16 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln180_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:4 %mul_ln180 = mul i26 %sext_ln180_1, i26 %sext_ln184_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln180"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:6 %tmp_25_cast = partselect i8 @_ssdm_op_PartSelect.i8.i26.i32.i32, i26 %mul_ln180, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:8 %trunc_ln180 = trunc i26 %mul_ln180

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:14 %mul_ln184 = mul i32 %sext_ln180, i32 %sext_ln184_cast

]]></Node>
<StgValue><ssdm name="mul_ln184"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:15 %p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_0_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:16 %p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_1_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:17 %p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_2_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:18 %p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_3_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.exit:0 %br_ln185 = br void %if.end_ifconv

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0">
<![CDATA[
while.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="9">
<![CDATA[
while.body:20 %zext_ln173_1 = zext i9 %add_ln173

]]></Node>
<StgValue><ssdm name="zext_ln173_1"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:21 %p_ZL13weight_memory_0_addr = getelementptr i8 %p_ZL13weight_memory_0, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_addr"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:22 %p_ZL13weight_memory_1_addr = getelementptr i8 %p_ZL13weight_memory_1, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_addr"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:23 %p_ZL13weight_memory_2_addr = getelementptr i8 %p_ZL13weight_memory_2, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_addr"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:24 %p_ZL13weight_memory_3_addr = getelementptr i8 %p_ZL13weight_memory_3, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:25 %p_ZL13weight_memory_4_addr = getelementptr i8 %p_ZL13weight_memory_4, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_4_addr"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:26 %p_ZL13weight_memory_5_addr = getelementptr i8 %p_ZL13weight_memory_5, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_5_addr"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:27 %p_ZL13weight_memory_6_addr = getelementptr i8 %p_ZL13weight_memory_6, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_6_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
while.body:28 %p_ZL13weight_memory_7_addr = getelementptr i8 %p_ZL13weight_memory_7, i64 0, i64 %zext_ln173_1

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_7_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="9">
<![CDATA[
while.body:29 %p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="9">
<![CDATA[
while.body:30 %p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_load"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="9">
<![CDATA[
while.body:31 %p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="9">
<![CDATA[
while.body:32 %p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="9">
<![CDATA[
while.body:33 %p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_4_load"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="9">
<![CDATA[
while.body:34 %p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_5_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="9">
<![CDATA[
while.body:35 %p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_6_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="9">
<![CDATA[
while.body:36 %p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_7_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="27" op_0_bw="26">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:5 %sext_ln180_2 = sext i26 %mul_ln180

]]></Node>
<StgValue><ssdm name="sext_ln180_2"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:7 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i27.i32, i27 %sext_ln180_2, i32 26

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:9 %icmp_ln180 = icmp_ne  i16 %trunc_ln180, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:10 %add_ln180 = add i8 %tmp_25_cast, i8 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:11 %select_ln180 = select i1 %icmp_ln180, i8 %add_ln180, i8 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="select_ln180"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:12 %modulated_delta_1 = select i1 %tmp_108, i8 %select_ln180, i8 %tmp_25_cast

]]></Node>
<StgValue><ssdm name="modulated_delta_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:13 %sext_ln176 = sext i8 %modulated_delta_1

]]></Node>
<StgValue><ssdm name="sext_ln176"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:14 %mul_ln184 = mul i32 %sext_ln180, i32 %sext_ln184_cast

]]></Node>
<StgValue><ssdm name="mul_ln184"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:15 %p_ZL18eligibility_traces_0_load = load i10 %p_ZL18eligibility_traces_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_0_load"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:16 %p_ZL18eligibility_traces_1_load = load i10 %p_ZL18eligibility_traces_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_1_load"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:17 %p_ZL18eligibility_traces_2_load = load i10 %p_ZL18eligibility_traces_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_2_load"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:18 %p_ZL18eligibility_traces_3_load = load i10 %p_ZL18eligibility_traces_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL18eligibility_traces_3_load"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:19 %tmp_112 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %p_ZL18eligibility_traces_0_load, i2 1, i16 %p_ZL18eligibility_traces_1_load, i2 2, i16 %p_ZL18eligibility_traces_2_load, i2 3, i16 %p_ZL18eligibility_traces_3_load, i16 0, i2 %update_post_id_cast2

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:20 %shl_ln3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %tmp_112, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:21 %sext_ln183 = sext i24 %shl_ln3

]]></Node>
<StgValue><ssdm name="sext_ln183"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:22 %add_ln183 = add i32 %sext_ln183, i32 %mul_ln184

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
if.end_ifconv:0 %modulated_delta_2 = phi i16 %sext_ln176, void %V42.i.i22.i.i358.exit, i16 %update_delta, void %while.body

]]></Node>
<StgValue><ssdm name="modulated_delta_2"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
if.end_ifconv:19 %switch_ln192 = switch i3 %update_post_id_cast, void %arrayidx32.case.7, i3 0, void %arrayidx32.case.0, i3 1, void %arrayidx32.case.1, i3 2, void %arrayidx32.case.2, i3 3, void %arrayidx32.case.3, i3 4, void %arrayidx32.case.4, i3 5, void %arrayidx32.case.5, i3 6, void %arrayidx32.case.6

]]></Node>
<StgValue><ssdm name="switch_ln192"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="0">
<![CDATA[
while.body:0 %specpipeline_ln168 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, i32 4294967295, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln168"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:1 %specloopname_ln167 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln167"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="9">
<![CDATA[
while.body:29 %p_ZL13weight_memory_0_load = load i9 %p_ZL13weight_memory_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_0_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="9">
<![CDATA[
while.body:30 %p_ZL13weight_memory_1_load = load i9 %p_ZL13weight_memory_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_1_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="9">
<![CDATA[
while.body:31 %p_ZL13weight_memory_2_load = load i9 %p_ZL13weight_memory_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_2_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="9">
<![CDATA[
while.body:32 %p_ZL13weight_memory_3_load = load i9 %p_ZL13weight_memory_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_3_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="9">
<![CDATA[
while.body:33 %p_ZL13weight_memory_4_load = load i9 %p_ZL13weight_memory_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_4_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="9">
<![CDATA[
while.body:34 %p_ZL13weight_memory_5_load = load i9 %p_ZL13weight_memory_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_5_load"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="9">
<![CDATA[
while.body:35 %p_ZL13weight_memory_6_load = load i9 %p_ZL13weight_memory_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_6_load"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="update_post_id_cast" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="9">
<![CDATA[
while.body:36 %p_ZL13weight_memory_7_load = load i9 %p_ZL13weight_memory_7_addr

]]></Node>
<StgValue><ssdm name="p_ZL13weight_memory_7_load"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="3" op_14_bw="8" op_15_bw="3" op_16_bw="8" op_17_bw="8" op_18_bw="3">
<![CDATA[
while.body:37 %current_weight = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.8i8.i8.i3, i3 0, i8 %p_ZL13weight_memory_0_load, i3 1, i8 %p_ZL13weight_memory_1_load, i3 2, i8 %p_ZL13weight_memory_2_load, i3 3, i8 %p_ZL13weight_memory_3_load, i3 4, i8 %p_ZL13weight_memory_4_load, i3 5, i8 %p_ZL13weight_memory_5_load, i3 6, i8 %p_ZL13weight_memory_6_load, i3 7, i8 %p_ZL13weight_memory_7_load, i8 0, i3 %update_post_id_cast

]]></Node>
<StgValue><ssdm name="current_weight"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:22 %add_ln183 = add i32 %sext_ln183, i32 %mul_ln184

]]></Node>
<StgValue><ssdm name="add_ln183"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:23 %icmp_ln183 = icmp_eq  i32 %add_ln183, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi8ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i.i_ifconv:24 %br_ln183 = br i1 %icmp_ln183, void %if.end.i.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.then.i.i:0 %switch_ln183 = switch i2 %update_post_id_cast2, void %V42.i.i22.i.i358.case.39, i2 0, void %V42.i.i22.i.i358.case.06, i2 1, void %V42.i.i22.i.i358.case.17, i2 2, void %V42.i.i22.i.i358.case.28

]]></Node>
<StgValue><ssdm name="switch_ln183"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
<literal name="update_post_id_cast2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.28:0 %store_ln183 = store i16 0, i10 %p_ZL18eligibility_traces_2_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
<literal name="update_post_id_cast2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.28:1 %br_ln183 = br void %V42.i.i22.i.i358.exit5

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
<literal name="update_post_id_cast2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.17:0 %store_ln183 = store i16 0, i10 %p_ZL18eligibility_traces_1_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
<literal name="update_post_id_cast2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.17:1 %br_ln183 = br void %V42.i.i22.i.i358.exit5

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
<literal name="update_post_id_cast2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.06:0 %store_ln183 = store i16 0, i10 %p_ZL18eligibility_traces_0_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
<literal name="update_post_id_cast2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.06:1 %br_ln183 = br void %V42.i.i22.i.i358.exit5

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
<literal name="update_post_id_cast2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.39:0 %store_ln183 = store i16 0, i10 %p_ZL18eligibility_traces_3_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
<literal name="update_post_id_cast2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.39:1 %br_ln183 = br void %V42.i.i22.i.i358.exit5

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.exit5:0 %br_ln183 = br void %if.end.i.i

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end.i.i:0 %trunc_ln4 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln183, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
if.end.i.i:1 %switch_ln183 = switch i2 %update_post_id_cast2, void %V42.i.i22.i.i358.case.3, i2 0, void %V42.i.i22.i.i358.case.0, i2 1, void %V42.i.i22.i.i358.case.1, i2 2, void %V42.i.i22.i.i358.case.2

]]></Node>
<StgValue><ssdm name="switch_ln183"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="16">
<![CDATA[
if.end_ifconv:2 %sext_ln189_1 = sext i16 %modulated_delta_2

]]></Node>
<StgValue><ssdm name="sext_ln189_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end_ifconv:3 %mul_ln189 = mul i32 %sext_ln189_1, i32 %sext_ln189_cast

]]></Node>
<StgValue><ssdm name="mul_ln189"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:4 %tmp_118_cast = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln189, i32 8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_118_cast"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="32">
<![CDATA[
if.end_ifconv:6 %trunc_ln189 = trunc i32 %mul_ln189

]]></Node>
<StgValue><ssdm name="trunc_ln189"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="131" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.2:0 %store_ln183 = store i16 %trunc_ln4, i10 %p_ZL18eligibility_traces_2_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.2:1 %br_ln183 = br void %V42.i.i22.i.i358.exit

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.1:0 %store_ln183 = store i16 %trunc_ln4, i10 %p_ZL18eligibility_traces_1_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.1:1 %br_ln183 = br void %V42.i.i22.i.i358.exit

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.0:0 %store_ln183 = store i16 %trunc_ln4, i10 %p_ZL18eligibility_traces_0_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.0:1 %br_ln183 = br void %V42.i.i22.i.i358.exit

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.3:0 %store_ln183 = store i16 %trunc_ln4, i10 %p_ZL18eligibility_traces_3_addr

]]></Node>
<StgValue><ssdm name="store_ln183"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln177_read" val="1"/>
<literal name="update_post_id_cast2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
V42.i.i22.i.i358.case.3:1 %br_ln183 = br void %V42.i.i22.i.i358.exit

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="8">
<![CDATA[
if.end_ifconv:1 %sext_ln188 = sext i8 %current_weight

]]></Node>
<StgValue><ssdm name="sext_ln188"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end_ifconv:5 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln189, i32 31

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end_ifconv:7 %icmp_ln189 = icmp_ne  i8 %trunc_ln189, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end_ifconv:8 %add_ln189 = add i16 %tmp_118_cast, i16 1

]]></Node>
<StgValue><ssdm name="add_ln189"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end_ifconv:9 %select_ln189 = select i1 %icmp_ln189, i16 %add_ln189, i16 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="select_ln189"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
if.end_ifconv:10 %select_ln189_1 = select i1 %tmp_109, i16 %select_ln189, i16 %tmp_118_cast

]]></Node>
<StgValue><ssdm name="select_ln189_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end_ifconv:11 %new_weight = add i16 %select_ln189_1, i16 %sext_ln188

]]></Node>
<StgValue><ssdm name="new_weight"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end_ifconv:12 %tmp_113 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %new_weight, i32 7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.end_ifconv:13 %icmp_ln70 = icmp_sgt  i9 %tmp_113, i9 0

]]></Node>
<StgValue><ssdm name="icmp_ln70"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.case.6:1 %br_ln192 = br void %arrayidx32.exit

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.case.5:1 %br_ln192 = br void %arrayidx32.exit

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.case.4:1 %br_ln192 = br void %arrayidx32.exit

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.case.3:1 %br_ln192 = br void %arrayidx32.exit

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.case.2:1 %br_ln192 = br void %arrayidx32.exit

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.case.1:1 %br_ln192 = br void %arrayidx32.exit

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.case.0:1 %br_ln192 = br void %arrayidx32.exit

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.case.7:1 %br_ln192 = br void %arrayidx32.exit

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="156" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.end_ifconv:14 %icmp_ln71 = icmp_slt  i16 %new_weight, i16 65408

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="16">
<![CDATA[
if.end_ifconv:15 %trunc_ln72 = trunc i16 %new_weight

]]></Node>
<StgValue><ssdm name="trunc_ln72"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end_ifconv:16 %select_ln70_1 = select i1 %icmp_ln70, i8 127, i8 128

]]></Node>
<StgValue><ssdm name="select_ln70_1"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end_ifconv:17 %or_ln70 = or i1 %icmp_ln70, i1 %icmp_ln71

]]></Node>
<StgValue><ssdm name="or_ln70"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.end_ifconv:18 %select_ln70 = select i1 %or_ln70, i8 %select_ln70_1, i8 %trunc_ln72

]]></Node>
<StgValue><ssdm name="select_ln70"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx32.case.6:0 %store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_6_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx32.case.5:0 %store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_5_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx32.case.4:0 %store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_4_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx32.case.3:0 %store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_3_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx32.case.2:0 %store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_2_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx32.case.1:0 %store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_1_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx32.case.0:0 %store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_0_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="update_post_id_cast" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="9" op_2_bw="0">
<![CDATA[
arrayidx32.case.7:0 %store_ln192 = store i8 %select_ln70, i9 %p_ZL13weight_memory_7_addr

]]></Node>
<StgValue><ssdm name="store_ln192"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32.exit:0 %br_ln167 = br void %while.cond

]]></Node>
<StgValue><ssdm name="br_ln167"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
