
wtp_militer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000610c  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  0800621c  0800621c  0001621c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006348  08006348  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08006348  08006348  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006348  08006348  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006348  08006348  00016348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800634c  0800634c  0001634c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006350  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001234  20000078  080063c8  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200012ac  080063c8  000212ac  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014845  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037f3  00000000  00000000  000348e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  000380e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001100  00000000  00000000  00039318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a3e8  00000000  00000000  0003a418  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013d18  00000000  00000000  00054800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093a55  00000000  00000000  00068518  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000fbf6d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f1c  00000000  00000000  000fbfc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	08006204 	.word	0x08006204

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	08006204 	.word	0x08006204

08000150 <__aeabi_fmul>:
 8000150:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000154:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000158:	bf1e      	ittt	ne
 800015a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800015e:	ea92 0f0c 	teqne	r2, ip
 8000162:	ea93 0f0c 	teqne	r3, ip
 8000166:	d06f      	beq.n	8000248 <__aeabi_fmul+0xf8>
 8000168:	441a      	add	r2, r3
 800016a:	ea80 0c01 	eor.w	ip, r0, r1
 800016e:	0240      	lsls	r0, r0, #9
 8000170:	bf18      	it	ne
 8000172:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000176:	d01e      	beq.n	80001b6 <__aeabi_fmul+0x66>
 8000178:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800017c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000180:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000184:	fba0 3101 	umull	r3, r1, r0, r1
 8000188:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800018c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000190:	bf3e      	ittt	cc
 8000192:	0049      	lslcc	r1, r1, #1
 8000194:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000198:	005b      	lslcc	r3, r3, #1
 800019a:	ea40 0001 	orr.w	r0, r0, r1
 800019e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80001a2:	2afd      	cmp	r2, #253	; 0xfd
 80001a4:	d81d      	bhi.n	80001e2 <__aeabi_fmul+0x92>
 80001a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80001aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001ae:	bf08      	it	eq
 80001b0:	f020 0001 	biceq.w	r0, r0, #1
 80001b4:	4770      	bx	lr
 80001b6:	f090 0f00 	teq	r0, #0
 80001ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80001be:	bf08      	it	eq
 80001c0:	0249      	lsleq	r1, r1, #9
 80001c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001ca:	3a7f      	subs	r2, #127	; 0x7f
 80001cc:	bfc2      	ittt	gt
 80001ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80001d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001d6:	4770      	bxgt	lr
 80001d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001dc:	f04f 0300 	mov.w	r3, #0
 80001e0:	3a01      	subs	r2, #1
 80001e2:	dc5d      	bgt.n	80002a0 <__aeabi_fmul+0x150>
 80001e4:	f112 0f19 	cmn.w	r2, #25
 80001e8:	bfdc      	itt	le
 80001ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80001ee:	4770      	bxle	lr
 80001f0:	f1c2 0200 	rsb	r2, r2, #0
 80001f4:	0041      	lsls	r1, r0, #1
 80001f6:	fa21 f102 	lsr.w	r1, r1, r2
 80001fa:	f1c2 0220 	rsb	r2, r2, #32
 80001fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000202:	ea5f 0031 	movs.w	r0, r1, rrx
 8000206:	f140 0000 	adc.w	r0, r0, #0
 800020a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800020e:	bf08      	it	eq
 8000210:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000214:	4770      	bx	lr
 8000216:	f092 0f00 	teq	r2, #0
 800021a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800021e:	bf02      	ittt	eq
 8000220:	0040      	lsleq	r0, r0, #1
 8000222:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000226:	3a01      	subeq	r2, #1
 8000228:	d0f9      	beq.n	800021e <__aeabi_fmul+0xce>
 800022a:	ea40 000c 	orr.w	r0, r0, ip
 800022e:	f093 0f00 	teq	r3, #0
 8000232:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000236:	bf02      	ittt	eq
 8000238:	0049      	lsleq	r1, r1, #1
 800023a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800023e:	3b01      	subeq	r3, #1
 8000240:	d0f9      	beq.n	8000236 <__aeabi_fmul+0xe6>
 8000242:	ea41 010c 	orr.w	r1, r1, ip
 8000246:	e78f      	b.n	8000168 <__aeabi_fmul+0x18>
 8000248:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800024c:	ea92 0f0c 	teq	r2, ip
 8000250:	bf18      	it	ne
 8000252:	ea93 0f0c 	teqne	r3, ip
 8000256:	d00a      	beq.n	800026e <__aeabi_fmul+0x11e>
 8000258:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800025c:	bf18      	it	ne
 800025e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000262:	d1d8      	bne.n	8000216 <__aeabi_fmul+0xc6>
 8000264:	ea80 0001 	eor.w	r0, r0, r1
 8000268:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800026c:	4770      	bx	lr
 800026e:	f090 0f00 	teq	r0, #0
 8000272:	bf17      	itett	ne
 8000274:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000278:	4608      	moveq	r0, r1
 800027a:	f091 0f00 	teqne	r1, #0
 800027e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000282:	d014      	beq.n	80002ae <__aeabi_fmul+0x15e>
 8000284:	ea92 0f0c 	teq	r2, ip
 8000288:	d101      	bne.n	800028e <__aeabi_fmul+0x13e>
 800028a:	0242      	lsls	r2, r0, #9
 800028c:	d10f      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800028e:	ea93 0f0c 	teq	r3, ip
 8000292:	d103      	bne.n	800029c <__aeabi_fmul+0x14c>
 8000294:	024b      	lsls	r3, r1, #9
 8000296:	bf18      	it	ne
 8000298:	4608      	movne	r0, r1
 800029a:	d108      	bne.n	80002ae <__aeabi_fmul+0x15e>
 800029c:	ea80 0001 	eor.w	r0, r0, r1
 80002a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80002a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002ac:	4770      	bx	lr
 80002ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80002b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_drsub>:
 80002b8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002bc:	e002      	b.n	80002c4 <__adddf3>
 80002be:	bf00      	nop

080002c0 <__aeabi_dsub>:
 80002c0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002c4 <__adddf3>:
 80002c4:	b530      	push	{r4, r5, lr}
 80002c6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002ca:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002ce:	ea94 0f05 	teq	r4, r5
 80002d2:	bf08      	it	eq
 80002d4:	ea90 0f02 	teqeq	r0, r2
 80002d8:	bf1f      	itttt	ne
 80002da:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002de:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002e2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002e6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002ea:	f000 80e2 	beq.w	80004b2 <__adddf3+0x1ee>
 80002ee:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002f2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002f6:	bfb8      	it	lt
 80002f8:	426d      	neglt	r5, r5
 80002fa:	dd0c      	ble.n	8000316 <__adddf3+0x52>
 80002fc:	442c      	add	r4, r5
 80002fe:	ea80 0202 	eor.w	r2, r0, r2
 8000302:	ea81 0303 	eor.w	r3, r1, r3
 8000306:	ea82 0000 	eor.w	r0, r2, r0
 800030a:	ea83 0101 	eor.w	r1, r3, r1
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	2d36      	cmp	r5, #54	; 0x36
 8000318:	bf88      	it	hi
 800031a:	bd30      	pophi	{r4, r5, pc}
 800031c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000320:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000324:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000328:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800032c:	d002      	beq.n	8000334 <__adddf3+0x70>
 800032e:	4240      	negs	r0, r0
 8000330:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000334:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000338:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800033c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000340:	d002      	beq.n	8000348 <__adddf3+0x84>
 8000342:	4252      	negs	r2, r2
 8000344:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000348:	ea94 0f05 	teq	r4, r5
 800034c:	f000 80a7 	beq.w	800049e <__adddf3+0x1da>
 8000350:	f1a4 0401 	sub.w	r4, r4, #1
 8000354:	f1d5 0e20 	rsbs	lr, r5, #32
 8000358:	db0d      	blt.n	8000376 <__adddf3+0xb2>
 800035a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800035e:	fa22 f205 	lsr.w	r2, r2, r5
 8000362:	1880      	adds	r0, r0, r2
 8000364:	f141 0100 	adc.w	r1, r1, #0
 8000368:	fa03 f20e 	lsl.w	r2, r3, lr
 800036c:	1880      	adds	r0, r0, r2
 800036e:	fa43 f305 	asr.w	r3, r3, r5
 8000372:	4159      	adcs	r1, r3
 8000374:	e00e      	b.n	8000394 <__adddf3+0xd0>
 8000376:	f1a5 0520 	sub.w	r5, r5, #32
 800037a:	f10e 0e20 	add.w	lr, lr, #32
 800037e:	2a01      	cmp	r2, #1
 8000380:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000384:	bf28      	it	cs
 8000386:	f04c 0c02 	orrcs.w	ip, ip, #2
 800038a:	fa43 f305 	asr.w	r3, r3, r5
 800038e:	18c0      	adds	r0, r0, r3
 8000390:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	d507      	bpl.n	80003aa <__adddf3+0xe6>
 800039a:	f04f 0e00 	mov.w	lr, #0
 800039e:	f1dc 0c00 	rsbs	ip, ip, #0
 80003a2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003a6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003aa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ae:	d31b      	bcc.n	80003e8 <__adddf3+0x124>
 80003b0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003b4:	d30c      	bcc.n	80003d0 <__adddf3+0x10c>
 80003b6:	0849      	lsrs	r1, r1, #1
 80003b8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003bc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c0:	f104 0401 	add.w	r4, r4, #1
 80003c4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003cc:	f080 809a 	bcs.w	8000504 <__adddf3+0x240>
 80003d0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003d4:	bf08      	it	eq
 80003d6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003da:	f150 0000 	adcs.w	r0, r0, #0
 80003de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003e2:	ea41 0105 	orr.w	r1, r1, r5
 80003e6:	bd30      	pop	{r4, r5, pc}
 80003e8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003ec:	4140      	adcs	r0, r0
 80003ee:	eb41 0101 	adc.w	r1, r1, r1
 80003f2:	3c01      	subs	r4, #1
 80003f4:	bf28      	it	cs
 80003f6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003fa:	d2e9      	bcs.n	80003d0 <__adddf3+0x10c>
 80003fc:	f091 0f00 	teq	r1, #0
 8000400:	bf04      	itt	eq
 8000402:	4601      	moveq	r1, r0
 8000404:	2000      	moveq	r0, #0
 8000406:	fab1 f381 	clz	r3, r1
 800040a:	bf08      	it	eq
 800040c:	3320      	addeq	r3, #32
 800040e:	f1a3 030b 	sub.w	r3, r3, #11
 8000412:	f1b3 0220 	subs.w	r2, r3, #32
 8000416:	da0c      	bge.n	8000432 <__adddf3+0x16e>
 8000418:	320c      	adds	r2, #12
 800041a:	dd08      	ble.n	800042e <__adddf3+0x16a>
 800041c:	f102 0c14 	add.w	ip, r2, #20
 8000420:	f1c2 020c 	rsb	r2, r2, #12
 8000424:	fa01 f00c 	lsl.w	r0, r1, ip
 8000428:	fa21 f102 	lsr.w	r1, r1, r2
 800042c:	e00c      	b.n	8000448 <__adddf3+0x184>
 800042e:	f102 0214 	add.w	r2, r2, #20
 8000432:	bfd8      	it	le
 8000434:	f1c2 0c20 	rsble	ip, r2, #32
 8000438:	fa01 f102 	lsl.w	r1, r1, r2
 800043c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000440:	bfdc      	itt	le
 8000442:	ea41 010c 	orrle.w	r1, r1, ip
 8000446:	4090      	lslle	r0, r2
 8000448:	1ae4      	subs	r4, r4, r3
 800044a:	bfa2      	ittt	ge
 800044c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000450:	4329      	orrge	r1, r5
 8000452:	bd30      	popge	{r4, r5, pc}
 8000454:	ea6f 0404 	mvn.w	r4, r4
 8000458:	3c1f      	subs	r4, #31
 800045a:	da1c      	bge.n	8000496 <__adddf3+0x1d2>
 800045c:	340c      	adds	r4, #12
 800045e:	dc0e      	bgt.n	800047e <__adddf3+0x1ba>
 8000460:	f104 0414 	add.w	r4, r4, #20
 8000464:	f1c4 0220 	rsb	r2, r4, #32
 8000468:	fa20 f004 	lsr.w	r0, r0, r4
 800046c:	fa01 f302 	lsl.w	r3, r1, r2
 8000470:	ea40 0003 	orr.w	r0, r0, r3
 8000474:	fa21 f304 	lsr.w	r3, r1, r4
 8000478:	ea45 0103 	orr.w	r1, r5, r3
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	f1c4 040c 	rsb	r4, r4, #12
 8000482:	f1c4 0220 	rsb	r2, r4, #32
 8000486:	fa20 f002 	lsr.w	r0, r0, r2
 800048a:	fa01 f304 	lsl.w	r3, r1, r4
 800048e:	ea40 0003 	orr.w	r0, r0, r3
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	fa21 f004 	lsr.w	r0, r1, r4
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	f094 0f00 	teq	r4, #0
 80004a2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004a6:	bf06      	itte	eq
 80004a8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004ac:	3401      	addeq	r4, #1
 80004ae:	3d01      	subne	r5, #1
 80004b0:	e74e      	b.n	8000350 <__adddf3+0x8c>
 80004b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b6:	bf18      	it	ne
 80004b8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004bc:	d029      	beq.n	8000512 <__adddf3+0x24e>
 80004be:	ea94 0f05 	teq	r4, r5
 80004c2:	bf08      	it	eq
 80004c4:	ea90 0f02 	teqeq	r0, r2
 80004c8:	d005      	beq.n	80004d6 <__adddf3+0x212>
 80004ca:	ea54 0c00 	orrs.w	ip, r4, r0
 80004ce:	bf04      	itt	eq
 80004d0:	4619      	moveq	r1, r3
 80004d2:	4610      	moveq	r0, r2
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	ea91 0f03 	teq	r1, r3
 80004da:	bf1e      	ittt	ne
 80004dc:	2100      	movne	r1, #0
 80004de:	2000      	movne	r0, #0
 80004e0:	bd30      	popne	{r4, r5, pc}
 80004e2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004e6:	d105      	bne.n	80004f4 <__adddf3+0x230>
 80004e8:	0040      	lsls	r0, r0, #1
 80004ea:	4149      	adcs	r1, r1
 80004ec:	bf28      	it	cs
 80004ee:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004f2:	bd30      	pop	{r4, r5, pc}
 80004f4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f8:	bf3c      	itt	cc
 80004fa:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004fe:	bd30      	popcc	{r4, r5, pc}
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800050c:	f04f 0000 	mov.w	r0, #0
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000516:	bf1a      	itte	ne
 8000518:	4619      	movne	r1, r3
 800051a:	4610      	movne	r0, r2
 800051c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000520:	bf1c      	itt	ne
 8000522:	460b      	movne	r3, r1
 8000524:	4602      	movne	r2, r0
 8000526:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800052a:	bf06      	itte	eq
 800052c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000530:	ea91 0f03 	teqeq	r1, r3
 8000534:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000538:	bd30      	pop	{r4, r5, pc}
 800053a:	bf00      	nop

0800053c <__aeabi_ui2d>:
 800053c:	f090 0f00 	teq	r0, #0
 8000540:	bf04      	itt	eq
 8000542:	2100      	moveq	r1, #0
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800054c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000550:	f04f 0500 	mov.w	r5, #0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e750      	b.n	80003fc <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_i2d>:
 800055c:	f090 0f00 	teq	r0, #0
 8000560:	bf04      	itt	eq
 8000562:	2100      	moveq	r1, #0
 8000564:	4770      	bxeq	lr
 8000566:	b530      	push	{r4, r5, lr}
 8000568:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000570:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000574:	bf48      	it	mi
 8000576:	4240      	negmi	r0, r0
 8000578:	f04f 0100 	mov.w	r1, #0
 800057c:	e73e      	b.n	80003fc <__adddf3+0x138>
 800057e:	bf00      	nop

08000580 <__aeabi_f2d>:
 8000580:	0042      	lsls	r2, r0, #1
 8000582:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000586:	ea4f 0131 	mov.w	r1, r1, rrx
 800058a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800058e:	bf1f      	itttt	ne
 8000590:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000594:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000598:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800059c:	4770      	bxne	lr
 800059e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005a2:	bf08      	it	eq
 80005a4:	4770      	bxeq	lr
 80005a6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005aa:	bf04      	itt	eq
 80005ac:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e71c      	b.n	80003fc <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aed8 	beq.w	80003aa <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6bd      	b.n	80003aa <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__aeabi_d2f>:
 8000a54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a5c:	bf24      	itt	cs
 8000a5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a66:	d90d      	bls.n	8000a84 <__aeabi_d2f+0x30>
 8000a68:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a74:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a7c:	bf08      	it	eq
 8000a7e:	f020 0001 	biceq.w	r0, r0, #1
 8000a82:	4770      	bx	lr
 8000a84:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a88:	d121      	bne.n	8000ace <__aeabi_d2f+0x7a>
 8000a8a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a8e:	bfbc      	itt	lt
 8000a90:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a94:	4770      	bxlt	lr
 8000a96:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a9e:	f1c2 0218 	rsb	r2, r2, #24
 8000aa2:	f1c2 0c20 	rsb	ip, r2, #32
 8000aa6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aaa:	fa20 f002 	lsr.w	r0, r0, r2
 8000aae:	bf18      	it	ne
 8000ab0:	f040 0001 	orrne.w	r0, r0, #1
 8000ab4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000abc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ac0:	ea40 000c 	orr.w	r0, r0, ip
 8000ac4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000acc:	e7cc      	b.n	8000a68 <__aeabi_d2f+0x14>
 8000ace:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ad2:	d107      	bne.n	8000ae4 <__aeabi_d2f+0x90>
 8000ad4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad8:	bf1e      	ittt	ne
 8000ada:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ade:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ae2:	4770      	bxne	lr
 8000ae4:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000aec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop

08000af4 <__gesf2>:
 8000af4:	f04f 3cff 	mov.w	ip, #4294967295
 8000af8:	e006      	b.n	8000b08 <__cmpsf2+0x4>
 8000afa:	bf00      	nop

08000afc <__lesf2>:
 8000afc:	f04f 0c01 	mov.w	ip, #1
 8000b00:	e002      	b.n	8000b08 <__cmpsf2+0x4>
 8000b02:	bf00      	nop

08000b04 <__cmpsf2>:
 8000b04:	f04f 0c01 	mov.w	ip, #1
 8000b08:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b0c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b10:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b14:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b18:	bf18      	it	ne
 8000b1a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b1e:	d011      	beq.n	8000b44 <__cmpsf2+0x40>
 8000b20:	b001      	add	sp, #4
 8000b22:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000b26:	bf18      	it	ne
 8000b28:	ea90 0f01 	teqne	r0, r1
 8000b2c:	bf58      	it	pl
 8000b2e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000b32:	bf88      	it	hi
 8000b34:	17c8      	asrhi	r0, r1, #31
 8000b36:	bf38      	it	cc
 8000b38:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000b3c:	bf18      	it	ne
 8000b3e:	f040 0001 	orrne.w	r0, r0, #1
 8000b42:	4770      	bx	lr
 8000b44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b48:	d102      	bne.n	8000b50 <__cmpsf2+0x4c>
 8000b4a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000b4e:	d105      	bne.n	8000b5c <__cmpsf2+0x58>
 8000b50:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000b54:	d1e4      	bne.n	8000b20 <__cmpsf2+0x1c>
 8000b56:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000b5a:	d0e1      	beq.n	8000b20 <__cmpsf2+0x1c>
 8000b5c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop

08000b64 <__aeabi_cfrcmple>:
 8000b64:	4684      	mov	ip, r0
 8000b66:	4608      	mov	r0, r1
 8000b68:	4661      	mov	r1, ip
 8000b6a:	e7ff      	b.n	8000b6c <__aeabi_cfcmpeq>

08000b6c <__aeabi_cfcmpeq>:
 8000b6c:	b50f      	push	{r0, r1, r2, r3, lr}
 8000b6e:	f7ff ffc9 	bl	8000b04 <__cmpsf2>
 8000b72:	2800      	cmp	r0, #0
 8000b74:	bf48      	it	mi
 8000b76:	f110 0f00 	cmnmi.w	r0, #0
 8000b7a:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000b7c <__aeabi_fcmpeq>:
 8000b7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b80:	f7ff fff4 	bl	8000b6c <__aeabi_cfcmpeq>
 8000b84:	bf0c      	ite	eq
 8000b86:	2001      	moveq	r0, #1
 8000b88:	2000      	movne	r0, #0
 8000b8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8e:	bf00      	nop

08000b90 <__aeabi_fcmplt>:
 8000b90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b94:	f7ff ffea 	bl	8000b6c <__aeabi_cfcmpeq>
 8000b98:	bf34      	ite	cc
 8000b9a:	2001      	movcc	r0, #1
 8000b9c:	2000      	movcs	r0, #0
 8000b9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba2:	bf00      	nop

08000ba4 <__aeabi_fcmple>:
 8000ba4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ba8:	f7ff ffe0 	bl	8000b6c <__aeabi_cfcmpeq>
 8000bac:	bf94      	ite	ls
 8000bae:	2001      	movls	r0, #1
 8000bb0:	2000      	movhi	r0, #0
 8000bb2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_fcmpge>:
 8000bb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bbc:	f7ff ffd2 	bl	8000b64 <__aeabi_cfrcmple>
 8000bc0:	bf94      	ite	ls
 8000bc2:	2001      	movls	r0, #1
 8000bc4:	2000      	movhi	r0, #0
 8000bc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bca:	bf00      	nop

08000bcc <__aeabi_fcmpgt>:
 8000bcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd0:	f7ff ffc8 	bl	8000b64 <__aeabi_cfrcmple>
 8000bd4:	bf34      	ite	cc
 8000bd6:	2001      	movcc	r0, #1
 8000bd8:	2000      	movcs	r0, #0
 8000bda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bde:	bf00      	nop

08000be0 <__aeabi_f2uiz>:
 8000be0:	0042      	lsls	r2, r0, #1
 8000be2:	d20e      	bcs.n	8000c02 <__aeabi_f2uiz+0x22>
 8000be4:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000be8:	d30b      	bcc.n	8000c02 <__aeabi_f2uiz+0x22>
 8000bea:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000bee:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000bf2:	d409      	bmi.n	8000c08 <__aeabi_f2uiz+0x28>
 8000bf4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000bf8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bfc:	fa23 f002 	lsr.w	r0, r3, r2
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr
 8000c08:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000c0c:	d101      	bne.n	8000c12 <__aeabi_f2uiz+0x32>
 8000c0e:	0242      	lsls	r2, r0, #9
 8000c10:	d102      	bne.n	8000c18 <__aeabi_f2uiz+0x38>
 8000c12:	f04f 30ff 	mov.w	r0, #4294967295
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	bf00      	nop

08000c20 <GetPage>:
/* STM32F103 have 128 PAGES (Page 0 to Page 127) of 1 KB each. This makes up 128 KB Flash Memory
 * Some STM32F103C8 have 64 KB FLASH Memory, so I guess they have Page 0 to Page 63 only.
 */

/* FLASH_PAGE_SIZE should be able to get the size of the Page according to the controller */
static uint32_t GetPage(uint32_t Address) {
 8000c20:	b480      	push	{r7}
 8000c22:	b085      	sub	sp, #20
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	for (int indx = 0; indx < 128; indx++) {
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60fb      	str	r3, [r7, #12]
 8000c2c:	e016      	b.n	8000c5c <GetPage+0x3c>
		if ((Address < (0x08000000 + (FLASH_PAGE_SIZE * (indx + 1))))
 8000c2e:	68fb      	ldr	r3, [r7, #12]
 8000c30:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000c34:	3301      	adds	r3, #1
 8000c36:	029b      	lsls	r3, r3, #10
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	d20b      	bcs.n	8000c56 <GetPage+0x36>
				&& (Address >= (0x08000000 + FLASH_PAGE_SIZE * indx))) {
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000c44:	029b      	lsls	r3, r3, #10
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d304      	bcc.n	8000c56 <GetPage+0x36>
			return (0x08000000 + FLASH_PAGE_SIZE * indx);
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8000c52:	029b      	lsls	r3, r3, #10
 8000c54:	e006      	b.n	8000c64 <GetPage+0x44>
	for (int indx = 0; indx < 128; indx++) {
 8000c56:	68fb      	ldr	r3, [r7, #12]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	68fb      	ldr	r3, [r7, #12]
 8000c5e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c60:	dde5      	ble.n	8000c2e <GetPage+0xe>
		}
	}

	return 0;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	3714      	adds	r7, #20
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bc80      	pop	{r7}
 8000c6c:	4770      	bx	lr
	...

08000c70 <Flash_Write_Data>:
	float float_variable = thing.a;
	return float_variable;
}

uint32_t Flash_Write_Data(uint32_t StartPageAddress, uint32_t *Data,
		uint16_t numberofwords) {
 8000c70:	b5b0      	push	{r4, r5, r7, lr}
 8000c72:	b08a      	sub	sp, #40	; 0x28
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	60f8      	str	r0, [r7, #12]
 8000c78:	60b9      	str	r1, [r7, #8]
 8000c7a:	4613      	mov	r3, r2
 8000c7c:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t PAGEError;
	int sofar = 0;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	627b      	str	r3, [r7, #36]	; 0x24

	/* Unlock the Flash to enable the flash control register access *************/
	HAL_FLASH_Unlock();
 8000c82:	f002 f8e5 	bl	8002e50 <HAL_FLASH_Unlock>

	/* Erase the user Flash area*/

	uint32_t StartPage = GetPage(StartPageAddress);
 8000c86:	68f8      	ldr	r0, [r7, #12]
 8000c88:	f7ff ffca 	bl	8000c20 <GetPage>
 8000c8c:	6238      	str	r0, [r7, #32]
	uint32_t EndPageAdress = StartPageAddress + numberofwords * 4;
 8000c8e:	88fb      	ldrh	r3, [r7, #6]
 8000c90:	009b      	lsls	r3, r3, #2
 8000c92:	461a      	mov	r2, r3
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	4413      	add	r3, r2
 8000c98:	61fb      	str	r3, [r7, #28]
	uint32_t EndPage = GetPage(EndPageAdress);
 8000c9a:	69f8      	ldr	r0, [r7, #28]
 8000c9c:	f7ff ffc0 	bl	8000c20 <GetPage>
 8000ca0:	61b8      	str	r0, [r7, #24]

	/* Fill EraseInit structure*/
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000ca2:	4b20      	ldr	r3, [pc, #128]	; (8000d24 <Flash_Write_Data+0xb4>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
	EraseInitStruct.PageAddress = StartPage;
 8000ca8:	4a1e      	ldr	r2, [pc, #120]	; (8000d24 <Flash_Write_Data+0xb4>)
 8000caa:	6a3b      	ldr	r3, [r7, #32]
 8000cac:	6093      	str	r3, [r2, #8]
	EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 8000cae:	69ba      	ldr	r2, [r7, #24]
 8000cb0:	6a3b      	ldr	r3, [r7, #32]
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	0a9b      	lsrs	r3, r3, #10
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	4a1a      	ldr	r2, [pc, #104]	; (8000d24 <Flash_Write_Data+0xb4>)
 8000cba:	60d3      	str	r3, [r2, #12]

	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK) {
 8000cbc:	f107 0314 	add.w	r3, r7, #20
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	4818      	ldr	r0, [pc, #96]	; (8000d24 <Flash_Write_Data+0xb4>)
 8000cc4:	f002 f9b6 	bl	8003034 <HAL_FLASHEx_Erase>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d01f      	beq.n	8000d0e <Flash_Write_Data+0x9e>
		/*Error occurred while page erase.*/
		return HAL_FLASH_GetError();
 8000cce:	f002 f8f5 	bl	8002ebc <HAL_FLASH_GetError>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	e022      	b.n	8000d1c <Flash_Write_Data+0xac>

	/* Program the user Flash area word by word*/

	while (sofar < numberofwords) {
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress,
				Data[sofar]) == HAL_OK) {
 8000cd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cd8:	009b      	lsls	r3, r3, #2
 8000cda:	68ba      	ldr	r2, [r7, #8]
 8000cdc:	4413      	add	r3, r2
 8000cde:	681b      	ldr	r3, [r3, #0]
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartPageAddress,
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	461c      	mov	r4, r3
 8000ce4:	4615      	mov	r5, r2
 8000ce6:	4622      	mov	r2, r4
 8000ce8:	462b      	mov	r3, r5
 8000cea:	68f9      	ldr	r1, [r7, #12]
 8000cec:	2002      	movs	r0, #2
 8000cee:	f002 f83f 	bl	8002d70 <HAL_FLASH_Program>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d106      	bne.n	8000d06 <Flash_Write_Data+0x96>
			StartPageAddress += 4; // use StartPageAddress += 2 for half word and 8 for double word
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	3304      	adds	r3, #4
 8000cfc:	60fb      	str	r3, [r7, #12]
			sofar++;
 8000cfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d00:	3301      	adds	r3, #1
 8000d02:	627b      	str	r3, [r7, #36]	; 0x24
 8000d04:	e003      	b.n	8000d0e <Flash_Write_Data+0x9e>
		} else {
			/* Error occurred while writing data in Flash memory*/
			return HAL_FLASH_GetError();
 8000d06:	f002 f8d9 	bl	8002ebc <HAL_FLASH_GetError>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	e006      	b.n	8000d1c <Flash_Write_Data+0xac>
	while (sofar < numberofwords) {
 8000d0e:	88fb      	ldrh	r3, [r7, #6]
 8000d10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d12:	429a      	cmp	r2, r3
 8000d14:	dbdf      	blt.n	8000cd6 <Flash_Write_Data+0x66>
		}
	}

	/* Lock the Flash to disable the flash control register access (recommended
	 to protect the FLASH memory against possible unwanted operation) *********/
	HAL_FLASH_Lock();
 8000d16:	f002 f8c1 	bl	8002e9c <HAL_FLASH_Lock>

	return 0;
 8000d1a:	2300      	movs	r3, #0
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	3728      	adds	r7, #40	; 0x28
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bdb0      	pop	{r4, r5, r7, pc}
 8000d24:	20000094 	.word	0x20000094

08000d28 <Flash_Read_Data>:

void Flash_Read_Data(uint32_t StartPageAddress, uint32_t *RxBuf,
		uint16_t numberofwords) {
 8000d28:	b480      	push	{r7}
 8000d2a:	b085      	sub	sp, #20
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	60f8      	str	r0, [r7, #12]
 8000d30:	60b9      	str	r1, [r7, #8]
 8000d32:	4613      	mov	r3, r2
 8000d34:	80fb      	strh	r3, [r7, #6]
	while (1) {

		*RxBuf = *(__IO uint32_t*) StartPageAddress;
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	68bb      	ldr	r3, [r7, #8]
 8000d3c:	601a      	str	r2, [r3, #0]
		StartPageAddress += 4;
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	3304      	adds	r3, #4
 8000d42:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8000d44:	68bb      	ldr	r3, [r7, #8]
 8000d46:	3304      	adds	r3, #4
 8000d48:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--))
 8000d4a:	88fb      	ldrh	r3, [r7, #6]
 8000d4c:	1e5a      	subs	r2, r3, #1
 8000d4e:	80fa      	strh	r2, [r7, #6]
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d000      	beq.n	8000d56 <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t*) StartPageAddress;
 8000d54:	e7ef      	b.n	8000d36 <Flash_Read_Data+0xe>
			break;
 8000d56:	bf00      	nop
	}
}
 8000d58:	bf00      	nop
 8000d5a:	3714      	adds	r7, #20
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bc80      	pop	{r7}
 8000d60:	4770      	bx	lr
 8000d62:	0000      	movs	r0, r0
 8000d64:	0000      	movs	r0, r0
	...

08000d68 <HAL_TIM_IC_CaptureCallback>:
    __HAL_TIM_SET_COUNTER(&htim2,0);
    while ((__HAL_TIM_GET_COUNTER(&htim2))<us);
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	7f1b      	ldrb	r3, [r3, #28]
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	f040 8082 	bne.w	8000e7e <HAL_TIM_IC_CaptureCallback+0x116>
	{
		if (ultrasonic1.Is_First_Captured==0) // if the first value is not captured
 8000d7a:	4b45      	ldr	r3, [pc, #276]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000d7c:	7b1b      	ldrb	r3, [r3, #12]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d11a      	bne.n	8000db8 <HAL_TIM_IC_CaptureCallback+0x50>
		{
			ultrasonic1.IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8000d82:	2100      	movs	r1, #0
 8000d84:	6878      	ldr	r0, [r7, #4]
 8000d86:	f003 fc47 	bl	8004618 <HAL_TIM_ReadCapturedValue>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	4a40      	ldr	r2, [pc, #256]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000d8e:	6013      	str	r3, [r2, #0]
			ultrasonic1.Is_First_Captured = 1;  // set the first captured as true
 8000d90:	4b3f      	ldr	r3, [pc, #252]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000d92:	2201      	movs	r2, #1
 8000d94:	731a      	strb	r2, [r3, #12]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	6a1a      	ldr	r2, [r3, #32]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f022 020a 	bic.w	r2, r2, #10
 8000da4:	621a      	str	r2, [r3, #32]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	6a1a      	ldr	r2, [r3, #32]
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	f042 0202 	orr.w	r2, r2, #2
 8000db4:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
		}
	}
}
 8000db6:	e062      	b.n	8000e7e <HAL_TIM_IC_CaptureCallback+0x116>
		else if (ultrasonic1.Is_First_Captured==1)   // if the first is already captured
 8000db8:	4b35      	ldr	r3, [pc, #212]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000dba:	7b1b      	ldrb	r3, [r3, #12]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d15e      	bne.n	8000e7e <HAL_TIM_IC_CaptureCallback+0x116>
			ultrasonic1.IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f003 fc28 	bl	8004618 <HAL_TIM_ReadCapturedValue>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	4a31      	ldr	r2, [pc, #196]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000dcc:	6053      	str	r3, [r2, #4]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	625a      	str	r2, [r3, #36]	; 0x24
			if (ultrasonic1.IC_Val2 > ultrasonic1.IC_Val1)
 8000dd6:	4b2e      	ldr	r3, [pc, #184]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000dd8:	685a      	ldr	r2, [r3, #4]
 8000dda:	4b2d      	ldr	r3, [pc, #180]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d907      	bls.n	8000df2 <HAL_TIM_IC_CaptureCallback+0x8a>
				ultrasonic1.Difference = ultrasonic1.IC_Val2-ultrasonic1.IC_Val1;
 8000de2:	4b2b      	ldr	r3, [pc, #172]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000de4:	685a      	ldr	r2, [r3, #4]
 8000de6:	4b2a      	ldr	r3, [pc, #168]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	1ad3      	subs	r3, r2, r3
 8000dec:	4a28      	ldr	r2, [pc, #160]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000dee:	6093      	str	r3, [r2, #8]
 8000df0:	e00f      	b.n	8000e12 <HAL_TIM_IC_CaptureCallback+0xaa>
			else if (ultrasonic1.IC_Val1 > ultrasonic1.IC_Val2)
 8000df2:	4b27      	ldr	r3, [pc, #156]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	4b26      	ldr	r3, [pc, #152]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	429a      	cmp	r2, r3
 8000dfc:	d909      	bls.n	8000e12 <HAL_TIM_IC_CaptureCallback+0xaa>
				ultrasonic1.Difference = (0xffff - ultrasonic1.IC_Val1) + ultrasonic1.IC_Val2;
 8000dfe:	4b24      	ldr	r3, [pc, #144]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e00:	685a      	ldr	r2, [r3, #4]
 8000e02:	4b23      	ldr	r3, [pc, #140]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	1ad3      	subs	r3, r2, r3
 8000e08:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 8000e0c:	33ff      	adds	r3, #255	; 0xff
 8000e0e:	4a20      	ldr	r2, [pc, #128]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e10:	6093      	str	r3, [r2, #8]
			ultrasonic1.Distance = ultrasonic1.Difference * .034/2;
 8000e12:	4b1f      	ldr	r3, [pc, #124]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e14:	689b      	ldr	r3, [r3, #8]
 8000e16:	4618      	mov	r0, r3
 8000e18:	f7ff fb90 	bl	800053c <__aeabi_ui2d>
 8000e1c:	a31a      	add	r3, pc, #104	; (adr r3, 8000e88 <HAL_TIM_IC_CaptureCallback+0x120>)
 8000e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000e22:	f7ff fc05 	bl	8000630 <__aeabi_dmul>
 8000e26:	4602      	mov	r2, r0
 8000e28:	460b      	mov	r3, r1
 8000e2a:	4610      	mov	r0, r2
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	f04f 0200 	mov.w	r2, #0
 8000e32:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000e36:	f7ff fd25 	bl	8000884 <__aeabi_ddiv>
 8000e3a:	4602      	mov	r2, r0
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	4610      	mov	r0, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	f7ff fe07 	bl	8000a54 <__aeabi_d2f>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4a11      	ldr	r2, [pc, #68]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e4a:	6113      	str	r3, [r2, #16]
			ultrasonic1.Is_First_Captured = 0; // set it back to false
 8000e4c:	4b10      	ldr	r3, [pc, #64]	; (8000e90 <HAL_TIM_IC_CaptureCallback+0x128>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	731a      	strb	r2, [r3, #12]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	6a1a      	ldr	r2, [r3, #32]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f022 020a 	bic.w	r2, r2, #10
 8000e60:	621a      	str	r2, [r3, #32]
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	6a12      	ldr	r2, [r2, #32]
 8000e6c:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim2, TIM_IT_CC1);
 8000e6e:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	68da      	ldr	r2, [r3, #12]
 8000e74:	4b07      	ldr	r3, [pc, #28]	; (8000e94 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f022 0202 	bic.w	r2, r2, #2
 8000e7c:	60da      	str	r2, [r3, #12]
}
 8000e7e:	bf00      	nop
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	b020c49c 	.word	0xb020c49c
 8000e8c:	3fa16872 	.word	0x3fa16872
 8000e90:	200000a4 	.word	0x200000a4
 8000e94:	20000454 	.word	0x20000454

08000e98 <HAL_CAN_RxFifo1MsgPendingCallback>:
int canSetMode = 0;

//static unsigned int rx_buffer_last_id;

// Callback untuk penerimaan data can bus
void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b084      	sub	sp, #16
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]

	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &RxHeader, RxData);
 8000ea0:	4b33      	ldr	r3, [pc, #204]	; (8000f70 <HAL_CAN_RxFifo1MsgPendingCallback+0xd8>)
 8000ea2:	4a34      	ldr	r2, [pc, #208]	; (8000f74 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8000ea4:	2101      	movs	r1, #1
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	f001 fb28 	bl	80024fc <HAL_CAN_GetRxMessage>

	if (RxHeader.IDE == CAN_ID_EXT) {
 8000eac:	4b31      	ldr	r3, [pc, #196]	; (8000f74 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	2b04      	cmp	r3, #4
 8000eb2:	d156      	bne.n	8000f62 <HAL_CAN_RxFifo1MsgPendingCallback+0xca>
		uint8_t id = RxHeader.ExtId & 0xFF;
 8000eb4:	4b2f      	ldr	r3, [pc, #188]	; (8000f74 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	73fb      	strb	r3, [r7, #15]
		uint8_t cmd = RxHeader.ExtId >> 8;
 8000eba:	4b2e      	ldr	r3, [pc, #184]	; (8000f74 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	0a1b      	lsrs	r3, r3, #8
 8000ec0:	73bb      	strb	r3, [r7, #14]

		if (id == 255 || id == selfID) {
 8000ec2:	7bfb      	ldrb	r3, [r7, #15]
 8000ec4:	2bff      	cmp	r3, #255	; 0xff
 8000ec6:	d004      	beq.n	8000ed2 <HAL_CAN_RxFifo1MsgPendingCallback+0x3a>
 8000ec8:	7bfa      	ldrb	r2, [r7, #15]
 8000eca:	4b2b      	ldr	r3, [pc, #172]	; (8000f78 <HAL_CAN_RxFifo1MsgPendingCallback+0xe0>)
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d147      	bne.n	8000f62 <HAL_CAN_RxFifo1MsgPendingCallback+0xca>
			switch (cmd) {
 8000ed2:	7bbb      	ldrb	r3, [r7, #14]
 8000ed4:	2b23      	cmp	r3, #35	; 0x23
 8000ed6:	d006      	beq.n	8000ee6 <HAL_CAN_RxFifo1MsgPendingCallback+0x4e>
 8000ed8:	2b23      	cmp	r3, #35	; 0x23
 8000eda:	dc45      	bgt.n	8000f68 <HAL_CAN_RxFifo1MsgPendingCallback+0xd0>
 8000edc:	2b05      	cmp	r3, #5
 8000ede:	d016      	beq.n	8000f0e <HAL_CAN_RxFifo1MsgPendingCallback+0x76>
 8000ee0:	2b06      	cmp	r3, #6
 8000ee2:	d021      	beq.n	8000f28 <HAL_CAN_RxFifo1MsgPendingCallback+0x90>

		}
	}
	//}

}
 8000ee4:	e040      	b.n	8000f68 <HAL_CAN_RxFifo1MsgPendingCallback+0xd0>
				canSetMode = -1;
 8000ee6:	4b25      	ldr	r3, [pc, #148]	; (8000f7c <HAL_CAN_RxFifo1MsgPendingCallback+0xe4>)
 8000ee8:	f04f 32ff 	mov.w	r2, #4294967295
 8000eec:	601a      	str	r2, [r3, #0]
				ind = 0;
 8000eee:	4b24      	ldr	r3, [pc, #144]	; (8000f80 <HAL_CAN_RxFifo1MsgPendingCallback+0xe8>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
				canSetMode = buffer_get_int32(RxData, &ind);
 8000ef4:	4922      	ldr	r1, [pc, #136]	; (8000f80 <HAL_CAN_RxFifo1MsgPendingCallback+0xe8>)
 8000ef6:	481e      	ldr	r0, [pc, #120]	; (8000f70 <HAL_CAN_RxFifo1MsgPendingCallback+0xd8>)
 8000ef8:	f000 f886 	bl	8001008 <buffer_get_int32>
 8000efc:	4603      	mov	r3, r0
 8000efe:	4a1f      	ldr	r2, [pc, #124]	; (8000f7c <HAL_CAN_RxFifo1MsgPendingCallback+0xe4>)
 8000f00:	6013      	str	r3, [r2, #0]
				setMode(canSetMode);
 8000f02:	4b1e      	ldr	r3, [pc, #120]	; (8000f7c <HAL_CAN_RxFifo1MsgPendingCallback+0xe4>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f000 f9e0 	bl	80012cc <setMode>
				break;
 8000f0c:	e02c      	b.n	8000f68 <HAL_CAN_RxFifo1MsgPendingCallback+0xd0>
				memcpy(rx_buffer + RxData[0], RxData + 1, RxHeader.DLC - 1);
 8000f0e:	4b18      	ldr	r3, [pc, #96]	; (8000f70 <HAL_CAN_RxFifo1MsgPendingCallback+0xd8>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	461a      	mov	r2, r3
 8000f14:	4b1b      	ldr	r3, [pc, #108]	; (8000f84 <HAL_CAN_RxFifo1MsgPendingCallback+0xec>)
 8000f16:	18d0      	adds	r0, r2, r3
 8000f18:	491b      	ldr	r1, [pc, #108]	; (8000f88 <HAL_CAN_RxFifo1MsgPendingCallback+0xf0>)
 8000f1a:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8000f1c:	691b      	ldr	r3, [r3, #16]
 8000f1e:	3b01      	subs	r3, #1
 8000f20:	461a      	mov	r2, r3
 8000f22:	f005 f89b 	bl	800605c <memcpy>
				break;
 8000f26:	e01f      	b.n	8000f68 <HAL_CAN_RxFifo1MsgPendingCallback+0xd0>
				rxbuf_ind = (unsigned int) RxData[0] << 8;
 8000f28:	4b11      	ldr	r3, [pc, #68]	; (8000f70 <HAL_CAN_RxFifo1MsgPendingCallback+0xd8>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	021b      	lsls	r3, r3, #8
 8000f2e:	4a17      	ldr	r2, [pc, #92]	; (8000f8c <HAL_CAN_RxFifo1MsgPendingCallback+0xf4>)
 8000f30:	6013      	str	r3, [r2, #0]
				rxbuf_ind |= RxData[1];
 8000f32:	4b0f      	ldr	r3, [pc, #60]	; (8000f70 <HAL_CAN_RxFifo1MsgPendingCallback+0xd8>)
 8000f34:	785b      	ldrb	r3, [r3, #1]
 8000f36:	461a      	mov	r2, r3
 8000f38:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <HAL_CAN_RxFifo1MsgPendingCallback+0xf4>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	4a13      	ldr	r2, [pc, #76]	; (8000f8c <HAL_CAN_RxFifo1MsgPendingCallback+0xf4>)
 8000f40:	6013      	str	r3, [r2, #0]
				if (rxbuf_ind < RX_BUFFER_SIZE) {
 8000f42:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <HAL_CAN_RxFifo1MsgPendingCallback+0xf4>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	2b3f      	cmp	r3, #63	; 0x3f
 8000f48:	d80d      	bhi.n	8000f66 <HAL_CAN_RxFifo1MsgPendingCallback+0xce>
					memcpy(rx_buffer + rxbuf_ind, RxData + 2, RxHeader.DLC - 2);
 8000f4a:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <HAL_CAN_RxFifo1MsgPendingCallback+0xf4>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a0d      	ldr	r2, [pc, #52]	; (8000f84 <HAL_CAN_RxFifo1MsgPendingCallback+0xec>)
 8000f50:	1898      	adds	r0, r3, r2
 8000f52:	490f      	ldr	r1, [pc, #60]	; (8000f90 <HAL_CAN_RxFifo1MsgPendingCallback+0xf8>)
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <HAL_CAN_RxFifo1MsgPendingCallback+0xdc>)
 8000f56:	691b      	ldr	r3, [r3, #16]
 8000f58:	3b02      	subs	r3, #2
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	f005 f87e 	bl	800605c <memcpy>
				break;
 8000f60:	e001      	b.n	8000f66 <HAL_CAN_RxFifo1MsgPendingCallback+0xce>
		}
 8000f62:	bf00      	nop
 8000f64:	e000      	b.n	8000f68 <HAL_CAN_RxFifo1MsgPendingCallback+0xd0>
				break;
 8000f66:	bf00      	nop
}
 8000f68:	bf00      	nop
 8000f6a:	3710      	adds	r7, #16
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	bd80      	pop	{r7, pc}
 8000f70:	200000f4 	.word	0x200000f4
 8000f74:	200000b8 	.word	0x200000b8
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000148 	.word	0x20000148
 8000f80:	20000100 	.word	0x20000100
 8000f84:	20000104 	.word	0x20000104
 8000f88:	200000f5 	.word	0x200000f5
 8000f8c:	20000144 	.word	0x20000144
 8000f90:	200000f6 	.word	0x200000f6

08000f94 <buffer_append_int32>:

void buffer_append_int32(uint8_t *buffer, int32_t number, int32_t *index) {
 8000f94:	b480      	push	{r7}
 8000f96:	b085      	sub	sp, #20
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
	buffer[(*index)++] = number >> 24;
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	1618      	asrs	r0, r3, #24
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	1c59      	adds	r1, r3, #1
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	6011      	str	r1, [r2, #0]
 8000fae:	461a      	mov	r2, r3
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	4413      	add	r3, r2
 8000fb4:	b2c2      	uxtb	r2, r0
 8000fb6:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number >> 16;
 8000fb8:	68bb      	ldr	r3, [r7, #8]
 8000fba:	1418      	asrs	r0, r3, #16
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	1c59      	adds	r1, r3, #1
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	6011      	str	r1, [r2, #0]
 8000fc6:	461a      	mov	r2, r3
 8000fc8:	68fb      	ldr	r3, [r7, #12]
 8000fca:	4413      	add	r3, r2
 8000fcc:	b2c2      	uxtb	r2, r0
 8000fce:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number >> 8;
 8000fd0:	68bb      	ldr	r3, [r7, #8]
 8000fd2:	1218      	asrs	r0, r3, #8
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	1c59      	adds	r1, r3, #1
 8000fda:	687a      	ldr	r2, [r7, #4]
 8000fdc:	6011      	str	r1, [r2, #0]
 8000fde:	461a      	mov	r2, r3
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	4413      	add	r3, r2
 8000fe4:	b2c2      	uxtb	r2, r0
 8000fe6:	701a      	strb	r2, [r3, #0]
	buffer[(*index)++] = number;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	1c59      	adds	r1, r3, #1
 8000fee:	687a      	ldr	r2, [r7, #4]
 8000ff0:	6011      	str	r1, [r2, #0]
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	4413      	add	r3, r2
 8000ff8:	68ba      	ldr	r2, [r7, #8]
 8000ffa:	b2d2      	uxtb	r2, r2
 8000ffc:	701a      	strb	r2, [r3, #0]
}
 8000ffe:	bf00      	nop
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	bc80      	pop	{r7}
 8001006:	4770      	bx	lr

08001008 <buffer_get_int32>:

int32_t buffer_get_int32(const uint8_t *buffer, int32_t *index) {
 8001008:	b480      	push	{r7}
 800100a:	b085      	sub	sp, #20
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
	int32_t res = ((uint32_t) buffer[*index]) << 24
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	461a      	mov	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	4413      	add	r3, r2
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	061a      	lsls	r2, r3, #24
			| ((uint32_t) buffer[*index + 1]) << 16
 8001020:	683b      	ldr	r3, [r7, #0]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	3301      	adds	r3, #1
 8001026:	6879      	ldr	r1, [r7, #4]
 8001028:	440b      	add	r3, r1
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	041b      	lsls	r3, r3, #16
 800102e:	431a      	orrs	r2, r3
			| ((uint32_t) buffer[*index + 2]) << 8
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	3302      	adds	r3, #2
 8001036:	6879      	ldr	r1, [r7, #4]
 8001038:	440b      	add	r3, r1
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	021b      	lsls	r3, r3, #8
 800103e:	4313      	orrs	r3, r2
			| ((uint32_t) buffer[*index + 3]);
 8001040:	683a      	ldr	r2, [r7, #0]
 8001042:	6812      	ldr	r2, [r2, #0]
 8001044:	3203      	adds	r2, #3
 8001046:	6879      	ldr	r1, [r7, #4]
 8001048:	440a      	add	r2, r1
 800104a:	7812      	ldrb	r2, [r2, #0]
 800104c:	4313      	orrs	r3, r2
	int32_t res = ((uint32_t) buffer[*index]) << 24
 800104e:	60fb      	str	r3, [r7, #12]
	*index += 4;
 8001050:	683b      	ldr	r3, [r7, #0]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	1d1a      	adds	r2, r3, #4
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	601a      	str	r2, [r3, #0]
	return res;
 800105a:	68fb      	ldr	r3, [r7, #12]
}
 800105c:	4618      	mov	r0, r3
 800105e:	3714      	adds	r7, #20
 8001060:	46bd      	mov	sp, r7
 8001062:	bc80      	pop	{r7}
 8001064:	4770      	bx	lr
	...

08001068 <comm_can_transmit_eid>:

void comm_can_transmit_eid(uint32_t id, const uint8_t *data, uint8_t len) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b084      	sub	sp, #16
 800106c:	af00      	add	r7, sp, #0
 800106e:	60f8      	str	r0, [r7, #12]
 8001070:	60b9      	str	r1, [r7, #8]
 8001072:	4613      	mov	r3, r2
 8001074:	71fb      	strb	r3, [r7, #7]
	if (len > 8) {
 8001076:	79fb      	ldrb	r3, [r7, #7]
 8001078:	2b08      	cmp	r3, #8
 800107a:	d901      	bls.n	8001080 <comm_can_transmit_eid+0x18>
		len = 8;
 800107c:	2308      	movs	r3, #8
 800107e:	71fb      	strb	r3, [r7, #7]
	}

	TxHeader.IDE = CAN_ID_EXT;
 8001080:	4b0d      	ldr	r3, [pc, #52]	; (80010b8 <comm_can_transmit_eid+0x50>)
 8001082:	2204      	movs	r2, #4
 8001084:	609a      	str	r2, [r3, #8]
	TxHeader.ExtId = id;
 8001086:	4a0c      	ldr	r2, [pc, #48]	; (80010b8 <comm_can_transmit_eid+0x50>)
 8001088:	68fb      	ldr	r3, [r7, #12]
 800108a:	6053      	str	r3, [r2, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 800108c:	4b0a      	ldr	r3, [pc, #40]	; (80010b8 <comm_can_transmit_eid+0x50>)
 800108e:	2200      	movs	r2, #0
 8001090:	60da      	str	r2, [r3, #12]
	TxHeader.DLC = len;
 8001092:	79fb      	ldrb	r3, [r7, #7]
 8001094:	4a08      	ldr	r2, [pc, #32]	; (80010b8 <comm_can_transmit_eid+0x50>)
 8001096:	6113      	str	r3, [r2, #16]
	memcpy(TxData, data, len);
 8001098:	79fb      	ldrb	r3, [r7, #7]
 800109a:	461a      	mov	r2, r3
 800109c:	68b9      	ldr	r1, [r7, #8]
 800109e:	4807      	ldr	r0, [pc, #28]	; (80010bc <comm_can_transmit_eid+0x54>)
 80010a0:	f004 ffdc 	bl	800605c <memcpy>
	HAL_CAN_AddTxMessage(&hcan, &TxHeader, TxData, &TxMailbox);
 80010a4:	4b06      	ldr	r3, [pc, #24]	; (80010c0 <comm_can_transmit_eid+0x58>)
 80010a6:	4a05      	ldr	r2, [pc, #20]	; (80010bc <comm_can_transmit_eid+0x54>)
 80010a8:	4903      	ldr	r1, [pc, #12]	; (80010b8 <comm_can_transmit_eid+0x50>)
 80010aa:	4806      	ldr	r0, [pc, #24]	; (80010c4 <comm_can_transmit_eid+0x5c>)
 80010ac:	f001 f94c 	bl	8002348 <HAL_CAN_AddTxMessage>
}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	200000d4 	.word	0x200000d4
 80010bc:	200000ec 	.word	0x200000ec
 80010c0:	200000fc 	.word	0x200000fc
 80010c4:	2000042c 	.word	0x2000042c

080010c8 <comm_can_db_signal>:

void comm_can_db_signal(uint8_t controller_id, int command) {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b084      	sub	sp, #16
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	6039      	str	r1, [r7, #0]
 80010d2:	71fb      	strb	r3, [r7, #7]
	int32_t send_index = 0;
 80010d4:	2300      	movs	r3, #0
 80010d6:	60fb      	str	r3, [r7, #12]
	uint8_t buffer[4];
	buffer_append_int32(buffer, (int32_t) command, &send_index);
 80010d8:	f107 020c 	add.w	r2, r7, #12
 80010dc:	f107 0308 	add.w	r3, r7, #8
 80010e0:	6839      	ldr	r1, [r7, #0]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff ff56 	bl	8000f94 <buffer_append_int32>
	comm_can_transmit_eid(controller_id | ((uint32_t) 35 << 8), buffer,
 80010e8:	79fb      	ldrb	r3, [r7, #7]
 80010ea:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	b2d2      	uxtb	r2, r2
 80010f2:	f107 0108 	add.w	r1, r7, #8
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff ffb6 	bl	8001068 <comm_can_transmit_eid>
			send_index);
}
 80010fc:	bf00      	nop
 80010fe:	3710      	adds	r7, #16
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
 800110a:	60f8      	str	r0, [r7, #12]
 800110c:	60b9      	str	r1, [r7, #8]
 800110e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8001110:	68fb      	ldr	r3, [r7, #12]
 8001112:	4a06      	ldr	r2, [pc, #24]	; (800112c <vApplicationGetIdleTaskMemory+0x28>)
 8001114:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	4a05      	ldr	r2, [pc, #20]	; (8001130 <vApplicationGetIdleTaskMemory+0x2c>)
 800111a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	2280      	movs	r2, #128	; 0x80
 8001120:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8001122:	bf00      	nop
 8001124:	3714      	adds	r7, #20
 8001126:	46bd      	mov	sp, r7
 8001128:	bc80      	pop	{r7}
 800112a:	4770      	bx	lr
 800112c:	2000014c 	.word	0x2000014c
 8001130:	20000200 	.word	0x20000200

08001134 <minuteToSecond>:
float volume, flow;
int signalCounter;

// kumpulan fungsi

uint32_t minuteToSecond(float value) {
 8001134:	b580      	push	{r7, lr}
 8001136:	b082      	sub	sp, #8
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]

	return value * 60 * 1000;
 800113c:	4908      	ldr	r1, [pc, #32]	; (8001160 <minuteToSecond+0x2c>)
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f7ff f806 	bl	8000150 <__aeabi_fmul>
 8001144:	4603      	mov	r3, r0
 8001146:	4907      	ldr	r1, [pc, #28]	; (8001164 <minuteToSecond+0x30>)
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f801 	bl	8000150 <__aeabi_fmul>
 800114e:	4603      	mov	r3, r0
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff fd45 	bl	8000be0 <__aeabi_f2uiz>
 8001156:	4603      	mov	r3, r0
}
 8001158:	4618      	mov	r0, r3
 800115a:	3708      	adds	r7, #8
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	42700000 	.word	0x42700000
 8001164:	447a0000 	.word	0x447a0000

08001168 <process3>:
	}
	mode[0] = 0;
	timerEAB[0] = 1800;
}

void process3(void) { // opsi backwash ditrigger counter
 8001168:	b580      	push	{r7, lr}
 800116a:	b082      	sub	sp, #8
 800116c:	af00      	add	r7, sp, #0

	timerEAB[0] = 1800;
 800116e:	4b50      	ldr	r3, [pc, #320]	; (80012b0 <process3+0x148>)
 8001170:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 8001174:	601a      	str	r2, [r3, #0]

	while (timerEAB[0] > 0) {
 8001176:	e002      	b.n	800117e <process3+0x16>
		EAB(ON);
 8001178:	2000      	movs	r0, #0
 800117a:	f000 fa49 	bl	8001610 <EAB>
	while (timerEAB[0] > 0) {
 800117e:	4b4c      	ldr	r3, [pc, #304]	; (80012b0 <process3+0x148>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	2b00      	cmp	r3, #0
 8001184:	d1f8      	bne.n	8001178 <process3+0x10>
	}

	EAB(OFF);
 8001186:	2001      	movs	r0, #1
 8001188:	f000 fa42 	bl	8001610 <EAB>
	osDelay(minuteToSecond(1));
 800118c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8001190:	f7ff ffd0 	bl	8001134 <minuteToSecond>
 8001194:	4603      	mov	r3, r0
 8001196:	4618      	mov	r0, r3
 8001198:	f003 fda2 	bl	8004ce0 <osDelay>
	label2: comm_can_db_signal(0, 2); // megirim sinyal untuk memutarkan HVRDF
 800119c:	2102      	movs	r1, #2
 800119e:	2000      	movs	r0, #0
 80011a0:	f7ff ff92 	bl	80010c8 <comm_can_db_signal>

	osDelay(minuteToSecond(0.5));
 80011a4:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 80011a8:	f7ff ffc4 	bl	8001134 <minuteToSecond>
 80011ac:	4603      	mov	r3, r0
 80011ae:	4618      	mov	r0, r3
 80011b0:	f003 fd96 	bl	8004ce0 <osDelay>

	Control_Valve_1(ON);
 80011b4:	2000      	movs	r0, #0
 80011b6:	f000 fa53 	bl	8001660 <Control_Valve_1>
	Pump_1(ON);
 80011ba:	2000      	movs	r0, #0
 80011bc:	f000 fa8e 	bl	80016dc <Pump_1>
	Ozone(ON);
 80011c0:	2000      	movs	r0, #0
 80011c2:	f000 fa79 	bl	80016b8 <Ozone>
	Compressor(ON);
 80011c6:	2000      	movs	r0, #0
 80011c8:	f000 fa5c 	bl	8001684 <Compressor>
	Pump_2(ON);
 80011cc:	2000      	movs	r0, #0
 80011ce:	f000 fa97 	bl	8001700 <Pump_2>

	osDelay(minuteToSecond(0.3));
 80011d2:	4838      	ldr	r0, [pc, #224]	; (80012b4 <process3+0x14c>)
 80011d4:	f7ff ffae 	bl	8001134 <minuteToSecond>
 80011d8:	4603      	mov	r3, r0
 80011da:	4618      	mov	r0, r3
 80011dc:	f003 fd80 	bl	8004ce0 <osDelay>

	while (level) {
 80011e0:	e021      	b.n	8001226 <process3+0xbe>
		osDelay(5000);
 80011e2:	f241 3088 	movw	r0, #5000	; 0x1388
 80011e6:	f003 fd7b 	bl	8004ce0 <osDelay>
		if (flow < 1) {
 80011ea:	4b33      	ldr	r3, [pc, #204]	; (80012b8 <process3+0x150>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fccc 	bl	8000b90 <__aeabi_fcmplt>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d100      	bne.n	8001200 <process3+0x98>
 80011fe:	e012      	b.n	8001226 <process3+0xbe>
			osDelay(minuteToSecond(1 / 3)); // delay untuk menunggu air pada rdf kosong
 8001200:	f04f 0000 	mov.w	r0, #0
 8001204:	f7ff ff96 	bl	8001134 <minuteToSecond>
 8001208:	4603      	mov	r3, r0
 800120a:	4618      	mov	r0, r3
 800120c:	f003 fd68 	bl	8004ce0 <osDelay>
			comm_can_db_signal(0, 4); // mengirim sinyal ke driver untuk backwash
 8001210:	2104      	movs	r1, #4
 8001212:	2000      	movs	r0, #0
 8001214:	f7ff ff58 	bl	80010c8 <comm_can_db_signal>
			flagBackwash = 1; // untuk memulai menghitung mundur timerBackwash pada Task Timer
 8001218:	4b28      	ldr	r3, [pc, #160]	; (80012bc <process3+0x154>)
 800121a:	2201      	movs	r2, #1
 800121c:	701a      	strb	r2, [r3, #0]
			timerBackwash[0] = 30; // timer untuk backwash 30 detik
 800121e:	4b28      	ldr	r3, [pc, #160]	; (80012c0 <process3+0x158>)
 8001220:	221e      	movs	r2, #30
 8001222:	601a      	str	r2, [r3, #0]
			break;
 8001224:	e003      	b.n	800122e <process3+0xc6>
	while (level) {
 8001226:	4b27      	ldr	r3, [pc, #156]	; (80012c4 <process3+0x15c>)
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b00      	cmp	r3, #0
 800122c:	d1d9      	bne.n	80011e2 <process3+0x7a>
		}
	}

	Control_Valve_1(OFF);
 800122e:	2001      	movs	r0, #1
 8001230:	f000 fa16 	bl	8001660 <Control_Valve_1>
	osDelay(1000); // delay menghabiskan air pada selang
 8001234:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001238:	f003 fd52 	bl	8004ce0 <osDelay>
	Pump_1(OFF);
 800123c:	2001      	movs	r0, #1
 800123e:	f000 fa4d 	bl	80016dc <Pump_1>
	osDelay(minuteToSecond(1 / 6)); // delay menghabiskan air pada selang
 8001242:	f04f 0000 	mov.w	r0, #0
 8001246:	f7ff ff75 	bl	8001134 <minuteToSecond>
 800124a:	4603      	mov	r3, r0
 800124c:	4618      	mov	r0, r3
 800124e:	f003 fd47 	bl	8004ce0 <osDelay>
	Ozone(OFF);
 8001252:	2001      	movs	r0, #1
 8001254:	f000 fa30 	bl	80016b8 <Ozone>
	Compressor(OFF);
 8001258:	2001      	movs	r0, #1
 800125a:	f000 fa13 	bl	8001684 <Compressor>
	Pump_2(OFF);
 800125e:	2001      	movs	r0, #1
 8001260:	f000 fa4e 	bl	8001700 <Pump_2>
	Pump_3(ON);
 8001264:	2000      	movs	r0, #0
 8001266:	f000 fa5d 	bl	8001724 <Pump_3>

	uint8_t i = 0;
 800126a:	2300      	movs	r3, #0
 800126c:	71fb      	strb	r3, [r7, #7]

	while (i <= 30) { //menunggu sinyal dari driver bahwa backwash telah selesai
 800126e:	e006      	b.n	800127e <process3+0x116>
		osDelay(1000);
 8001270:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001274:	f003 fd34 	bl	8004ce0 <osDelay>
		i++;
 8001278:	79fb      	ldrb	r3, [r7, #7]
 800127a:	3301      	adds	r3, #1
 800127c:	71fb      	strb	r3, [r7, #7]
	while (i <= 30) { //menunggu sinyal dari driver bahwa backwash telah selesai
 800127e:	79fb      	ldrb	r3, [r7, #7]
 8001280:	2b1e      	cmp	r3, #30
 8001282:	d9f5      	bls.n	8001270 <process3+0x108>
	}
	Pump_3(OFF);
 8001284:	2001      	movs	r0, #1
 8001286:	f000 fa4d 	bl	8001724 <Pump_3>

	flagBackwash = 0;
 800128a:	4b0c      	ldr	r3, [pc, #48]	; (80012bc <process3+0x154>)
 800128c:	2200      	movs	r2, #0
 800128e:	701a      	strb	r2, [r3, #0]

	if (level) {
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <process3+0x15c>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	d000      	beq.n	800129a <process3+0x132>
		goto label2;
 8001298:	e780      	b.n	800119c <process3+0x34>
		// kembali ke awal
	}
	mode[0] = 0;
 800129a:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <process3+0x160>)
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]
	timerEAB[0] = 1800;
 80012a0:	4b03      	ldr	r3, [pc, #12]	; (80012b0 <process3+0x148>)
 80012a2:	f44f 62e1 	mov.w	r2, #1800	; 0x708
 80012a6:	601a      	str	r2, [r3, #0]
}
 80012a8:	bf00      	nop
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000414 	.word	0x20000414
 80012b4:	3e99999a 	.word	0x3e99999a
 80012b8:	20000424 	.word	0x20000424
 80012bc:	2000040d 	.word	0x2000040d
 80012c0:	20000420 	.word	0x20000420
 80012c4:	2000040c 	.word	0x2000040c
 80012c8:	20000418 	.word	0x20000418

080012cc <setMode>:

void setMode(uint32_t value) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b082      	sub	sp, #8
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]

	Flash_Write_Data(EEPROMMode, (uint32_t*) value, 1);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	2201      	movs	r2, #1
 80012d8:	4619      	mov	r1, r3
 80012da:	4803      	ldr	r0, [pc, #12]	; (80012e8 <setMode+0x1c>)
 80012dc:	f7ff fcc8 	bl	8000c70 <Flash_Write_Data>
}
 80012e0:	bf00      	nop
 80012e2:	3708      	adds	r7, #8
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	0801f850 	.word	0x0801f850

080012ec <setTimerEAB>:

void setTimerEAB(uint32_t value) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]

	Flash_Write_Data(EEPROMMode, (uint32_t*) value, 1);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2201      	movs	r2, #1
 80012f8:	4619      	mov	r1, r3
 80012fa:	4803      	ldr	r0, [pc, #12]	; (8001308 <setTimerEAB+0x1c>)
 80012fc:	f7ff fcb8 	bl	8000c70 <Flash_Write_Data>

}
 8001300:	bf00      	nop
 8001302:	3708      	adds	r7, #8
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}
 8001308:	0801f850 	.word	0x0801f850

0800130c <Task2>:

}

// kumpulan task freeRTOS

void Task2(void const *argument) {
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {

		if (mode[0] == 1) // mode 1 untuk opsi menggunakan sensor ultrasonic
 8001314:	4b09      	ldr	r3, [pc, #36]	; (800133c <Task2+0x30>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b01      	cmp	r3, #1
 800131a:	d009      	beq.n	8001330 <Task2+0x24>
				{

		}

		else if (mode[0] == 2) // mode 2 untuk opsi menggunakan sensor water level
 800131c:	4b07      	ldr	r3, [pc, #28]	; (800133c <Task2+0x30>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	2b02      	cmp	r3, #2
 8001322:	d005      	beq.n	8001330 <Task2+0x24>
				{

		}

		else if (mode[0] == 3) // mode 2 untuk opsi menggunakan sensor water level
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <Task2+0x30>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2b03      	cmp	r3, #3
 800132a:	d101      	bne.n	8001330 <Task2+0x24>
				{
			process3();
 800132c:	f7ff ff1c 	bl	8001168 <process3>
		}

		else {

		}
		osDelay(500);
 8001330:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001334:	f003 fcd4 	bl	8004ce0 <osDelay>
		if (mode[0] == 1) // mode 1 untuk opsi menggunakan sensor ultrasonic
 8001338:	e7ec      	b.n	8001314 <Task2+0x8>
 800133a:	bf00      	nop
 800133c:	20000418 	.word	0x20000418

08001340 <TaskTimer>:
	}
	/* USER CODE END 5 */
}

void TaskTimer(void const *argument) {
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {

		if (mode[0] == 2 || mode[0] == 1 || mode[0] == 3) { // jika mode bernilai 1/2/3 maka timer eab akan mulai hitung mundur
 8001348:	4b1e      	ldr	r3, [pc, #120]	; (80013c4 <TaskTimer+0x84>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b02      	cmp	r3, #2
 800134e:	d007      	beq.n	8001360 <TaskTimer+0x20>
 8001350:	4b1c      	ldr	r3, [pc, #112]	; (80013c4 <TaskTimer+0x84>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b01      	cmp	r3, #1
 8001356:	d003      	beq.n	8001360 <TaskTimer+0x20>
 8001358:	4b1a      	ldr	r3, [pc, #104]	; (80013c4 <TaskTimer+0x84>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b03      	cmp	r3, #3
 800135e:	d10a      	bne.n	8001376 <TaskTimer+0x36>
			timerEAB[0]--;
 8001360:	4b19      	ldr	r3, [pc, #100]	; (80013c8 <TaskTimer+0x88>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3b01      	subs	r3, #1
 8001366:	4a18      	ldr	r2, [pc, #96]	; (80013c8 <TaskTimer+0x88>)
 8001368:	6013      	str	r3, [r2, #0]
			setTimerEAB(timerEAB[0]);
 800136a:	4b17      	ldr	r3, [pc, #92]	; (80013c8 <TaskTimer+0x88>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff ffbc 	bl	80012ec <setTimerEAB>
 8001374:	e008      	b.n	8001388 <TaskTimer+0x48>
		}

		else if (flagBackwash == 1) {
 8001376:	4b15      	ldr	r3, [pc, #84]	; (80013cc <TaskTimer+0x8c>)
 8001378:	781b      	ldrb	r3, [r3, #0]
 800137a:	2b01      	cmp	r3, #1
 800137c:	d104      	bne.n	8001388 <TaskTimer+0x48>
			timerBackwash[0]--;
 800137e:	4b14      	ldr	r3, [pc, #80]	; (80013d0 <TaskTimer+0x90>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	3b01      	subs	r3, #1
 8001384:	4a12      	ldr	r2, [pc, #72]	; (80013d0 <TaskTimer+0x90>)
 8001386:	6013      	str	r3, [r2, #0]
		}
		mode[0] = 9;
 8001388:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <TaskTimer+0x84>)
 800138a:	2209      	movs	r2, #9
 800138c:	601a      	str	r2, [r3, #0]
		flow = signalCounter / 7.5;
 800138e:	4b11      	ldr	r3, [pc, #68]	; (80013d4 <TaskTimer+0x94>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff f8e2 	bl	800055c <__aeabi_i2d>
 8001398:	f04f 0200 	mov.w	r2, #0
 800139c:	4b0e      	ldr	r3, [pc, #56]	; (80013d8 <TaskTimer+0x98>)
 800139e:	f7ff fa71 	bl	8000884 <__aeabi_ddiv>
 80013a2:	4602      	mov	r2, r0
 80013a4:	460b      	mov	r3, r1
 80013a6:	4610      	mov	r0, r2
 80013a8:	4619      	mov	r1, r3
 80013aa:	f7ff fb53 	bl	8000a54 <__aeabi_d2f>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4a0a      	ldr	r2, [pc, #40]	; (80013dc <TaskTimer+0x9c>)
 80013b2:	6013      	str	r3, [r2, #0]
		signalCounter = 0;
 80013b4:	4b07      	ldr	r3, [pc, #28]	; (80013d4 <TaskTimer+0x94>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
		osDelay(1000);
 80013ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80013be:	f003 fc8f 	bl	8004ce0 <osDelay>
		if (mode[0] == 2 || mode[0] == 1 || mode[0] == 3) { // jika mode bernilai 1/2/3 maka timer eab akan mulai hitung mundur
 80013c2:	e7c1      	b.n	8001348 <TaskTimer+0x8>
 80013c4:	20000418 	.word	0x20000418
 80013c8:	20000414 	.word	0x20000414
 80013cc:	2000040d 	.word	0x2000040d
 80013d0:	20000420 	.word	0x20000420
 80013d4:	20000428 	.word	0x20000428
 80013d8:	401e0000 	.word	0x401e0000
 80013dc:	20000424 	.word	0x20000424

080013e0 <TaskFlow>:

	}
	/* USER CODE END 5 */
}

void TaskFlow(void const *argument) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	int stateSensorNow = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 80013e8:	2120      	movs	r1, #32
 80013ea:	480e      	ldr	r0, [pc, #56]	; (8001424 <TaskFlow+0x44>)
 80013ec:	f002 f84e 	bl	800348c <HAL_GPIO_ReadPin>
 80013f0:	4603      	mov	r3, r0
 80013f2:	60bb      	str	r3, [r7, #8]
	int stateSensorPrv = -1;
 80013f4:	f04f 33ff 	mov.w	r3, #4294967295
 80013f8:	60fb      	str	r3, [r7, #12]

	/* Infinite loop */
	for (;;) {
		stateSensorNow = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 80013fa:	2120      	movs	r1, #32
 80013fc:	4809      	ldr	r0, [pc, #36]	; (8001424 <TaskFlow+0x44>)
 80013fe:	f002 f845 	bl	800348c <HAL_GPIO_ReadPin>
 8001402:	4603      	mov	r3, r0
 8001404:	60bb      	str	r3, [r7, #8]
		if (stateSensorNow != stateSensorPrv) {
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	429a      	cmp	r2, r3
 800140c:	d006      	beq.n	800141c <TaskFlow+0x3c>
			signalCounter++;
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <TaskFlow+0x48>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	3301      	adds	r3, #1
 8001414:	4a04      	ldr	r2, [pc, #16]	; (8001428 <TaskFlow+0x48>)
 8001416:	6013      	str	r3, [r2, #0]
			stateSensorPrv = stateSensorNow;
 8001418:	68bb      	ldr	r3, [r7, #8]
 800141a:	60fb      	str	r3, [r7, #12]
		}
		osDelay(1);
 800141c:	2001      	movs	r0, #1
 800141e:	f003 fc5f 	bl	8004ce0 <osDelay>
		stateSensorNow = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8001422:	e7ea      	b.n	80013fa <TaskFlow+0x1a>
 8001424:	40010c00 	.word	0x40010c00
 8001428:	20000428 	.word	0x20000428

0800142c <fungsiInit>:
	}
	/* USER CODE END 5 */
}

void fungsiInit(void) {
 800142c:	b5b0      	push	{r4, r5, r7, lr}
 800142e:	b096      	sub	sp, #88	; 0x58
 8001430:	af00      	add	r7, sp, #0

	gpio_init();
 8001432:	f000 f871 	bl	8001518 <gpio_init>

	Flash_Read_Data(EEPROMMode, buff, 1); // membaca eeprom mode
 8001436:	2201      	movs	r2, #1
 8001438:	492a      	ldr	r1, [pc, #168]	; (80014e4 <fungsiInit+0xb8>)
 800143a:	482b      	ldr	r0, [pc, #172]	; (80014e8 <fungsiInit+0xbc>)
 800143c:	f7ff fc74 	bl	8000d28 <Flash_Read_Data>
	mode[0] = buff[0];
 8001440:	4b28      	ldr	r3, [pc, #160]	; (80014e4 <fungsiInit+0xb8>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a29      	ldr	r2, [pc, #164]	; (80014ec <fungsiInit+0xc0>)
 8001446:	6013      	str	r3, [r2, #0]

	Flash_Read_Data(EEPROMTimerEAB, buff, 1); // membaca eeprom timerEAB
 8001448:	2201      	movs	r2, #1
 800144a:	4926      	ldr	r1, [pc, #152]	; (80014e4 <fungsiInit+0xb8>)
 800144c:	4828      	ldr	r0, [pc, #160]	; (80014f0 <fungsiInit+0xc4>)
 800144e:	f7ff fc6b 	bl	8000d28 <Flash_Read_Data>
	timerEAB[0] = buff[0];
 8001452:	4b24      	ldr	r3, [pc, #144]	; (80014e4 <fungsiInit+0xb8>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a27      	ldr	r2, [pc, #156]	; (80014f4 <fungsiInit+0xc8>)
 8001458:	6013      	str	r3, [r2, #0]

	Flash_Read_Data(EEPROMCounter, buff, 1); // membaca eeprom counter
 800145a:	2201      	movs	r2, #1
 800145c:	4921      	ldr	r1, [pc, #132]	; (80014e4 <fungsiInit+0xb8>)
 800145e:	4826      	ldr	r0, [pc, #152]	; (80014f8 <fungsiInit+0xcc>)
 8001460:	f7ff fc62 	bl	8000d28 <Flash_Read_Data>
	counter[0] = buff[0];
 8001464:	4b1f      	ldr	r3, [pc, #124]	; (80014e4 <fungsiInit+0xb8>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a24      	ldr	r2, [pc, #144]	; (80014fc <fungsiInit+0xd0>)
 800146a:	6013      	str	r3, [r2, #0]

	osThreadDef(Task2, Task2, osPriorityNormal, 0, 256);
 800146c:	4b24      	ldr	r3, [pc, #144]	; (8001500 <fungsiInit+0xd4>)
 800146e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8001472:	461d      	mov	r5, r3
 8001474:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001476:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001478:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800147c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Task2Handle = osThreadCreate(osThread(Task2), NULL);
 8001480:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001484:	2100      	movs	r1, #0
 8001486:	4618      	mov	r0, r3
 8001488:	f003 fbde 	bl	8004c48 <osThreadCreate>
 800148c:	4603      	mov	r3, r0
 800148e:	4a1d      	ldr	r2, [pc, #116]	; (8001504 <fungsiInit+0xd8>)
 8001490:	6013      	str	r3, [r2, #0]

	osThreadDef(TaskTimer, TaskTimer, osPriorityNormal, 0, 256);
 8001492:	4b1d      	ldr	r3, [pc, #116]	; (8001508 <fungsiInit+0xdc>)
 8001494:	f107 0420 	add.w	r4, r7, #32
 8001498:	461d      	mov	r5, r3
 800149a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800149c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800149e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014a2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskTimerHandle = osThreadCreate(osThread(TaskTimer), NULL);
 80014a6:	f107 0320 	add.w	r3, r7, #32
 80014aa:	2100      	movs	r1, #0
 80014ac:	4618      	mov	r0, r3
 80014ae:	f003 fbcb 	bl	8004c48 <osThreadCreate>
 80014b2:	4603      	mov	r3, r0
 80014b4:	4a15      	ldr	r2, [pc, #84]	; (800150c <fungsiInit+0xe0>)
 80014b6:	6013      	str	r3, [r2, #0]

	osThreadDef(TaskFlow, TaskFlow, osPriorityNormal, 0, 256);
 80014b8:	4b15      	ldr	r3, [pc, #84]	; (8001510 <fungsiInit+0xe4>)
 80014ba:	1d3c      	adds	r4, r7, #4
 80014bc:	461d      	mov	r5, r3
 80014be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80014c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskFlowHandle = osThreadCreate(osThread(TaskFlow), NULL);
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	2100      	movs	r1, #0
 80014ce:	4618      	mov	r0, r3
 80014d0:	f003 fbba 	bl	8004c48 <osThreadCreate>
 80014d4:	4603      	mov	r3, r0
 80014d6:	4a0f      	ldr	r2, [pc, #60]	; (8001514 <fungsiInit+0xe8>)
 80014d8:	6013      	str	r3, [r2, #0]
}
 80014da:	bf00      	nop
 80014dc:	3758      	adds	r7, #88	; 0x58
 80014de:	46bd      	mov	sp, r7
 80014e0:	bdb0      	pop	{r4, r5, r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000410 	.word	0x20000410
 80014e8:	0801f850 	.word	0x0801f850
 80014ec:	20000418 	.word	0x20000418
 80014f0:	0801f840 	.word	0x0801f840
 80014f4:	20000414 	.word	0x20000414
 80014f8:	0801f860 	.word	0x0801f860
 80014fc:	2000041c 	.word	0x2000041c
 8001500:	0800623c 	.word	0x0800623c
 8001504:	20000400 	.word	0x20000400
 8001508:	08006258 	.word	0x08006258
 800150c:	20000404 	.word	0x20000404
 8001510:	08006274 	.word	0x08006274
 8001514:	20000408 	.word	0x20000408

08001518 <gpio_init>:
 *      Author: rangga
 */
#include <gpio.h>
#include "stm32f1xx.h"

void gpio_init(void) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b088      	sub	sp, #32
 800151c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800151e:	f107 0310 	add.w	r3, r7, #16
 8001522:	2200      	movs	r2, #0
 8001524:	601a      	str	r2, [r3, #0]
 8001526:	605a      	str	r2, [r3, #4]
 8001528:	609a      	str	r2, [r3, #8]
 800152a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800152c:	4b35      	ldr	r3, [pc, #212]	; (8001604 <gpio_init+0xec>)
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	4a34      	ldr	r2, [pc, #208]	; (8001604 <gpio_init+0xec>)
 8001532:	f043 0320 	orr.w	r3, r3, #32
 8001536:	6193      	str	r3, [r2, #24]
 8001538:	4b32      	ldr	r3, [pc, #200]	; (8001604 <gpio_init+0xec>)
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	f003 0320 	and.w	r3, r3, #32
 8001540:	60fb      	str	r3, [r7, #12]
 8001542:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001544:	4b2f      	ldr	r3, [pc, #188]	; (8001604 <gpio_init+0xec>)
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	4a2e      	ldr	r2, [pc, #184]	; (8001604 <gpio_init+0xec>)
 800154a:	f043 0308 	orr.w	r3, r3, #8
 800154e:	6193      	str	r3, [r2, #24]
 8001550:	4b2c      	ldr	r3, [pc, #176]	; (8001604 <gpio_init+0xec>)
 8001552:	699b      	ldr	r3, [r3, #24]
 8001554:	f003 0308 	and.w	r3, r3, #8
 8001558:	60bb      	str	r3, [r7, #8]
 800155a:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800155c:	4b29      	ldr	r3, [pc, #164]	; (8001604 <gpio_init+0xec>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	4a28      	ldr	r2, [pc, #160]	; (8001604 <gpio_init+0xec>)
 8001562:	f043 0304 	orr.w	r3, r3, #4
 8001566:	6193      	str	r3, [r2, #24]
 8001568:	4b26      	ldr	r3, [pc, #152]	; (8001604 <gpio_init+0xec>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	f003 0304 	and.w	r3, r3, #4
 8001570:	607b      	str	r3, [r7, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001574:	4b23      	ldr	r3, [pc, #140]	; (8001604 <gpio_init+0xec>)
 8001576:	699b      	ldr	r3, [r3, #24]
 8001578:	4a22      	ldr	r2, [pc, #136]	; (8001604 <gpio_init+0xec>)
 800157a:	f043 0310 	orr.w	r3, r3, #16
 800157e:	6193      	str	r3, [r2, #24]
 8001580:	4b20      	ldr	r3, [pc, #128]	; (8001604 <gpio_init+0xec>)
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f003 0310 	and.w	r3, r3, #16
 8001588:	603b      	str	r3, [r7, #0]
 800158a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 800158c:	2201      	movs	r2, #1
 800158e:	f647 4103 	movw	r1, #31747	; 0x7c03
 8001592:	481d      	ldr	r0, [pc, #116]	; (8001608 <gpio_init+0xf0>)
 8001594:	f001 ff91 	bl	80034ba <HAL_GPIO_WritePin>
	GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |
	GPIO_PIN_13 | GPIO_PIN_14, GPIO_PIN_SET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8001598:	2201      	movs	r2, #1
 800159a:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 800159e:	481b      	ldr	r0, [pc, #108]	; (800160c <gpio_init+0xf4>)
 80015a0:	f001 ff8b 	bl	80034ba <HAL_GPIO_WritePin>
	GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 |
	GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8, GPIO_PIN_SET);

	/*Configure GPIO pin : PB11 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_10 | GPIO_PIN_11
 80015a4:	f647 4303 	movw	r3, #31747	; 0x7c03
 80015a8:	613b      	str	r3, [r7, #16]
			| GPIO_PIN_12 | GPIO_PIN_13 | GPIO_PIN_14;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015aa:	2301      	movs	r3, #1
 80015ac:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ae:	2300      	movs	r3, #0
 80015b0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b2:	2302      	movs	r3, #2
 80015b4:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b6:	f107 0310 	add.w	r3, r7, #16
 80015ba:	4619      	mov	r1, r3
 80015bc:	4812      	ldr	r0, [pc, #72]	; (8001608 <gpio_init+0xf0>)
 80015be:	f001 fde1 	bl	8003184 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4
 80015c2:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 80015c6:	613b      	str	r3, [r7, #16]
			| GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_8;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c8:	2301      	movs	r3, #1
 80015ca:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015cc:	2300      	movs	r3, #0
 80015ce:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d0:	2302      	movs	r3, #2
 80015d2:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d4:	f107 0310 	add.w	r3, r7, #16
 80015d8:	4619      	mov	r1, r3
 80015da:	480c      	ldr	r0, [pc, #48]	; (800160c <gpio_init+0xf4>)
 80015dc:	f001 fdd2 	bl	8003184 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 80015e0:	2320      	movs	r3, #32
 80015e2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015e8:	2301      	movs	r3, #1
 80015ea:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ec:	2302      	movs	r3, #2
 80015ee:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f0:	f107 0310 	add.w	r3, r7, #16
 80015f4:	4619      	mov	r1, r3
 80015f6:	4804      	ldr	r0, [pc, #16]	; (8001608 <gpio_init+0xf0>)
 80015f8:	f001 fdc4 	bl	8003184 <HAL_GPIO_Init>

}
 80015fc:	bf00      	nop
 80015fe:	3720      	adds	r7, #32
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	40021000 	.word	0x40021000
 8001608:	40010c00 	.word	0x40010c00
 800160c:	40010800 	.word	0x40010800

08001610 <EAB>:

void EAB(uint8_t value) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, value);
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	461a      	mov	r2, r3
 800161e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001622:	480d      	ldr	r0, [pc, #52]	; (8001658 <EAB+0x48>)
 8001624:	f001 ff49 	bl	80034ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, value);
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	461a      	mov	r2, r3
 800162c:	2102      	movs	r1, #2
 800162e:	480b      	ldr	r0, [pc, #44]	; (800165c <EAB+0x4c>)
 8001630:	f001 ff43 	bl	80034ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, value);
 8001634:	79fb      	ldrb	r3, [r7, #7]
 8001636:	461a      	mov	r2, r3
 8001638:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800163c:	4807      	ldr	r0, [pc, #28]	; (800165c <EAB+0x4c>)
 800163e:	f001 ff3c 	bl	80034ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, value);
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	461a      	mov	r2, r3
 8001646:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800164a:	4804      	ldr	r0, [pc, #16]	; (800165c <EAB+0x4c>)
 800164c:	f001 ff35 	bl	80034ba <HAL_GPIO_WritePin>
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	40010800 	.word	0x40010800
 800165c:	40010c00 	.word	0x40010c00

08001660 <Control_Valve_1>:

void Control_Valve_1(uint8_t value) {
 8001660:	b580      	push	{r7, lr}
 8001662:	b082      	sub	sp, #8
 8001664:	af00      	add	r7, sp, #0
 8001666:	4603      	mov	r3, r0
 8001668:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, value);
 800166a:	79fb      	ldrb	r3, [r7, #7]
 800166c:	461a      	mov	r2, r3
 800166e:	2101      	movs	r1, #1
 8001670:	4803      	ldr	r0, [pc, #12]	; (8001680 <Control_Valve_1+0x20>)
 8001672:	f001 ff22 	bl	80034ba <HAL_GPIO_WritePin>
}
 8001676:	bf00      	nop
 8001678:	3708      	adds	r7, #8
 800167a:	46bd      	mov	sp, r7
 800167c:	bd80      	pop	{r7, pc}
 800167e:	bf00      	nop
 8001680:	40010c00 	.word	0x40010c00

08001684 <Compressor>:

void Control_Valve_5(uint8_t value) {
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, value);
}

void Compressor(uint8_t value) {
 8001684:	b580      	push	{r7, lr}
 8001686:	b082      	sub	sp, #8
 8001688:	af00      	add	r7, sp, #0
 800168a:	4603      	mov	r3, r0
 800168c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, value);
 800168e:	79fb      	ldrb	r3, [r7, #7]
 8001690:	461a      	mov	r2, r3
 8001692:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001696:	4807      	ldr	r0, [pc, #28]	; (80016b4 <Compressor+0x30>)
 8001698:	f001 ff0f 	bl	80034ba <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, value);
 800169c:	79fb      	ldrb	r3, [r7, #7]
 800169e:	461a      	mov	r2, r3
 80016a0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016a4:	4803      	ldr	r0, [pc, #12]	; (80016b4 <Compressor+0x30>)
 80016a6:	f001 ff08 	bl	80034ba <HAL_GPIO_WritePin>
}
 80016aa:	bf00      	nop
 80016ac:	3708      	adds	r7, #8
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40010c00 	.word	0x40010c00

080016b8 <Ozone>:

void Ozone(uint8_t value) {
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	4603      	mov	r3, r0
 80016c0:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, value);
 80016c2:	79fb      	ldrb	r3, [r7, #7]
 80016c4:	461a      	mov	r2, r3
 80016c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80016ca:	4803      	ldr	r0, [pc, #12]	; (80016d8 <Ozone+0x20>)
 80016cc:	f001 fef5 	bl	80034ba <HAL_GPIO_WritePin>
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40010c00 	.word	0x40010c00

080016dc <Pump_1>:

void Pump_1(uint8_t value) {
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	4603      	mov	r3, r0
 80016e4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, value);
 80016e6:	79fb      	ldrb	r3, [r7, #7]
 80016e8:	461a      	mov	r2, r3
 80016ea:	2108      	movs	r1, #8
 80016ec:	4803      	ldr	r0, [pc, #12]	; (80016fc <Pump_1+0x20>)
 80016ee:	f001 fee4 	bl	80034ba <HAL_GPIO_WritePin>
}
 80016f2:	bf00      	nop
 80016f4:	3708      	adds	r7, #8
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	40010800 	.word	0x40010800

08001700 <Pump_2>:

void Pump_2(uint8_t value) {
 8001700:	b580      	push	{r7, lr}
 8001702:	b082      	sub	sp, #8
 8001704:	af00      	add	r7, sp, #0
 8001706:	4603      	mov	r3, r0
 8001708:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, value);
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	461a      	mov	r2, r3
 800170e:	2104      	movs	r1, #4
 8001710:	4803      	ldr	r0, [pc, #12]	; (8001720 <Pump_2+0x20>)
 8001712:	f001 fed2 	bl	80034ba <HAL_GPIO_WritePin>
}
 8001716:	bf00      	nop
 8001718:	3708      	adds	r7, #8
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	40010800 	.word	0x40010800

08001724 <Pump_3>:

void Pump_3(uint8_t value) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, value);
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	461a      	mov	r2, r3
 8001732:	2102      	movs	r1, #2
 8001734:	4803      	ldr	r0, [pc, #12]	; (8001744 <Pump_3+0x20>)
 8001736:	f001 fec0 	bl	80034ba <HAL_GPIO_WritePin>
}
 800173a:	bf00      	nop
 800173c:	3708      	adds	r7, #8
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	40010800 	.word	0x40010800

08001748 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001748:	b5b0      	push	{r4, r5, r7, lr}
 800174a:	b088      	sub	sp, #32
 800174c:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800174e:	f000 fbc1 	bl	8001ed4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001752:	f000 f823 	bl	800179c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001756:	f000 f981 	bl	8001a5c <MX_GPIO_Init>
	MX_CAN_Init();
 800175a:	f000 f865 	bl	8001828 <MX_CAN_Init>
	MX_TIM2_Init();
 800175e:	f000 f8bb 	bl	80018d8 <MX_TIM2_Init>
	MX_TIM3_Init();
 8001762:	f000 f92d 	bl	80019c0 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	fungsiInit();
 8001766:	f7ff fe61 	bl	800142c <fungsiInit>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 800176a:	4b0a      	ldr	r3, [pc, #40]	; (8001794 <main+0x4c>)
 800176c:	1d3c      	adds	r4, r7, #4
 800176e:	461d      	mov	r5, r3
 8001770:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001772:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001774:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001778:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800177c:	1d3b      	adds	r3, r7, #4
 800177e:	2100      	movs	r1, #0
 8001780:	4618      	mov	r0, r3
 8001782:	f003 fa61 	bl	8004c48 <osThreadCreate>
 8001786:	4603      	mov	r3, r0
 8001788:	4a03      	ldr	r2, [pc, #12]	; (8001798 <main+0x50>)
 800178a:	6013      	str	r3, [r2, #0]
	/* add threads, ... */

	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 800178c:	f003 fa55 	bl	8004c3a <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8001790:	e7fe      	b.n	8001790 <main+0x48>
 8001792:	bf00      	nop
 8001794:	0800629c 	.word	0x0800629c
 8001798:	200004e4 	.word	0x200004e4

0800179c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b090      	sub	sp, #64	; 0x40
 80017a0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80017a2:	f107 0318 	add.w	r3, r7, #24
 80017a6:	2228      	movs	r2, #40	; 0x28
 80017a8:	2100      	movs	r1, #0
 80017aa:	4618      	mov	r0, r3
 80017ac:	f004 fc64 	bl	8006078 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80017b0:	1d3b      	adds	r3, r7, #4
 80017b2:	2200      	movs	r2, #0
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	605a      	str	r2, [r3, #4]
 80017b8:	609a      	str	r2, [r3, #8]
 80017ba:	60da      	str	r2, [r3, #12]
 80017bc:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017be:	2301      	movs	r3, #1
 80017c0:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017c6:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017c8:	2300      	movs	r3, #0
 80017ca:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017cc:	2301      	movs	r3, #1
 80017ce:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017d0:	2302      	movs	r3, #2
 80017d2:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017d4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017d8:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017da:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80017de:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80017e0:	f107 0318 	add.w	r3, r7, #24
 80017e4:	4618      	mov	r0, r3
 80017e6:	f001 fe81 	bl	80034ec <HAL_RCC_OscConfig>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <SystemClock_Config+0x58>
		Error_Handler();
 80017f0:	f000 f9b8 	bl	8001b64 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80017f4:	230f      	movs	r3, #15
 80017f6:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f8:	2302      	movs	r3, #2
 80017fa:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001800:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001804:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001806:	2300      	movs	r3, #0
 8001808:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800180a:	1d3b      	adds	r3, r7, #4
 800180c:	2102      	movs	r1, #2
 800180e:	4618      	mov	r0, r3
 8001810:	f002 f8ee 	bl	80039f0 <HAL_RCC_ClockConfig>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <SystemClock_Config+0x82>
		Error_Handler();
 800181a:	f000 f9a3 	bl	8001b64 <Error_Handler>
	}
}
 800181e:	bf00      	nop
 8001820:	3740      	adds	r7, #64	; 0x40
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
	...

08001828 <MX_CAN_Init>:
/**
 * @brief CAN Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN_Init(void) {
 8001828:	b580      	push	{r7, lr}
 800182a:	b08a      	sub	sp, #40	; 0x28
 800182c:	af00      	add	r7, sp, #0
	/* USER CODE END CAN_Init 0 */

	/* USER CODE BEGIN CAN_Init 1 */

	/* USER CODE END CAN_Init 1 */
	hcan.Instance = CAN1;
 800182e:	4b28      	ldr	r3, [pc, #160]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001830:	4a28      	ldr	r2, [pc, #160]	; (80018d4 <MX_CAN_Init+0xac>)
 8001832:	601a      	str	r2, [r3, #0]
	hcan.Init.Prescaler = 18;
 8001834:	4b26      	ldr	r3, [pc, #152]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001836:	2212      	movs	r2, #18
 8001838:	605a      	str	r2, [r3, #4]
	hcan.Init.Mode = CAN_MODE_NORMAL;
 800183a:	4b25      	ldr	r3, [pc, #148]	; (80018d0 <MX_CAN_Init+0xa8>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
	hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001840:	4b23      	ldr	r3, [pc, #140]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
	hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001846:	4b22      	ldr	r3, [pc, #136]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001848:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800184c:	611a      	str	r2, [r3, #16]
	hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800184e:	4b20      	ldr	r3, [pc, #128]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001850:	2200      	movs	r2, #0
 8001852:	615a      	str	r2, [r3, #20]
	hcan.Init.TimeTriggeredMode = DISABLE;
 8001854:	4b1e      	ldr	r3, [pc, #120]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001856:	2200      	movs	r2, #0
 8001858:	761a      	strb	r2, [r3, #24]
	hcan.Init.AutoBusOff = DISABLE;
 800185a:	4b1d      	ldr	r3, [pc, #116]	; (80018d0 <MX_CAN_Init+0xa8>)
 800185c:	2200      	movs	r2, #0
 800185e:	765a      	strb	r2, [r3, #25]
	hcan.Init.AutoWakeUp = DISABLE;
 8001860:	4b1b      	ldr	r3, [pc, #108]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001862:	2200      	movs	r2, #0
 8001864:	769a      	strb	r2, [r3, #26]
	hcan.Init.AutoRetransmission = DISABLE;
 8001866:	4b1a      	ldr	r3, [pc, #104]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001868:	2200      	movs	r2, #0
 800186a:	76da      	strb	r2, [r3, #27]
	hcan.Init.ReceiveFifoLocked = DISABLE;
 800186c:	4b18      	ldr	r3, [pc, #96]	; (80018d0 <MX_CAN_Init+0xa8>)
 800186e:	2200      	movs	r2, #0
 8001870:	771a      	strb	r2, [r3, #28]
	hcan.Init.TransmitFifoPriority = DISABLE;
 8001872:	4b17      	ldr	r3, [pc, #92]	; (80018d0 <MX_CAN_Init+0xa8>)
 8001874:	2200      	movs	r2, #0
 8001876:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan) != HAL_OK) {
 8001878:	4815      	ldr	r0, [pc, #84]	; (80018d0 <MX_CAN_Init+0xa8>)
 800187a:	f000 fb5d 	bl	8001f38 <HAL_CAN_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_CAN_Init+0x60>
		Error_Handler();
 8001884:	f000 f96e 	bl	8001b64 <Error_Handler>
	}
	/* USER CODE BEGIN CAN_Init 2 */
	CAN_FilterTypeDef canfilterconfig;

	canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 8001888:	2301      	movs	r3, #1
 800188a:	623b      	str	r3, [r7, #32]
	canfilterconfig.FilterBank = 10; // which filter bank to use from the assigned ones
 800188c:	230a      	movs	r3, #10
 800188e:	617b      	str	r3, [r7, #20]
	canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO1;
 8001890:	2301      	movs	r3, #1
 8001892:	613b      	str	r3, [r7, #16]
	canfilterconfig.FilterIdHigh = 0x1 >> 11;
 8001894:	2300      	movs	r3, #0
 8001896:	603b      	str	r3, [r7, #0]
	canfilterconfig.FilterIdLow = 0;
 8001898:	2300      	movs	r3, #0
 800189a:	607b      	str	r3, [r7, #4]
	canfilterconfig.FilterMaskIdHigh = 0x1 >> 11;
 800189c:	2300      	movs	r3, #0
 800189e:	60bb      	str	r3, [r7, #8]
	canfilterconfig.FilterMaskIdLow = 0x0000;
 80018a0:	2300      	movs	r3, #0
 80018a2:	60fb      	str	r3, [r7, #12]
	canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80018a4:	2300      	movs	r3, #0
 80018a6:	61bb      	str	r3, [r7, #24]
	canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80018a8:	2301      	movs	r3, #1
 80018aa:	61fb      	str	r3, [r7, #28]
	canfilterconfig.SlaveStartFilterBank = 0; // how many filters to assign to the CAN1 (master can)
 80018ac:	2300      	movs	r3, #0
 80018ae:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan, &canfilterconfig);
 80018b0:	463b      	mov	r3, r7
 80018b2:	4619      	mov	r1, r3
 80018b4:	4806      	ldr	r0, [pc, #24]	; (80018d0 <MX_CAN_Init+0xa8>)
 80018b6:	f000 fc3a 	bl	800212e <HAL_CAN_ConfigFilter>

	HAL_CAN_Start(&hcan);
 80018ba:	4805      	ldr	r0, [pc, #20]	; (80018d0 <MX_CAN_Init+0xa8>)
 80018bc:	f000 fd00 	bl	80022c0 <HAL_CAN_Start>

	HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO1_MSG_PENDING);
 80018c0:	2110      	movs	r1, #16
 80018c2:	4803      	ldr	r0, [pc, #12]	; (80018d0 <MX_CAN_Init+0xa8>)
 80018c4:	f000 ff2b 	bl	800271e <HAL_CAN_ActivateNotification>
	/* USER CODE END CAN_Init 2 */

}
 80018c8:	bf00      	nop
 80018ca:	3728      	adds	r7, #40	; 0x28
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	2000042c 	.word	0x2000042c
 80018d4:	40006400 	.word	0x40006400

080018d8 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 80018d8:	b580      	push	{r7, lr}
 80018da:	b08a      	sub	sp, #40	; 0x28
 80018dc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80018de:	f107 0318 	add.w	r3, r7, #24
 80018e2:	2200      	movs	r2, #0
 80018e4:	601a      	str	r2, [r3, #0]
 80018e6:	605a      	str	r2, [r3, #4]
 80018e8:	609a      	str	r2, [r3, #8]
 80018ea:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80018ec:	f107 0310 	add.w	r3, r7, #16
 80018f0:	2200      	movs	r2, #0
 80018f2:	601a      	str	r2, [r3, #0]
 80018f4:	605a      	str	r2, [r3, #4]
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 80018f6:	463b      	mov	r3, r7
 80018f8:	2200      	movs	r2, #0
 80018fa:	601a      	str	r2, [r3, #0]
 80018fc:	605a      	str	r2, [r3, #4]
 80018fe:	609a      	str	r2, [r3, #8]
 8001900:	60da      	str	r2, [r3, #12]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001902:	4b2e      	ldr	r3, [pc, #184]	; (80019bc <MX_TIM2_Init+0xe4>)
 8001904:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001908:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 72 - 1;
 800190a:	4b2c      	ldr	r3, [pc, #176]	; (80019bc <MX_TIM2_Init+0xe4>)
 800190c:	2247      	movs	r2, #71	; 0x47
 800190e:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001910:	4b2a      	ldr	r3, [pc, #168]	; (80019bc <MX_TIM2_Init+0xe4>)
 8001912:	2200      	movs	r2, #0
 8001914:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 65535 - 1;
 8001916:	4b29      	ldr	r3, [pc, #164]	; (80019bc <MX_TIM2_Init+0xe4>)
 8001918:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800191c:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800191e:	4b27      	ldr	r3, [pc, #156]	; (80019bc <MX_TIM2_Init+0xe4>)
 8001920:	2200      	movs	r2, #0
 8001922:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001924:	4b25      	ldr	r3, [pc, #148]	; (80019bc <MX_TIM2_Init+0xe4>)
 8001926:	2200      	movs	r2, #0
 8001928:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 800192a:	4824      	ldr	r0, [pc, #144]	; (80019bc <MX_TIM2_Init+0xe4>)
 800192c:	f002 fa14 	bl	8003d58 <HAL_TIM_Base_Init>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_TIM2_Init+0x62>
		Error_Handler();
 8001936:	f000 f915 	bl	8001b64 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800193a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800193e:	61bb      	str	r3, [r7, #24]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001940:	f107 0318 	add.w	r3, r7, #24
 8001944:	4619      	mov	r1, r3
 8001946:	481d      	ldr	r0, [pc, #116]	; (80019bc <MX_TIM2_Init+0xe4>)
 8001948:	f002 fda2 	bl	8004490 <HAL_TIM_ConfigClockSource>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <MX_TIM2_Init+0x7e>
		Error_Handler();
 8001952:	f000 f907 	bl	8001b64 <Error_Handler>
	}
	if (HAL_TIM_IC_Init(&htim2) != HAL_OK) {
 8001956:	4819      	ldr	r0, [pc, #100]	; (80019bc <MX_TIM2_Init+0xe4>)
 8001958:	f002 faa0 	bl	8003e9c <HAL_TIM_IC_Init>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_TIM2_Init+0x8e>
		Error_Handler();
 8001962:	f000 f8ff 	bl	8001b64 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001966:	2300      	movs	r3, #0
 8001968:	613b      	str	r3, [r7, #16]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800196a:	2300      	movs	r3, #0
 800196c:	617b      	str	r3, [r7, #20]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 800196e:	f107 0310 	add.w	r3, r7, #16
 8001972:	4619      	mov	r1, r3
 8001974:	4811      	ldr	r0, [pc, #68]	; (80019bc <MX_TIM2_Init+0xe4>)
 8001976:	f003 f8d9 	bl	8004b2c <HAL_TIMEx_MasterConfigSynchronization>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM2_Init+0xac>
			!= HAL_OK) {
		Error_Handler();
 8001980:	f000 f8f0 	bl	8001b64 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001984:	2300      	movs	r3, #0
 8001986:	603b      	str	r3, [r7, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001988:	2301      	movs	r3, #1
 800198a:	607b      	str	r3, [r7, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800198c:	2300      	movs	r3, #0
 800198e:	60bb      	str	r3, [r7, #8]
	sConfigIC.ICFilter = 0;
 8001990:	2300      	movs	r3, #0
 8001992:	60fb      	str	r3, [r7, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 8001994:	463b      	mov	r3, r7
 8001996:	2200      	movs	r2, #0
 8001998:	4619      	mov	r1, r3
 800199a:	4808      	ldr	r0, [pc, #32]	; (80019bc <MX_TIM2_Init+0xe4>)
 800199c:	f002 fce4 	bl	8004368 <HAL_TIM_IC_ConfigChannel>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_TIM2_Init+0xd2>
		Error_Handler();
 80019a6:	f000 f8dd 	bl	8001b64 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */
	HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 80019aa:	2100      	movs	r1, #0
 80019ac:	4803      	ldr	r0, [pc, #12]	; (80019bc <MX_TIM2_Init+0xe4>)
 80019ae:	f002 facd 	bl	8003f4c <HAL_TIM_IC_Start_IT>
	/* USER CODE END TIM2_Init 2 */

}
 80019b2:	bf00      	nop
 80019b4:	3728      	adds	r7, #40	; 0x28
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}
 80019ba:	bf00      	nop
 80019bc:	20000454 	.word	0x20000454

080019c0 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b086      	sub	sp, #24
 80019c4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80019c6:	f107 0308 	add.w	r3, r7, #8
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80019d4:	463b      	mov	r3, r7
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 80019dc:	4b1d      	ldr	r3, [pc, #116]	; (8001a54 <MX_TIM3_Init+0x94>)
 80019de:	4a1e      	ldr	r2, [pc, #120]	; (8001a58 <MX_TIM3_Init+0x98>)
 80019e0:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 72 - 1;
 80019e2:	4b1c      	ldr	r3, [pc, #112]	; (8001a54 <MX_TIM3_Init+0x94>)
 80019e4:	2247      	movs	r2, #71	; 0x47
 80019e6:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019e8:	4b1a      	ldr	r3, [pc, #104]	; (8001a54 <MX_TIM3_Init+0x94>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535 - 1;
 80019ee:	4b19      	ldr	r3, [pc, #100]	; (8001a54 <MX_TIM3_Init+0x94>)
 80019f0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80019f4:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019f6:	4b17      	ldr	r3, [pc, #92]	; (8001a54 <MX_TIM3_Init+0x94>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019fc:	4b15      	ldr	r3, [pc, #84]	; (8001a54 <MX_TIM3_Init+0x94>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001a02:	4814      	ldr	r0, [pc, #80]	; (8001a54 <MX_TIM3_Init+0x94>)
 8001a04:	f002 f9a8 	bl	8003d58 <HAL_TIM_Base_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_TIM3_Init+0x52>
		Error_Handler();
 8001a0e:	f000 f8a9 	bl	8001b64 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a12:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a16:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001a18:	f107 0308 	add.w	r3, r7, #8
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	480d      	ldr	r0, [pc, #52]	; (8001a54 <MX_TIM3_Init+0x94>)
 8001a20:	f002 fd36 	bl	8004490 <HAL_TIM_ConfigClockSource>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_TIM3_Init+0x6e>
		Error_Handler();
 8001a2a:	f000 f89b 	bl	8001b64 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a32:	2300      	movs	r3, #0
 8001a34:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001a36:	463b      	mov	r3, r7
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4806      	ldr	r0, [pc, #24]	; (8001a54 <MX_TIM3_Init+0x94>)
 8001a3c:	f003 f876 	bl	8004b2c <HAL_TIMEx_MasterConfigSynchronization>
 8001a40:	4603      	mov	r3, r0
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d001      	beq.n	8001a4a <MX_TIM3_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8001a46:	f000 f88d 	bl	8001b64 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001a4a:	bf00      	nop
 8001a4c:	3718      	adds	r7, #24
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000049c 	.word	0x2000049c
 8001a58:	40000400 	.word	0x40000400

08001a5c <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001a62:	f107 0310 	add.w	r3, r7, #16
 8001a66:	2200      	movs	r2, #0
 8001a68:	601a      	str	r2, [r3, #0]
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	609a      	str	r2, [r3, #8]
 8001a6e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001a70:	4b2b      	ldr	r3, [pc, #172]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001a72:	699b      	ldr	r3, [r3, #24]
 8001a74:	4a2a      	ldr	r2, [pc, #168]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001a76:	f043 0320 	orr.w	r3, r3, #32
 8001a7a:	6193      	str	r3, [r2, #24]
 8001a7c:	4b28      	ldr	r3, [pc, #160]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001a7e:	699b      	ldr	r3, [r3, #24]
 8001a80:	f003 0320 	and.w	r3, r3, #32
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001a88:	4b25      	ldr	r3, [pc, #148]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	4a24      	ldr	r2, [pc, #144]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001a8e:	f043 0308 	orr.w	r3, r3, #8
 8001a92:	6193      	str	r3, [r2, #24]
 8001a94:	4b22      	ldr	r3, [pc, #136]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa0:	4b1f      	ldr	r3, [pc, #124]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001aa2:	699b      	ldr	r3, [r3, #24]
 8001aa4:	4a1e      	ldr	r2, [pc, #120]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001aa6:	f043 0304 	orr.w	r3, r3, #4
 8001aaa:	6193      	str	r3, [r2, #24]
 8001aac:	4b1c      	ldr	r3, [pc, #112]	; (8001b20 <MX_GPIO_Init+0xc4>)
 8001aae:	699b      	ldr	r3, [r3, #24]
 8001ab0:	f003 0304 	and.w	r3, r3, #4
 8001ab4:	607b      	str	r3, [r7, #4]
 8001ab6:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001ab8:	2201      	movs	r2, #1
 8001aba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001abe:	4819      	ldr	r0, [pc, #100]	; (8001b24 <MX_GPIO_Init+0xc8>)
 8001ac0:	f001 fcfb 	bl	80034ba <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001aca:	4817      	ldr	r0, [pc, #92]	; (8001b28 <MX_GPIO_Init+0xcc>)
 8001acc:	f001 fcf5 	bl	80034ba <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3 | GPIO_PIN_4, GPIO_PIN_RESET);
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	2118      	movs	r1, #24
 8001ad4:	4813      	ldr	r0, [pc, #76]	; (8001b24 <MX_GPIO_Init+0xc8>)
 8001ad6:	f001 fcf0 	bl	80034ba <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PB11 PB3 PB4 */
	GPIO_InitStruct.Pin = GPIO_PIN_11 | GPIO_PIN_3 | GPIO_PIN_4;
 8001ada:	f640 0318 	movw	r3, #2072	; 0x818
 8001ade:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aec:	f107 0310 	add.w	r3, r7, #16
 8001af0:	4619      	mov	r1, r3
 8001af2:	480c      	ldr	r0, [pc, #48]	; (8001b24 <MX_GPIO_Init+0xc8>)
 8001af4:	f001 fb46 	bl	8003184 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001af8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001afc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afe:	2301      	movs	r3, #1
 8001b00:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b06:	2302      	movs	r3, #2
 8001b08:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b0a:	f107 0310 	add.w	r3, r7, #16
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4805      	ldr	r0, [pc, #20]	; (8001b28 <MX_GPIO_Init+0xcc>)
 8001b12:	f001 fb37 	bl	8003184 <HAL_GPIO_Init>

}
 8001b16:	bf00      	nop
 8001b18:	3720      	adds	r7, #32
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40021000 	.word	0x40021000
 8001b24:	40010c00 	.word	0x40010c00
 8001b28:	40010800 	.word	0x40010800

08001b2c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */

/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b082      	sub	sp, #8
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
		//Ultrasonic_Read1();

		//timerEAB--;
//		Flash_Write_Data(EEPROMTimerEAB, (uint32_t*) timerEAB, 1);
//		Flash_Write_Data(EEPROMMode, (uint32_t*) mode, 1);
		osDelay(1000);
 8001b34:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001b38:	f003 f8d2 	bl	8004ce0 <osDelay>
 8001b3c:	e7fa      	b.n	8001b34 <StartDefaultTask+0x8>
	...

08001b40 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM4) {
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a04      	ldr	r2, [pc, #16]	; (8001b60 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d101      	bne.n	8001b56 <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8001b52:	f000 f9d5 	bl	8001f00 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8001b56:	bf00      	nop
 8001b58:	3708      	adds	r7, #8
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}
 8001b5e:	bf00      	nop
 8001b60:	40000800 	.word	0x40000800

08001b64 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b68:	b672      	cpsid	i
}
 8001b6a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b6c:	e7fe      	b.n	8001b6c <Error_Handler+0x8>
	...

08001b70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b76:	4b18      	ldr	r3, [pc, #96]	; (8001bd8 <HAL_MspInit+0x68>)
 8001b78:	699b      	ldr	r3, [r3, #24]
 8001b7a:	4a17      	ldr	r2, [pc, #92]	; (8001bd8 <HAL_MspInit+0x68>)
 8001b7c:	f043 0301 	orr.w	r3, r3, #1
 8001b80:	6193      	str	r3, [r2, #24]
 8001b82:	4b15      	ldr	r3, [pc, #84]	; (8001bd8 <HAL_MspInit+0x68>)
 8001b84:	699b      	ldr	r3, [r3, #24]
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	60bb      	str	r3, [r7, #8]
 8001b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b8e:	4b12      	ldr	r3, [pc, #72]	; (8001bd8 <HAL_MspInit+0x68>)
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	4a11      	ldr	r2, [pc, #68]	; (8001bd8 <HAL_MspInit+0x68>)
 8001b94:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b98:	61d3      	str	r3, [r2, #28]
 8001b9a:	4b0f      	ldr	r3, [pc, #60]	; (8001bd8 <HAL_MspInit+0x68>)
 8001b9c:	69db      	ldr	r3, [r3, #28]
 8001b9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ba2:	607b      	str	r3, [r7, #4]
 8001ba4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	210f      	movs	r1, #15
 8001baa:	f06f 0001 	mvn.w	r0, #1
 8001bae:	f001 f8b4 	bl	8002d1a <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001bb2:	4b0a      	ldr	r3, [pc, #40]	; (8001bdc <HAL_MspInit+0x6c>)
 8001bb4:	685b      	ldr	r3, [r3, #4]
 8001bb6:	60fb      	str	r3, [r7, #12]
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001bbe:	60fb      	str	r3, [r7, #12]
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001bc6:	60fb      	str	r3, [r7, #12]
 8001bc8:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <HAL_MspInit+0x6c>)
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bce:	bf00      	nop
 8001bd0:	3710      	adds	r7, #16
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40010000 	.word	0x40010000

08001be0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b088      	sub	sp, #32
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001be8:	f107 0310 	add.w	r3, r7, #16
 8001bec:	2200      	movs	r2, #0
 8001bee:	601a      	str	r2, [r3, #0]
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	609a      	str	r2, [r3, #8]
 8001bf4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4a20      	ldr	r2, [pc, #128]	; (8001c7c <HAL_CAN_MspInit+0x9c>)
 8001bfc:	4293      	cmp	r3, r2
 8001bfe:	d139      	bne.n	8001c74 <HAL_CAN_MspInit+0x94>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001c00:	4b1f      	ldr	r3, [pc, #124]	; (8001c80 <HAL_CAN_MspInit+0xa0>)
 8001c02:	69db      	ldr	r3, [r3, #28]
 8001c04:	4a1e      	ldr	r2, [pc, #120]	; (8001c80 <HAL_CAN_MspInit+0xa0>)
 8001c06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c0a:	61d3      	str	r3, [r2, #28]
 8001c0c:	4b1c      	ldr	r3, [pc, #112]	; (8001c80 <HAL_CAN_MspInit+0xa0>)
 8001c0e:	69db      	ldr	r3, [r3, #28]
 8001c10:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c18:	4b19      	ldr	r3, [pc, #100]	; (8001c80 <HAL_CAN_MspInit+0xa0>)
 8001c1a:	699b      	ldr	r3, [r3, #24]
 8001c1c:	4a18      	ldr	r2, [pc, #96]	; (8001c80 <HAL_CAN_MspInit+0xa0>)
 8001c1e:	f043 0304 	orr.w	r3, r3, #4
 8001c22:	6193      	str	r3, [r2, #24]
 8001c24:	4b16      	ldr	r3, [pc, #88]	; (8001c80 <HAL_CAN_MspInit+0xa0>)
 8001c26:	699b      	ldr	r3, [r3, #24]
 8001c28:	f003 0304 	and.w	r3, r3, #4
 8001c2c:	60bb      	str	r3, [r7, #8]
 8001c2e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001c30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001c34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3e:	f107 0310 	add.w	r3, r7, #16
 8001c42:	4619      	mov	r1, r3
 8001c44:	480f      	ldr	r0, [pc, #60]	; (8001c84 <HAL_CAN_MspInit+0xa4>)
 8001c46:	f001 fa9d 	bl	8003184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001c4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
 8001c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c54:	2303      	movs	r3, #3
 8001c56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4809      	ldr	r0, [pc, #36]	; (8001c84 <HAL_CAN_MspInit+0xa4>)
 8001c60:	f001 fa90 	bl	8003184 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 8001c64:	2200      	movs	r2, #0
 8001c66:	2105      	movs	r1, #5
 8001c68:	2015      	movs	r0, #21
 8001c6a:	f001 f856 	bl	8002d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001c6e:	2015      	movs	r0, #21
 8001c70:	f001 f86f 	bl	8002d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001c74:	bf00      	nop
 8001c76:	3720      	adds	r7, #32
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40006400 	.word	0x40006400
 8001c80:	40021000 	.word	0x40021000
 8001c84:	40010800 	.word	0x40010800

08001c88 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08a      	sub	sp, #40	; 0x28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
  if(htim_base->Instance==TIM2)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ca6:	d13f      	bne.n	8001d28 <HAL_TIM_Base_MspInit+0xa0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ca8:	4b2a      	ldr	r3, [pc, #168]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001caa:	69db      	ldr	r3, [r3, #28]
 8001cac:	4a29      	ldr	r2, [pc, #164]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001cae:	f043 0301 	orr.w	r3, r3, #1
 8001cb2:	61d3      	str	r3, [r2, #28]
 8001cb4:	4b27      	ldr	r3, [pc, #156]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001cb6:	69db      	ldr	r3, [r3, #28]
 8001cb8:	f003 0301 	and.w	r3, r3, #1
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc0:	4b24      	ldr	r3, [pc, #144]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	4a23      	ldr	r2, [pc, #140]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001cc6:	f043 0304 	orr.w	r3, r3, #4
 8001cca:	6193      	str	r3, [r2, #24]
 8001ccc:	4b21      	ldr	r3, [pc, #132]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f003 0304 	and.w	r3, r3, #4
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001cd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001cdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ce6:	f107 0314 	add.w	r3, r7, #20
 8001cea:	4619      	mov	r1, r3
 8001cec:	481a      	ldr	r0, [pc, #104]	; (8001d58 <HAL_TIM_Base_MspInit+0xd0>)
 8001cee:	f001 fa49 	bl	8003184 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001cf2:	4b1a      	ldr	r3, [pc, #104]	; (8001d5c <HAL_TIM_Base_MspInit+0xd4>)
 8001cf4:	685b      	ldr	r3, [r3, #4]
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
 8001cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001d00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d02:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d06:	627b      	str	r3, [r7, #36]	; 0x24
 8001d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d0e:	627b      	str	r3, [r7, #36]	; 0x24
 8001d10:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <HAL_TIM_Base_MspInit+0xd4>)
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001d16:	2200      	movs	r2, #0
 8001d18:	2105      	movs	r1, #5
 8001d1a:	201c      	movs	r0, #28
 8001d1c:	f000 fffd 	bl	8002d1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d20:	201c      	movs	r0, #28
 8001d22:	f001 f816 	bl	8002d52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d26:	e010      	b.n	8001d4a <HAL_TIM_Base_MspInit+0xc2>
  else if(htim_base->Instance==TIM3)
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	4a0c      	ldr	r2, [pc, #48]	; (8001d60 <HAL_TIM_Base_MspInit+0xd8>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d10b      	bne.n	8001d4a <HAL_TIM_Base_MspInit+0xc2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d32:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001d34:	69db      	ldr	r3, [r3, #28]
 8001d36:	4a07      	ldr	r2, [pc, #28]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001d38:	f043 0302 	orr.w	r3, r3, #2
 8001d3c:	61d3      	str	r3, [r2, #28]
 8001d3e:	4b05      	ldr	r3, [pc, #20]	; (8001d54 <HAL_TIM_Base_MspInit+0xcc>)
 8001d40:	69db      	ldr	r3, [r3, #28]
 8001d42:	f003 0302 	and.w	r3, r3, #2
 8001d46:	60bb      	str	r3, [r7, #8]
 8001d48:	68bb      	ldr	r3, [r7, #8]
}
 8001d4a:	bf00      	nop
 8001d4c:	3728      	adds	r7, #40	; 0x28
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40021000 	.word	0x40021000
 8001d58:	40010800 	.word	0x40010800
 8001d5c:	40010000 	.word	0x40010000
 8001d60:	40000400 	.word	0x40000400

08001d64 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08c      	sub	sp, #48	; 0x30
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001d70:	2300      	movs	r3, #0
 8001d72:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM4 IRQ priority */
  HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority ,0);
 8001d74:	2200      	movs	r2, #0
 8001d76:	6879      	ldr	r1, [r7, #4]
 8001d78:	201e      	movs	r0, #30
 8001d7a:	f000 ffce 	bl	8002d1a <HAL_NVIC_SetPriority>

  /* Enable the TIM4 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001d7e:	201e      	movs	r0, #30
 8001d80:	f000 ffe7 	bl	8002d52 <HAL_NVIC_EnableIRQ>

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8001d84:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <HAL_InitTick+0xa0>)
 8001d86:	69db      	ldr	r3, [r3, #28]
 8001d88:	4a1e      	ldr	r2, [pc, #120]	; (8001e04 <HAL_InitTick+0xa0>)
 8001d8a:	f043 0304 	orr.w	r3, r3, #4
 8001d8e:	61d3      	str	r3, [r2, #28]
 8001d90:	4b1c      	ldr	r3, [pc, #112]	; (8001e04 <HAL_InitTick+0xa0>)
 8001d92:	69db      	ldr	r3, [r3, #28]
 8001d94:	f003 0304 	and.w	r3, r3, #4
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001d9c:	f107 0210 	add.w	r2, r7, #16
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	4611      	mov	r1, r2
 8001da6:	4618      	mov	r0, r3
 8001da8:	f001 ff88 	bl	8003cbc <HAL_RCC_GetClockConfig>

  /* Compute TIM4 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001dac:	f001 ff72 	bl	8003c94 <HAL_RCC_GetPCLK1Freq>
 8001db0:	4603      	mov	r3, r0
 8001db2:	005b      	lsls	r3, r3, #1
 8001db4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001db6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db8:	4a13      	ldr	r2, [pc, #76]	; (8001e08 <HAL_InitTick+0xa4>)
 8001dba:	fba2 2303 	umull	r2, r3, r2, r3
 8001dbe:	0c9b      	lsrs	r3, r3, #18
 8001dc0:	3b01      	subs	r3, #1
 8001dc2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 8001dc4:	4b11      	ldr	r3, [pc, #68]	; (8001e0c <HAL_InitTick+0xa8>)
 8001dc6:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <HAL_InitTick+0xac>)
 8001dc8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 8001dca:	4b10      	ldr	r3, [pc, #64]	; (8001e0c <HAL_InitTick+0xa8>)
 8001dcc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001dd0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 8001dd2:	4a0e      	ldr	r2, [pc, #56]	; (8001e0c <HAL_InitTick+0xa8>)
 8001dd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dd6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8001dd8:	4b0c      	ldr	r3, [pc, #48]	; (8001e0c <HAL_InitTick+0xa8>)
 8001dda:	2200      	movs	r2, #0
 8001ddc:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dde:	4b0b      	ldr	r3, [pc, #44]	; (8001e0c <HAL_InitTick+0xa8>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim4) == HAL_OK)
 8001de4:	4809      	ldr	r0, [pc, #36]	; (8001e0c <HAL_InitTick+0xa8>)
 8001de6:	f001 ffb7 	bl	8003d58 <HAL_TIM_Base_Init>
 8001dea:	4603      	mov	r3, r0
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d104      	bne.n	8001dfa <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim4);
 8001df0:	4806      	ldr	r0, [pc, #24]	; (8001e0c <HAL_InitTick+0xa8>)
 8001df2:	f002 f801 	bl	8003df8 <HAL_TIM_Base_Start_IT>
 8001df6:	4603      	mov	r3, r0
 8001df8:	e000      	b.n	8001dfc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001dfa:	2301      	movs	r3, #1
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3730      	adds	r7, #48	; 0x30
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40021000 	.word	0x40021000
 8001e08:	431bde83 	.word	0x431bde83
 8001e0c:	200004e8 	.word	0x200004e8
 8001e10:	40000800 	.word	0x40000800

08001e14 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e18:	e7fe      	b.n	8001e18 <NMI_Handler+0x4>

08001e1a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e1a:	b480      	push	{r7}
 8001e1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e1e:	e7fe      	b.n	8001e1e <HardFault_Handler+0x4>

08001e20 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e24:	e7fe      	b.n	8001e24 <MemManage_Handler+0x4>

08001e26 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e2a:	e7fe      	b.n	8001e2a <BusFault_Handler+0x4>

08001e2c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e30:	e7fe      	b.n	8001e30 <UsageFault_Handler+0x4>

08001e32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
	...

08001e40 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001e44:	4802      	ldr	r0, [pc, #8]	; (8001e50 <CAN1_RX1_IRQHandler+0x10>)
 8001e46:	f000 fc8f 	bl	8002768 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	2000042c 	.word	0x2000042c

08001e54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001e58:	4802      	ldr	r0, [pc, #8]	; (8001e64 <TIM2_IRQHandler+0x10>)
 8001e5a:	f002 f97d 	bl	8004158 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	bd80      	pop	{r7, pc}
 8001e62:	bf00      	nop
 8001e64:	20000454 	.word	0x20000454

08001e68 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001e6c:	4802      	ldr	r0, [pc, #8]	; (8001e78 <TIM4_IRQHandler+0x10>)
 8001e6e:	f002 f973 	bl	8004158 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001e72:	bf00      	nop
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	200004e8 	.word	0x200004e8

08001e7c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr

08001e88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e88:	480c      	ldr	r0, [pc, #48]	; (8001ebc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e8a:	490d      	ldr	r1, [pc, #52]	; (8001ec0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e8c:	4a0d      	ldr	r2, [pc, #52]	; (8001ec4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e90:	e002      	b.n	8001e98 <LoopCopyDataInit>

08001e92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e96:	3304      	adds	r3, #4

08001e98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e9c:	d3f9      	bcc.n	8001e92 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e9e:	4a0a      	ldr	r2, [pc, #40]	; (8001ec8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ea0:	4c0a      	ldr	r4, [pc, #40]	; (8001ecc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea4:	e001      	b.n	8001eaa <LoopFillZerobss>

08001ea6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ea6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ea8:	3204      	adds	r2, #4

08001eaa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eaa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eac:	d3fb      	bcc.n	8001ea6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001eae:	f7ff ffe5 	bl	8001e7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001eb2:	f004 f8ad 	bl	8006010 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001eb6:	f7ff fc47 	bl	8001748 <main>
  bx lr
 8001eba:	4770      	bx	lr
  ldr r0, =_sdata
 8001ebc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec0:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001ec4:	08006350 	.word	0x08006350
  ldr r2, =_sbss
 8001ec8:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001ecc:	200012ac 	.word	0x200012ac

08001ed0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ed0:	e7fe      	b.n	8001ed0 <ADC1_2_IRQHandler>
	...

08001ed4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ed8:	4b08      	ldr	r3, [pc, #32]	; (8001efc <HAL_Init+0x28>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	4a07      	ldr	r2, [pc, #28]	; (8001efc <HAL_Init+0x28>)
 8001ede:	f043 0310 	orr.w	r3, r3, #16
 8001ee2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ee4:	2003      	movs	r0, #3
 8001ee6:	f000 ff0d 	bl	8002d04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eea:	200f      	movs	r0, #15
 8001eec:	f7ff ff3a 	bl	8001d64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ef0:	f7ff fe3e 	bl	8001b70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ef4:	2300      	movs	r3, #0
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	40022000 	.word	0x40022000

08001f00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <HAL_IncTick+0x1c>)
 8001f06:	781b      	ldrb	r3, [r3, #0]
 8001f08:	461a      	mov	r2, r3
 8001f0a:	4b05      	ldr	r3, [pc, #20]	; (8001f20 <HAL_IncTick+0x20>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	4a03      	ldr	r2, [pc, #12]	; (8001f20 <HAL_IncTick+0x20>)
 8001f12:	6013      	str	r3, [r2, #0]
}
 8001f14:	bf00      	nop
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bc80      	pop	{r7}
 8001f1a:	4770      	bx	lr
 8001f1c:	2000000c 	.word	0x2000000c
 8001f20:	20000530 	.word	0x20000530

08001f24 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return uwTick;
 8001f28:	4b02      	ldr	r3, [pc, #8]	; (8001f34 <HAL_GetTick+0x10>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr
 8001f34:	20000530 	.word	0x20000530

08001f38 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e0ed      	b.n	8002126 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d102      	bne.n	8001f5c <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff fe42 	bl	8001be0 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f042 0201 	orr.w	r2, r2, #1
 8001f6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001f6c:	f7ff ffda 	bl	8001f24 <HAL_GetTick>
 8001f70:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f72:	e012      	b.n	8001f9a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001f74:	f7ff ffd6 	bl	8001f24 <HAL_GetTick>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	2b0a      	cmp	r3, #10
 8001f80:	d90b      	bls.n	8001f9a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f86:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2205      	movs	r2, #5
 8001f92:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e0c5      	b.n	8002126 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0e5      	beq.n	8001f74 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 0202 	bic.w	r2, r2, #2
 8001fb6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001fb8:	f7ff ffb4 	bl	8001f24 <HAL_GetTick>
 8001fbc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fbe:	e012      	b.n	8001fe6 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001fc0:	f7ff ffb0 	bl	8001f24 <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b0a      	cmp	r3, #10
 8001fcc:	d90b      	bls.n	8001fe6 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fd2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2205      	movs	r2, #5
 8001fde:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	e09f      	b.n	8002126 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	685b      	ldr	r3, [r3, #4]
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d1e5      	bne.n	8001fc0 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	7e1b      	ldrb	r3, [r3, #24]
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d108      	bne.n	800200e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800200a:	601a      	str	r2, [r3, #0]
 800200c:	e007      	b.n	800201e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681a      	ldr	r2, [r3, #0]
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800201c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	7e5b      	ldrb	r3, [r3, #25]
 8002022:	2b01      	cmp	r3, #1
 8002024:	d108      	bne.n	8002038 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002034:	601a      	str	r2, [r3, #0]
 8002036:	e007      	b.n	8002048 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	681a      	ldr	r2, [r3, #0]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002046:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	7e9b      	ldrb	r3, [r3, #26]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d108      	bne.n	8002062 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	681a      	ldr	r2, [r3, #0]
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f042 0220 	orr.w	r2, r2, #32
 800205e:	601a      	str	r2, [r3, #0]
 8002060:	e007      	b.n	8002072 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	f022 0220 	bic.w	r2, r2, #32
 8002070:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	7edb      	ldrb	r3, [r3, #27]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d108      	bne.n	800208c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f022 0210 	bic.w	r2, r2, #16
 8002088:	601a      	str	r2, [r3, #0]
 800208a:	e007      	b.n	800209c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f042 0210 	orr.w	r2, r2, #16
 800209a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	7f1b      	ldrb	r3, [r3, #28]
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d108      	bne.n	80020b6 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f042 0208 	orr.w	r2, r2, #8
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	e007      	b.n	80020c6 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681a      	ldr	r2, [r3, #0]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f022 0208 	bic.w	r2, r2, #8
 80020c4:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	7f5b      	ldrb	r3, [r3, #29]
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d108      	bne.n	80020e0 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	681a      	ldr	r2, [r3, #0]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	f042 0204 	orr.w	r2, r2, #4
 80020dc:	601a      	str	r2, [r3, #0]
 80020de:	e007      	b.n	80020f0 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	681a      	ldr	r2, [r3, #0]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	f022 0204 	bic.w	r2, r2, #4
 80020ee:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	431a      	orrs	r2, r3
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	691b      	ldr	r3, [r3, #16]
 80020fe:	431a      	orrs	r2, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	695b      	ldr	r3, [r3, #20]
 8002104:	ea42 0103 	orr.w	r1, r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	685b      	ldr	r3, [r3, #4]
 800210c:	1e5a      	subs	r2, r3, #1
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	430a      	orrs	r2, r1
 8002114:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2200      	movs	r2, #0
 800211a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2201      	movs	r2, #1
 8002120:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002124:	2300      	movs	r3, #0
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}

0800212e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800212e:	b480      	push	{r7}
 8002130:	b087      	sub	sp, #28
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
 8002136:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002144:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002146:	7cfb      	ldrb	r3, [r7, #19]
 8002148:	2b01      	cmp	r3, #1
 800214a:	d003      	beq.n	8002154 <HAL_CAN_ConfigFilter+0x26>
 800214c:	7cfb      	ldrb	r3, [r7, #19]
 800214e:	2b02      	cmp	r3, #2
 8002150:	f040 80aa 	bne.w	80022a8 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800215a:	f043 0201 	orr.w	r2, r3, #1
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	695b      	ldr	r3, [r3, #20]
 8002168:	f003 031f 	and.w	r3, r3, #31
 800216c:	2201      	movs	r2, #1
 800216e:	fa02 f303 	lsl.w	r3, r2, r3
 8002172:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	43db      	mvns	r3, r3
 800217e:	401a      	ands	r2, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	69db      	ldr	r3, [r3, #28]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d123      	bne.n	80021d6 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	43db      	mvns	r3, r3
 8002198:	401a      	ands	r2, r3
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	68db      	ldr	r3, [r3, #12]
 80021a4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021ac:	683a      	ldr	r2, [r7, #0]
 80021ae:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80021b0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021b2:	697b      	ldr	r3, [r7, #20]
 80021b4:	3248      	adds	r2, #72	; 0x48
 80021b6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	689b      	ldr	r3, [r3, #8]
 80021be:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80021ca:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80021cc:	6979      	ldr	r1, [r7, #20]
 80021ce:	3348      	adds	r3, #72	; 0x48
 80021d0:	00db      	lsls	r3, r3, #3
 80021d2:	440b      	add	r3, r1
 80021d4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	69db      	ldr	r3, [r3, #28]
 80021da:	2b01      	cmp	r3, #1
 80021dc:	d122      	bne.n	8002224 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80021de:	697b      	ldr	r3, [r7, #20]
 80021e0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	431a      	orrs	r2, r3
 80021e8:	697b      	ldr	r3, [r7, #20]
 80021ea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80021f4:	683b      	ldr	r3, [r7, #0]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80021fa:	683a      	ldr	r2, [r7, #0]
 80021fc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80021fe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002200:	697b      	ldr	r3, [r7, #20]
 8002202:	3248      	adds	r2, #72	; 0x48
 8002204:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002208:	683b      	ldr	r3, [r7, #0]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	68db      	ldr	r3, [r3, #12]
 8002212:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002214:	683b      	ldr	r3, [r7, #0]
 8002216:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002218:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800221a:	6979      	ldr	r1, [r7, #20]
 800221c:	3348      	adds	r3, #72	; 0x48
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	440b      	add	r3, r1
 8002222:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d109      	bne.n	8002240 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	43db      	mvns	r3, r3
 8002236:	401a      	ands	r2, r3
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800223e:	e007      	b.n	8002250 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	431a      	orrs	r2, r3
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	691b      	ldr	r3, [r3, #16]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d109      	bne.n	800226c <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	43db      	mvns	r3, r3
 8002262:	401a      	ands	r2, r3
 8002264:	697b      	ldr	r3, [r7, #20]
 8002266:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800226a:	e007      	b.n	800227c <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800226c:	697b      	ldr	r3, [r7, #20]
 800226e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	431a      	orrs	r2, r3
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800227c:	683b      	ldr	r3, [r7, #0]
 800227e:	6a1b      	ldr	r3, [r3, #32]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d107      	bne.n	8002294 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	431a      	orrs	r2, r3
 800228e:	697b      	ldr	r3, [r7, #20]
 8002290:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800229a:	f023 0201 	bic.w	r2, r3, #1
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80022a4:	2300      	movs	r3, #0
 80022a6:	e006      	b.n	80022b6 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
  }
}
 80022b6:	4618      	mov	r0, r3
 80022b8:	371c      	adds	r7, #28
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr

080022c0 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b084      	sub	sp, #16
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	2b01      	cmp	r3, #1
 80022d2:	d12e      	bne.n	8002332 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	681a      	ldr	r2, [r3, #0]
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f022 0201 	bic.w	r2, r2, #1
 80022ea:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80022ec:	f7ff fe1a 	bl	8001f24 <HAL_GetTick>
 80022f0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80022f2:	e012      	b.n	800231a <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80022f4:	f7ff fe16 	bl	8001f24 <HAL_GetTick>
 80022f8:	4602      	mov	r2, r0
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	1ad3      	subs	r3, r2, r3
 80022fe:	2b0a      	cmp	r3, #10
 8002300:	d90b      	bls.n	800231a <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002306:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2205      	movs	r2, #5
 8002312:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e012      	b.n	8002340 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	2b00      	cmp	r3, #0
 8002326:	d1e5      	bne.n	80022f4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2200      	movs	r2, #0
 800232c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800232e:	2300      	movs	r3, #0
 8002330:	e006      	b.n	8002340 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800233e:	2301      	movs	r3, #1
  }
}
 8002340:	4618      	mov	r0, r3
 8002342:	3710      	adds	r7, #16
 8002344:	46bd      	mov	sp, r7
 8002346:	bd80      	pop	{r7, pc}

08002348 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002348:	b480      	push	{r7}
 800234a:	b089      	sub	sp, #36	; 0x24
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
 8002354:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	f893 3020 	ldrb.w	r3, [r3, #32]
 800235c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	689b      	ldr	r3, [r3, #8]
 8002364:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002366:	7ffb      	ldrb	r3, [r7, #31]
 8002368:	2b01      	cmp	r3, #1
 800236a:	d003      	beq.n	8002374 <HAL_CAN_AddTxMessage+0x2c>
 800236c:	7ffb      	ldrb	r3, [r7, #31]
 800236e:	2b02      	cmp	r3, #2
 8002370:	f040 80b8 	bne.w	80024e4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002374:	69bb      	ldr	r3, [r7, #24]
 8002376:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800237a:	2b00      	cmp	r3, #0
 800237c:	d10a      	bne.n	8002394 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800237e:	69bb      	ldr	r3, [r7, #24]
 8002380:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002384:	2b00      	cmp	r3, #0
 8002386:	d105      	bne.n	8002394 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002388:	69bb      	ldr	r3, [r7, #24]
 800238a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800238e:	2b00      	cmp	r3, #0
 8002390:	f000 80a0 	beq.w	80024d4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	0e1b      	lsrs	r3, r3, #24
 8002398:	f003 0303 	and.w	r3, r3, #3
 800239c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800239e:	697b      	ldr	r3, [r7, #20]
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d907      	bls.n	80023b4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	e09e      	b.n	80024f2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80023b4:	2201      	movs	r2, #1
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	409a      	lsls	r2, r3
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80023be:	68bb      	ldr	r3, [r7, #8]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d10d      	bne.n	80023e2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80023d0:	68f9      	ldr	r1, [r7, #12]
 80023d2:	6809      	ldr	r1, [r1, #0]
 80023d4:	431a      	orrs	r2, r3
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	3318      	adds	r3, #24
 80023da:	011b      	lsls	r3, r3, #4
 80023dc:	440b      	add	r3, r1
 80023de:	601a      	str	r2, [r3, #0]
 80023e0:	e00f      	b.n	8002402 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023ec:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023f2:	68f9      	ldr	r1, [r7, #12]
 80023f4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80023f6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	3318      	adds	r3, #24
 80023fc:	011b      	lsls	r3, r3, #4
 80023fe:	440b      	add	r3, r1
 8002400:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6819      	ldr	r1, [r3, #0]
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	691a      	ldr	r2, [r3, #16]
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	3318      	adds	r3, #24
 800240e:	011b      	lsls	r3, r3, #4
 8002410:	440b      	add	r3, r1
 8002412:	3304      	adds	r3, #4
 8002414:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	7d1b      	ldrb	r3, [r3, #20]
 800241a:	2b01      	cmp	r3, #1
 800241c:	d111      	bne.n	8002442 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	3318      	adds	r3, #24
 8002426:	011b      	lsls	r3, r3, #4
 8002428:	4413      	add	r3, r2
 800242a:	3304      	adds	r3, #4
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	68fa      	ldr	r2, [r7, #12]
 8002430:	6811      	ldr	r1, [r2, #0]
 8002432:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	3318      	adds	r3, #24
 800243a:	011b      	lsls	r3, r3, #4
 800243c:	440b      	add	r3, r1
 800243e:	3304      	adds	r3, #4
 8002440:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	3307      	adds	r3, #7
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	061a      	lsls	r2, r3, #24
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	3306      	adds	r3, #6
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	041b      	lsls	r3, r3, #16
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3305      	adds	r3, #5
 8002458:	781b      	ldrb	r3, [r3, #0]
 800245a:	021b      	lsls	r3, r3, #8
 800245c:	4313      	orrs	r3, r2
 800245e:	687a      	ldr	r2, [r7, #4]
 8002460:	3204      	adds	r2, #4
 8002462:	7812      	ldrb	r2, [r2, #0]
 8002464:	4610      	mov	r0, r2
 8002466:	68fa      	ldr	r2, [r7, #12]
 8002468:	6811      	ldr	r1, [r2, #0]
 800246a:	ea43 0200 	orr.w	r2, r3, r0
 800246e:	697b      	ldr	r3, [r7, #20]
 8002470:	011b      	lsls	r3, r3, #4
 8002472:	440b      	add	r3, r1
 8002474:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002478:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3303      	adds	r3, #3
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	061a      	lsls	r2, r3, #24
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	3302      	adds	r3, #2
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	041b      	lsls	r3, r3, #16
 800248a:	431a      	orrs	r2, r3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3301      	adds	r3, #1
 8002490:	781b      	ldrb	r3, [r3, #0]
 8002492:	021b      	lsls	r3, r3, #8
 8002494:	4313      	orrs	r3, r2
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	7812      	ldrb	r2, [r2, #0]
 800249a:	4610      	mov	r0, r2
 800249c:	68fa      	ldr	r2, [r7, #12]
 800249e:	6811      	ldr	r1, [r2, #0]
 80024a0:	ea43 0200 	orr.w	r2, r3, r0
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	011b      	lsls	r3, r3, #4
 80024a8:	440b      	add	r3, r1
 80024aa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80024ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	697b      	ldr	r3, [r7, #20]
 80024b6:	3318      	adds	r3, #24
 80024b8:	011b      	lsls	r3, r3, #4
 80024ba:	4413      	add	r3, r2
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	68fa      	ldr	r2, [r7, #12]
 80024c0:	6811      	ldr	r1, [r2, #0]
 80024c2:	f043 0201 	orr.w	r2, r3, #1
 80024c6:	697b      	ldr	r3, [r7, #20]
 80024c8:	3318      	adds	r3, #24
 80024ca:	011b      	lsls	r3, r3, #4
 80024cc:	440b      	add	r3, r1
 80024ce:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80024d0:	2300      	movs	r3, #0
 80024d2:	e00e      	b.n	80024f2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80024e0:	2301      	movs	r3, #1
 80024e2:	e006      	b.n	80024f2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
  }
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3724      	adds	r7, #36	; 0x24
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr

080024fc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80024fc:	b480      	push	{r7}
 80024fe:	b087      	sub	sp, #28
 8002500:	af00      	add	r7, sp, #0
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	607a      	str	r2, [r7, #4]
 8002508:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002510:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002512:	7dfb      	ldrb	r3, [r7, #23]
 8002514:	2b01      	cmp	r3, #1
 8002516:	d003      	beq.n	8002520 <HAL_CAN_GetRxMessage+0x24>
 8002518:	7dfb      	ldrb	r3, [r7, #23]
 800251a:	2b02      	cmp	r3, #2
 800251c:	f040 80f3 	bne.w	8002706 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d10e      	bne.n	8002544 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	f003 0303 	and.w	r3, r3, #3
 8002530:	2b00      	cmp	r3, #0
 8002532:	d116      	bne.n	8002562 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002538:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	e0e7      	b.n	8002714 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	2b00      	cmp	r3, #0
 8002550:	d107      	bne.n	8002562 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002556:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800255e:	2301      	movs	r3, #1
 8002560:	e0d8      	b.n	8002714 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	681a      	ldr	r2, [r3, #0]
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	331b      	adds	r3, #27
 800256a:	011b      	lsls	r3, r3, #4
 800256c:	4413      	add	r3, r2
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f003 0204 	and.w	r2, r3, #4
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	689b      	ldr	r3, [r3, #8]
 800257c:	2b00      	cmp	r3, #0
 800257e:	d10c      	bne.n	800259a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	331b      	adds	r3, #27
 8002588:	011b      	lsls	r3, r3, #4
 800258a:	4413      	add	r3, r2
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	0d5b      	lsrs	r3, r3, #21
 8002590:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	601a      	str	r2, [r3, #0]
 8002598:	e00b      	b.n	80025b2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	68bb      	ldr	r3, [r7, #8]
 80025a0:	331b      	adds	r3, #27
 80025a2:	011b      	lsls	r3, r3, #4
 80025a4:	4413      	add	r3, r2
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	08db      	lsrs	r3, r3, #3
 80025aa:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	331b      	adds	r3, #27
 80025ba:	011b      	lsls	r3, r3, #4
 80025bc:	4413      	add	r3, r2
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0202 	and.w	r2, r3, #2
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	331b      	adds	r3, #27
 80025d0:	011b      	lsls	r3, r3, #4
 80025d2:	4413      	add	r3, r2
 80025d4:	3304      	adds	r3, #4
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f003 020f 	and.w	r2, r3, #15
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681a      	ldr	r2, [r3, #0]
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	331b      	adds	r3, #27
 80025e8:	011b      	lsls	r3, r3, #4
 80025ea:	4413      	add	r3, r2
 80025ec:	3304      	adds	r3, #4
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	0a1b      	lsrs	r3, r3, #8
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	331b      	adds	r3, #27
 8002600:	011b      	lsls	r3, r3, #4
 8002602:	4413      	add	r3, r2
 8002604:	3304      	adds	r3, #4
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	0c1b      	lsrs	r3, r3, #16
 800260a:	b29a      	uxth	r2, r3
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681a      	ldr	r2, [r3, #0]
 8002614:	68bb      	ldr	r3, [r7, #8]
 8002616:	011b      	lsls	r3, r3, #4
 8002618:	4413      	add	r3, r2
 800261a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	b2da      	uxtb	r2, r3
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	4413      	add	r3, r2
 8002630:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	0a1a      	lsrs	r2, r3, #8
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	3301      	adds	r3, #1
 800263c:	b2d2      	uxtb	r2, r2
 800263e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	011b      	lsls	r3, r3, #4
 8002648:	4413      	add	r3, r2
 800264a:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	0c1a      	lsrs	r2, r3, #16
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	3302      	adds	r3, #2
 8002656:	b2d2      	uxtb	r2, r2
 8002658:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	011b      	lsls	r3, r3, #4
 8002662:	4413      	add	r3, r2
 8002664:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	0e1a      	lsrs	r2, r3, #24
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	3303      	adds	r3, #3
 8002670:	b2d2      	uxtb	r2, r2
 8002672:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	68bb      	ldr	r3, [r7, #8]
 800267a:	011b      	lsls	r3, r3, #4
 800267c:	4413      	add	r3, r2
 800267e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	3304      	adds	r3, #4
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	681a      	ldr	r2, [r3, #0]
 8002690:	68bb      	ldr	r3, [r7, #8]
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	4413      	add	r3, r2
 8002696:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	0a1a      	lsrs	r2, r3, #8
 800269e:	683b      	ldr	r3, [r7, #0]
 80026a0:	3305      	adds	r3, #5
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	011b      	lsls	r3, r3, #4
 80026ae:	4413      	add	r3, r2
 80026b0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	0c1a      	lsrs	r2, r3, #16
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	3306      	adds	r3, #6
 80026bc:	b2d2      	uxtb	r2, r2
 80026be:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	011b      	lsls	r3, r3, #4
 80026c8:	4413      	add	r3, r2
 80026ca:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	0e1a      	lsrs	r2, r3, #24
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	3307      	adds	r3, #7
 80026d6:	b2d2      	uxtb	r2, r2
 80026d8:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80026da:	68bb      	ldr	r3, [r7, #8]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d108      	bne.n	80026f2 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68da      	ldr	r2, [r3, #12]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0220 	orr.w	r2, r2, #32
 80026ee:	60da      	str	r2, [r3, #12]
 80026f0:	e007      	b.n	8002702 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	691a      	ldr	r2, [r3, #16]
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f042 0220 	orr.w	r2, r2, #32
 8002700:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002702:	2300      	movs	r3, #0
 8002704:	e006      	b.n	8002714 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800270a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002712:	2301      	movs	r3, #1
  }
}
 8002714:	4618      	mov	r0, r3
 8002716:	371c      	adds	r7, #28
 8002718:	46bd      	mov	sp, r7
 800271a:	bc80      	pop	{r7}
 800271c:	4770      	bx	lr

0800271e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800271e:	b480      	push	{r7}
 8002720:	b085      	sub	sp, #20
 8002722:	af00      	add	r7, sp, #0
 8002724:	6078      	str	r0, [r7, #4]
 8002726:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800272e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002730:	7bfb      	ldrb	r3, [r7, #15]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d002      	beq.n	800273c <HAL_CAN_ActivateNotification+0x1e>
 8002736:	7bfb      	ldrb	r3, [r7, #15]
 8002738:	2b02      	cmp	r3, #2
 800273a:	d109      	bne.n	8002750 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	6959      	ldr	r1, [r3, #20]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	683a      	ldr	r2, [r7, #0]
 8002748:	430a      	orrs	r2, r1
 800274a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800274c:	2300      	movs	r3, #0
 800274e:	e006      	b.n	800275e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002754:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800275c:	2301      	movs	r3, #1
  }
}
 800275e:	4618      	mov	r0, r3
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b08a      	sub	sp, #40	; 0x28
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002770:	2300      	movs	r3, #0
 8002772:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	695b      	ldr	r3, [r3, #20]
 800277a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	68db      	ldr	r3, [r3, #12]
 8002792:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	691b      	ldr	r3, [r3, #16]
 800279a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80027a4:	6a3b      	ldr	r3, [r7, #32]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d07c      	beq.n	80028a8 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80027ae:	69bb      	ldr	r3, [r7, #24]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d023      	beq.n	8002800 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	2201      	movs	r2, #1
 80027be:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80027c0:	69bb      	ldr	r3, [r7, #24]
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f000 f983 	bl	8002ad6 <HAL_CAN_TxMailbox0CompleteCallback>
 80027d0:	e016      	b.n	8002800 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80027d2:	69bb      	ldr	r3, [r7, #24]
 80027d4:	f003 0304 	and.w	r3, r3, #4
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d004      	beq.n	80027e6 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027e2:	627b      	str	r3, [r7, #36]	; 0x24
 80027e4:	e00c      	b.n	8002800 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	f003 0308 	and.w	r3, r3, #8
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d004      	beq.n	80027fa <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80027f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027f6:	627b      	str	r3, [r7, #36]	; 0x24
 80027f8:	e002      	b.n	8002800 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f986 	bl	8002b0c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002800:	69bb      	ldr	r3, [r7, #24]
 8002802:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002806:	2b00      	cmp	r3, #0
 8002808:	d024      	beq.n	8002854 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002812:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800281a:	2b00      	cmp	r3, #0
 800281c:	d003      	beq.n	8002826 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f962 	bl	8002ae8 <HAL_CAN_TxMailbox1CompleteCallback>
 8002824:	e016      	b.n	8002854 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800282c:	2b00      	cmp	r3, #0
 800282e:	d004      	beq.n	800283a <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002832:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002836:	627b      	str	r3, [r7, #36]	; 0x24
 8002838:	e00c      	b.n	8002854 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002840:	2b00      	cmp	r3, #0
 8002842:	d004      	beq.n	800284e <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002846:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800284a:	627b      	str	r3, [r7, #36]	; 0x24
 800284c:	e002      	b.n	8002854 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f965 	bl	8002b1e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800285a:	2b00      	cmp	r3, #0
 800285c:	d024      	beq.n	80028a8 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002866:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f941 	bl	8002afa <HAL_CAN_TxMailbox2CompleteCallback>
 8002878:	e016      	b.n	80028a8 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800287a:	69bb      	ldr	r3, [r7, #24]
 800287c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002880:	2b00      	cmp	r3, #0
 8002882:	d004      	beq.n	800288e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002886:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800288a:	627b      	str	r3, [r7, #36]	; 0x24
 800288c:	e00c      	b.n	80028a8 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800288e:	69bb      	ldr	r3, [r7, #24]
 8002890:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002894:	2b00      	cmp	r3, #0
 8002896:	d004      	beq.n	80028a2 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800289e:	627b      	str	r3, [r7, #36]	; 0x24
 80028a0:	e002      	b.n	80028a8 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f944 	bl	8002b30 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80028a8:	6a3b      	ldr	r3, [r7, #32]
 80028aa:	f003 0308 	and.w	r3, r3, #8
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00c      	beq.n	80028cc <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	f003 0310 	and.w	r3, r3, #16
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d007      	beq.n	80028cc <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80028bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028be:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	2210      	movs	r2, #16
 80028ca:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80028cc:	6a3b      	ldr	r3, [r7, #32]
 80028ce:	f003 0304 	and.w	r3, r3, #4
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d00b      	beq.n	80028ee <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	f003 0308 	and.w	r3, r3, #8
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d006      	beq.n	80028ee <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2208      	movs	r2, #8
 80028e6:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	f000 f933 	bl	8002b54 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80028ee:	6a3b      	ldr	r3, [r7, #32]
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d009      	beq.n	800290c <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d002      	beq.n	800290c <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002906:	6878      	ldr	r0, [r7, #4]
 8002908:	f000 f91b 	bl	8002b42 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800290c:	6a3b      	ldr	r3, [r7, #32]
 800290e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002912:	2b00      	cmp	r3, #0
 8002914:	d00c      	beq.n	8002930 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	f003 0310 	and.w	r3, r3, #16
 800291c:	2b00      	cmp	r3, #0
 800291e:	d007      	beq.n	8002930 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002922:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002926:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	2210      	movs	r2, #16
 800292e:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002930:	6a3b      	ldr	r3, [r7, #32]
 8002932:	f003 0320 	and.w	r3, r3, #32
 8002936:	2b00      	cmp	r3, #0
 8002938:	d00b      	beq.n	8002952 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	f003 0308 	and.w	r3, r3, #8
 8002940:	2b00      	cmp	r3, #0
 8002942:	d006      	beq.n	8002952 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2208      	movs	r2, #8
 800294a:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f000 f90a 	bl	8002b66 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002952:	6a3b      	ldr	r3, [r7, #32]
 8002954:	f003 0310 	and.w	r3, r3, #16
 8002958:	2b00      	cmp	r3, #0
 800295a:	d009      	beq.n	8002970 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	691b      	ldr	r3, [r3, #16]
 8002962:	f003 0303 	and.w	r3, r3, #3
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800296a:	6878      	ldr	r0, [r7, #4]
 800296c:	f7fe fa94 	bl	8000e98 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002970:	6a3b      	ldr	r3, [r7, #32]
 8002972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002976:	2b00      	cmp	r3, #0
 8002978:	d00b      	beq.n	8002992 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	f003 0310 	and.w	r3, r3, #16
 8002980:	2b00      	cmp	r3, #0
 8002982:	d006      	beq.n	8002992 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	2210      	movs	r2, #16
 800298a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 f8f3 	bl	8002b78 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002992:	6a3b      	ldr	r3, [r7, #32]
 8002994:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d00b      	beq.n	80029b4 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d006      	beq.n	80029b4 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	2208      	movs	r2, #8
 80029ac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80029ae:	6878      	ldr	r0, [r7, #4]
 80029b0:	f000 f8eb 	bl	8002b8a <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80029b4:	6a3b      	ldr	r3, [r7, #32]
 80029b6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d07b      	beq.n	8002ab6 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	f003 0304 	and.w	r3, r3, #4
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	d072      	beq.n	8002aae <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80029c8:	6a3b      	ldr	r3, [r7, #32]
 80029ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d008      	beq.n	80029e4 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d003      	beq.n	80029e4 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80029dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029de:	f043 0301 	orr.w	r3, r3, #1
 80029e2:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80029e4:	6a3b      	ldr	r3, [r7, #32]
 80029e6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d008      	beq.n	8002a00 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80029f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029fa:	f043 0302 	orr.w	r3, r3, #2
 80029fe:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a00:	6a3b      	ldr	r3, [r7, #32]
 8002a02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d008      	beq.n	8002a1c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a16:	f043 0304 	orr.w	r3, r3, #4
 8002a1a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002a1c:	6a3b      	ldr	r3, [r7, #32]
 8002a1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d043      	beq.n	8002aae <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d03e      	beq.n	8002aae <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8002a36:	2b60      	cmp	r3, #96	; 0x60
 8002a38:	d02b      	beq.n	8002a92 <HAL_CAN_IRQHandler+0x32a>
 8002a3a:	2b60      	cmp	r3, #96	; 0x60
 8002a3c:	d82e      	bhi.n	8002a9c <HAL_CAN_IRQHandler+0x334>
 8002a3e:	2b50      	cmp	r3, #80	; 0x50
 8002a40:	d022      	beq.n	8002a88 <HAL_CAN_IRQHandler+0x320>
 8002a42:	2b50      	cmp	r3, #80	; 0x50
 8002a44:	d82a      	bhi.n	8002a9c <HAL_CAN_IRQHandler+0x334>
 8002a46:	2b40      	cmp	r3, #64	; 0x40
 8002a48:	d019      	beq.n	8002a7e <HAL_CAN_IRQHandler+0x316>
 8002a4a:	2b40      	cmp	r3, #64	; 0x40
 8002a4c:	d826      	bhi.n	8002a9c <HAL_CAN_IRQHandler+0x334>
 8002a4e:	2b30      	cmp	r3, #48	; 0x30
 8002a50:	d010      	beq.n	8002a74 <HAL_CAN_IRQHandler+0x30c>
 8002a52:	2b30      	cmp	r3, #48	; 0x30
 8002a54:	d822      	bhi.n	8002a9c <HAL_CAN_IRQHandler+0x334>
 8002a56:	2b10      	cmp	r3, #16
 8002a58:	d002      	beq.n	8002a60 <HAL_CAN_IRQHandler+0x2f8>
 8002a5a:	2b20      	cmp	r3, #32
 8002a5c:	d005      	beq.n	8002a6a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002a5e:	e01d      	b.n	8002a9c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a62:	f043 0308 	orr.w	r3, r3, #8
 8002a66:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a68:	e019      	b.n	8002a9e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a6c:	f043 0310 	orr.w	r3, r3, #16
 8002a70:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a72:	e014      	b.n	8002a9e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a76:	f043 0320 	orr.w	r3, r3, #32
 8002a7a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a7c:	e00f      	b.n	8002a9e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a84:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a86:	e00a      	b.n	8002a9e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a8e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a90:	e005      	b.n	8002a9e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002a92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a94:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a98:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8002a9a:	e000      	b.n	8002a9e <HAL_CAN_IRQHandler+0x336>
            break;
 8002a9c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	699a      	ldr	r2, [r3, #24]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8002aac:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	2204      	movs	r2, #4
 8002ab4:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002ab6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d008      	beq.n	8002ace <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002ac0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ac2:	431a      	orrs	r2, r3
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002ac8:	6878      	ldr	r0, [r7, #4]
 8002aca:	f000 f867 	bl	8002b9c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002ace:	bf00      	nop
 8002ad0:	3728      	adds	r7, #40	; 0x28
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}

08002ad6 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b083      	sub	sp, #12
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002ade:	bf00      	nop
 8002ae0:	370c      	adds	r7, #12
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bc80      	pop	{r7}
 8002ae6:	4770      	bx	lr

08002ae8 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002af0:	bf00      	nop
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bc80      	pop	{r7}
 8002af8:	4770      	bx	lr

08002afa <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002b02:	bf00      	nop
 8002b04:	370c      	adds	r7, #12
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b083      	sub	sp, #12
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002b14:	bf00      	nop
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bc80      	pop	{r7}
 8002b1c:	4770      	bx	lr

08002b1e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b083      	sub	sp, #12
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002b26:	bf00      	nop
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr

08002b30 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002b30:	b480      	push	{r7}
 8002b32:	b083      	sub	sp, #12
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002b38:	bf00      	nop
 8002b3a:	370c      	adds	r7, #12
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bc80      	pop	{r7}
 8002b40:	4770      	bx	lr

08002b42 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002b42:	b480      	push	{r7}
 8002b44:	b083      	sub	sp, #12
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bc80      	pop	{r7}
 8002b52:	4770      	bx	lr

08002b54 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002b5c:	bf00      	nop
 8002b5e:	370c      	adds	r7, #12
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bc80      	pop	{r7}
 8002b64:	4770      	bx	lr

08002b66 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002b66:	b480      	push	{r7}
 8002b68:	b083      	sub	sp, #12
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002b6e:	bf00      	nop
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002b80:	bf00      	nop
 8002b82:	370c      	adds	r7, #12
 8002b84:	46bd      	mov	sp, r7
 8002b86:	bc80      	pop	{r7}
 8002b88:	4770      	bx	lr

08002b8a <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b083      	sub	sp, #12
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002b92:	bf00      	nop
 8002b94:	370c      	adds	r7, #12
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bc80      	pop	{r7}
 8002bac:	4770      	bx	lr
	...

08002bb0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	f003 0307 	and.w	r3, r3, #7
 8002bbe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bc0:	4b0c      	ldr	r3, [pc, #48]	; (8002bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bc6:	68ba      	ldr	r2, [r7, #8]
 8002bc8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bcc:	4013      	ands	r3, r2
 8002bce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bd4:	68bb      	ldr	r3, [r7, #8]
 8002bd6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bd8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002bdc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002be2:	4a04      	ldr	r2, [pc, #16]	; (8002bf4 <__NVIC_SetPriorityGrouping+0x44>)
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	60d3      	str	r3, [r2, #12]
}
 8002be8:	bf00      	nop
 8002bea:	3714      	adds	r7, #20
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	e000ed00 	.word	0xe000ed00

08002bf8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bfc:	4b04      	ldr	r3, [pc, #16]	; (8002c10 <__NVIC_GetPriorityGrouping+0x18>)
 8002bfe:	68db      	ldr	r3, [r3, #12]
 8002c00:	0a1b      	lsrs	r3, r3, #8
 8002c02:	f003 0307 	and.w	r3, r3, #7
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr
 8002c0e:	bf00      	nop
 8002c10:	e000ed00 	.word	0xe000ed00

08002c14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b083      	sub	sp, #12
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	db0b      	blt.n	8002c3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	f003 021f 	and.w	r2, r3, #31
 8002c2c:	4906      	ldr	r1, [pc, #24]	; (8002c48 <__NVIC_EnableIRQ+0x34>)
 8002c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c32:	095b      	lsrs	r3, r3, #5
 8002c34:	2001      	movs	r0, #1
 8002c36:	fa00 f202 	lsl.w	r2, r0, r2
 8002c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c3e:	bf00      	nop
 8002c40:	370c      	adds	r7, #12
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bc80      	pop	{r7}
 8002c46:	4770      	bx	lr
 8002c48:	e000e100 	.word	0xe000e100

08002c4c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	4603      	mov	r3, r0
 8002c54:	6039      	str	r1, [r7, #0]
 8002c56:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	db0a      	blt.n	8002c76 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	b2da      	uxtb	r2, r3
 8002c64:	490c      	ldr	r1, [pc, #48]	; (8002c98 <__NVIC_SetPriority+0x4c>)
 8002c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c6a:	0112      	lsls	r2, r2, #4
 8002c6c:	b2d2      	uxtb	r2, r2
 8002c6e:	440b      	add	r3, r1
 8002c70:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c74:	e00a      	b.n	8002c8c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	b2da      	uxtb	r2, r3
 8002c7a:	4908      	ldr	r1, [pc, #32]	; (8002c9c <__NVIC_SetPriority+0x50>)
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
 8002c7e:	f003 030f 	and.w	r3, r3, #15
 8002c82:	3b04      	subs	r3, #4
 8002c84:	0112      	lsls	r2, r2, #4
 8002c86:	b2d2      	uxtb	r2, r2
 8002c88:	440b      	add	r3, r1
 8002c8a:	761a      	strb	r2, [r3, #24]
}
 8002c8c:	bf00      	nop
 8002c8e:	370c      	adds	r7, #12
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bc80      	pop	{r7}
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	e000e100 	.word	0xe000e100
 8002c9c:	e000ed00 	.word	0xe000ed00

08002ca0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b089      	sub	sp, #36	; 0x24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	f003 0307 	and.w	r3, r3, #7
 8002cb2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	f1c3 0307 	rsb	r3, r3, #7
 8002cba:	2b04      	cmp	r3, #4
 8002cbc:	bf28      	it	cs
 8002cbe:	2304      	movcs	r3, #4
 8002cc0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	3304      	adds	r3, #4
 8002cc6:	2b06      	cmp	r3, #6
 8002cc8:	d902      	bls.n	8002cd0 <NVIC_EncodePriority+0x30>
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	3b03      	subs	r3, #3
 8002cce:	e000      	b.n	8002cd2 <NVIC_EncodePriority+0x32>
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	fa02 f303 	lsl.w	r3, r2, r3
 8002cde:	43da      	mvns	r2, r3
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	401a      	ands	r2, r3
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ce8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	fa01 f303 	lsl.w	r3, r1, r3
 8002cf2:	43d9      	mvns	r1, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cf8:	4313      	orrs	r3, r2
         );
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3724      	adds	r7, #36	; 0x24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr

08002d04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d0c:	6878      	ldr	r0, [r7, #4]
 8002d0e:	f7ff ff4f 	bl	8002bb0 <__NVIC_SetPriorityGrouping>
}
 8002d12:	bf00      	nop
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}

08002d1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d1a:	b580      	push	{r7, lr}
 8002d1c:	b086      	sub	sp, #24
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	4603      	mov	r3, r0
 8002d22:	60b9      	str	r1, [r7, #8]
 8002d24:	607a      	str	r2, [r7, #4]
 8002d26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d28:	2300      	movs	r3, #0
 8002d2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d2c:	f7ff ff64 	bl	8002bf8 <__NVIC_GetPriorityGrouping>
 8002d30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	68b9      	ldr	r1, [r7, #8]
 8002d36:	6978      	ldr	r0, [r7, #20]
 8002d38:	f7ff ffb2 	bl	8002ca0 <NVIC_EncodePriority>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d42:	4611      	mov	r1, r2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff ff81 	bl	8002c4c <__NVIC_SetPriority>
}
 8002d4a:	bf00      	nop
 8002d4c:	3718      	adds	r7, #24
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b082      	sub	sp, #8
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	4603      	mov	r3, r0
 8002d5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff ff57 	bl	8002c14 <__NVIC_EnableIRQ>
}
 8002d66:	bf00      	nop
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
	...

08002d70 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d72:	b087      	sub	sp, #28
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	60b9      	str	r1, [r7, #8]
 8002d7a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8002d82:	2300      	movs	r3, #0
 8002d84:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002d8a:	4b2f      	ldr	r3, [pc, #188]	; (8002e48 <HAL_FLASH_Program+0xd8>)
 8002d8c:	7e1b      	ldrb	r3, [r3, #24]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_FLASH_Program+0x26>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e054      	b.n	8002e40 <HAL_FLASH_Program+0xd0>
 8002d96:	4b2c      	ldr	r3, [pc, #176]	; (8002e48 <HAL_FLASH_Program+0xd8>)
 8002d98:	2201      	movs	r2, #1
 8002d9a:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002d9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002da0:	f000 f8b2 	bl	8002f08 <FLASH_WaitForLastOperation>
 8002da4:	4603      	mov	r3, r0
 8002da6:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8002da8:	7dfb      	ldrb	r3, [r7, #23]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d144      	bne.n	8002e38 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d102      	bne.n	8002dba <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8002db4:	2301      	movs	r3, #1
 8002db6:	757b      	strb	r3, [r7, #21]
 8002db8:	e007      	b.n	8002dca <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2b02      	cmp	r3, #2
 8002dbe:	d102      	bne.n	8002dc6 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	757b      	strb	r3, [r7, #21]
 8002dc4:	e001      	b.n	8002dca <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8002dc6:	2304      	movs	r3, #4
 8002dc8:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8002dca:	2300      	movs	r3, #0
 8002dcc:	75bb      	strb	r3, [r7, #22]
 8002dce:	e02d      	b.n	8002e2c <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8002dd0:	7dbb      	ldrb	r3, [r7, #22]
 8002dd2:	005a      	lsls	r2, r3, #1
 8002dd4:	68bb      	ldr	r3, [r7, #8]
 8002dd6:	eb02 0c03 	add.w	ip, r2, r3
 8002dda:	7dbb      	ldrb	r3, [r7, #22]
 8002ddc:	0119      	lsls	r1, r3, #4
 8002dde:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002de2:	f1c1 0620 	rsb	r6, r1, #32
 8002de6:	f1a1 0020 	sub.w	r0, r1, #32
 8002dea:	fa22 f401 	lsr.w	r4, r2, r1
 8002dee:	fa03 f606 	lsl.w	r6, r3, r6
 8002df2:	4334      	orrs	r4, r6
 8002df4:	fa23 f000 	lsr.w	r0, r3, r0
 8002df8:	4304      	orrs	r4, r0
 8002dfa:	fa23 f501 	lsr.w	r5, r3, r1
 8002dfe:	b2a3      	uxth	r3, r4
 8002e00:	4619      	mov	r1, r3
 8002e02:	4660      	mov	r0, ip
 8002e04:	f000 f864 	bl	8002ed0 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002e08:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002e0c:	f000 f87c 	bl	8002f08 <FLASH_WaitForLastOperation>
 8002e10:	4603      	mov	r3, r0
 8002e12:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8002e14:	4b0d      	ldr	r3, [pc, #52]	; (8002e4c <HAL_FLASH_Program+0xdc>)
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	4a0c      	ldr	r2, [pc, #48]	; (8002e4c <HAL_FLASH_Program+0xdc>)
 8002e1a:	f023 0301 	bic.w	r3, r3, #1
 8002e1e:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8002e20:	7dfb      	ldrb	r3, [r7, #23]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d107      	bne.n	8002e36 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8002e26:	7dbb      	ldrb	r3, [r7, #22]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	75bb      	strb	r3, [r7, #22]
 8002e2c:	7dba      	ldrb	r2, [r7, #22]
 8002e2e:	7d7b      	ldrb	r3, [r7, #21]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d3cd      	bcc.n	8002dd0 <HAL_FLASH_Program+0x60>
 8002e34:	e000      	b.n	8002e38 <HAL_FLASH_Program+0xc8>
      {
        break;
 8002e36:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002e38:	4b03      	ldr	r3, [pc, #12]	; (8002e48 <HAL_FLASH_Program+0xd8>)
 8002e3a:	2200      	movs	r2, #0
 8002e3c:	761a      	strb	r2, [r3, #24]

  return status;
 8002e3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	371c      	adds	r7, #28
 8002e44:	46bd      	mov	sp, r7
 8002e46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e48:	20000538 	.word	0x20000538
 8002e4c:	40022000 	.word	0x40022000

08002e50 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002e50:	b480      	push	{r7}
 8002e52:	b083      	sub	sp, #12
 8002e54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002e56:	2300      	movs	r3, #0
 8002e58:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e5a:	4b0d      	ldr	r3, [pc, #52]	; (8002e90 <HAL_FLASH_Unlock+0x40>)
 8002e5c:	691b      	ldr	r3, [r3, #16]
 8002e5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00d      	beq.n	8002e82 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002e66:	4b0a      	ldr	r3, [pc, #40]	; (8002e90 <HAL_FLASH_Unlock+0x40>)
 8002e68:	4a0a      	ldr	r2, [pc, #40]	; (8002e94 <HAL_FLASH_Unlock+0x44>)
 8002e6a:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002e6c:	4b08      	ldr	r3, [pc, #32]	; (8002e90 <HAL_FLASH_Unlock+0x40>)
 8002e6e:	4a0a      	ldr	r2, [pc, #40]	; (8002e98 <HAL_FLASH_Unlock+0x48>)
 8002e70:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002e72:	4b07      	ldr	r3, [pc, #28]	; (8002e90 <HAL_FLASH_Unlock+0x40>)
 8002e74:	691b      	ldr	r3, [r3, #16]
 8002e76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d001      	beq.n	8002e82 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8002e7e:	2301      	movs	r3, #1
 8002e80:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8002e82:	79fb      	ldrb	r3, [r7, #7]
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bc80      	pop	{r7}
 8002e8c:	4770      	bx	lr
 8002e8e:	bf00      	nop
 8002e90:	40022000 	.word	0x40022000
 8002e94:	45670123 	.word	0x45670123
 8002e98:	cdef89ab 	.word	0xcdef89ab

08002e9c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002ea0:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <HAL_FLASH_Lock+0x1c>)
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	4a04      	ldr	r2, [pc, #16]	; (8002eb8 <HAL_FLASH_Lock+0x1c>)
 8002ea6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002eaa:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8002eac:	2300      	movs	r3, #0
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40022000 	.word	0x40022000

08002ebc <HAL_FLASH_GetError>:
  * @brief  Get the specific FLASH error flag.
  * @retval FLASH_ErrorCode The returned value can be:
  *            @ref FLASH_Error_Codes
  */
uint32_t HAL_FLASH_GetError(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8002ec0:	4b02      	ldr	r3, [pc, #8]	; (8002ecc <HAL_FLASH_GetError+0x10>)
 8002ec2:	69db      	ldr	r3, [r3, #28]
}
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr
 8002ecc:	20000538 	.word	0x20000538

08002ed0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	460b      	mov	r3, r1
 8002eda:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002edc:	4b08      	ldr	r3, [pc, #32]	; (8002f00 <FLASH_Program_HalfWord+0x30>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8002ee2:	4b08      	ldr	r3, [pc, #32]	; (8002f04 <FLASH_Program_HalfWord+0x34>)
 8002ee4:	691b      	ldr	r3, [r3, #16]
 8002ee6:	4a07      	ldr	r2, [pc, #28]	; (8002f04 <FLASH_Program_HalfWord+0x34>)
 8002ee8:	f043 0301 	orr.w	r3, r3, #1
 8002eec:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	887a      	ldrh	r2, [r7, #2]
 8002ef2:	801a      	strh	r2, [r3, #0]
}
 8002ef4:	bf00      	nop
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bc80      	pop	{r7}
 8002efc:	4770      	bx	lr
 8002efe:	bf00      	nop
 8002f00:	20000538 	.word	0x20000538
 8002f04:	40022000 	.word	0x40022000

08002f08 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002f08:	b580      	push	{r7, lr}
 8002f0a:	b084      	sub	sp, #16
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8002f10:	f7ff f808 	bl	8001f24 <HAL_GetTick>
 8002f14:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002f16:	e010      	b.n	8002f3a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f1e:	d00c      	beq.n	8002f3a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d007      	beq.n	8002f36 <FLASH_WaitForLastOperation+0x2e>
 8002f26:	f7fe fffd 	bl	8001f24 <HAL_GetTick>
 8002f2a:	4602      	mov	r2, r0
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	687a      	ldr	r2, [r7, #4]
 8002f32:	429a      	cmp	r2, r3
 8002f34:	d201      	bcs.n	8002f3a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e025      	b.n	8002f86 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8002f3a:	4b15      	ldr	r3, [pc, #84]	; (8002f90 <FLASH_WaitForLastOperation+0x88>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d1e8      	bne.n	8002f18 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8002f46:	4b12      	ldr	r3, [pc, #72]	; (8002f90 <FLASH_WaitForLastOperation+0x88>)
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	f003 0320 	and.w	r3, r3, #32
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d002      	beq.n	8002f58 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002f52:	4b0f      	ldr	r3, [pc, #60]	; (8002f90 <FLASH_WaitForLastOperation+0x88>)
 8002f54:	2220      	movs	r2, #32
 8002f56:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002f58:	4b0d      	ldr	r3, [pc, #52]	; (8002f90 <FLASH_WaitForLastOperation+0x88>)
 8002f5a:	68db      	ldr	r3, [r3, #12]
 8002f5c:	f003 0310 	and.w	r3, r3, #16
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d10b      	bne.n	8002f7c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002f64:	4b0a      	ldr	r3, [pc, #40]	; (8002f90 <FLASH_WaitForLastOperation+0x88>)
 8002f66:	69db      	ldr	r3, [r3, #28]
 8002f68:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d105      	bne.n	8002f7c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002f70:	4b07      	ldr	r3, [pc, #28]	; (8002f90 <FLASH_WaitForLastOperation+0x88>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d003      	beq.n	8002f84 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002f7c:	f000 f80a 	bl	8002f94 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002f80:	2301      	movs	r3, #1
 8002f82:	e000      	b.n	8002f86 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8002f84:	2300      	movs	r3, #0
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3710      	adds	r7, #16
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}
 8002f8e:	bf00      	nop
 8002f90:	40022000 	.word	0x40022000

08002f94 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8002f9e:	4b23      	ldr	r3, [pc, #140]	; (800302c <FLASH_SetErrorCode+0x98>)
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	f003 0310 	and.w	r3, r3, #16
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d009      	beq.n	8002fbe <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002faa:	4b21      	ldr	r3, [pc, #132]	; (8003030 <FLASH_SetErrorCode+0x9c>)
 8002fac:	69db      	ldr	r3, [r3, #28]
 8002fae:	f043 0302 	orr.w	r3, r3, #2
 8002fb2:	4a1f      	ldr	r2, [pc, #124]	; (8003030 <FLASH_SetErrorCode+0x9c>)
 8002fb4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	f043 0310 	orr.w	r3, r3, #16
 8002fbc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8002fbe:	4b1b      	ldr	r3, [pc, #108]	; (800302c <FLASH_SetErrorCode+0x98>)
 8002fc0:	68db      	ldr	r3, [r3, #12]
 8002fc2:	f003 0304 	and.w	r3, r3, #4
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d009      	beq.n	8002fde <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8002fca:	4b19      	ldr	r3, [pc, #100]	; (8003030 <FLASH_SetErrorCode+0x9c>)
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	4a17      	ldr	r2, [pc, #92]	; (8003030 <FLASH_SetErrorCode+0x9c>)
 8002fd4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	f043 0304 	orr.w	r3, r3, #4
 8002fdc:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8002fde:	4b13      	ldr	r3, [pc, #76]	; (800302c <FLASH_SetErrorCode+0x98>)
 8002fe0:	69db      	ldr	r3, [r3, #28]
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00b      	beq.n	8003002 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8002fea:	4b11      	ldr	r3, [pc, #68]	; (8003030 <FLASH_SetErrorCode+0x9c>)
 8002fec:	69db      	ldr	r3, [r3, #28]
 8002fee:	f043 0304 	orr.w	r3, r3, #4
 8002ff2:	4a0f      	ldr	r2, [pc, #60]	; (8003030 <FLASH_SetErrorCode+0x9c>)
 8002ff4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8002ff6:	4b0d      	ldr	r3, [pc, #52]	; (800302c <FLASH_SetErrorCode+0x98>)
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	4a0c      	ldr	r2, [pc, #48]	; (800302c <FLASH_SetErrorCode+0x98>)
 8002ffc:	f023 0301 	bic.w	r3, r3, #1
 8003000:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f240 1201 	movw	r2, #257	; 0x101
 8003008:	4293      	cmp	r3, r2
 800300a:	d106      	bne.n	800301a <FLASH_SetErrorCode+0x86>
 800300c:	4b07      	ldr	r3, [pc, #28]	; (800302c <FLASH_SetErrorCode+0x98>)
 800300e:	69db      	ldr	r3, [r3, #28]
 8003010:	4a06      	ldr	r2, [pc, #24]	; (800302c <FLASH_SetErrorCode+0x98>)
 8003012:	f023 0301 	bic.w	r3, r3, #1
 8003016:	61d3      	str	r3, [r2, #28]
}  
 8003018:	e002      	b.n	8003020 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 800301a:	4a04      	ldr	r2, [pc, #16]	; (800302c <FLASH_SetErrorCode+0x98>)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	60d3      	str	r3, [r2, #12]
}  
 8003020:	bf00      	nop
 8003022:	370c      	adds	r7, #12
 8003024:	46bd      	mov	sp, r7
 8003026:	bc80      	pop	{r7}
 8003028:	4770      	bx	lr
 800302a:	bf00      	nop
 800302c:	40022000 	.word	0x40022000
 8003030:	20000538 	.word	0x20000538

08003034 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800303e:	2301      	movs	r3, #1
 8003040:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003042:	2300      	movs	r3, #0
 8003044:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003046:	4b2f      	ldr	r3, [pc, #188]	; (8003104 <HAL_FLASHEx_Erase+0xd0>)
 8003048:	7e1b      	ldrb	r3, [r3, #24]
 800304a:	2b01      	cmp	r3, #1
 800304c:	d101      	bne.n	8003052 <HAL_FLASHEx_Erase+0x1e>
 800304e:	2302      	movs	r3, #2
 8003050:	e053      	b.n	80030fa <HAL_FLASHEx_Erase+0xc6>
 8003052:	4b2c      	ldr	r3, [pc, #176]	; (8003104 <HAL_FLASHEx_Erase+0xd0>)
 8003054:	2201      	movs	r2, #1
 8003056:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2b02      	cmp	r3, #2
 800305e:	d116      	bne.n	800308e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003060:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003064:	f7ff ff50 	bl	8002f08 <FLASH_WaitForLastOperation>
 8003068:	4603      	mov	r3, r0
 800306a:	2b00      	cmp	r3, #0
 800306c:	d141      	bne.n	80030f2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 800306e:	2001      	movs	r0, #1
 8003070:	f000 f84c 	bl	800310c <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003074:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003078:	f7ff ff46 	bl	8002f08 <FLASH_WaitForLastOperation>
 800307c:	4603      	mov	r3, r0
 800307e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003080:	4b21      	ldr	r3, [pc, #132]	; (8003108 <HAL_FLASHEx_Erase+0xd4>)
 8003082:	691b      	ldr	r3, [r3, #16]
 8003084:	4a20      	ldr	r2, [pc, #128]	; (8003108 <HAL_FLASHEx_Erase+0xd4>)
 8003086:	f023 0304 	bic.w	r3, r3, #4
 800308a:	6113      	str	r3, [r2, #16]
 800308c:	e031      	b.n	80030f2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800308e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003092:	f7ff ff39 	bl	8002f08 <FLASH_WaitForLastOperation>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d12a      	bne.n	80030f2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 800309c:	683b      	ldr	r3, [r7, #0]
 800309e:	f04f 32ff 	mov.w	r2, #4294967295
 80030a2:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	689b      	ldr	r3, [r3, #8]
 80030a8:	60bb      	str	r3, [r7, #8]
 80030aa:	e019      	b.n	80030e0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80030ac:	68b8      	ldr	r0, [r7, #8]
 80030ae:	f000 f849 	bl	8003144 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80030b2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80030b6:	f7ff ff27 	bl	8002f08 <FLASH_WaitForLastOperation>
 80030ba:	4603      	mov	r3, r0
 80030bc:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80030be:	4b12      	ldr	r3, [pc, #72]	; (8003108 <HAL_FLASHEx_Erase+0xd4>)
 80030c0:	691b      	ldr	r3, [r3, #16]
 80030c2:	4a11      	ldr	r2, [pc, #68]	; (8003108 <HAL_FLASHEx_Erase+0xd4>)
 80030c4:	f023 0302 	bic.w	r3, r3, #2
 80030c8:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 80030ca:	7bfb      	ldrb	r3, [r7, #15]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 80030d0:	683b      	ldr	r3, [r7, #0]
 80030d2:	68ba      	ldr	r2, [r7, #8]
 80030d4:	601a      	str	r2, [r3, #0]
            break;
 80030d6:	e00c      	b.n	80030f2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80030de:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	68db      	ldr	r3, [r3, #12]
 80030e4:	029a      	lsls	r2, r3, #10
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 80030ec:	68ba      	ldr	r2, [r7, #8]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d3dc      	bcc.n	80030ac <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80030f2:	4b04      	ldr	r3, [pc, #16]	; (8003104 <HAL_FLASHEx_Erase+0xd0>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	761a      	strb	r2, [r3, #24]

  return status;
 80030f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3710      	adds	r7, #16
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	20000538 	.word	0x20000538
 8003108:	40022000 	.word	0x40022000

0800310c <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 800310c:	b480      	push	{r7}
 800310e:	b083      	sub	sp, #12
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003114:	4b09      	ldr	r3, [pc, #36]	; (800313c <FLASH_MassErase+0x30>)
 8003116:	2200      	movs	r2, #0
 8003118:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 800311a:	4b09      	ldr	r3, [pc, #36]	; (8003140 <FLASH_MassErase+0x34>)
 800311c:	691b      	ldr	r3, [r3, #16]
 800311e:	4a08      	ldr	r2, [pc, #32]	; (8003140 <FLASH_MassErase+0x34>)
 8003120:	f043 0304 	orr.w	r3, r3, #4
 8003124:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003126:	4b06      	ldr	r3, [pc, #24]	; (8003140 <FLASH_MassErase+0x34>)
 8003128:	691b      	ldr	r3, [r3, #16]
 800312a:	4a05      	ldr	r2, [pc, #20]	; (8003140 <FLASH_MassErase+0x34>)
 800312c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003130:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	bc80      	pop	{r7}
 800313a:	4770      	bx	lr
 800313c:	20000538 	.word	0x20000538
 8003140:	40022000 	.word	0x40022000

08003144 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003144:	b480      	push	{r7}
 8003146:	b083      	sub	sp, #12
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800314c:	4b0b      	ldr	r3, [pc, #44]	; (800317c <FLASH_PageErase+0x38>)
 800314e:	2200      	movs	r2, #0
 8003150:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003152:	4b0b      	ldr	r3, [pc, #44]	; (8003180 <FLASH_PageErase+0x3c>)
 8003154:	691b      	ldr	r3, [r3, #16]
 8003156:	4a0a      	ldr	r2, [pc, #40]	; (8003180 <FLASH_PageErase+0x3c>)
 8003158:	f043 0302 	orr.w	r3, r3, #2
 800315c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 800315e:	4a08      	ldr	r2, [pc, #32]	; (8003180 <FLASH_PageErase+0x3c>)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003164:	4b06      	ldr	r3, [pc, #24]	; (8003180 <FLASH_PageErase+0x3c>)
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	4a05      	ldr	r2, [pc, #20]	; (8003180 <FLASH_PageErase+0x3c>)
 800316a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800316e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	bc80      	pop	{r7}
 8003178:	4770      	bx	lr
 800317a:	bf00      	nop
 800317c:	20000538 	.word	0x20000538
 8003180:	40022000 	.word	0x40022000

08003184 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003184:	b480      	push	{r7}
 8003186:	b08b      	sub	sp, #44	; 0x2c
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
 800318c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800318e:	2300      	movs	r3, #0
 8003190:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003192:	2300      	movs	r3, #0
 8003194:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003196:	e169      	b.n	800346c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003198:	2201      	movs	r2, #1
 800319a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	69fa      	ldr	r2, [r7, #28]
 80031a8:	4013      	ands	r3, r2
 80031aa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80031ac:	69ba      	ldr	r2, [r7, #24]
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	429a      	cmp	r2, r3
 80031b2:	f040 8158 	bne.w	8003466 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	4a9a      	ldr	r2, [pc, #616]	; (8003424 <HAL_GPIO_Init+0x2a0>)
 80031bc:	4293      	cmp	r3, r2
 80031be:	d05e      	beq.n	800327e <HAL_GPIO_Init+0xfa>
 80031c0:	4a98      	ldr	r2, [pc, #608]	; (8003424 <HAL_GPIO_Init+0x2a0>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d875      	bhi.n	80032b2 <HAL_GPIO_Init+0x12e>
 80031c6:	4a98      	ldr	r2, [pc, #608]	; (8003428 <HAL_GPIO_Init+0x2a4>)
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d058      	beq.n	800327e <HAL_GPIO_Init+0xfa>
 80031cc:	4a96      	ldr	r2, [pc, #600]	; (8003428 <HAL_GPIO_Init+0x2a4>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d86f      	bhi.n	80032b2 <HAL_GPIO_Init+0x12e>
 80031d2:	4a96      	ldr	r2, [pc, #600]	; (800342c <HAL_GPIO_Init+0x2a8>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d052      	beq.n	800327e <HAL_GPIO_Init+0xfa>
 80031d8:	4a94      	ldr	r2, [pc, #592]	; (800342c <HAL_GPIO_Init+0x2a8>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d869      	bhi.n	80032b2 <HAL_GPIO_Init+0x12e>
 80031de:	4a94      	ldr	r2, [pc, #592]	; (8003430 <HAL_GPIO_Init+0x2ac>)
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d04c      	beq.n	800327e <HAL_GPIO_Init+0xfa>
 80031e4:	4a92      	ldr	r2, [pc, #584]	; (8003430 <HAL_GPIO_Init+0x2ac>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d863      	bhi.n	80032b2 <HAL_GPIO_Init+0x12e>
 80031ea:	4a92      	ldr	r2, [pc, #584]	; (8003434 <HAL_GPIO_Init+0x2b0>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d046      	beq.n	800327e <HAL_GPIO_Init+0xfa>
 80031f0:	4a90      	ldr	r2, [pc, #576]	; (8003434 <HAL_GPIO_Init+0x2b0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d85d      	bhi.n	80032b2 <HAL_GPIO_Init+0x12e>
 80031f6:	2b12      	cmp	r3, #18
 80031f8:	d82a      	bhi.n	8003250 <HAL_GPIO_Init+0xcc>
 80031fa:	2b12      	cmp	r3, #18
 80031fc:	d859      	bhi.n	80032b2 <HAL_GPIO_Init+0x12e>
 80031fe:	a201      	add	r2, pc, #4	; (adr r2, 8003204 <HAL_GPIO_Init+0x80>)
 8003200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003204:	0800327f 	.word	0x0800327f
 8003208:	08003259 	.word	0x08003259
 800320c:	0800326b 	.word	0x0800326b
 8003210:	080032ad 	.word	0x080032ad
 8003214:	080032b3 	.word	0x080032b3
 8003218:	080032b3 	.word	0x080032b3
 800321c:	080032b3 	.word	0x080032b3
 8003220:	080032b3 	.word	0x080032b3
 8003224:	080032b3 	.word	0x080032b3
 8003228:	080032b3 	.word	0x080032b3
 800322c:	080032b3 	.word	0x080032b3
 8003230:	080032b3 	.word	0x080032b3
 8003234:	080032b3 	.word	0x080032b3
 8003238:	080032b3 	.word	0x080032b3
 800323c:	080032b3 	.word	0x080032b3
 8003240:	080032b3 	.word	0x080032b3
 8003244:	080032b3 	.word	0x080032b3
 8003248:	08003261 	.word	0x08003261
 800324c:	08003275 	.word	0x08003275
 8003250:	4a79      	ldr	r2, [pc, #484]	; (8003438 <HAL_GPIO_Init+0x2b4>)
 8003252:	4293      	cmp	r3, r2
 8003254:	d013      	beq.n	800327e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003256:	e02c      	b.n	80032b2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003258:	683b      	ldr	r3, [r7, #0]
 800325a:	68db      	ldr	r3, [r3, #12]
 800325c:	623b      	str	r3, [r7, #32]
          break;
 800325e:	e029      	b.n	80032b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	3304      	adds	r3, #4
 8003266:	623b      	str	r3, [r7, #32]
          break;
 8003268:	e024      	b.n	80032b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	3308      	adds	r3, #8
 8003270:	623b      	str	r3, [r7, #32]
          break;
 8003272:	e01f      	b.n	80032b4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	68db      	ldr	r3, [r3, #12]
 8003278:	330c      	adds	r3, #12
 800327a:	623b      	str	r3, [r7, #32]
          break;
 800327c:	e01a      	b.n	80032b4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d102      	bne.n	800328c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003286:	2304      	movs	r3, #4
 8003288:	623b      	str	r3, [r7, #32]
          break;
 800328a:	e013      	b.n	80032b4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	2b01      	cmp	r3, #1
 8003292:	d105      	bne.n	80032a0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003294:	2308      	movs	r3, #8
 8003296:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	69fa      	ldr	r2, [r7, #28]
 800329c:	611a      	str	r2, [r3, #16]
          break;
 800329e:	e009      	b.n	80032b4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80032a0:	2308      	movs	r3, #8
 80032a2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	69fa      	ldr	r2, [r7, #28]
 80032a8:	615a      	str	r2, [r3, #20]
          break;
 80032aa:	e003      	b.n	80032b4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80032ac:	2300      	movs	r3, #0
 80032ae:	623b      	str	r3, [r7, #32]
          break;
 80032b0:	e000      	b.n	80032b4 <HAL_GPIO_Init+0x130>
          break;
 80032b2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	2bff      	cmp	r3, #255	; 0xff
 80032b8:	d801      	bhi.n	80032be <HAL_GPIO_Init+0x13a>
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	e001      	b.n	80032c2 <HAL_GPIO_Init+0x13e>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	3304      	adds	r3, #4
 80032c2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80032c4:	69bb      	ldr	r3, [r7, #24]
 80032c6:	2bff      	cmp	r3, #255	; 0xff
 80032c8:	d802      	bhi.n	80032d0 <HAL_GPIO_Init+0x14c>
 80032ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	e002      	b.n	80032d6 <HAL_GPIO_Init+0x152>
 80032d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d2:	3b08      	subs	r3, #8
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	210f      	movs	r1, #15
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	fa01 f303 	lsl.w	r3, r1, r3
 80032e4:	43db      	mvns	r3, r3
 80032e6:	401a      	ands	r2, r3
 80032e8:	6a39      	ldr	r1, [r7, #32]
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	fa01 f303 	lsl.w	r3, r1, r3
 80032f0:	431a      	orrs	r2, r3
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	f000 80b1 	beq.w	8003466 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003304:	4b4d      	ldr	r3, [pc, #308]	; (800343c <HAL_GPIO_Init+0x2b8>)
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	4a4c      	ldr	r2, [pc, #304]	; (800343c <HAL_GPIO_Init+0x2b8>)
 800330a:	f043 0301 	orr.w	r3, r3, #1
 800330e:	6193      	str	r3, [r2, #24]
 8003310:	4b4a      	ldr	r3, [pc, #296]	; (800343c <HAL_GPIO_Init+0x2b8>)
 8003312:	699b      	ldr	r3, [r3, #24]
 8003314:	f003 0301 	and.w	r3, r3, #1
 8003318:	60bb      	str	r3, [r7, #8]
 800331a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800331c:	4a48      	ldr	r2, [pc, #288]	; (8003440 <HAL_GPIO_Init+0x2bc>)
 800331e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003320:	089b      	lsrs	r3, r3, #2
 8003322:	3302      	adds	r3, #2
 8003324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003328:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800332a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800332c:	f003 0303 	and.w	r3, r3, #3
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	220f      	movs	r2, #15
 8003334:	fa02 f303 	lsl.w	r3, r2, r3
 8003338:	43db      	mvns	r3, r3
 800333a:	68fa      	ldr	r2, [r7, #12]
 800333c:	4013      	ands	r3, r2
 800333e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	4a40      	ldr	r2, [pc, #256]	; (8003444 <HAL_GPIO_Init+0x2c0>)
 8003344:	4293      	cmp	r3, r2
 8003346:	d013      	beq.n	8003370 <HAL_GPIO_Init+0x1ec>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	4a3f      	ldr	r2, [pc, #252]	; (8003448 <HAL_GPIO_Init+0x2c4>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d00d      	beq.n	800336c <HAL_GPIO_Init+0x1e8>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a3e      	ldr	r2, [pc, #248]	; (800344c <HAL_GPIO_Init+0x2c8>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d007      	beq.n	8003368 <HAL_GPIO_Init+0x1e4>
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	4a3d      	ldr	r2, [pc, #244]	; (8003450 <HAL_GPIO_Init+0x2cc>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d101      	bne.n	8003364 <HAL_GPIO_Init+0x1e0>
 8003360:	2303      	movs	r3, #3
 8003362:	e006      	b.n	8003372 <HAL_GPIO_Init+0x1ee>
 8003364:	2304      	movs	r3, #4
 8003366:	e004      	b.n	8003372 <HAL_GPIO_Init+0x1ee>
 8003368:	2302      	movs	r3, #2
 800336a:	e002      	b.n	8003372 <HAL_GPIO_Init+0x1ee>
 800336c:	2301      	movs	r3, #1
 800336e:	e000      	b.n	8003372 <HAL_GPIO_Init+0x1ee>
 8003370:	2300      	movs	r3, #0
 8003372:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003374:	f002 0203 	and.w	r2, r2, #3
 8003378:	0092      	lsls	r2, r2, #2
 800337a:	4093      	lsls	r3, r2
 800337c:	68fa      	ldr	r2, [r7, #12]
 800337e:	4313      	orrs	r3, r2
 8003380:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003382:	492f      	ldr	r1, [pc, #188]	; (8003440 <HAL_GPIO_Init+0x2bc>)
 8003384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003386:	089b      	lsrs	r3, r3, #2
 8003388:	3302      	adds	r3, #2
 800338a:	68fa      	ldr	r2, [r7, #12]
 800338c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d006      	beq.n	80033aa <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800339c:	4b2d      	ldr	r3, [pc, #180]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 800339e:	681a      	ldr	r2, [r3, #0]
 80033a0:	492c      	ldr	r1, [pc, #176]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	4313      	orrs	r3, r2
 80033a6:	600b      	str	r3, [r1, #0]
 80033a8:	e006      	b.n	80033b8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80033aa:	4b2a      	ldr	r3, [pc, #168]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4928      	ldr	r1, [pc, #160]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033b4:	4013      	ands	r3, r2
 80033b6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d006      	beq.n	80033d2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80033c4:	4b23      	ldr	r3, [pc, #140]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	4922      	ldr	r1, [pc, #136]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	4313      	orrs	r3, r2
 80033ce:	604b      	str	r3, [r1, #4]
 80033d0:	e006      	b.n	80033e0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80033d2:	4b20      	ldr	r3, [pc, #128]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	69bb      	ldr	r3, [r7, #24]
 80033d8:	43db      	mvns	r3, r3
 80033da:	491e      	ldr	r1, [pc, #120]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033dc:	4013      	ands	r3, r2
 80033de:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d006      	beq.n	80033fa <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80033ec:	4b19      	ldr	r3, [pc, #100]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	4918      	ldr	r1, [pc, #96]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033f2:	69bb      	ldr	r3, [r7, #24]
 80033f4:	4313      	orrs	r3, r2
 80033f6:	608b      	str	r3, [r1, #8]
 80033f8:	e006      	b.n	8003408 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80033fa:	4b16      	ldr	r3, [pc, #88]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 80033fc:	689a      	ldr	r2, [r3, #8]
 80033fe:	69bb      	ldr	r3, [r7, #24]
 8003400:	43db      	mvns	r3, r3
 8003402:	4914      	ldr	r1, [pc, #80]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 8003404:	4013      	ands	r3, r2
 8003406:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003410:	2b00      	cmp	r3, #0
 8003412:	d021      	beq.n	8003458 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003414:	4b0f      	ldr	r3, [pc, #60]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 8003416:	68da      	ldr	r2, [r3, #12]
 8003418:	490e      	ldr	r1, [pc, #56]	; (8003454 <HAL_GPIO_Init+0x2d0>)
 800341a:	69bb      	ldr	r3, [r7, #24]
 800341c:	4313      	orrs	r3, r2
 800341e:	60cb      	str	r3, [r1, #12]
 8003420:	e021      	b.n	8003466 <HAL_GPIO_Init+0x2e2>
 8003422:	bf00      	nop
 8003424:	10320000 	.word	0x10320000
 8003428:	10310000 	.word	0x10310000
 800342c:	10220000 	.word	0x10220000
 8003430:	10210000 	.word	0x10210000
 8003434:	10120000 	.word	0x10120000
 8003438:	10110000 	.word	0x10110000
 800343c:	40021000 	.word	0x40021000
 8003440:	40010000 	.word	0x40010000
 8003444:	40010800 	.word	0x40010800
 8003448:	40010c00 	.word	0x40010c00
 800344c:	40011000 	.word	0x40011000
 8003450:	40011400 	.word	0x40011400
 8003454:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003458:	4b0b      	ldr	r3, [pc, #44]	; (8003488 <HAL_GPIO_Init+0x304>)
 800345a:	68da      	ldr	r2, [r3, #12]
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	43db      	mvns	r3, r3
 8003460:	4909      	ldr	r1, [pc, #36]	; (8003488 <HAL_GPIO_Init+0x304>)
 8003462:	4013      	ands	r3, r2
 8003464:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003468:	3301      	adds	r3, #1
 800346a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	681a      	ldr	r2, [r3, #0]
 8003470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003472:	fa22 f303 	lsr.w	r3, r2, r3
 8003476:	2b00      	cmp	r3, #0
 8003478:	f47f ae8e 	bne.w	8003198 <HAL_GPIO_Init+0x14>
  }
}
 800347c:	bf00      	nop
 800347e:	bf00      	nop
 8003480:	372c      	adds	r7, #44	; 0x2c
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr
 8003488:	40010400 	.word	0x40010400

0800348c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	460b      	mov	r3, r1
 8003496:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689a      	ldr	r2, [r3, #8]
 800349c:	887b      	ldrh	r3, [r7, #2]
 800349e:	4013      	ands	r3, r2
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d002      	beq.n	80034aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80034a4:	2301      	movs	r3, #1
 80034a6:	73fb      	strb	r3, [r7, #15]
 80034a8:	e001      	b.n	80034ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80034aa:	2300      	movs	r3, #0
 80034ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80034ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b0:	4618      	mov	r0, r3
 80034b2:	3714      	adds	r7, #20
 80034b4:	46bd      	mov	sp, r7
 80034b6:	bc80      	pop	{r7}
 80034b8:	4770      	bx	lr

080034ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034ba:	b480      	push	{r7}
 80034bc:	b083      	sub	sp, #12
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
 80034c2:	460b      	mov	r3, r1
 80034c4:	807b      	strh	r3, [r7, #2]
 80034c6:	4613      	mov	r3, r2
 80034c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80034ca:	787b      	ldrb	r3, [r7, #1]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d003      	beq.n	80034d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034d0:	887a      	ldrh	r2, [r7, #2]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80034d6:	e003      	b.n	80034e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80034d8:	887b      	ldrh	r3, [r7, #2]
 80034da:	041a      	lsls	r2, r3, #16
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	611a      	str	r2, [r3, #16]
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	bc80      	pop	{r7}
 80034e8:	4770      	bx	lr
	...

080034ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d101      	bne.n	80034fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e272      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	2b00      	cmp	r3, #0
 8003508:	f000 8087 	beq.w	800361a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800350c:	4b92      	ldr	r3, [pc, #584]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 800350e:	685b      	ldr	r3, [r3, #4]
 8003510:	f003 030c 	and.w	r3, r3, #12
 8003514:	2b04      	cmp	r3, #4
 8003516:	d00c      	beq.n	8003532 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003518:	4b8f      	ldr	r3, [pc, #572]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	f003 030c 	and.w	r3, r3, #12
 8003520:	2b08      	cmp	r3, #8
 8003522:	d112      	bne.n	800354a <HAL_RCC_OscConfig+0x5e>
 8003524:	4b8c      	ldr	r3, [pc, #560]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800352c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003530:	d10b      	bne.n	800354a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003532:	4b89      	ldr	r3, [pc, #548]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d06c      	beq.n	8003618 <HAL_RCC_OscConfig+0x12c>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d168      	bne.n	8003618 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e24c      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003552:	d106      	bne.n	8003562 <HAL_RCC_OscConfig+0x76>
 8003554:	4b80      	ldr	r3, [pc, #512]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4a7f      	ldr	r2, [pc, #508]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 800355a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800355e:	6013      	str	r3, [r2, #0]
 8003560:	e02e      	b.n	80035c0 <HAL_RCC_OscConfig+0xd4>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b00      	cmp	r3, #0
 8003568:	d10c      	bne.n	8003584 <HAL_RCC_OscConfig+0x98>
 800356a:	4b7b      	ldr	r3, [pc, #492]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a7a      	ldr	r2, [pc, #488]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003570:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003574:	6013      	str	r3, [r2, #0]
 8003576:	4b78      	ldr	r3, [pc, #480]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a77      	ldr	r2, [pc, #476]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 800357c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	e01d      	b.n	80035c0 <HAL_RCC_OscConfig+0xd4>
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800358c:	d10c      	bne.n	80035a8 <HAL_RCC_OscConfig+0xbc>
 800358e:	4b72      	ldr	r3, [pc, #456]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	4a71      	ldr	r2, [pc, #452]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003598:	6013      	str	r3, [r2, #0]
 800359a:	4b6f      	ldr	r3, [pc, #444]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a6e      	ldr	r2, [pc, #440]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80035a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035a4:	6013      	str	r3, [r2, #0]
 80035a6:	e00b      	b.n	80035c0 <HAL_RCC_OscConfig+0xd4>
 80035a8:	4b6b      	ldr	r3, [pc, #428]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a6a      	ldr	r2, [pc, #424]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80035ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035b2:	6013      	str	r3, [r2, #0]
 80035b4:	4b68      	ldr	r3, [pc, #416]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4a67      	ldr	r2, [pc, #412]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80035ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80035be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	685b      	ldr	r3, [r3, #4]
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d013      	beq.n	80035f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035c8:	f7fe fcac 	bl	8001f24 <HAL_GetTick>
 80035cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035ce:	e008      	b.n	80035e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d0:	f7fe fca8 	bl	8001f24 <HAL_GetTick>
 80035d4:	4602      	mov	r2, r0
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	1ad3      	subs	r3, r2, r3
 80035da:	2b64      	cmp	r3, #100	; 0x64
 80035dc:	d901      	bls.n	80035e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80035de:	2303      	movs	r3, #3
 80035e0:	e200      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035e2:	4b5d      	ldr	r3, [pc, #372]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d0f0      	beq.n	80035d0 <HAL_RCC_OscConfig+0xe4>
 80035ee:	e014      	b.n	800361a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035f0:	f7fe fc98 	bl	8001f24 <HAL_GetTick>
 80035f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035f6:	e008      	b.n	800360a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035f8:	f7fe fc94 	bl	8001f24 <HAL_GetTick>
 80035fc:	4602      	mov	r2, r0
 80035fe:	693b      	ldr	r3, [r7, #16]
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	2b64      	cmp	r3, #100	; 0x64
 8003604:	d901      	bls.n	800360a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003606:	2303      	movs	r3, #3
 8003608:	e1ec      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800360a:	4b53      	ldr	r3, [pc, #332]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d1f0      	bne.n	80035f8 <HAL_RCC_OscConfig+0x10c>
 8003616:	e000      	b.n	800361a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003618:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0302 	and.w	r3, r3, #2
 8003622:	2b00      	cmp	r3, #0
 8003624:	d063      	beq.n	80036ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003626:	4b4c      	ldr	r3, [pc, #304]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f003 030c 	and.w	r3, r3, #12
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00b      	beq.n	800364a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003632:	4b49      	ldr	r3, [pc, #292]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003634:	685b      	ldr	r3, [r3, #4]
 8003636:	f003 030c 	and.w	r3, r3, #12
 800363a:	2b08      	cmp	r3, #8
 800363c:	d11c      	bne.n	8003678 <HAL_RCC_OscConfig+0x18c>
 800363e:	4b46      	ldr	r3, [pc, #280]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d116      	bne.n	8003678 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800364a:	4b43      	ldr	r3, [pc, #268]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 0302 	and.w	r3, r3, #2
 8003652:	2b00      	cmp	r3, #0
 8003654:	d005      	beq.n	8003662 <HAL_RCC_OscConfig+0x176>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	691b      	ldr	r3, [r3, #16]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d001      	beq.n	8003662 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e1c0      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003662:	4b3d      	ldr	r3, [pc, #244]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	695b      	ldr	r3, [r3, #20]
 800366e:	00db      	lsls	r3, r3, #3
 8003670:	4939      	ldr	r1, [pc, #228]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003672:	4313      	orrs	r3, r2
 8003674:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003676:	e03a      	b.n	80036ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	691b      	ldr	r3, [r3, #16]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d020      	beq.n	80036c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003680:	4b36      	ldr	r3, [pc, #216]	; (800375c <HAL_RCC_OscConfig+0x270>)
 8003682:	2201      	movs	r2, #1
 8003684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003686:	f7fe fc4d 	bl	8001f24 <HAL_GetTick>
 800368a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800368c:	e008      	b.n	80036a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800368e:	f7fe fc49 	bl	8001f24 <HAL_GetTick>
 8003692:	4602      	mov	r2, r0
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	1ad3      	subs	r3, r2, r3
 8003698:	2b02      	cmp	r3, #2
 800369a:	d901      	bls.n	80036a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e1a1      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036a0:	4b2d      	ldr	r3, [pc, #180]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0302 	and.w	r3, r3, #2
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d0f0      	beq.n	800368e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80036ac:	4b2a      	ldr	r3, [pc, #168]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	695b      	ldr	r3, [r3, #20]
 80036b8:	00db      	lsls	r3, r3, #3
 80036ba:	4927      	ldr	r1, [pc, #156]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80036bc:	4313      	orrs	r3, r2
 80036be:	600b      	str	r3, [r1, #0]
 80036c0:	e015      	b.n	80036ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036c2:	4b26      	ldr	r3, [pc, #152]	; (800375c <HAL_RCC_OscConfig+0x270>)
 80036c4:	2200      	movs	r2, #0
 80036c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036c8:	f7fe fc2c 	bl	8001f24 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036d0:	f7fe fc28 	bl	8001f24 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e180      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036e2:	4b1d      	ldr	r3, [pc, #116]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1f0      	bne.n	80036d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f003 0308 	and.w	r3, r3, #8
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d03a      	beq.n	8003770 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d019      	beq.n	8003736 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003702:	4b17      	ldr	r3, [pc, #92]	; (8003760 <HAL_RCC_OscConfig+0x274>)
 8003704:	2201      	movs	r2, #1
 8003706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003708:	f7fe fc0c 	bl	8001f24 <HAL_GetTick>
 800370c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800370e:	e008      	b.n	8003722 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003710:	f7fe fc08 	bl	8001f24 <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	693b      	ldr	r3, [r7, #16]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	2b02      	cmp	r3, #2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e160      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003722:	4b0d      	ldr	r3, [pc, #52]	; (8003758 <HAL_RCC_OscConfig+0x26c>)
 8003724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d0f0      	beq.n	8003710 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800372e:	2001      	movs	r0, #1
 8003730:	f000 faf4 	bl	8003d1c <RCC_Delay>
 8003734:	e01c      	b.n	8003770 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003736:	4b0a      	ldr	r3, [pc, #40]	; (8003760 <HAL_RCC_OscConfig+0x274>)
 8003738:	2200      	movs	r2, #0
 800373a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800373c:	f7fe fbf2 	bl	8001f24 <HAL_GetTick>
 8003740:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003742:	e00f      	b.n	8003764 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003744:	f7fe fbee 	bl	8001f24 <HAL_GetTick>
 8003748:	4602      	mov	r2, r0
 800374a:	693b      	ldr	r3, [r7, #16]
 800374c:	1ad3      	subs	r3, r2, r3
 800374e:	2b02      	cmp	r3, #2
 8003750:	d908      	bls.n	8003764 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003752:	2303      	movs	r3, #3
 8003754:	e146      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
 8003756:	bf00      	nop
 8003758:	40021000 	.word	0x40021000
 800375c:	42420000 	.word	0x42420000
 8003760:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003764:	4b92      	ldr	r3, [pc, #584]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d1e9      	bne.n	8003744 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f003 0304 	and.w	r3, r3, #4
 8003778:	2b00      	cmp	r3, #0
 800377a:	f000 80a6 	beq.w	80038ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800377e:	2300      	movs	r3, #0
 8003780:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003782:	4b8b      	ldr	r3, [pc, #556]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003784:	69db      	ldr	r3, [r3, #28]
 8003786:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800378a:	2b00      	cmp	r3, #0
 800378c:	d10d      	bne.n	80037aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800378e:	4b88      	ldr	r3, [pc, #544]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003790:	69db      	ldr	r3, [r3, #28]
 8003792:	4a87      	ldr	r2, [pc, #540]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003794:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003798:	61d3      	str	r3, [r2, #28]
 800379a:	4b85      	ldr	r3, [pc, #532]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 800379c:	69db      	ldr	r3, [r3, #28]
 800379e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037a2:	60bb      	str	r3, [r7, #8]
 80037a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037a6:	2301      	movs	r3, #1
 80037a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037aa:	4b82      	ldr	r3, [pc, #520]	; (80039b4 <HAL_RCC_OscConfig+0x4c8>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d118      	bne.n	80037e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037b6:	4b7f      	ldr	r3, [pc, #508]	; (80039b4 <HAL_RCC_OscConfig+0x4c8>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4a7e      	ldr	r2, [pc, #504]	; (80039b4 <HAL_RCC_OscConfig+0x4c8>)
 80037bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037c2:	f7fe fbaf 	bl	8001f24 <HAL_GetTick>
 80037c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037c8:	e008      	b.n	80037dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037ca:	f7fe fbab 	bl	8001f24 <HAL_GetTick>
 80037ce:	4602      	mov	r2, r0
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	1ad3      	subs	r3, r2, r3
 80037d4:	2b64      	cmp	r3, #100	; 0x64
 80037d6:	d901      	bls.n	80037dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80037d8:	2303      	movs	r3, #3
 80037da:	e103      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037dc:	4b75      	ldr	r3, [pc, #468]	; (80039b4 <HAL_RCC_OscConfig+0x4c8>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d0f0      	beq.n	80037ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d106      	bne.n	80037fe <HAL_RCC_OscConfig+0x312>
 80037f0:	4b6f      	ldr	r3, [pc, #444]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 80037f2:	6a1b      	ldr	r3, [r3, #32]
 80037f4:	4a6e      	ldr	r2, [pc, #440]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 80037f6:	f043 0301 	orr.w	r3, r3, #1
 80037fa:	6213      	str	r3, [r2, #32]
 80037fc:	e02d      	b.n	800385a <HAL_RCC_OscConfig+0x36e>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	68db      	ldr	r3, [r3, #12]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d10c      	bne.n	8003820 <HAL_RCC_OscConfig+0x334>
 8003806:	4b6a      	ldr	r3, [pc, #424]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	4a69      	ldr	r2, [pc, #420]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 800380c:	f023 0301 	bic.w	r3, r3, #1
 8003810:	6213      	str	r3, [r2, #32]
 8003812:	4b67      	ldr	r3, [pc, #412]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003814:	6a1b      	ldr	r3, [r3, #32]
 8003816:	4a66      	ldr	r2, [pc, #408]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003818:	f023 0304 	bic.w	r3, r3, #4
 800381c:	6213      	str	r3, [r2, #32]
 800381e:	e01c      	b.n	800385a <HAL_RCC_OscConfig+0x36e>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	2b05      	cmp	r3, #5
 8003826:	d10c      	bne.n	8003842 <HAL_RCC_OscConfig+0x356>
 8003828:	4b61      	ldr	r3, [pc, #388]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 800382a:	6a1b      	ldr	r3, [r3, #32]
 800382c:	4a60      	ldr	r2, [pc, #384]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 800382e:	f043 0304 	orr.w	r3, r3, #4
 8003832:	6213      	str	r3, [r2, #32]
 8003834:	4b5e      	ldr	r3, [pc, #376]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	4a5d      	ldr	r2, [pc, #372]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 800383a:	f043 0301 	orr.w	r3, r3, #1
 800383e:	6213      	str	r3, [r2, #32]
 8003840:	e00b      	b.n	800385a <HAL_RCC_OscConfig+0x36e>
 8003842:	4b5b      	ldr	r3, [pc, #364]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003844:	6a1b      	ldr	r3, [r3, #32]
 8003846:	4a5a      	ldr	r2, [pc, #360]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003848:	f023 0301 	bic.w	r3, r3, #1
 800384c:	6213      	str	r3, [r2, #32]
 800384e:	4b58      	ldr	r3, [pc, #352]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	4a57      	ldr	r2, [pc, #348]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003854:	f023 0304 	bic.w	r3, r3, #4
 8003858:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	68db      	ldr	r3, [r3, #12]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d015      	beq.n	800388e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003862:	f7fe fb5f 	bl	8001f24 <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003868:	e00a      	b.n	8003880 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800386a:	f7fe fb5b 	bl	8001f24 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	f241 3288 	movw	r2, #5000	; 0x1388
 8003878:	4293      	cmp	r3, r2
 800387a:	d901      	bls.n	8003880 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e0b1      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003880:	4b4b      	ldr	r3, [pc, #300]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003882:	6a1b      	ldr	r3, [r3, #32]
 8003884:	f003 0302 	and.w	r3, r3, #2
 8003888:	2b00      	cmp	r3, #0
 800388a:	d0ee      	beq.n	800386a <HAL_RCC_OscConfig+0x37e>
 800388c:	e014      	b.n	80038b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800388e:	f7fe fb49 	bl	8001f24 <HAL_GetTick>
 8003892:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003894:	e00a      	b.n	80038ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003896:	f7fe fb45 	bl	8001f24 <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d901      	bls.n	80038ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80038a8:	2303      	movs	r3, #3
 80038aa:	e09b      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80038ac:	4b40      	ldr	r3, [pc, #256]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 80038ae:	6a1b      	ldr	r3, [r3, #32]
 80038b0:	f003 0302 	and.w	r3, r3, #2
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d1ee      	bne.n	8003896 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038b8:	7dfb      	ldrb	r3, [r7, #23]
 80038ba:	2b01      	cmp	r3, #1
 80038bc:	d105      	bne.n	80038ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038be:	4b3c      	ldr	r3, [pc, #240]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	4a3b      	ldr	r2, [pc, #236]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 80038c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f000 8087 	beq.w	80039e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80038d4:	4b36      	ldr	r3, [pc, #216]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 80038d6:	685b      	ldr	r3, [r3, #4]
 80038d8:	f003 030c 	and.w	r3, r3, #12
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d061      	beq.n	80039a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	69db      	ldr	r3, [r3, #28]
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d146      	bne.n	8003976 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80038e8:	4b33      	ldr	r3, [pc, #204]	; (80039b8 <HAL_RCC_OscConfig+0x4cc>)
 80038ea:	2200      	movs	r2, #0
 80038ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038ee:	f7fe fb19 	bl	8001f24 <HAL_GetTick>
 80038f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80038f4:	e008      	b.n	8003908 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038f6:	f7fe fb15 	bl	8001f24 <HAL_GetTick>
 80038fa:	4602      	mov	r2, r0
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	1ad3      	subs	r3, r2, r3
 8003900:	2b02      	cmp	r3, #2
 8003902:	d901      	bls.n	8003908 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003904:	2303      	movs	r3, #3
 8003906:	e06d      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003908:	4b29      	ldr	r3, [pc, #164]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d1f0      	bne.n	80038f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800391c:	d108      	bne.n	8003930 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800391e:	4b24      	ldr	r3, [pc, #144]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	4921      	ldr	r1, [pc, #132]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 800392c:	4313      	orrs	r3, r2
 800392e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003930:	4b1f      	ldr	r3, [pc, #124]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6a19      	ldr	r1, [r3, #32]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003940:	430b      	orrs	r3, r1
 8003942:	491b      	ldr	r1, [pc, #108]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003944:	4313      	orrs	r3, r2
 8003946:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003948:	4b1b      	ldr	r3, [pc, #108]	; (80039b8 <HAL_RCC_OscConfig+0x4cc>)
 800394a:	2201      	movs	r2, #1
 800394c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800394e:	f7fe fae9 	bl	8001f24 <HAL_GetTick>
 8003952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003954:	e008      	b.n	8003968 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003956:	f7fe fae5 	bl	8001f24 <HAL_GetTick>
 800395a:	4602      	mov	r2, r0
 800395c:	693b      	ldr	r3, [r7, #16]
 800395e:	1ad3      	subs	r3, r2, r3
 8003960:	2b02      	cmp	r3, #2
 8003962:	d901      	bls.n	8003968 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003964:	2303      	movs	r3, #3
 8003966:	e03d      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003968:	4b11      	ldr	r3, [pc, #68]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d0f0      	beq.n	8003956 <HAL_RCC_OscConfig+0x46a>
 8003974:	e035      	b.n	80039e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003976:	4b10      	ldr	r3, [pc, #64]	; (80039b8 <HAL_RCC_OscConfig+0x4cc>)
 8003978:	2200      	movs	r2, #0
 800397a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800397c:	f7fe fad2 	bl	8001f24 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003982:	e008      	b.n	8003996 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003984:	f7fe face 	bl	8001f24 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d901      	bls.n	8003996 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003992:	2303      	movs	r3, #3
 8003994:	e026      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003996:	4b06      	ldr	r3, [pc, #24]	; (80039b0 <HAL_RCC_OscConfig+0x4c4>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d1f0      	bne.n	8003984 <HAL_RCC_OscConfig+0x498>
 80039a2:	e01e      	b.n	80039e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	69db      	ldr	r3, [r3, #28]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d107      	bne.n	80039bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80039ac:	2301      	movs	r3, #1
 80039ae:	e019      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
 80039b0:	40021000 	.word	0x40021000
 80039b4:	40007000 	.word	0x40007000
 80039b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80039bc:	4b0b      	ldr	r3, [pc, #44]	; (80039ec <HAL_RCC_OscConfig+0x500>)
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	429a      	cmp	r2, r3
 80039ce:	d106      	bne.n	80039de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80039da:	429a      	cmp	r2, r3
 80039dc:	d001      	beq.n	80039e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e000      	b.n	80039e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80039e2:	2300      	movs	r3, #0
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	3718      	adds	r7, #24
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}
 80039ec:	40021000 	.word	0x40021000

080039f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b084      	sub	sp, #16
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d101      	bne.n	8003a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e0d0      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003a04:	4b6a      	ldr	r3, [pc, #424]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f003 0307 	and.w	r3, r3, #7
 8003a0c:	683a      	ldr	r2, [r7, #0]
 8003a0e:	429a      	cmp	r2, r3
 8003a10:	d910      	bls.n	8003a34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a12:	4b67      	ldr	r3, [pc, #412]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f023 0207 	bic.w	r2, r3, #7
 8003a1a:	4965      	ldr	r1, [pc, #404]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a1c:	683b      	ldr	r3, [r7, #0]
 8003a1e:	4313      	orrs	r3, r2
 8003a20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a22:	4b63      	ldr	r3, [pc, #396]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f003 0307 	and.w	r3, r3, #7
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	429a      	cmp	r2, r3
 8003a2e:	d001      	beq.n	8003a34 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003a30:	2301      	movs	r3, #1
 8003a32:	e0b8      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 0302 	and.w	r3, r3, #2
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d020      	beq.n	8003a82 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0304 	and.w	r3, r3, #4
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d005      	beq.n	8003a58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a4c:	4b59      	ldr	r3, [pc, #356]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a4e:	685b      	ldr	r3, [r3, #4]
 8003a50:	4a58      	ldr	r2, [pc, #352]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a52:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003a56:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0308 	and.w	r3, r3, #8
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d005      	beq.n	8003a70 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003a64:	4b53      	ldr	r3, [pc, #332]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a66:	685b      	ldr	r3, [r3, #4]
 8003a68:	4a52      	ldr	r2, [pc, #328]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a6a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003a6e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a70:	4b50      	ldr	r3, [pc, #320]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	494d      	ldr	r1, [pc, #308]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0301 	and.w	r3, r3, #1
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d040      	beq.n	8003b10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d107      	bne.n	8003aa6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a96:	4b47      	ldr	r3, [pc, #284]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d115      	bne.n	8003ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e07f      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2b02      	cmp	r3, #2
 8003aac:	d107      	bne.n	8003abe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aae:	4b41      	ldr	r3, [pc, #260]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d109      	bne.n	8003ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e073      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003abe:	4b3d      	ldr	r3, [pc, #244]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d101      	bne.n	8003ace <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	e06b      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003ace:	4b39      	ldr	r3, [pc, #228]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f023 0203 	bic.w	r2, r3, #3
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	4936      	ldr	r1, [pc, #216]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ae0:	f7fe fa20 	bl	8001f24 <HAL_GetTick>
 8003ae4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ae6:	e00a      	b.n	8003afe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ae8:	f7fe fa1c 	bl	8001f24 <HAL_GetTick>
 8003aec:	4602      	mov	r2, r0
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	1ad3      	subs	r3, r2, r3
 8003af2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e053      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003afe:	4b2d      	ldr	r3, [pc, #180]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	f003 020c 	and.w	r2, r3, #12
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	009b      	lsls	r3, r3, #2
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d1eb      	bne.n	8003ae8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003b10:	4b27      	ldr	r3, [pc, #156]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f003 0307 	and.w	r3, r3, #7
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d210      	bcs.n	8003b40 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b1e:	4b24      	ldr	r3, [pc, #144]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f023 0207 	bic.w	r2, r3, #7
 8003b26:	4922      	ldr	r1, [pc, #136]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	4313      	orrs	r3, r2
 8003b2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b2e:	4b20      	ldr	r3, [pc, #128]	; (8003bb0 <HAL_RCC_ClockConfig+0x1c0>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	683a      	ldr	r2, [r7, #0]
 8003b38:	429a      	cmp	r2, r3
 8003b3a:	d001      	beq.n	8003b40 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e032      	b.n	8003ba6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f003 0304 	and.w	r3, r3, #4
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d008      	beq.n	8003b5e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b4c:	4b19      	ldr	r3, [pc, #100]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	68db      	ldr	r3, [r3, #12]
 8003b58:	4916      	ldr	r1, [pc, #88]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0308 	and.w	r3, r3, #8
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d009      	beq.n	8003b7e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003b6a:	4b12      	ldr	r3, [pc, #72]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	00db      	lsls	r3, r3, #3
 8003b78:	490e      	ldr	r1, [pc, #56]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003b7e:	f000 f821 	bl	8003bc4 <HAL_RCC_GetSysClockFreq>
 8003b82:	4602      	mov	r2, r0
 8003b84:	4b0b      	ldr	r3, [pc, #44]	; (8003bb4 <HAL_RCC_ClockConfig+0x1c4>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	091b      	lsrs	r3, r3, #4
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	490a      	ldr	r1, [pc, #40]	; (8003bb8 <HAL_RCC_ClockConfig+0x1c8>)
 8003b90:	5ccb      	ldrb	r3, [r1, r3]
 8003b92:	fa22 f303 	lsr.w	r3, r2, r3
 8003b96:	4a09      	ldr	r2, [pc, #36]	; (8003bbc <HAL_RCC_ClockConfig+0x1cc>)
 8003b98:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003b9a:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <HAL_RCC_ClockConfig+0x1d0>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	f7fe f8e0 	bl	8001d64 <HAL_InitTick>

  return HAL_OK;
 8003ba4:	2300      	movs	r3, #0
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3710      	adds	r7, #16
 8003baa:	46bd      	mov	sp, r7
 8003bac:	bd80      	pop	{r7, pc}
 8003bae:	bf00      	nop
 8003bb0:	40022000 	.word	0x40022000
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	080062d0 	.word	0x080062d0
 8003bbc:	20000004 	.word	0x20000004
 8003bc0:	20000008 	.word	0x20000008

08003bc4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003bc4:	b490      	push	{r4, r7}
 8003bc6:	b08a      	sub	sp, #40	; 0x28
 8003bc8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003bca:	4b29      	ldr	r3, [pc, #164]	; (8003c70 <HAL_RCC_GetSysClockFreq+0xac>)
 8003bcc:	1d3c      	adds	r4, r7, #4
 8003bce:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bd0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003bd4:	f240 2301 	movw	r3, #513	; 0x201
 8003bd8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	61fb      	str	r3, [r7, #28]
 8003bde:	2300      	movs	r3, #0
 8003be0:	61bb      	str	r3, [r7, #24]
 8003be2:	2300      	movs	r3, #0
 8003be4:	627b      	str	r3, [r7, #36]	; 0x24
 8003be6:	2300      	movs	r3, #0
 8003be8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003bea:	2300      	movs	r3, #0
 8003bec:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003bee:	4b21      	ldr	r3, [pc, #132]	; (8003c74 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003bf0:	685b      	ldr	r3, [r3, #4]
 8003bf2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	f003 030c 	and.w	r3, r3, #12
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d002      	beq.n	8003c04 <HAL_RCC_GetSysClockFreq+0x40>
 8003bfe:	2b08      	cmp	r3, #8
 8003c00:	d003      	beq.n	8003c0a <HAL_RCC_GetSysClockFreq+0x46>
 8003c02:	e02b      	b.n	8003c5c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003c04:	4b1c      	ldr	r3, [pc, #112]	; (8003c78 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003c06:	623b      	str	r3, [r7, #32]
      break;
 8003c08:	e02b      	b.n	8003c62 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003c0a:	69fb      	ldr	r3, [r7, #28]
 8003c0c:	0c9b      	lsrs	r3, r3, #18
 8003c0e:	f003 030f 	and.w	r3, r3, #15
 8003c12:	3328      	adds	r3, #40	; 0x28
 8003c14:	443b      	add	r3, r7
 8003c16:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003c1a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003c1c:	69fb      	ldr	r3, [r7, #28]
 8003c1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d012      	beq.n	8003c4c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003c26:	4b13      	ldr	r3, [pc, #76]	; (8003c74 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	0c5b      	lsrs	r3, r3, #17
 8003c2c:	f003 0301 	and.w	r3, r3, #1
 8003c30:	3328      	adds	r3, #40	; 0x28
 8003c32:	443b      	add	r3, r7
 8003c34:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003c38:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003c3a:	697b      	ldr	r3, [r7, #20]
 8003c3c:	4a0e      	ldr	r2, [pc, #56]	; (8003c78 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003c3e:	fb03 f202 	mul.w	r2, r3, r2
 8003c42:	69bb      	ldr	r3, [r7, #24]
 8003c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c48:	627b      	str	r3, [r7, #36]	; 0x24
 8003c4a:	e004      	b.n	8003c56 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003c4c:	697b      	ldr	r3, [r7, #20]
 8003c4e:	4a0b      	ldr	r2, [pc, #44]	; (8003c7c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003c50:	fb02 f303 	mul.w	r3, r2, r3
 8003c54:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	623b      	str	r3, [r7, #32]
      break;
 8003c5a:	e002      	b.n	8003c62 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003c5c:	4b06      	ldr	r3, [pc, #24]	; (8003c78 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003c5e:	623b      	str	r3, [r7, #32]
      break;
 8003c60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c62:	6a3b      	ldr	r3, [r7, #32]
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3728      	adds	r7, #40	; 0x28
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bc90      	pop	{r4, r7}
 8003c6c:	4770      	bx	lr
 8003c6e:	bf00      	nop
 8003c70:	080062b8 	.word	0x080062b8
 8003c74:	40021000 	.word	0x40021000
 8003c78:	007a1200 	.word	0x007a1200
 8003c7c:	003d0900 	.word	0x003d0900

08003c80 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c80:	b480      	push	{r7}
 8003c82:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c84:	4b02      	ldr	r3, [pc, #8]	; (8003c90 <HAL_RCC_GetHCLKFreq+0x10>)
 8003c86:	681b      	ldr	r3, [r3, #0]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	46bd      	mov	sp, r7
 8003c8c:	bc80      	pop	{r7}
 8003c8e:	4770      	bx	lr
 8003c90:	20000004 	.word	0x20000004

08003c94 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003c98:	f7ff fff2 	bl	8003c80 <HAL_RCC_GetHCLKFreq>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	4b05      	ldr	r3, [pc, #20]	; (8003cb4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	0a1b      	lsrs	r3, r3, #8
 8003ca4:	f003 0307 	and.w	r3, r3, #7
 8003ca8:	4903      	ldr	r1, [pc, #12]	; (8003cb8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003caa:	5ccb      	ldrb	r3, [r1, r3]
 8003cac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	bd80      	pop	{r7, pc}
 8003cb4:	40021000 	.word	0x40021000
 8003cb8:	080062e0 	.word	0x080062e0

08003cbc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	b083      	sub	sp, #12
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
 8003cc4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	220f      	movs	r2, #15
 8003cca:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003ccc:	4b11      	ldr	r3, [pc, #68]	; (8003d14 <HAL_RCC_GetClockConfig+0x58>)
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f003 0203 	and.w	r2, r3, #3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003cd8:	4b0e      	ldr	r3, [pc, #56]	; (8003d14 <HAL_RCC_GetClockConfig+0x58>)
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003ce4:	4b0b      	ldr	r3, [pc, #44]	; (8003d14 <HAL_RCC_GetClockConfig+0x58>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003cf0:	4b08      	ldr	r3, [pc, #32]	; (8003d14 <HAL_RCC_GetClockConfig+0x58>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	08db      	lsrs	r3, r3, #3
 8003cf6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003cfe:	4b06      	ldr	r3, [pc, #24]	; (8003d18 <HAL_RCC_GetClockConfig+0x5c>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 0207 	and.w	r2, r3, #7
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003d0a:	bf00      	nop
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	bc80      	pop	{r7}
 8003d12:	4770      	bx	lr
 8003d14:	40021000 	.word	0x40021000
 8003d18:	40022000 	.word	0x40022000

08003d1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b085      	sub	sp, #20
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003d24:	4b0a      	ldr	r3, [pc, #40]	; (8003d50 <RCC_Delay+0x34>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a0a      	ldr	r2, [pc, #40]	; (8003d54 <RCC_Delay+0x38>)
 8003d2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d2e:	0a5b      	lsrs	r3, r3, #9
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	fb02 f303 	mul.w	r3, r2, r3
 8003d36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003d38:	bf00      	nop
  }
  while (Delay --);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	1e5a      	subs	r2, r3, #1
 8003d3e:	60fa      	str	r2, [r7, #12]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d1f9      	bne.n	8003d38 <RCC_Delay+0x1c>
}
 8003d44:	bf00      	nop
 8003d46:	bf00      	nop
 8003d48:	3714      	adds	r7, #20
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bc80      	pop	{r7}
 8003d4e:	4770      	bx	lr
 8003d50:	20000004 	.word	0x20000004
 8003d54:	10624dd3 	.word	0x10624dd3

08003d58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b082      	sub	sp, #8
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d101      	bne.n	8003d6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d66:	2301      	movs	r3, #1
 8003d68:	e041      	b.n	8003dee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d70:	b2db      	uxtb	r3, r3
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d106      	bne.n	8003d84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d7e:	6878      	ldr	r0, [r7, #4]
 8003d80:	f7fd ff82 	bl	8001c88 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2202      	movs	r2, #2
 8003d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	3304      	adds	r3, #4
 8003d94:	4619      	mov	r1, r3
 8003d96:	4610      	mov	r0, r2
 8003d98:	f000 fc9e 	bl	80046d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2201      	movs	r2, #1
 8003da0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	2201      	movs	r2, #1
 8003da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2201      	movs	r2, #1
 8003db0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3708      	adds	r7, #8
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
	...

08003df8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003df8:	b480      	push	{r7}
 8003dfa:	b085      	sub	sp, #20
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e06:	b2db      	uxtb	r3, r3
 8003e08:	2b01      	cmp	r3, #1
 8003e0a:	d001      	beq.n	8003e10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	e03a      	b.n	8003e86 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	68da      	ldr	r2, [r3, #12]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0201 	orr.w	r2, r2, #1
 8003e26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a18      	ldr	r2, [pc, #96]	; (8003e90 <HAL_TIM_Base_Start_IT+0x98>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d00e      	beq.n	8003e50 <HAL_TIM_Base_Start_IT+0x58>
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e3a:	d009      	beq.n	8003e50 <HAL_TIM_Base_Start_IT+0x58>
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a14      	ldr	r2, [pc, #80]	; (8003e94 <HAL_TIM_Base_Start_IT+0x9c>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d004      	beq.n	8003e50 <HAL_TIM_Base_Start_IT+0x58>
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a13      	ldr	r2, [pc, #76]	; (8003e98 <HAL_TIM_Base_Start_IT+0xa0>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d111      	bne.n	8003e74 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2b06      	cmp	r3, #6
 8003e60:	d010      	beq.n	8003e84 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f042 0201 	orr.w	r2, r2, #1
 8003e70:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e72:	e007      	b.n	8003e84 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f042 0201 	orr.w	r2, r2, #1
 8003e82:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3714      	adds	r7, #20
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bc80      	pop	{r7}
 8003e8e:	4770      	bx	lr
 8003e90:	40012c00 	.word	0x40012c00
 8003e94:	40000400 	.word	0x40000400
 8003e98:	40000800 	.word	0x40000800

08003e9c <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003e9c:	b580      	push	{r7, lr}
 8003e9e:	b082      	sub	sp, #8
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d101      	bne.n	8003eae <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e041      	b.n	8003f32 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d106      	bne.n	8003ec8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f000 f839 	bl	8003f3a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2202      	movs	r2, #2
 8003ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	3304      	adds	r3, #4
 8003ed8:	4619      	mov	r1, r3
 8003eda:	4610      	mov	r0, r2
 8003edc:	f000 fbfc 	bl	80046d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2201      	movs	r2, #1
 8003ef4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2201      	movs	r2, #1
 8003efc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2201      	movs	r2, #1
 8003f04:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2201      	movs	r2, #1
 8003f14:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	2201      	movs	r2, #1
 8003f1c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2201      	movs	r2, #1
 8003f24:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f30:	2300      	movs	r3, #0
}
 8003f32:	4618      	mov	r0, r3
 8003f34:	3708      	adds	r7, #8
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bd80      	pop	{r7, pc}

08003f3a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b083      	sub	sp, #12
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bc80      	pop	{r7}
 8003f4a:	4770      	bx	lr

08003f4c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003f56:	683b      	ldr	r3, [r7, #0]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d104      	bne.n	8003f66 <HAL_TIM_IC_Start_IT+0x1a>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	e013      	b.n	8003f8e <HAL_TIM_IC_Start_IT+0x42>
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b04      	cmp	r3, #4
 8003f6a:	d104      	bne.n	8003f76 <HAL_TIM_IC_Start_IT+0x2a>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003f72:	b2db      	uxtb	r3, r3
 8003f74:	e00b      	b.n	8003f8e <HAL_TIM_IC_Start_IT+0x42>
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	d104      	bne.n	8003f86 <HAL_TIM_IC_Start_IT+0x3a>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003f82:	b2db      	uxtb	r3, r3
 8003f84:	e003      	b.n	8003f8e <HAL_TIM_IC_Start_IT+0x42>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d104      	bne.n	8003fa0 <HAL_TIM_IC_Start_IT+0x54>
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003f9c:	b2db      	uxtb	r3, r3
 8003f9e:	e013      	b.n	8003fc8 <HAL_TIM_IC_Start_IT+0x7c>
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	d104      	bne.n	8003fb0 <HAL_TIM_IC_Start_IT+0x64>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	e00b      	b.n	8003fc8 <HAL_TIM_IC_Start_IT+0x7c>
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	2b08      	cmp	r3, #8
 8003fb4:	d104      	bne.n	8003fc0 <HAL_TIM_IC_Start_IT+0x74>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003fbc:	b2db      	uxtb	r3, r3
 8003fbe:	e003      	b.n	8003fc8 <HAL_TIM_IC_Start_IT+0x7c>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003fca:	7bfb      	ldrb	r3, [r7, #15]
 8003fcc:	2b01      	cmp	r3, #1
 8003fce:	d102      	bne.n	8003fd6 <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003fd0:	7bbb      	ldrb	r3, [r7, #14]
 8003fd2:	2b01      	cmp	r3, #1
 8003fd4:	d001      	beq.n	8003fda <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8003fd6:	2301      	movs	r3, #1
 8003fd8:	e0b3      	b.n	8004142 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003fda:	683b      	ldr	r3, [r7, #0]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d104      	bne.n	8003fea <HAL_TIM_IC_Start_IT+0x9e>
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	2202      	movs	r2, #2
 8003fe4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fe8:	e013      	b.n	8004012 <HAL_TIM_IC_Start_IT+0xc6>
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	2b04      	cmp	r3, #4
 8003fee:	d104      	bne.n	8003ffa <HAL_TIM_IC_Start_IT+0xae>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2202      	movs	r2, #2
 8003ff4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ff8:	e00b      	b.n	8004012 <HAL_TIM_IC_Start_IT+0xc6>
 8003ffa:	683b      	ldr	r3, [r7, #0]
 8003ffc:	2b08      	cmp	r3, #8
 8003ffe:	d104      	bne.n	800400a <HAL_TIM_IC_Start_IT+0xbe>
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2202      	movs	r2, #2
 8004004:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004008:	e003      	b.n	8004012 <HAL_TIM_IC_Start_IT+0xc6>
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2202      	movs	r2, #2
 800400e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d104      	bne.n	8004022 <HAL_TIM_IC_Start_IT+0xd6>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2202      	movs	r2, #2
 800401c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004020:	e013      	b.n	800404a <HAL_TIM_IC_Start_IT+0xfe>
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	2b04      	cmp	r3, #4
 8004026:	d104      	bne.n	8004032 <HAL_TIM_IC_Start_IT+0xe6>
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004030:	e00b      	b.n	800404a <HAL_TIM_IC_Start_IT+0xfe>
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	2b08      	cmp	r3, #8
 8004036:	d104      	bne.n	8004042 <HAL_TIM_IC_Start_IT+0xf6>
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2202      	movs	r2, #2
 800403c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004040:	e003      	b.n	800404a <HAL_TIM_IC_Start_IT+0xfe>
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2202      	movs	r2, #2
 8004046:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	2b0c      	cmp	r3, #12
 800404e:	d841      	bhi.n	80040d4 <HAL_TIM_IC_Start_IT+0x188>
 8004050:	a201      	add	r2, pc, #4	; (adr r2, 8004058 <HAL_TIM_IC_Start_IT+0x10c>)
 8004052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004056:	bf00      	nop
 8004058:	0800408d 	.word	0x0800408d
 800405c:	080040d5 	.word	0x080040d5
 8004060:	080040d5 	.word	0x080040d5
 8004064:	080040d5 	.word	0x080040d5
 8004068:	0800409f 	.word	0x0800409f
 800406c:	080040d5 	.word	0x080040d5
 8004070:	080040d5 	.word	0x080040d5
 8004074:	080040d5 	.word	0x080040d5
 8004078:	080040b1 	.word	0x080040b1
 800407c:	080040d5 	.word	0x080040d5
 8004080:	080040d5 	.word	0x080040d5
 8004084:	080040d5 	.word	0x080040d5
 8004088:	080040c3 	.word	0x080040c3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	68da      	ldr	r2, [r3, #12]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0202 	orr.w	r2, r2, #2
 800409a:	60da      	str	r2, [r3, #12]
      break;
 800409c:	e01b      	b.n	80040d6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68da      	ldr	r2, [r3, #12]
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f042 0204 	orr.w	r2, r2, #4
 80040ac:	60da      	str	r2, [r3, #12]
      break;
 80040ae:	e012      	b.n	80040d6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	68da      	ldr	r2, [r3, #12]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	f042 0208 	orr.w	r2, r2, #8
 80040be:	60da      	str	r2, [r3, #12]
      break;
 80040c0:	e009      	b.n	80040d6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	68da      	ldr	r2, [r3, #12]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f042 0210 	orr.w	r2, r2, #16
 80040d0:	60da      	str	r2, [r3, #12]
      break;
 80040d2:	e000      	b.n	80040d6 <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 80040d4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	2201      	movs	r2, #1
 80040dc:	6839      	ldr	r1, [r7, #0]
 80040de:	4618      	mov	r0, r3
 80040e0:	f000 fcff 	bl	8004ae2 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4a18      	ldr	r2, [pc, #96]	; (800414c <HAL_TIM_IC_Start_IT+0x200>)
 80040ea:	4293      	cmp	r3, r2
 80040ec:	d00e      	beq.n	800410c <HAL_TIM_IC_Start_IT+0x1c0>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040f6:	d009      	beq.n	800410c <HAL_TIM_IC_Start_IT+0x1c0>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a14      	ldr	r2, [pc, #80]	; (8004150 <HAL_TIM_IC_Start_IT+0x204>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d004      	beq.n	800410c <HAL_TIM_IC_Start_IT+0x1c0>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a13      	ldr	r2, [pc, #76]	; (8004154 <HAL_TIM_IC_Start_IT+0x208>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d111      	bne.n	8004130 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f003 0307 	and.w	r3, r3, #7
 8004116:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004118:	68bb      	ldr	r3, [r7, #8]
 800411a:	2b06      	cmp	r3, #6
 800411c:	d010      	beq.n	8004140 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f042 0201 	orr.w	r2, r2, #1
 800412c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800412e:	e007      	b.n	8004140 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	681a      	ldr	r2, [r3, #0]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f042 0201 	orr.w	r2, r2, #1
 800413e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004140:	2300      	movs	r3, #0
}
 8004142:	4618      	mov	r0, r3
 8004144:	3710      	adds	r7, #16
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	40012c00 	.word	0x40012c00
 8004150:	40000400 	.word	0x40000400
 8004154:	40000800 	.word	0x40000800

08004158 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004158:	b580      	push	{r7, lr}
 800415a:	b082      	sub	sp, #8
 800415c:	af00      	add	r7, sp, #0
 800415e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	f003 0302 	and.w	r3, r3, #2
 800416a:	2b02      	cmp	r3, #2
 800416c:	d122      	bne.n	80041b4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
 8004174:	f003 0302 	and.w	r3, r3, #2
 8004178:	2b02      	cmp	r3, #2
 800417a:	d11b      	bne.n	80041b4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f06f 0202 	mvn.w	r2, #2
 8004184:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2201      	movs	r2, #1
 800418a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	699b      	ldr	r3, [r3, #24]
 8004192:	f003 0303 	and.w	r3, r3, #3
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7fc fde4 	bl	8000d68 <HAL_TIM_IC_CaptureCallback>
 80041a0:	e005      	b.n	80041ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 fa7c 	bl	80046a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041a8:	6878      	ldr	r0, [r7, #4]
 80041aa:	f000 fa82 	bl	80046b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	2200      	movs	r2, #0
 80041b2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	691b      	ldr	r3, [r3, #16]
 80041ba:	f003 0304 	and.w	r3, r3, #4
 80041be:	2b04      	cmp	r3, #4
 80041c0:	d122      	bne.n	8004208 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	f003 0304 	and.w	r3, r3, #4
 80041cc:	2b04      	cmp	r3, #4
 80041ce:	d11b      	bne.n	8004208 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f06f 0204 	mvn.w	r2, #4
 80041d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2202      	movs	r2, #2
 80041de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	699b      	ldr	r3, [r3, #24]
 80041e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d003      	beq.n	80041f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80041ee:	6878      	ldr	r0, [r7, #4]
 80041f0:	f7fc fdba 	bl	8000d68 <HAL_TIM_IC_CaptureCallback>
 80041f4:	e005      	b.n	8004202 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 fa52 	bl	80046a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f000 fa58 	bl	80046b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	2200      	movs	r2, #0
 8004206:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	691b      	ldr	r3, [r3, #16]
 800420e:	f003 0308 	and.w	r3, r3, #8
 8004212:	2b08      	cmp	r3, #8
 8004214:	d122      	bne.n	800425c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f003 0308 	and.w	r3, r3, #8
 8004220:	2b08      	cmp	r3, #8
 8004222:	d11b      	bne.n	800425c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	f06f 0208 	mvn.w	r2, #8
 800422c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2204      	movs	r2, #4
 8004232:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	69db      	ldr	r3, [r3, #28]
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d003      	beq.n	800424a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f7fc fd90 	bl	8000d68 <HAL_TIM_IC_CaptureCallback>
 8004248:	e005      	b.n	8004256 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 fa28 	bl	80046a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004250:	6878      	ldr	r0, [r7, #4]
 8004252:	f000 fa2e 	bl	80046b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	f003 0310 	and.w	r3, r3, #16
 8004266:	2b10      	cmp	r3, #16
 8004268:	d122      	bne.n	80042b0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	f003 0310 	and.w	r3, r3, #16
 8004274:	2b10      	cmp	r3, #16
 8004276:	d11b      	bne.n	80042b0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f06f 0210 	mvn.w	r2, #16
 8004280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2208      	movs	r2, #8
 8004286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7fc fd66 	bl	8000d68 <HAL_TIM_IC_CaptureCallback>
 800429c:	e005      	b.n	80042aa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f9fe 	bl	80046a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fa04 	bl	80046b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	691b      	ldr	r3, [r3, #16]
 80042b6:	f003 0301 	and.w	r3, r3, #1
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d10e      	bne.n	80042dc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	68db      	ldr	r3, [r3, #12]
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d107      	bne.n	80042dc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f06f 0201 	mvn.w	r2, #1
 80042d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fd fc32 	bl	8001b40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042e6:	2b80      	cmp	r3, #128	; 0x80
 80042e8:	d10e      	bne.n	8004308 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	68db      	ldr	r3, [r3, #12]
 80042f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042f4:	2b80      	cmp	r3, #128	; 0x80
 80042f6:	d107      	bne.n	8004308 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004300:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 fc79 	bl	8004bfa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004312:	2b40      	cmp	r3, #64	; 0x40
 8004314:	d10e      	bne.n	8004334 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	68db      	ldr	r3, [r3, #12]
 800431c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004320:	2b40      	cmp	r3, #64	; 0x40
 8004322:	d107      	bne.n	8004334 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800432c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800432e:	6878      	ldr	r0, [r7, #4]
 8004330:	f000 f9c8 	bl	80046c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	691b      	ldr	r3, [r3, #16]
 800433a:	f003 0320 	and.w	r3, r3, #32
 800433e:	2b20      	cmp	r3, #32
 8004340:	d10e      	bne.n	8004360 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68db      	ldr	r3, [r3, #12]
 8004348:	f003 0320 	and.w	r3, r3, #32
 800434c:	2b20      	cmp	r3, #32
 800434e:	d107      	bne.n	8004360 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f06f 0220 	mvn.w	r2, #32
 8004358:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f000 fc44 	bl	8004be8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004360:	bf00      	nop
 8004362:	3708      	adds	r7, #8
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800437a:	2b01      	cmp	r3, #1
 800437c:	d101      	bne.n	8004382 <HAL_TIM_IC_ConfigChannel+0x1a>
 800437e:	2302      	movs	r3, #2
 8004380:	e082      	b.n	8004488 <HAL_TIM_IC_ConfigChannel+0x120>
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	2201      	movs	r2, #1
 8004386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d11b      	bne.n	80043c8 <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6818      	ldr	r0, [r3, #0]
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	6819      	ldr	r1, [r3, #0]
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	685a      	ldr	r2, [r3, #4]
 800439c:	68bb      	ldr	r3, [r7, #8]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	f000 f9fc 	bl	800479c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	699a      	ldr	r2, [r3, #24]
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 020c 	bic.w	r2, r2, #12
 80043b2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6999      	ldr	r1, [r3, #24]
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	689a      	ldr	r2, [r3, #8]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	430a      	orrs	r2, r1
 80043c4:	619a      	str	r2, [r3, #24]
 80043c6:	e05a      	b.n	800447e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2b04      	cmp	r3, #4
 80043cc:	d11c      	bne.n	8004408 <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	6818      	ldr	r0, [r3, #0]
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	6819      	ldr	r1, [r3, #0]
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f000 fa65 	bl	80048ac <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	699a      	ldr	r2, [r3, #24]
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80043f0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	6999      	ldr	r1, [r3, #24]
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	689b      	ldr	r3, [r3, #8]
 80043fc:	021a      	lsls	r2, r3, #8
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	430a      	orrs	r2, r1
 8004404:	619a      	str	r2, [r3, #24]
 8004406:	e03a      	b.n	800447e <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b08      	cmp	r3, #8
 800440c:	d11b      	bne.n	8004446 <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	6818      	ldr	r0, [r3, #0]
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	6819      	ldr	r1, [r3, #0]
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	685a      	ldr	r2, [r3, #4]
 800441a:	68bb      	ldr	r3, [r7, #8]
 800441c:	68db      	ldr	r3, [r3, #12]
 800441e:	f000 fab0 	bl	8004982 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	69da      	ldr	r2, [r3, #28]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f022 020c 	bic.w	r2, r2, #12
 8004430:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	69d9      	ldr	r1, [r3, #28]
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	689a      	ldr	r2, [r3, #8]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	430a      	orrs	r2, r1
 8004442:	61da      	str	r2, [r3, #28]
 8004444:	e01b      	b.n	800447e <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6818      	ldr	r0, [r3, #0]
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	6819      	ldr	r1, [r3, #0]
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	685a      	ldr	r2, [r3, #4]
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	68db      	ldr	r3, [r3, #12]
 8004456:	f000 facf 	bl	80049f8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	69da      	ldr	r2, [r3, #28]
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004468:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	69d9      	ldr	r1, [r3, #28]
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	021a      	lsls	r2, r3, #8
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	430a      	orrs	r2, r1
 800447c:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	3710      	adds	r7, #16
 800448c:	46bd      	mov	sp, r7
 800448e:	bd80      	pop	{r7, pc}

08004490 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
 8004498:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d101      	bne.n	80044a8 <HAL_TIM_ConfigClockSource+0x18>
 80044a4:	2302      	movs	r3, #2
 80044a6:	e0b3      	b.n	8004610 <HAL_TIM_ConfigClockSource+0x180>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2202      	movs	r2, #2
 80044b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	689b      	ldr	r3, [r3, #8]
 80044be:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80044c6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80044ce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	68fa      	ldr	r2, [r7, #12]
 80044d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80044d8:	683b      	ldr	r3, [r7, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044e0:	d03e      	beq.n	8004560 <HAL_TIM_ConfigClockSource+0xd0>
 80044e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80044e6:	f200 8087 	bhi.w	80045f8 <HAL_TIM_ConfigClockSource+0x168>
 80044ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044ee:	f000 8085 	beq.w	80045fc <HAL_TIM_ConfigClockSource+0x16c>
 80044f2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044f6:	d87f      	bhi.n	80045f8 <HAL_TIM_ConfigClockSource+0x168>
 80044f8:	2b70      	cmp	r3, #112	; 0x70
 80044fa:	d01a      	beq.n	8004532 <HAL_TIM_ConfigClockSource+0xa2>
 80044fc:	2b70      	cmp	r3, #112	; 0x70
 80044fe:	d87b      	bhi.n	80045f8 <HAL_TIM_ConfigClockSource+0x168>
 8004500:	2b60      	cmp	r3, #96	; 0x60
 8004502:	d050      	beq.n	80045a6 <HAL_TIM_ConfigClockSource+0x116>
 8004504:	2b60      	cmp	r3, #96	; 0x60
 8004506:	d877      	bhi.n	80045f8 <HAL_TIM_ConfigClockSource+0x168>
 8004508:	2b50      	cmp	r3, #80	; 0x50
 800450a:	d03c      	beq.n	8004586 <HAL_TIM_ConfigClockSource+0xf6>
 800450c:	2b50      	cmp	r3, #80	; 0x50
 800450e:	d873      	bhi.n	80045f8 <HAL_TIM_ConfigClockSource+0x168>
 8004510:	2b40      	cmp	r3, #64	; 0x40
 8004512:	d058      	beq.n	80045c6 <HAL_TIM_ConfigClockSource+0x136>
 8004514:	2b40      	cmp	r3, #64	; 0x40
 8004516:	d86f      	bhi.n	80045f8 <HAL_TIM_ConfigClockSource+0x168>
 8004518:	2b30      	cmp	r3, #48	; 0x30
 800451a:	d064      	beq.n	80045e6 <HAL_TIM_ConfigClockSource+0x156>
 800451c:	2b30      	cmp	r3, #48	; 0x30
 800451e:	d86b      	bhi.n	80045f8 <HAL_TIM_ConfigClockSource+0x168>
 8004520:	2b20      	cmp	r3, #32
 8004522:	d060      	beq.n	80045e6 <HAL_TIM_ConfigClockSource+0x156>
 8004524:	2b20      	cmp	r3, #32
 8004526:	d867      	bhi.n	80045f8 <HAL_TIM_ConfigClockSource+0x168>
 8004528:	2b00      	cmp	r3, #0
 800452a:	d05c      	beq.n	80045e6 <HAL_TIM_ConfigClockSource+0x156>
 800452c:	2b10      	cmp	r3, #16
 800452e:	d05a      	beq.n	80045e6 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004530:	e062      	b.n	80045f8 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	6818      	ldr	r0, [r3, #0]
 8004536:	683b      	ldr	r3, [r7, #0]
 8004538:	6899      	ldr	r1, [r3, #8]
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	685a      	ldr	r2, [r3, #4]
 800453e:	683b      	ldr	r3, [r7, #0]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f000 faaf 	bl	8004aa4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004554:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	609a      	str	r2, [r3, #8]
      break;
 800455e:	e04e      	b.n	80045fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6818      	ldr	r0, [r3, #0]
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	6899      	ldr	r1, [r3, #8]
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	f000 fa98 	bl	8004aa4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	689a      	ldr	r2, [r3, #8]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004582:	609a      	str	r2, [r3, #8]
      break;
 8004584:	e03b      	b.n	80045fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6818      	ldr	r0, [r3, #0]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	6859      	ldr	r1, [r3, #4]
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	461a      	mov	r2, r3
 8004594:	f000 f95c 	bl	8004850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	2150      	movs	r1, #80	; 0x50
 800459e:	4618      	mov	r0, r3
 80045a0:	f000 fa66 	bl	8004a70 <TIM_ITRx_SetConfig>
      break;
 80045a4:	e02b      	b.n	80045fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6818      	ldr	r0, [r3, #0]
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	6859      	ldr	r1, [r3, #4]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	68db      	ldr	r3, [r3, #12]
 80045b2:	461a      	mov	r2, r3
 80045b4:	f000 f9b6 	bl	8004924 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2160      	movs	r1, #96	; 0x60
 80045be:	4618      	mov	r0, r3
 80045c0:	f000 fa56 	bl	8004a70 <TIM_ITRx_SetConfig>
      break;
 80045c4:	e01b      	b.n	80045fe <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	6818      	ldr	r0, [r3, #0]
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	6859      	ldr	r1, [r3, #4]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	461a      	mov	r2, r3
 80045d4:	f000 f93c 	bl	8004850 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2140      	movs	r1, #64	; 0x40
 80045de:	4618      	mov	r0, r3
 80045e0:	f000 fa46 	bl	8004a70 <TIM_ITRx_SetConfig>
      break;
 80045e4:	e00b      	b.n	80045fe <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4619      	mov	r1, r3
 80045f0:	4610      	mov	r0, r2
 80045f2:	f000 fa3d 	bl	8004a70 <TIM_ITRx_SetConfig>
        break;
 80045f6:	e002      	b.n	80045fe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80045f8:	bf00      	nop
 80045fa:	e000      	b.n	80045fe <HAL_TIM_ConfigClockSource+0x16e>
      break;
 80045fc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800460e:	2300      	movs	r3, #0
}
 8004610:	4618      	mov	r0, r3
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004618:	b480      	push	{r7}
 800461a:	b085      	sub	sp, #20
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004622:	2300      	movs	r3, #0
 8004624:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	2b0c      	cmp	r3, #12
 800462a:	d831      	bhi.n	8004690 <HAL_TIM_ReadCapturedValue+0x78>
 800462c:	a201      	add	r2, pc, #4	; (adr r2, 8004634 <HAL_TIM_ReadCapturedValue+0x1c>)
 800462e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004632:	bf00      	nop
 8004634:	08004669 	.word	0x08004669
 8004638:	08004691 	.word	0x08004691
 800463c:	08004691 	.word	0x08004691
 8004640:	08004691 	.word	0x08004691
 8004644:	08004673 	.word	0x08004673
 8004648:	08004691 	.word	0x08004691
 800464c:	08004691 	.word	0x08004691
 8004650:	08004691 	.word	0x08004691
 8004654:	0800467d 	.word	0x0800467d
 8004658:	08004691 	.word	0x08004691
 800465c:	08004691 	.word	0x08004691
 8004660:	08004691 	.word	0x08004691
 8004664:	08004687 	.word	0x08004687
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800466e:	60fb      	str	r3, [r7, #12]

      break;
 8004670:	e00f      	b.n	8004692 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004678:	60fb      	str	r3, [r7, #12]

      break;
 800467a:	e00a      	b.n	8004692 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004682:	60fb      	str	r3, [r7, #12]

      break;
 8004684:	e005      	b.n	8004692 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468c:	60fb      	str	r3, [r7, #12]

      break;
 800468e:	e000      	b.n	8004692 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004690:	bf00      	nop
  }

  return tmpreg;
 8004692:	68fb      	ldr	r3, [r7, #12]
}
 8004694:	4618      	mov	r0, r3
 8004696:	3714      	adds	r7, #20
 8004698:	46bd      	mov	sp, r7
 800469a:	bc80      	pop	{r7}
 800469c:	4770      	bx	lr
 800469e:	bf00      	nop

080046a0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b083      	sub	sp, #12
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046a8:	bf00      	nop
 80046aa:	370c      	adds	r7, #12
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bc80      	pop	{r7}
 80046b0:	4770      	bx	lr

080046b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	bc80      	pop	{r7}
 80046c2:	4770      	bx	lr

080046c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b083      	sub	sp, #12
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046cc:	bf00      	nop
 80046ce:	370c      	adds	r7, #12
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bc80      	pop	{r7}
 80046d4:	4770      	bx	lr
	...

080046d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046d8:	b480      	push	{r7}
 80046da:	b085      	sub	sp, #20
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
 80046e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	4a29      	ldr	r2, [pc, #164]	; (8004790 <TIM_Base_SetConfig+0xb8>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d00b      	beq.n	8004708 <TIM_Base_SetConfig+0x30>
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046f6:	d007      	beq.n	8004708 <TIM_Base_SetConfig+0x30>
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	4a26      	ldr	r2, [pc, #152]	; (8004794 <TIM_Base_SetConfig+0xbc>)
 80046fc:	4293      	cmp	r3, r2
 80046fe:	d003      	beq.n	8004708 <TIM_Base_SetConfig+0x30>
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a25      	ldr	r2, [pc, #148]	; (8004798 <TIM_Base_SetConfig+0xc0>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d108      	bne.n	800471a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800470e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	685b      	ldr	r3, [r3, #4]
 8004714:	68fa      	ldr	r2, [r7, #12]
 8004716:	4313      	orrs	r3, r2
 8004718:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a1c      	ldr	r2, [pc, #112]	; (8004790 <TIM_Base_SetConfig+0xb8>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d00b      	beq.n	800473a <TIM_Base_SetConfig+0x62>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004728:	d007      	beq.n	800473a <TIM_Base_SetConfig+0x62>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a19      	ldr	r2, [pc, #100]	; (8004794 <TIM_Base_SetConfig+0xbc>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d003      	beq.n	800473a <TIM_Base_SetConfig+0x62>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a18      	ldr	r2, [pc, #96]	; (8004798 <TIM_Base_SetConfig+0xc0>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d108      	bne.n	800474c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004740:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	4313      	orrs	r3, r2
 800474a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	695b      	ldr	r3, [r3, #20]
 8004756:	4313      	orrs	r3, r2
 8004758:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	68fa      	ldr	r2, [r7, #12]
 800475e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	689a      	ldr	r2, [r3, #8]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a07      	ldr	r2, [pc, #28]	; (8004790 <TIM_Base_SetConfig+0xb8>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d103      	bne.n	8004780 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	691a      	ldr	r2, [r3, #16]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	615a      	str	r2, [r3, #20]
}
 8004786:	bf00      	nop
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	bc80      	pop	{r7}
 800478e:	4770      	bx	lr
 8004790:	40012c00 	.word	0x40012c00
 8004794:	40000400 	.word	0x40000400
 8004798:	40000800 	.word	0x40000800

0800479c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800479c:	b480      	push	{r7}
 800479e:	b087      	sub	sp, #28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	60f8      	str	r0, [r7, #12]
 80047a4:	60b9      	str	r1, [r7, #8]
 80047a6:	607a      	str	r2, [r7, #4]
 80047a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	f023 0201 	bic.w	r2, r3, #1
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6a1b      	ldr	r3, [r3, #32]
 80047c0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	4a1f      	ldr	r2, [pc, #124]	; (8004844 <TIM_TI1_SetConfig+0xa8>)
 80047c6:	4293      	cmp	r3, r2
 80047c8:	d00b      	beq.n	80047e2 <TIM_TI1_SetConfig+0x46>
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047d0:	d007      	beq.n	80047e2 <TIM_TI1_SetConfig+0x46>
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	4a1c      	ldr	r2, [pc, #112]	; (8004848 <TIM_TI1_SetConfig+0xac>)
 80047d6:	4293      	cmp	r3, r2
 80047d8:	d003      	beq.n	80047e2 <TIM_TI1_SetConfig+0x46>
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	4a1b      	ldr	r2, [pc, #108]	; (800484c <TIM_TI1_SetConfig+0xb0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d101      	bne.n	80047e6 <TIM_TI1_SetConfig+0x4a>
 80047e2:	2301      	movs	r3, #1
 80047e4:	e000      	b.n	80047e8 <TIM_TI1_SetConfig+0x4c>
 80047e6:	2300      	movs	r3, #0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d008      	beq.n	80047fe <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80047ec:	697b      	ldr	r3, [r7, #20]
 80047ee:	f023 0303 	bic.w	r3, r3, #3
 80047f2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	617b      	str	r3, [r7, #20]
 80047fc:	e003      	b.n	8004806 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f043 0301 	orr.w	r3, r3, #1
 8004804:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004806:	697b      	ldr	r3, [r7, #20]
 8004808:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800480c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	011b      	lsls	r3, r3, #4
 8004812:	b2db      	uxtb	r3, r3
 8004814:	697a      	ldr	r2, [r7, #20]
 8004816:	4313      	orrs	r3, r2
 8004818:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	f023 030a 	bic.w	r3, r3, #10
 8004820:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	f003 030a 	and.w	r3, r3, #10
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	4313      	orrs	r3, r2
 800482c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	693a      	ldr	r2, [r7, #16]
 8004838:	621a      	str	r2, [r3, #32]
}
 800483a:	bf00      	nop
 800483c:	371c      	adds	r7, #28
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr
 8004844:	40012c00 	.word	0x40012c00
 8004848:	40000400 	.word	0x40000400
 800484c:	40000800 	.word	0x40000800

08004850 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004850:	b480      	push	{r7}
 8004852:	b087      	sub	sp, #28
 8004854:	af00      	add	r7, sp, #0
 8004856:	60f8      	str	r0, [r7, #12]
 8004858:	60b9      	str	r1, [r7, #8]
 800485a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a1b      	ldr	r3, [r3, #32]
 8004860:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	f023 0201 	bic.w	r2, r3, #1
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	699b      	ldr	r3, [r3, #24]
 8004872:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800487a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	011b      	lsls	r3, r3, #4
 8004880:	693a      	ldr	r2, [r7, #16]
 8004882:	4313      	orrs	r3, r2
 8004884:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f023 030a 	bic.w	r3, r3, #10
 800488c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800488e:	697a      	ldr	r2, [r7, #20]
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	4313      	orrs	r3, r2
 8004894:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	693a      	ldr	r2, [r7, #16]
 800489a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	697a      	ldr	r2, [r7, #20]
 80048a0:	621a      	str	r2, [r3, #32]
}
 80048a2:	bf00      	nop
 80048a4:	371c      	adds	r7, #28
 80048a6:	46bd      	mov	sp, r7
 80048a8:	bc80      	pop	{r7}
 80048aa:	4770      	bx	lr

080048ac <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80048ac:	b480      	push	{r7}
 80048ae:	b087      	sub	sp, #28
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	60f8      	str	r0, [r7, #12]
 80048b4:	60b9      	str	r1, [r7, #8]
 80048b6:	607a      	str	r2, [r7, #4]
 80048b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a1b      	ldr	r3, [r3, #32]
 80048be:	f023 0210 	bic.w	r2, r3, #16
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	699b      	ldr	r3, [r3, #24]
 80048ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	6a1b      	ldr	r3, [r3, #32]
 80048d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80048d2:	697b      	ldr	r3, [r7, #20]
 80048d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	021b      	lsls	r3, r3, #8
 80048de:	697a      	ldr	r2, [r7, #20]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80048ea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	031b      	lsls	r3, r3, #12
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80048fe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	011b      	lsls	r3, r3, #4
 8004904:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004908:	693a      	ldr	r2, [r7, #16]
 800490a:	4313      	orrs	r3, r2
 800490c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	697a      	ldr	r2, [r7, #20]
 8004912:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	693a      	ldr	r2, [r7, #16]
 8004918:	621a      	str	r2, [r3, #32]
}
 800491a:	bf00      	nop
 800491c:	371c      	adds	r7, #28
 800491e:	46bd      	mov	sp, r7
 8004920:	bc80      	pop	{r7}
 8004922:	4770      	bx	lr

08004924 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004924:	b480      	push	{r7}
 8004926:	b087      	sub	sp, #28
 8004928:	af00      	add	r7, sp, #0
 800492a:	60f8      	str	r0, [r7, #12]
 800492c:	60b9      	str	r1, [r7, #8]
 800492e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	6a1b      	ldr	r3, [r3, #32]
 8004934:	f023 0210 	bic.w	r2, r3, #16
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	699b      	ldr	r3, [r3, #24]
 8004940:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	6a1b      	ldr	r3, [r3, #32]
 8004946:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004948:	697b      	ldr	r3, [r7, #20]
 800494a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800494e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	031b      	lsls	r3, r3, #12
 8004954:	697a      	ldr	r2, [r7, #20]
 8004956:	4313      	orrs	r3, r2
 8004958:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004960:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	693a      	ldr	r2, [r7, #16]
 8004968:	4313      	orrs	r3, r2
 800496a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	693a      	ldr	r2, [r7, #16]
 8004976:	621a      	str	r2, [r3, #32]
}
 8004978:	bf00      	nop
 800497a:	371c      	adds	r7, #28
 800497c:	46bd      	mov	sp, r7
 800497e:	bc80      	pop	{r7}
 8004980:	4770      	bx	lr

08004982 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004982:	b480      	push	{r7}
 8004984:	b087      	sub	sp, #28
 8004986:	af00      	add	r7, sp, #0
 8004988:	60f8      	str	r0, [r7, #12]
 800498a:	60b9      	str	r1, [r7, #8]
 800498c:	607a      	str	r2, [r7, #4]
 800498e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	69db      	ldr	r3, [r3, #28]
 80049a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	6a1b      	ldr	r3, [r3, #32]
 80049a6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	f023 0303 	bic.w	r3, r3, #3
 80049ae:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80049b0:	697a      	ldr	r2, [r7, #20]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049be:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	011b      	lsls	r3, r3, #4
 80049c4:	b2db      	uxtb	r3, r3
 80049c6:	697a      	ldr	r2, [r7, #20]
 80049c8:	4313      	orrs	r3, r2
 80049ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049d2:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80049dc:	693a      	ldr	r2, [r7, #16]
 80049de:	4313      	orrs	r3, r2
 80049e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	697a      	ldr	r2, [r7, #20]
 80049e6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	693a      	ldr	r2, [r7, #16]
 80049ec:	621a      	str	r2, [r3, #32]
}
 80049ee:	bf00      	nop
 80049f0:	371c      	adds	r7, #28
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bc80      	pop	{r7}
 80049f6:	4770      	bx	lr

080049f8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b087      	sub	sp, #28
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	60f8      	str	r0, [r7, #12]
 8004a00:	60b9      	str	r1, [r7, #8]
 8004a02:	607a      	str	r2, [r7, #4]
 8004a04:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	6a1b      	ldr	r3, [r3, #32]
 8004a0a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6a1b      	ldr	r3, [r3, #32]
 8004a1c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a24:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	021b      	lsls	r3, r3, #8
 8004a2a:	697a      	ldr	r2, [r7, #20]
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004a36:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	031b      	lsls	r3, r3, #12
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	697a      	ldr	r2, [r7, #20]
 8004a40:	4313      	orrs	r3, r2
 8004a42:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a4a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	031b      	lsls	r3, r3, #12
 8004a50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a54:	693a      	ldr	r2, [r7, #16]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	621a      	str	r2, [r3, #32]
}
 8004a66:	bf00      	nop
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	bc80      	pop	{r7}
 8004a6e:	4770      	bx	lr

08004a70 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b085      	sub	sp, #20
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
 8004a78:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	689b      	ldr	r3, [r3, #8]
 8004a7e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a86:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004a88:	683a      	ldr	r2, [r7, #0]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	f043 0307 	orr.w	r3, r3, #7
 8004a92:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	68fa      	ldr	r2, [r7, #12]
 8004a98:	609a      	str	r2, [r3, #8]
}
 8004a9a:	bf00      	nop
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr

08004aa4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b087      	sub	sp, #28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
 8004ab0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ab8:	697b      	ldr	r3, [r7, #20]
 8004aba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004abe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	021a      	lsls	r2, r3, #8
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	431a      	orrs	r2, r3
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	4313      	orrs	r3, r2
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	697a      	ldr	r2, [r7, #20]
 8004ad6:	609a      	str	r2, [r3, #8]
}
 8004ad8:	bf00      	nop
 8004ada:	371c      	adds	r7, #28
 8004adc:	46bd      	mov	sp, r7
 8004ade:	bc80      	pop	{r7}
 8004ae0:	4770      	bx	lr

08004ae2 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ae2:	b480      	push	{r7}
 8004ae4:	b087      	sub	sp, #28
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	60f8      	str	r0, [r7, #12]
 8004aea:	60b9      	str	r1, [r7, #8]
 8004aec:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004aee:	68bb      	ldr	r3, [r7, #8]
 8004af0:	f003 031f 	and.w	r3, r3, #31
 8004af4:	2201      	movs	r2, #1
 8004af6:	fa02 f303 	lsl.w	r3, r2, r3
 8004afa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6a1a      	ldr	r2, [r3, #32]
 8004b00:	697b      	ldr	r3, [r7, #20]
 8004b02:	43db      	mvns	r3, r3
 8004b04:	401a      	ands	r2, r3
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	6a1a      	ldr	r2, [r3, #32]
 8004b0e:	68bb      	ldr	r3, [r7, #8]
 8004b10:	f003 031f 	and.w	r3, r3, #31
 8004b14:	6879      	ldr	r1, [r7, #4]
 8004b16:	fa01 f303 	lsl.w	r3, r1, r3
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	621a      	str	r2, [r3, #32]
}
 8004b20:	bf00      	nop
 8004b22:	371c      	adds	r7, #28
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bc80      	pop	{r7}
 8004b28:	4770      	bx	lr
	...

08004b2c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b085      	sub	sp, #20
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b3c:	2b01      	cmp	r3, #1
 8004b3e:	d101      	bne.n	8004b44 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b40:	2302      	movs	r3, #2
 8004b42:	e046      	b.n	8004bd2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2202      	movs	r2, #2
 8004b50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b6a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	68fa      	ldr	r2, [r7, #12]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4a16      	ldr	r2, [pc, #88]	; (8004bdc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d00e      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b90:	d009      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a12      	ldr	r2, [pc, #72]	; (8004be0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d004      	beq.n	8004ba6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4a10      	ldr	r2, [pc, #64]	; (8004be4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	d10c      	bne.n	8004bc0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004bac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	68ba      	ldr	r2, [r7, #8]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68ba      	ldr	r2, [r7, #8]
 8004bbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004bd0:	2300      	movs	r3, #0
}
 8004bd2:	4618      	mov	r0, r3
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr
 8004bdc:	40012c00 	.word	0x40012c00
 8004be0:	40000400 	.word	0x40000400
 8004be4:	40000800 	.word	0x40000800

08004be8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004bf0:	bf00      	nop
 8004bf2:	370c      	adds	r7, #12
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bc80      	pop	{r7}
 8004bf8:	4770      	bx	lr

08004bfa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004c02:	bf00      	nop
 8004c04:	370c      	adds	r7, #12
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bc80      	pop	{r7}
 8004c0a:	4770      	bx	lr

08004c0c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8004c0c:	b480      	push	{r7}
 8004c0e:	b085      	sub	sp, #20
 8004c10:	af00      	add	r7, sp, #0
 8004c12:	4603      	mov	r3, r0
 8004c14:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004c16:	2300      	movs	r3, #0
 8004c18:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8004c1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004c1e:	2b84      	cmp	r3, #132	; 0x84
 8004c20:	d005      	beq.n	8004c2e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004c22:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	4413      	add	r3, r2
 8004c2a:	3303      	adds	r3, #3
 8004c2c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bc80      	pop	{r7}
 8004c38:	4770      	bx	lr

08004c3a <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8004c3a:	b580      	push	{r7, lr}
 8004c3c:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8004c3e:	f000 fae7 	bl	8005210 <vTaskStartScheduler>
  
  return osOK;
 8004c42:	2300      	movs	r3, #0
}
 8004c44:	4618      	mov	r0, r3
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8004c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c4a:	b089      	sub	sp, #36	; 0x24
 8004c4c:	af04      	add	r7, sp, #16
 8004c4e:	6078      	str	r0, [r7, #4]
 8004c50:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	695b      	ldr	r3, [r3, #20]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d020      	beq.n	8004c9c <osThreadCreate+0x54>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	699b      	ldr	r3, [r3, #24]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d01c      	beq.n	8004c9c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	685c      	ldr	r4, [r3, #4]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681d      	ldr	r5, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	691e      	ldr	r6, [r3, #16]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f7ff ffc9 	bl	8004c0c <makeFreeRtosPriority>
 8004c7a:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c84:	9202      	str	r2, [sp, #8]
 8004c86:	9301      	str	r3, [sp, #4]
 8004c88:	9100      	str	r1, [sp, #0]
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	4632      	mov	r2, r6
 8004c8e:	4629      	mov	r1, r5
 8004c90:	4620      	mov	r0, r4
 8004c92:	f000 f8e8 	bl	8004e66 <xTaskCreateStatic>
 8004c96:	4603      	mov	r3, r0
 8004c98:	60fb      	str	r3, [r7, #12]
 8004c9a:	e01c      	b.n	8004cd6 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	685c      	ldr	r4, [r3, #4]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8004ca8:	b29e      	uxth	r6, r3
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7ff ffab 	bl	8004c0c <makeFreeRtosPriority>
 8004cb6:	4602      	mov	r2, r0
 8004cb8:	f107 030c 	add.w	r3, r7, #12
 8004cbc:	9301      	str	r3, [sp, #4]
 8004cbe:	9200      	str	r2, [sp, #0]
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	4632      	mov	r2, r6
 8004cc4:	4629      	mov	r1, r5
 8004cc6:	4620      	mov	r0, r4
 8004cc8:	f000 f929 	bl	8004f1e <xTaskCreate>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	2b01      	cmp	r3, #1
 8004cd0:	d001      	beq.n	8004cd6 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	e000      	b.n	8004cd8 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004cd6:	68fb      	ldr	r3, [r7, #12]
}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	3714      	adds	r7, #20
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004ce0 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b084      	sub	sp, #16
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d001      	beq.n	8004cf6 <osDelay+0x16>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	e000      	b.n	8004cf8 <osDelay+0x18>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	f000 fa55 	bl	80051a8 <vTaskDelay>
  
  return osOK;
 8004cfe:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3710      	adds	r7, #16
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d08:	b480      	push	{r7}
 8004d0a:	b083      	sub	sp, #12
 8004d0c:	af00      	add	r7, sp, #0
 8004d0e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	f103 0208 	add.w	r2, r3, #8
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d20:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f103 0208 	add.w	r2, r3, #8
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f103 0208 	add.w	r2, r3, #8
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004d3c:	bf00      	nop
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bc80      	pop	{r7}
 8004d44:	4770      	bx	lr

08004d46 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004d46:	b480      	push	{r7}
 8004d48:	b083      	sub	sp, #12
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004d54:	bf00      	nop
 8004d56:	370c      	adds	r7, #12
 8004d58:	46bd      	mov	sp, r7
 8004d5a:	bc80      	pop	{r7}
 8004d5c:	4770      	bx	lr

08004d5e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d5e:	b480      	push	{r7}
 8004d60:	b085      	sub	sp, #20
 8004d62:	af00      	add	r7, sp, #0
 8004d64:	6078      	str	r0, [r7, #4]
 8004d66:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	68fa      	ldr	r2, [r7, #12]
 8004d72:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	689a      	ldr	r2, [r3, #8]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	683a      	ldr	r2, [r7, #0]
 8004d82:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	683a      	ldr	r2, [r7, #0]
 8004d88:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	1c5a      	adds	r2, r3, #1
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	601a      	str	r2, [r3, #0]
}
 8004d9a:	bf00      	nop
 8004d9c:	3714      	adds	r7, #20
 8004d9e:	46bd      	mov	sp, r7
 8004da0:	bc80      	pop	{r7}
 8004da2:	4770      	bx	lr

08004da4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004da4:	b480      	push	{r7}
 8004da6:	b085      	sub	sp, #20
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004db4:	68bb      	ldr	r3, [r7, #8]
 8004db6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dba:	d103      	bne.n	8004dc4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	60fb      	str	r3, [r7, #12]
 8004dc2:	e00c      	b.n	8004dde <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	3308      	adds	r3, #8
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	e002      	b.n	8004dd2 <vListInsert+0x2e>
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	60fb      	str	r3, [r7, #12]
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	68ba      	ldr	r2, [r7, #8]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d2f6      	bcs.n	8004dcc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685a      	ldr	r2, [r3, #4]
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	68fa      	ldr	r2, [r7, #12]
 8004df2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	601a      	str	r2, [r3, #0]
}
 8004e0a:	bf00      	nop
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bc80      	pop	{r7}
 8004e12:	4770      	bx	lr

08004e14 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	691b      	ldr	r3, [r3, #16]
 8004e20:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6892      	ldr	r2, [r2, #8]
 8004e2a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	6852      	ldr	r2, [r2, #4]
 8004e34:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	687a      	ldr	r2, [r7, #4]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d103      	bne.n	8004e48 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	689a      	ldr	r2, [r3, #8]
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2200      	movs	r2, #0
 8004e4c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	1e5a      	subs	r2, r3, #1
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
}
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	bc80      	pop	{r7}
 8004e64:	4770      	bx	lr

08004e66 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e66:	b580      	push	{r7, lr}
 8004e68:	b08e      	sub	sp, #56	; 0x38
 8004e6a:	af04      	add	r7, sp, #16
 8004e6c:	60f8      	str	r0, [r7, #12]
 8004e6e:	60b9      	str	r1, [r7, #8]
 8004e70:	607a      	str	r2, [r7, #4]
 8004e72:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e74:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d10a      	bne.n	8004e90 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e7e:	f383 8811 	msr	BASEPRI, r3
 8004e82:	f3bf 8f6f 	isb	sy
 8004e86:	f3bf 8f4f 	dsb	sy
 8004e8a:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004e8c:	bf00      	nop
 8004e8e:	e7fe      	b.n	8004e8e <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d10a      	bne.n	8004eac <xTaskCreateStatic+0x46>
	__asm volatile
 8004e96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e9a:	f383 8811 	msr	BASEPRI, r3
 8004e9e:	f3bf 8f6f 	isb	sy
 8004ea2:	f3bf 8f4f 	dsb	sy
 8004ea6:	61fb      	str	r3, [r7, #28]
}
 8004ea8:	bf00      	nop
 8004eaa:	e7fe      	b.n	8004eaa <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004eac:	23b4      	movs	r3, #180	; 0xb4
 8004eae:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004eb0:	693b      	ldr	r3, [r7, #16]
 8004eb2:	2bb4      	cmp	r3, #180	; 0xb4
 8004eb4:	d00a      	beq.n	8004ecc <xTaskCreateStatic+0x66>
	__asm volatile
 8004eb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004eba:	f383 8811 	msr	BASEPRI, r3
 8004ebe:	f3bf 8f6f 	isb	sy
 8004ec2:	f3bf 8f4f 	dsb	sy
 8004ec6:	61bb      	str	r3, [r7, #24]
}
 8004ec8:	bf00      	nop
 8004eca:	e7fe      	b.n	8004eca <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004ecc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d01e      	beq.n	8004f10 <xTaskCreateStatic+0xaa>
 8004ed2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d01b      	beq.n	8004f10 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004ed8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eda:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004edc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ede:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ee0:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ee4:	2202      	movs	r2, #2
 8004ee6:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004eea:	2300      	movs	r3, #0
 8004eec:	9303      	str	r3, [sp, #12]
 8004eee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef0:	9302      	str	r3, [sp, #8]
 8004ef2:	f107 0314 	add.w	r3, r7, #20
 8004ef6:	9301      	str	r3, [sp, #4]
 8004ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004efa:	9300      	str	r3, [sp, #0]
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	687a      	ldr	r2, [r7, #4]
 8004f00:	68b9      	ldr	r1, [r7, #8]
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 f850 	bl	8004fa8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f08:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f0a:	f000 f8e3 	bl	80050d4 <prvAddNewTaskToReadyList>
 8004f0e:	e001      	b.n	8004f14 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8004f10:	2300      	movs	r3, #0
 8004f12:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004f14:	697b      	ldr	r3, [r7, #20]
	}
 8004f16:	4618      	mov	r0, r3
 8004f18:	3728      	adds	r7, #40	; 0x28
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bd80      	pop	{r7, pc}

08004f1e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f1e:	b580      	push	{r7, lr}
 8004f20:	b08c      	sub	sp, #48	; 0x30
 8004f22:	af04      	add	r7, sp, #16
 8004f24:	60f8      	str	r0, [r7, #12]
 8004f26:	60b9      	str	r1, [r7, #8]
 8004f28:	603b      	str	r3, [r7, #0]
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004f2e:	88fb      	ldrh	r3, [r7, #6]
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4618      	mov	r0, r3
 8004f34:	f000 fe94 	bl	8005c60 <pvPortMalloc>
 8004f38:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d00e      	beq.n	8004f5e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8004f40:	20b4      	movs	r0, #180	; 0xb4
 8004f42:	f000 fe8d 	bl	8005c60 <pvPortMalloc>
 8004f46:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f48:	69fb      	ldr	r3, [r7, #28]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d003      	beq.n	8004f56 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f4e:	69fb      	ldr	r3, [r7, #28]
 8004f50:	697a      	ldr	r2, [r7, #20]
 8004f52:	631a      	str	r2, [r3, #48]	; 0x30
 8004f54:	e005      	b.n	8004f62 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004f56:	6978      	ldr	r0, [r7, #20]
 8004f58:	f000 ff46 	bl	8005de8 <vPortFree>
 8004f5c:	e001      	b.n	8004f62 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f62:	69fb      	ldr	r3, [r7, #28]
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d017      	beq.n	8004f98 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f68:	69fb      	ldr	r3, [r7, #28]
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f70:	88fa      	ldrh	r2, [r7, #6]
 8004f72:	2300      	movs	r3, #0
 8004f74:	9303      	str	r3, [sp, #12]
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	9302      	str	r3, [sp, #8]
 8004f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f7c:	9301      	str	r3, [sp, #4]
 8004f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f80:	9300      	str	r3, [sp, #0]
 8004f82:	683b      	ldr	r3, [r7, #0]
 8004f84:	68b9      	ldr	r1, [r7, #8]
 8004f86:	68f8      	ldr	r0, [r7, #12]
 8004f88:	f000 f80e 	bl	8004fa8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f8c:	69f8      	ldr	r0, [r7, #28]
 8004f8e:	f000 f8a1 	bl	80050d4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004f92:	2301      	movs	r3, #1
 8004f94:	61bb      	str	r3, [r7, #24]
 8004f96:	e002      	b.n	8004f9e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f98:	f04f 33ff 	mov.w	r3, #4294967295
 8004f9c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f9e:	69bb      	ldr	r3, [r7, #24]
	}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	3720      	adds	r7, #32
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bd80      	pop	{r7, pc}

08004fa8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b088      	sub	sp, #32
 8004fac:	af00      	add	r7, sp, #0
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8004fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004fb8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	4413      	add	r3, r2
 8004fc6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8004fc8:	69bb      	ldr	r3, [r7, #24]
 8004fca:	f023 0307 	bic.w	r3, r3, #7
 8004fce:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004fd0:	69bb      	ldr	r3, [r7, #24]
 8004fd2:	f003 0307 	and.w	r3, r3, #7
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <prvInitialiseNewTask+0x48>
	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	617b      	str	r3, [r7, #20]
}
 8004fec:	bf00      	nop
 8004fee:	e7fe      	b.n	8004fee <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004ff0:	2300      	movs	r3, #0
 8004ff2:	61fb      	str	r3, [r7, #28]
 8004ff4:	e012      	b.n	800501c <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	4413      	add	r3, r2
 8004ffc:	7819      	ldrb	r1, [r3, #0]
 8004ffe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005000:	69fb      	ldr	r3, [r7, #28]
 8005002:	4413      	add	r3, r2
 8005004:	3334      	adds	r3, #52	; 0x34
 8005006:	460a      	mov	r2, r1
 8005008:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800500a:	68ba      	ldr	r2, [r7, #8]
 800500c:	69fb      	ldr	r3, [r7, #28]
 800500e:	4413      	add	r3, r2
 8005010:	781b      	ldrb	r3, [r3, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d006      	beq.n	8005024 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	3301      	adds	r3, #1
 800501a:	61fb      	str	r3, [r7, #28]
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	2b0f      	cmp	r3, #15
 8005020:	d9e9      	bls.n	8004ff6 <prvInitialiseNewTask+0x4e>
 8005022:	e000      	b.n	8005026 <prvInitialiseNewTask+0x7e>
		{
			break;
 8005024:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800502e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005030:	2b06      	cmp	r3, #6
 8005032:	d901      	bls.n	8005038 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005034:	2306      	movs	r3, #6
 8005036:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005038:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800503a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800503c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800503e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005040:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005042:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005046:	2200      	movs	r2, #0
 8005048:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800504a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800504c:	3304      	adds	r3, #4
 800504e:	4618      	mov	r0, r3
 8005050:	f7ff fe79 	bl	8004d46 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005054:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005056:	3318      	adds	r3, #24
 8005058:	4618      	mov	r0, r3
 800505a:	f7ff fe74 	bl	8004d46 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800505e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005062:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005066:	f1c3 0207 	rsb	r2, r3, #7
 800506a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800506c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800506e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005070:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005072:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005074:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005076:	2200      	movs	r2, #0
 8005078:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800507c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800507e:	2200      	movs	r2, #0
 8005080:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#endif

	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005086:	334c      	adds	r3, #76	; 0x4c
 8005088:	2260      	movs	r2, #96	; 0x60
 800508a:	2100      	movs	r1, #0
 800508c:	4618      	mov	r0, r3
 800508e:	f000 fff3 	bl	8006078 <memset>
 8005092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005094:	4a0c      	ldr	r2, [pc, #48]	; (80050c8 <prvInitialiseNewTask+0x120>)
 8005096:	651a      	str	r2, [r3, #80]	; 0x50
 8005098:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800509a:	4a0c      	ldr	r2, [pc, #48]	; (80050cc <prvInitialiseNewTask+0x124>)
 800509c:	655a      	str	r2, [r3, #84]	; 0x54
 800509e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a0:	4a0b      	ldr	r2, [pc, #44]	; (80050d0 <prvInitialiseNewTask+0x128>)
 80050a2:	659a      	str	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80050a4:	683a      	ldr	r2, [r7, #0]
 80050a6:	68f9      	ldr	r1, [r7, #12]
 80050a8:	69b8      	ldr	r0, [r7, #24]
 80050aa:	f000 fc29 	bl	8005900 <pxPortInitialiseStack>
 80050ae:	4602      	mov	r2, r0
 80050b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80050b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d002      	beq.n	80050c0 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80050ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80050bc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80050be:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050c0:	bf00      	nop
 80050c2:	3720      	adds	r7, #32
 80050c4:	46bd      	mov	sp, r7
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	08006308 	.word	0x08006308
 80050cc:	08006328 	.word	0x08006328
 80050d0:	080062e8 	.word	0x080062e8

080050d4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b082      	sub	sp, #8
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80050dc:	f000 fcfe 	bl	8005adc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80050e0:	4b2a      	ldr	r3, [pc, #168]	; (800518c <prvAddNewTaskToReadyList+0xb8>)
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	3301      	adds	r3, #1
 80050e6:	4a29      	ldr	r2, [pc, #164]	; (800518c <prvAddNewTaskToReadyList+0xb8>)
 80050e8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80050ea:	4b29      	ldr	r3, [pc, #164]	; (8005190 <prvAddNewTaskToReadyList+0xbc>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d109      	bne.n	8005106 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80050f2:	4a27      	ldr	r2, [pc, #156]	; (8005190 <prvAddNewTaskToReadyList+0xbc>)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80050f8:	4b24      	ldr	r3, [pc, #144]	; (800518c <prvAddNewTaskToReadyList+0xb8>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d110      	bne.n	8005122 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005100:	f000 fad2 	bl	80056a8 <prvInitialiseTaskLists>
 8005104:	e00d      	b.n	8005122 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005106:	4b23      	ldr	r3, [pc, #140]	; (8005194 <prvAddNewTaskToReadyList+0xc0>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d109      	bne.n	8005122 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800510e:	4b20      	ldr	r3, [pc, #128]	; (8005190 <prvAddNewTaskToReadyList+0xbc>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005118:	429a      	cmp	r2, r3
 800511a:	d802      	bhi.n	8005122 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800511c:	4a1c      	ldr	r2, [pc, #112]	; (8005190 <prvAddNewTaskToReadyList+0xbc>)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005122:	4b1d      	ldr	r3, [pc, #116]	; (8005198 <prvAddNewTaskToReadyList+0xc4>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	3301      	adds	r3, #1
 8005128:	4a1b      	ldr	r2, [pc, #108]	; (8005198 <prvAddNewTaskToReadyList+0xc4>)
 800512a:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005130:	2201      	movs	r2, #1
 8005132:	409a      	lsls	r2, r3
 8005134:	4b19      	ldr	r3, [pc, #100]	; (800519c <prvAddNewTaskToReadyList+0xc8>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4313      	orrs	r3, r2
 800513a:	4a18      	ldr	r2, [pc, #96]	; (800519c <prvAddNewTaskToReadyList+0xc8>)
 800513c:	6013      	str	r3, [r2, #0]
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005142:	4613      	mov	r3, r2
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	4413      	add	r3, r2
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	4a15      	ldr	r2, [pc, #84]	; (80051a0 <prvAddNewTaskToReadyList+0xcc>)
 800514c:	441a      	add	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	3304      	adds	r3, #4
 8005152:	4619      	mov	r1, r3
 8005154:	4610      	mov	r0, r2
 8005156:	f7ff fe02 	bl	8004d5e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800515a:	f000 fcef 	bl	8005b3c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800515e:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <prvAddNewTaskToReadyList+0xc0>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	2b00      	cmp	r3, #0
 8005164:	d00e      	beq.n	8005184 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005166:	4b0a      	ldr	r3, [pc, #40]	; (8005190 <prvAddNewTaskToReadyList+0xbc>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005170:	429a      	cmp	r2, r3
 8005172:	d207      	bcs.n	8005184 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005174:	4b0b      	ldr	r3, [pc, #44]	; (80051a4 <prvAddNewTaskToReadyList+0xd0>)
 8005176:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800517a:	601a      	str	r2, [r3, #0]
 800517c:	f3bf 8f4f 	dsb	sy
 8005180:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005184:	bf00      	nop
 8005186:	3708      	adds	r7, #8
 8005188:	46bd      	mov	sp, r7
 800518a:	bd80      	pop	{r7, pc}
 800518c:	20000658 	.word	0x20000658
 8005190:	20000558 	.word	0x20000558
 8005194:	20000664 	.word	0x20000664
 8005198:	20000674 	.word	0x20000674
 800519c:	20000660 	.word	0x20000660
 80051a0:	2000055c 	.word	0x2000055c
 80051a4:	e000ed04 	.word	0xe000ed04

080051a8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80051a8:	b580      	push	{r7, lr}
 80051aa:	b084      	sub	sp, #16
 80051ac:	af00      	add	r7, sp, #0
 80051ae:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80051b0:	2300      	movs	r3, #0
 80051b2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d017      	beq.n	80051ea <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80051ba:	4b13      	ldr	r3, [pc, #76]	; (8005208 <vTaskDelay+0x60>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d00a      	beq.n	80051d8 <vTaskDelay+0x30>
	__asm volatile
 80051c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c6:	f383 8811 	msr	BASEPRI, r3
 80051ca:	f3bf 8f6f 	isb	sy
 80051ce:	f3bf 8f4f 	dsb	sy
 80051d2:	60bb      	str	r3, [r7, #8]
}
 80051d4:	bf00      	nop
 80051d6:	e7fe      	b.n	80051d6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80051d8:	f000 f884 	bl	80052e4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80051dc:	2100      	movs	r1, #0
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 fb28 	bl	8005834 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80051e4:	f000 f88c 	bl	8005300 <xTaskResumeAll>
 80051e8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d107      	bne.n	8005200 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80051f0:	4b06      	ldr	r3, [pc, #24]	; (800520c <vTaskDelay+0x64>)
 80051f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005200:	bf00      	nop
 8005202:	3710      	adds	r7, #16
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	20000680 	.word	0x20000680
 800520c:	e000ed04 	.word	0xe000ed04

08005210 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b08a      	sub	sp, #40	; 0x28
 8005214:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005216:	2300      	movs	r3, #0
 8005218:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800521a:	2300      	movs	r3, #0
 800521c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800521e:	463a      	mov	r2, r7
 8005220:	1d39      	adds	r1, r7, #4
 8005222:	f107 0308 	add.w	r3, r7, #8
 8005226:	4618      	mov	r0, r3
 8005228:	f7fb ff6c 	bl	8001104 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800522c:	6839      	ldr	r1, [r7, #0]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	9202      	str	r2, [sp, #8]
 8005234:	9301      	str	r3, [sp, #4]
 8005236:	2300      	movs	r3, #0
 8005238:	9300      	str	r3, [sp, #0]
 800523a:	2300      	movs	r3, #0
 800523c:	460a      	mov	r2, r1
 800523e:	4921      	ldr	r1, [pc, #132]	; (80052c4 <vTaskStartScheduler+0xb4>)
 8005240:	4821      	ldr	r0, [pc, #132]	; (80052c8 <vTaskStartScheduler+0xb8>)
 8005242:	f7ff fe10 	bl	8004e66 <xTaskCreateStatic>
 8005246:	4603      	mov	r3, r0
 8005248:	4a20      	ldr	r2, [pc, #128]	; (80052cc <vTaskStartScheduler+0xbc>)
 800524a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800524c:	4b1f      	ldr	r3, [pc, #124]	; (80052cc <vTaskStartScheduler+0xbc>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d002      	beq.n	800525a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005254:	2301      	movs	r3, #1
 8005256:	617b      	str	r3, [r7, #20]
 8005258:	e001      	b.n	800525e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800525a:	2300      	movs	r3, #0
 800525c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d11b      	bne.n	800529c <vTaskStartScheduler+0x8c>
	__asm volatile
 8005264:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005268:	f383 8811 	msr	BASEPRI, r3
 800526c:	f3bf 8f6f 	isb	sy
 8005270:	f3bf 8f4f 	dsb	sy
 8005274:	613b      	str	r3, [r7, #16]
}
 8005276:	bf00      	nop

		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005278:	4b15      	ldr	r3, [pc, #84]	; (80052d0 <vTaskStartScheduler+0xc0>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	334c      	adds	r3, #76	; 0x4c
 800527e:	4a15      	ldr	r2, [pc, #84]	; (80052d4 <vTaskStartScheduler+0xc4>)
 8005280:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005282:	4b15      	ldr	r3, [pc, #84]	; (80052d8 <vTaskStartScheduler+0xc8>)
 8005284:	f04f 32ff 	mov.w	r2, #4294967295
 8005288:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800528a:	4b14      	ldr	r3, [pc, #80]	; (80052dc <vTaskStartScheduler+0xcc>)
 800528c:	2201      	movs	r2, #1
 800528e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005290:	4b13      	ldr	r3, [pc, #76]	; (80052e0 <vTaskStartScheduler+0xd0>)
 8005292:	2200      	movs	r2, #0
 8005294:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005296:	f000 fbaf 	bl	80059f8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800529a:	e00e      	b.n	80052ba <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a2:	d10a      	bne.n	80052ba <vTaskStartScheduler+0xaa>
	__asm volatile
 80052a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052a8:	f383 8811 	msr	BASEPRI, r3
 80052ac:	f3bf 8f6f 	isb	sy
 80052b0:	f3bf 8f4f 	dsb	sy
 80052b4:	60fb      	str	r3, [r7, #12]
}
 80052b6:	bf00      	nop
 80052b8:	e7fe      	b.n	80052b8 <vTaskStartScheduler+0xa8>
}
 80052ba:	bf00      	nop
 80052bc:	3718      	adds	r7, #24
 80052be:	46bd      	mov	sp, r7
 80052c0:	bd80      	pop	{r7, pc}
 80052c2:	bf00      	nop
 80052c4:	080062c8 	.word	0x080062c8
 80052c8:	08005679 	.word	0x08005679
 80052cc:	2000067c 	.word	0x2000067c
 80052d0:	20000558 	.word	0x20000558
 80052d4:	20000014 	.word	0x20000014
 80052d8:	20000678 	.word	0x20000678
 80052dc:	20000664 	.word	0x20000664
 80052e0:	2000065c 	.word	0x2000065c

080052e4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052e4:	b480      	push	{r7}
 80052e6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80052e8:	4b04      	ldr	r3, [pc, #16]	; (80052fc <vTaskSuspendAll+0x18>)
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	3301      	adds	r3, #1
 80052ee:	4a03      	ldr	r2, [pc, #12]	; (80052fc <vTaskSuspendAll+0x18>)
 80052f0:	6013      	str	r3, [r2, #0]
}
 80052f2:	bf00      	nop
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bc80      	pop	{r7}
 80052f8:	4770      	bx	lr
 80052fa:	bf00      	nop
 80052fc:	20000680 	.word	0x20000680

08005300 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005306:	2300      	movs	r3, #0
 8005308:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800530a:	2300      	movs	r3, #0
 800530c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800530e:	4b41      	ldr	r3, [pc, #260]	; (8005414 <xTaskResumeAll+0x114>)
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d10a      	bne.n	800532c <xTaskResumeAll+0x2c>
	__asm volatile
 8005316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800531a:	f383 8811 	msr	BASEPRI, r3
 800531e:	f3bf 8f6f 	isb	sy
 8005322:	f3bf 8f4f 	dsb	sy
 8005326:	603b      	str	r3, [r7, #0]
}
 8005328:	bf00      	nop
 800532a:	e7fe      	b.n	800532a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800532c:	f000 fbd6 	bl	8005adc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005330:	4b38      	ldr	r3, [pc, #224]	; (8005414 <xTaskResumeAll+0x114>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	3b01      	subs	r3, #1
 8005336:	4a37      	ldr	r2, [pc, #220]	; (8005414 <xTaskResumeAll+0x114>)
 8005338:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800533a:	4b36      	ldr	r3, [pc, #216]	; (8005414 <xTaskResumeAll+0x114>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2b00      	cmp	r3, #0
 8005340:	d161      	bne.n	8005406 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005342:	4b35      	ldr	r3, [pc, #212]	; (8005418 <xTaskResumeAll+0x118>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d05d      	beq.n	8005406 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800534a:	e02e      	b.n	80053aa <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800534c:	4b33      	ldr	r3, [pc, #204]	; (800541c <xTaskResumeAll+0x11c>)
 800534e:	68db      	ldr	r3, [r3, #12]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	3318      	adds	r3, #24
 8005358:	4618      	mov	r0, r3
 800535a:	f7ff fd5b 	bl	8004e14 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	3304      	adds	r3, #4
 8005362:	4618      	mov	r0, r3
 8005364:	f7ff fd56 	bl	8004e14 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800536c:	2201      	movs	r2, #1
 800536e:	409a      	lsls	r2, r3
 8005370:	4b2b      	ldr	r3, [pc, #172]	; (8005420 <xTaskResumeAll+0x120>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4313      	orrs	r3, r2
 8005376:	4a2a      	ldr	r2, [pc, #168]	; (8005420 <xTaskResumeAll+0x120>)
 8005378:	6013      	str	r3, [r2, #0]
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800537e:	4613      	mov	r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	4413      	add	r3, r2
 8005384:	009b      	lsls	r3, r3, #2
 8005386:	4a27      	ldr	r2, [pc, #156]	; (8005424 <xTaskResumeAll+0x124>)
 8005388:	441a      	add	r2, r3
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	3304      	adds	r3, #4
 800538e:	4619      	mov	r1, r3
 8005390:	4610      	mov	r0, r2
 8005392:	f7ff fce4 	bl	8004d5e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800539a:	4b23      	ldr	r3, [pc, #140]	; (8005428 <xTaskResumeAll+0x128>)
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d302      	bcc.n	80053aa <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80053a4:	4b21      	ldr	r3, [pc, #132]	; (800542c <xTaskResumeAll+0x12c>)
 80053a6:	2201      	movs	r2, #1
 80053a8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053aa:	4b1c      	ldr	r3, [pc, #112]	; (800541c <xTaskResumeAll+0x11c>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d1cc      	bne.n	800534c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d001      	beq.n	80053bc <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053b8:	f000 fa18 	bl	80057ec <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80053bc:	4b1c      	ldr	r3, [pc, #112]	; (8005430 <xTaskResumeAll+0x130>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d010      	beq.n	80053ea <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053c8:	f000 f836 	bl	8005438 <xTaskIncrementTick>
 80053cc:	4603      	mov	r3, r0
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d002      	beq.n	80053d8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80053d2:	4b16      	ldr	r3, [pc, #88]	; (800542c <xTaskResumeAll+0x12c>)
 80053d4:	2201      	movs	r2, #1
 80053d6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	3b01      	subs	r3, #1
 80053dc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d1f1      	bne.n	80053c8 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 80053e4:	4b12      	ldr	r3, [pc, #72]	; (8005430 <xTaskResumeAll+0x130>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80053ea:	4b10      	ldr	r3, [pc, #64]	; (800542c <xTaskResumeAll+0x12c>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d009      	beq.n	8005406 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80053f2:	2301      	movs	r3, #1
 80053f4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80053f6:	4b0f      	ldr	r3, [pc, #60]	; (8005434 <xTaskResumeAll+0x134>)
 80053f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80053fc:	601a      	str	r2, [r3, #0]
 80053fe:	f3bf 8f4f 	dsb	sy
 8005402:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005406:	f000 fb99 	bl	8005b3c <vPortExitCritical>

	return xAlreadyYielded;
 800540a:	68bb      	ldr	r3, [r7, #8]
}
 800540c:	4618      	mov	r0, r3
 800540e:	3710      	adds	r7, #16
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	20000680 	.word	0x20000680
 8005418:	20000658 	.word	0x20000658
 800541c:	20000618 	.word	0x20000618
 8005420:	20000660 	.word	0x20000660
 8005424:	2000055c 	.word	0x2000055c
 8005428:	20000558 	.word	0x20000558
 800542c:	2000066c 	.word	0x2000066c
 8005430:	20000668 	.word	0x20000668
 8005434:	e000ed04 	.word	0xe000ed04

08005438 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b086      	sub	sp, #24
 800543c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800543e:	2300      	movs	r3, #0
 8005440:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005442:	4b51      	ldr	r3, [pc, #324]	; (8005588 <xTaskIncrementTick+0x150>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2b00      	cmp	r3, #0
 8005448:	f040 808d 	bne.w	8005566 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800544c:	4b4f      	ldr	r3, [pc, #316]	; (800558c <xTaskIncrementTick+0x154>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	3301      	adds	r3, #1
 8005452:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005454:	4a4d      	ldr	r2, [pc, #308]	; (800558c <xTaskIncrementTick+0x154>)
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d120      	bne.n	80054a2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8005460:	4b4b      	ldr	r3, [pc, #300]	; (8005590 <xTaskIncrementTick+0x158>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <xTaskIncrementTick+0x48>
	__asm volatile
 800546a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800546e:	f383 8811 	msr	BASEPRI, r3
 8005472:	f3bf 8f6f 	isb	sy
 8005476:	f3bf 8f4f 	dsb	sy
 800547a:	603b      	str	r3, [r7, #0]
}
 800547c:	bf00      	nop
 800547e:	e7fe      	b.n	800547e <xTaskIncrementTick+0x46>
 8005480:	4b43      	ldr	r3, [pc, #268]	; (8005590 <xTaskIncrementTick+0x158>)
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	60fb      	str	r3, [r7, #12]
 8005486:	4b43      	ldr	r3, [pc, #268]	; (8005594 <xTaskIncrementTick+0x15c>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4a41      	ldr	r2, [pc, #260]	; (8005590 <xTaskIncrementTick+0x158>)
 800548c:	6013      	str	r3, [r2, #0]
 800548e:	4a41      	ldr	r2, [pc, #260]	; (8005594 <xTaskIncrementTick+0x15c>)
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	6013      	str	r3, [r2, #0]
 8005494:	4b40      	ldr	r3, [pc, #256]	; (8005598 <xTaskIncrementTick+0x160>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	3301      	adds	r3, #1
 800549a:	4a3f      	ldr	r2, [pc, #252]	; (8005598 <xTaskIncrementTick+0x160>)
 800549c:	6013      	str	r3, [r2, #0]
 800549e:	f000 f9a5 	bl	80057ec <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80054a2:	4b3e      	ldr	r3, [pc, #248]	; (800559c <xTaskIncrementTick+0x164>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d34d      	bcc.n	8005548 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054ac:	4b38      	ldr	r3, [pc, #224]	; (8005590 <xTaskIncrementTick+0x158>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d101      	bne.n	80054ba <xTaskIncrementTick+0x82>
 80054b6:	2301      	movs	r3, #1
 80054b8:	e000      	b.n	80054bc <xTaskIncrementTick+0x84>
 80054ba:	2300      	movs	r3, #0
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d004      	beq.n	80054ca <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054c0:	4b36      	ldr	r3, [pc, #216]	; (800559c <xTaskIncrementTick+0x164>)
 80054c2:	f04f 32ff 	mov.w	r2, #4294967295
 80054c6:	601a      	str	r2, [r3, #0]
					break;
 80054c8:	e03e      	b.n	8005548 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80054ca:	4b31      	ldr	r3, [pc, #196]	; (8005590 <xTaskIncrementTick+0x158>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d203      	bcs.n	80054ea <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80054e2:	4a2e      	ldr	r2, [pc, #184]	; (800559c <xTaskIncrementTick+0x164>)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6013      	str	r3, [r2, #0]
						break;
 80054e8:	e02e      	b.n	8005548 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	3304      	adds	r3, #4
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7ff fc90 	bl	8004e14 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d004      	beq.n	8005506 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	3318      	adds	r3, #24
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff fc87 	bl	8004e14 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800550a:	2201      	movs	r2, #1
 800550c:	409a      	lsls	r2, r3
 800550e:	4b24      	ldr	r3, [pc, #144]	; (80055a0 <xTaskIncrementTick+0x168>)
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	4313      	orrs	r3, r2
 8005514:	4a22      	ldr	r2, [pc, #136]	; (80055a0 <xTaskIncrementTick+0x168>)
 8005516:	6013      	str	r3, [r2, #0]
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800551c:	4613      	mov	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	4413      	add	r3, r2
 8005522:	009b      	lsls	r3, r3, #2
 8005524:	4a1f      	ldr	r2, [pc, #124]	; (80055a4 <xTaskIncrementTick+0x16c>)
 8005526:	441a      	add	r2, r3
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	3304      	adds	r3, #4
 800552c:	4619      	mov	r1, r3
 800552e:	4610      	mov	r0, r2
 8005530:	f7ff fc15 	bl	8004d5e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005538:	4b1b      	ldr	r3, [pc, #108]	; (80055a8 <xTaskIncrementTick+0x170>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800553e:	429a      	cmp	r2, r3
 8005540:	d3b4      	bcc.n	80054ac <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8005542:	2301      	movs	r3, #1
 8005544:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005546:	e7b1      	b.n	80054ac <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005548:	4b17      	ldr	r3, [pc, #92]	; (80055a8 <xTaskIncrementTick+0x170>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800554e:	4915      	ldr	r1, [pc, #84]	; (80055a4 <xTaskIncrementTick+0x16c>)
 8005550:	4613      	mov	r3, r2
 8005552:	009b      	lsls	r3, r3, #2
 8005554:	4413      	add	r3, r2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	440b      	add	r3, r1
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	2b01      	cmp	r3, #1
 800555e:	d907      	bls.n	8005570 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8005560:	2301      	movs	r3, #1
 8005562:	617b      	str	r3, [r7, #20]
 8005564:	e004      	b.n	8005570 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8005566:	4b11      	ldr	r3, [pc, #68]	; (80055ac <xTaskIncrementTick+0x174>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	3301      	adds	r3, #1
 800556c:	4a0f      	ldr	r2, [pc, #60]	; (80055ac <xTaskIncrementTick+0x174>)
 800556e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8005570:	4b0f      	ldr	r3, [pc, #60]	; (80055b0 <xTaskIncrementTick+0x178>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d001      	beq.n	800557c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8005578:	2301      	movs	r3, #1
 800557a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800557c:	697b      	ldr	r3, [r7, #20]
}
 800557e:	4618      	mov	r0, r3
 8005580:	3718      	adds	r7, #24
 8005582:	46bd      	mov	sp, r7
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	20000680 	.word	0x20000680
 800558c:	2000065c 	.word	0x2000065c
 8005590:	20000610 	.word	0x20000610
 8005594:	20000614 	.word	0x20000614
 8005598:	20000670 	.word	0x20000670
 800559c:	20000678 	.word	0x20000678
 80055a0:	20000660 	.word	0x20000660
 80055a4:	2000055c 	.word	0x2000055c
 80055a8:	20000558 	.word	0x20000558
 80055ac:	20000668 	.word	0x20000668
 80055b0:	2000066c 	.word	0x2000066c

080055b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80055b4:	b480      	push	{r7}
 80055b6:	b087      	sub	sp, #28
 80055b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80055ba:	4b29      	ldr	r3, [pc, #164]	; (8005660 <vTaskSwitchContext+0xac>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80055c2:	4b28      	ldr	r3, [pc, #160]	; (8005664 <vTaskSwitchContext+0xb0>)
 80055c4:	2201      	movs	r2, #1
 80055c6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80055c8:	e044      	b.n	8005654 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80055ca:	4b26      	ldr	r3, [pc, #152]	; (8005664 <vTaskSwitchContext+0xb0>)
 80055cc:	2200      	movs	r2, #0
 80055ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80055d0:	4b25      	ldr	r3, [pc, #148]	; (8005668 <vTaskSwitchContext+0xb4>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	fab3 f383 	clz	r3, r3
 80055dc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80055de:	7afb      	ldrb	r3, [r7, #11]
 80055e0:	f1c3 031f 	rsb	r3, r3, #31
 80055e4:	617b      	str	r3, [r7, #20]
 80055e6:	4921      	ldr	r1, [pc, #132]	; (800566c <vTaskSwitchContext+0xb8>)
 80055e8:	697a      	ldr	r2, [r7, #20]
 80055ea:	4613      	mov	r3, r2
 80055ec:	009b      	lsls	r3, r3, #2
 80055ee:	4413      	add	r3, r2
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	440b      	add	r3, r1
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d10a      	bne.n	8005610 <vTaskSwitchContext+0x5c>
	__asm volatile
 80055fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055fe:	f383 8811 	msr	BASEPRI, r3
 8005602:	f3bf 8f6f 	isb	sy
 8005606:	f3bf 8f4f 	dsb	sy
 800560a:	607b      	str	r3, [r7, #4]
}
 800560c:	bf00      	nop
 800560e:	e7fe      	b.n	800560e <vTaskSwitchContext+0x5a>
 8005610:	697a      	ldr	r2, [r7, #20]
 8005612:	4613      	mov	r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4413      	add	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4a14      	ldr	r2, [pc, #80]	; (800566c <vTaskSwitchContext+0xb8>)
 800561c:	4413      	add	r3, r2
 800561e:	613b      	str	r3, [r7, #16]
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	693b      	ldr	r3, [r7, #16]
 8005628:	605a      	str	r2, [r3, #4]
 800562a:	693b      	ldr	r3, [r7, #16]
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	3308      	adds	r3, #8
 8005632:	429a      	cmp	r2, r3
 8005634:	d104      	bne.n	8005640 <vTaskSwitchContext+0x8c>
 8005636:	693b      	ldr	r3, [r7, #16]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	693b      	ldr	r3, [r7, #16]
 800563e:	605a      	str	r2, [r3, #4]
 8005640:	693b      	ldr	r3, [r7, #16]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	4a0a      	ldr	r2, [pc, #40]	; (8005670 <vTaskSwitchContext+0xbc>)
 8005648:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800564a:	4b09      	ldr	r3, [pc, #36]	; (8005670 <vTaskSwitchContext+0xbc>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	334c      	adds	r3, #76	; 0x4c
 8005650:	4a08      	ldr	r2, [pc, #32]	; (8005674 <vTaskSwitchContext+0xc0>)
 8005652:	6013      	str	r3, [r2, #0]
}
 8005654:	bf00      	nop
 8005656:	371c      	adds	r7, #28
 8005658:	46bd      	mov	sp, r7
 800565a:	bc80      	pop	{r7}
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	20000680 	.word	0x20000680
 8005664:	2000066c 	.word	0x2000066c
 8005668:	20000660 	.word	0x20000660
 800566c:	2000055c 	.word	0x2000055c
 8005670:	20000558 	.word	0x20000558
 8005674:	20000014 	.word	0x20000014

08005678 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b082      	sub	sp, #8
 800567c:	af00      	add	r7, sp, #0
 800567e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005680:	f000 f852 	bl	8005728 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005684:	4b06      	ldr	r3, [pc, #24]	; (80056a0 <prvIdleTask+0x28>)
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	2b01      	cmp	r3, #1
 800568a:	d9f9      	bls.n	8005680 <prvIdleTask+0x8>
			{
				taskYIELD();
 800568c:	4b05      	ldr	r3, [pc, #20]	; (80056a4 <prvIdleTask+0x2c>)
 800568e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800569c:	e7f0      	b.n	8005680 <prvIdleTask+0x8>
 800569e:	bf00      	nop
 80056a0:	2000055c 	.word	0x2000055c
 80056a4:	e000ed04 	.word	0xe000ed04

080056a8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056ae:	2300      	movs	r3, #0
 80056b0:	607b      	str	r3, [r7, #4]
 80056b2:	e00c      	b.n	80056ce <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	4613      	mov	r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	4413      	add	r3, r2
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	4a12      	ldr	r2, [pc, #72]	; (8005708 <prvInitialiseTaskLists+0x60>)
 80056c0:	4413      	add	r3, r2
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7ff fb20 	bl	8004d08 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	3301      	adds	r3, #1
 80056cc:	607b      	str	r3, [r7, #4]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2b06      	cmp	r3, #6
 80056d2:	d9ef      	bls.n	80056b4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80056d4:	480d      	ldr	r0, [pc, #52]	; (800570c <prvInitialiseTaskLists+0x64>)
 80056d6:	f7ff fb17 	bl	8004d08 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80056da:	480d      	ldr	r0, [pc, #52]	; (8005710 <prvInitialiseTaskLists+0x68>)
 80056dc:	f7ff fb14 	bl	8004d08 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80056e0:	480c      	ldr	r0, [pc, #48]	; (8005714 <prvInitialiseTaskLists+0x6c>)
 80056e2:	f7ff fb11 	bl	8004d08 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80056e6:	480c      	ldr	r0, [pc, #48]	; (8005718 <prvInitialiseTaskLists+0x70>)
 80056e8:	f7ff fb0e 	bl	8004d08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80056ec:	480b      	ldr	r0, [pc, #44]	; (800571c <prvInitialiseTaskLists+0x74>)
 80056ee:	f7ff fb0b 	bl	8004d08 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80056f2:	4b0b      	ldr	r3, [pc, #44]	; (8005720 <prvInitialiseTaskLists+0x78>)
 80056f4:	4a05      	ldr	r2, [pc, #20]	; (800570c <prvInitialiseTaskLists+0x64>)
 80056f6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80056f8:	4b0a      	ldr	r3, [pc, #40]	; (8005724 <prvInitialiseTaskLists+0x7c>)
 80056fa:	4a05      	ldr	r2, [pc, #20]	; (8005710 <prvInitialiseTaskLists+0x68>)
 80056fc:	601a      	str	r2, [r3, #0]
}
 80056fe:	bf00      	nop
 8005700:	3708      	adds	r7, #8
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
 8005706:	bf00      	nop
 8005708:	2000055c 	.word	0x2000055c
 800570c:	200005e8 	.word	0x200005e8
 8005710:	200005fc 	.word	0x200005fc
 8005714:	20000618 	.word	0x20000618
 8005718:	2000062c 	.word	0x2000062c
 800571c:	20000644 	.word	0x20000644
 8005720:	20000610 	.word	0x20000610
 8005724:	20000614 	.word	0x20000614

08005728 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b082      	sub	sp, #8
 800572c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800572e:	e019      	b.n	8005764 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005730:	f000 f9d4 	bl	8005adc <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005734:	4b10      	ldr	r3, [pc, #64]	; (8005778 <prvCheckTasksWaitingTermination+0x50>)
 8005736:	68db      	ldr	r3, [r3, #12]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	3304      	adds	r3, #4
 8005740:	4618      	mov	r0, r3
 8005742:	f7ff fb67 	bl	8004e14 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005746:	4b0d      	ldr	r3, [pc, #52]	; (800577c <prvCheckTasksWaitingTermination+0x54>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	3b01      	subs	r3, #1
 800574c:	4a0b      	ldr	r2, [pc, #44]	; (800577c <prvCheckTasksWaitingTermination+0x54>)
 800574e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005750:	4b0b      	ldr	r3, [pc, #44]	; (8005780 <prvCheckTasksWaitingTermination+0x58>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	3b01      	subs	r3, #1
 8005756:	4a0a      	ldr	r2, [pc, #40]	; (8005780 <prvCheckTasksWaitingTermination+0x58>)
 8005758:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800575a:	f000 f9ef 	bl	8005b3c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800575e:	6878      	ldr	r0, [r7, #4]
 8005760:	f000 f810 	bl	8005784 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005764:	4b06      	ldr	r3, [pc, #24]	; (8005780 <prvCheckTasksWaitingTermination+0x58>)
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d1e1      	bne.n	8005730 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800576c:	bf00      	nop
 800576e:	bf00      	nop
 8005770:	3708      	adds	r7, #8
 8005772:	46bd      	mov	sp, r7
 8005774:	bd80      	pop	{r7, pc}
 8005776:	bf00      	nop
 8005778:	2000062c 	.word	0x2000062c
 800577c:	20000658 	.word	0x20000658
 8005780:	20000640 	.word	0x20000640

08005784 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005784:	b580      	push	{r7, lr}
 8005786:	b084      	sub	sp, #16
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]

		/* Free up the memory allocated by the scheduler for the task.  It is up
		to the task to free any memory allocated at the application level. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	334c      	adds	r3, #76	; 0x4c
 8005790:	4618      	mov	r0, r3
 8005792:	f000 fc87 	bl	80060a4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 800579c:	2b00      	cmp	r3, #0
 800579e:	d108      	bne.n	80057b2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057a4:	4618      	mov	r0, r3
 80057a6:	f000 fb1f 	bl	8005de8 <vPortFree>
				vPortFree( pxTCB );
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 fb1c 	bl	8005de8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80057b0:	e018      	b.n	80057e4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d103      	bne.n	80057c4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f000 fb13 	bl	8005de8 <vPortFree>
	}
 80057c2:	e00f      	b.n	80057e4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d00a      	beq.n	80057e4 <prvDeleteTCB+0x60>
	__asm volatile
 80057ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057d2:	f383 8811 	msr	BASEPRI, r3
 80057d6:	f3bf 8f6f 	isb	sy
 80057da:	f3bf 8f4f 	dsb	sy
 80057de:	60fb      	str	r3, [r7, #12]
}
 80057e0:	bf00      	nop
 80057e2:	e7fe      	b.n	80057e2 <prvDeleteTCB+0x5e>
	}
 80057e4:	bf00      	nop
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80057f2:	4b0e      	ldr	r3, [pc, #56]	; (800582c <prvResetNextTaskUnblockTime+0x40>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d101      	bne.n	8005800 <prvResetNextTaskUnblockTime+0x14>
 80057fc:	2301      	movs	r3, #1
 80057fe:	e000      	b.n	8005802 <prvResetNextTaskUnblockTime+0x16>
 8005800:	2300      	movs	r3, #0
 8005802:	2b00      	cmp	r3, #0
 8005804:	d004      	beq.n	8005810 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005806:	4b0a      	ldr	r3, [pc, #40]	; (8005830 <prvResetNextTaskUnblockTime+0x44>)
 8005808:	f04f 32ff 	mov.w	r2, #4294967295
 800580c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800580e:	e008      	b.n	8005822 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005810:	4b06      	ldr	r3, [pc, #24]	; (800582c <prvResetNextTaskUnblockTime+0x40>)
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	68db      	ldr	r3, [r3, #12]
 8005818:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	685b      	ldr	r3, [r3, #4]
 800581e:	4a04      	ldr	r2, [pc, #16]	; (8005830 <prvResetNextTaskUnblockTime+0x44>)
 8005820:	6013      	str	r3, [r2, #0]
}
 8005822:	bf00      	nop
 8005824:	370c      	adds	r7, #12
 8005826:	46bd      	mov	sp, r7
 8005828:	bc80      	pop	{r7}
 800582a:	4770      	bx	lr
 800582c:	20000610 	.word	0x20000610
 8005830:	20000678 	.word	0x20000678

08005834 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b084      	sub	sp, #16
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
 800583c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800583e:	4b29      	ldr	r3, [pc, #164]	; (80058e4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005844:	4b28      	ldr	r3, [pc, #160]	; (80058e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	3304      	adds	r3, #4
 800584a:	4618      	mov	r0, r3
 800584c:	f7ff fae2 	bl	8004e14 <uxListRemove>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d10b      	bne.n	800586e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8005856:	4b24      	ldr	r3, [pc, #144]	; (80058e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800585c:	2201      	movs	r2, #1
 800585e:	fa02 f303 	lsl.w	r3, r2, r3
 8005862:	43da      	mvns	r2, r3
 8005864:	4b21      	ldr	r3, [pc, #132]	; (80058ec <prvAddCurrentTaskToDelayedList+0xb8>)
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4013      	ands	r3, r2
 800586a:	4a20      	ldr	r2, [pc, #128]	; (80058ec <prvAddCurrentTaskToDelayedList+0xb8>)
 800586c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005874:	d10a      	bne.n	800588c <prvAddCurrentTaskToDelayedList+0x58>
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d007      	beq.n	800588c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800587c:	4b1a      	ldr	r3, [pc, #104]	; (80058e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	3304      	adds	r3, #4
 8005882:	4619      	mov	r1, r3
 8005884:	481a      	ldr	r0, [pc, #104]	; (80058f0 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005886:	f7ff fa6a 	bl	8004d5e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800588a:	e026      	b.n	80058da <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800588c:	68fa      	ldr	r2, [r7, #12]
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4413      	add	r3, r2
 8005892:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005894:	4b14      	ldr	r3, [pc, #80]	; (80058e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	68ba      	ldr	r2, [r7, #8]
 800589a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d209      	bcs.n	80058b8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058a4:	4b13      	ldr	r3, [pc, #76]	; (80058f4 <prvAddCurrentTaskToDelayedList+0xc0>)
 80058a6:	681a      	ldr	r2, [r3, #0]
 80058a8:	4b0f      	ldr	r3, [pc, #60]	; (80058e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	3304      	adds	r3, #4
 80058ae:	4619      	mov	r1, r3
 80058b0:	4610      	mov	r0, r2
 80058b2:	f7ff fa77 	bl	8004da4 <vListInsert>
}
 80058b6:	e010      	b.n	80058da <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80058b8:	4b0f      	ldr	r3, [pc, #60]	; (80058f8 <prvAddCurrentTaskToDelayedList+0xc4>)
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	4b0a      	ldr	r3, [pc, #40]	; (80058e8 <prvAddCurrentTaskToDelayedList+0xb4>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3304      	adds	r3, #4
 80058c2:	4619      	mov	r1, r3
 80058c4:	4610      	mov	r0, r2
 80058c6:	f7ff fa6d 	bl	8004da4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80058ca:	4b0c      	ldr	r3, [pc, #48]	; (80058fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	68ba      	ldr	r2, [r7, #8]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d202      	bcs.n	80058da <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80058d4:	4a09      	ldr	r2, [pc, #36]	; (80058fc <prvAddCurrentTaskToDelayedList+0xc8>)
 80058d6:	68bb      	ldr	r3, [r7, #8]
 80058d8:	6013      	str	r3, [r2, #0]
}
 80058da:	bf00      	nop
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	2000065c 	.word	0x2000065c
 80058e8:	20000558 	.word	0x20000558
 80058ec:	20000660 	.word	0x20000660
 80058f0:	20000644 	.word	0x20000644
 80058f4:	20000614 	.word	0x20000614
 80058f8:	20000610 	.word	0x20000610
 80058fc:	20000678 	.word	0x20000678

08005900 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	3b04      	subs	r3, #4
 8005910:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005918:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	3b04      	subs	r3, #4
 800591e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	f023 0201 	bic.w	r2, r3, #1
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	3b04      	subs	r3, #4
 800592e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005930:	4a08      	ldr	r2, [pc, #32]	; (8005954 <pxPortInitialiseStack+0x54>)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	3b14      	subs	r3, #20
 800593a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	3b20      	subs	r3, #32
 8005946:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005948:	68fb      	ldr	r3, [r7, #12]
}
 800594a:	4618      	mov	r0, r3
 800594c:	3714      	adds	r7, #20
 800594e:	46bd      	mov	sp, r7
 8005950:	bc80      	pop	{r7}
 8005952:	4770      	bx	lr
 8005954:	08005959 	.word	0x08005959

08005958 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005958:	b480      	push	{r7}
 800595a:	b085      	sub	sp, #20
 800595c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800595e:	2300      	movs	r3, #0
 8005960:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005962:	4b12      	ldr	r3, [pc, #72]	; (80059ac <prvTaskExitError+0x54>)
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596a:	d00a      	beq.n	8005982 <prvTaskExitError+0x2a>
	__asm volatile
 800596c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005970:	f383 8811 	msr	BASEPRI, r3
 8005974:	f3bf 8f6f 	isb	sy
 8005978:	f3bf 8f4f 	dsb	sy
 800597c:	60fb      	str	r3, [r7, #12]
}
 800597e:	bf00      	nop
 8005980:	e7fe      	b.n	8005980 <prvTaskExitError+0x28>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	60bb      	str	r3, [r7, #8]
}
 8005994:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005996:	bf00      	nop
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2b00      	cmp	r3, #0
 800599c:	d0fc      	beq.n	8005998 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800599e:	bf00      	nop
 80059a0:	bf00      	nop
 80059a2:	3714      	adds	r7, #20
 80059a4:	46bd      	mov	sp, r7
 80059a6:	bc80      	pop	{r7}
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	20000010 	.word	0x20000010

080059b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80059b0:	4b07      	ldr	r3, [pc, #28]	; (80059d0 <pxCurrentTCBConst2>)
 80059b2:	6819      	ldr	r1, [r3, #0]
 80059b4:	6808      	ldr	r0, [r1, #0]
 80059b6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80059ba:	f380 8809 	msr	PSP, r0
 80059be:	f3bf 8f6f 	isb	sy
 80059c2:	f04f 0000 	mov.w	r0, #0
 80059c6:	f380 8811 	msr	BASEPRI, r0
 80059ca:	f04e 0e0d 	orr.w	lr, lr, #13
 80059ce:	4770      	bx	lr

080059d0 <pxCurrentTCBConst2>:
 80059d0:	20000558 	.word	0x20000558
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80059d4:	bf00      	nop
 80059d6:	bf00      	nop

080059d8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 80059d8:	4806      	ldr	r0, [pc, #24]	; (80059f4 <prvPortStartFirstTask+0x1c>)
 80059da:	6800      	ldr	r0, [r0, #0]
 80059dc:	6800      	ldr	r0, [r0, #0]
 80059de:	f380 8808 	msr	MSP, r0
 80059e2:	b662      	cpsie	i
 80059e4:	b661      	cpsie	f
 80059e6:	f3bf 8f4f 	dsb	sy
 80059ea:	f3bf 8f6f 	isb	sy
 80059ee:	df00      	svc	0
 80059f0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80059f2:	bf00      	nop
 80059f4:	e000ed08 	.word	0xe000ed08

080059f8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80059fe:	4b32      	ldr	r3, [pc, #200]	; (8005ac8 <xPortStartScheduler+0xd0>)
 8005a00:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	b2db      	uxtb	r3, r3
 8005a08:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	22ff      	movs	r2, #255	; 0xff
 8005a0e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	781b      	ldrb	r3, [r3, #0]
 8005a14:	b2db      	uxtb	r3, r3
 8005a16:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005a18:	78fb      	ldrb	r3, [r7, #3]
 8005a1a:	b2db      	uxtb	r3, r3
 8005a1c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005a20:	b2da      	uxtb	r2, r3
 8005a22:	4b2a      	ldr	r3, [pc, #168]	; (8005acc <xPortStartScheduler+0xd4>)
 8005a24:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005a26:	4b2a      	ldr	r3, [pc, #168]	; (8005ad0 <xPortStartScheduler+0xd8>)
 8005a28:	2207      	movs	r2, #7
 8005a2a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a2c:	e009      	b.n	8005a42 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8005a2e:	4b28      	ldr	r3, [pc, #160]	; (8005ad0 <xPortStartScheduler+0xd8>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	3b01      	subs	r3, #1
 8005a34:	4a26      	ldr	r2, [pc, #152]	; (8005ad0 <xPortStartScheduler+0xd8>)
 8005a36:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005a38:	78fb      	ldrb	r3, [r7, #3]
 8005a3a:	b2db      	uxtb	r3, r3
 8005a3c:	005b      	lsls	r3, r3, #1
 8005a3e:	b2db      	uxtb	r3, r3
 8005a40:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005a42:	78fb      	ldrb	r3, [r7, #3]
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a4a:	2b80      	cmp	r3, #128	; 0x80
 8005a4c:	d0ef      	beq.n	8005a2e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005a4e:	4b20      	ldr	r3, [pc, #128]	; (8005ad0 <xPortStartScheduler+0xd8>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f1c3 0307 	rsb	r3, r3, #7
 8005a56:	2b04      	cmp	r3, #4
 8005a58:	d00a      	beq.n	8005a70 <xPortStartScheduler+0x78>
	__asm volatile
 8005a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a5e:	f383 8811 	msr	BASEPRI, r3
 8005a62:	f3bf 8f6f 	isb	sy
 8005a66:	f3bf 8f4f 	dsb	sy
 8005a6a:	60bb      	str	r3, [r7, #8]
}
 8005a6c:	bf00      	nop
 8005a6e:	e7fe      	b.n	8005a6e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005a70:	4b17      	ldr	r3, [pc, #92]	; (8005ad0 <xPortStartScheduler+0xd8>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	021b      	lsls	r3, r3, #8
 8005a76:	4a16      	ldr	r2, [pc, #88]	; (8005ad0 <xPortStartScheduler+0xd8>)
 8005a78:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005a7a:	4b15      	ldr	r3, [pc, #84]	; (8005ad0 <xPortStartScheduler+0xd8>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8005a82:	4a13      	ldr	r2, [pc, #76]	; (8005ad0 <xPortStartScheduler+0xd8>)
 8005a84:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	b2da      	uxtb	r2, r3
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005a8e:	4b11      	ldr	r3, [pc, #68]	; (8005ad4 <xPortStartScheduler+0xdc>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	4a10      	ldr	r2, [pc, #64]	; (8005ad4 <xPortStartScheduler+0xdc>)
 8005a94:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005a98:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005a9a:	4b0e      	ldr	r3, [pc, #56]	; (8005ad4 <xPortStartScheduler+0xdc>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a0d      	ldr	r2, [pc, #52]	; (8005ad4 <xPortStartScheduler+0xdc>)
 8005aa0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005aa4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005aa6:	f000 f8b9 	bl	8005c1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005aaa:	4b0b      	ldr	r3, [pc, #44]	; (8005ad8 <xPortStartScheduler+0xe0>)
 8005aac:	2200      	movs	r2, #0
 8005aae:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005ab0:	f7ff ff92 	bl	80059d8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005ab4:	f7ff fd7e 	bl	80055b4 <vTaskSwitchContext>
	prvTaskExitError();
 8005ab8:	f7ff ff4e 	bl	8005958 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005abc:	2300      	movs	r3, #0
}
 8005abe:	4618      	mov	r0, r3
 8005ac0:	3710      	adds	r7, #16
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}
 8005ac6:	bf00      	nop
 8005ac8:	e000e400 	.word	0xe000e400
 8005acc:	20000684 	.word	0x20000684
 8005ad0:	20000688 	.word	0x20000688
 8005ad4:	e000ed20 	.word	0xe000ed20
 8005ad8:	20000010 	.word	0x20000010

08005adc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
	__asm volatile
 8005ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005ae6:	f383 8811 	msr	BASEPRI, r3
 8005aea:	f3bf 8f6f 	isb	sy
 8005aee:	f3bf 8f4f 	dsb	sy
 8005af2:	607b      	str	r3, [r7, #4]
}
 8005af4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005af6:	4b0f      	ldr	r3, [pc, #60]	; (8005b34 <vPortEnterCritical+0x58>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	3301      	adds	r3, #1
 8005afc:	4a0d      	ldr	r2, [pc, #52]	; (8005b34 <vPortEnterCritical+0x58>)
 8005afe:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005b00:	4b0c      	ldr	r3, [pc, #48]	; (8005b34 <vPortEnterCritical+0x58>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	2b01      	cmp	r3, #1
 8005b06:	d10f      	bne.n	8005b28 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005b08:	4b0b      	ldr	r3, [pc, #44]	; (8005b38 <vPortEnterCritical+0x5c>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d00a      	beq.n	8005b28 <vPortEnterCritical+0x4c>
	__asm volatile
 8005b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b16:	f383 8811 	msr	BASEPRI, r3
 8005b1a:	f3bf 8f6f 	isb	sy
 8005b1e:	f3bf 8f4f 	dsb	sy
 8005b22:	603b      	str	r3, [r7, #0]
}
 8005b24:	bf00      	nop
 8005b26:	e7fe      	b.n	8005b26 <vPortEnterCritical+0x4a>
	}
}
 8005b28:	bf00      	nop
 8005b2a:	370c      	adds	r7, #12
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bc80      	pop	{r7}
 8005b30:	4770      	bx	lr
 8005b32:	bf00      	nop
 8005b34:	20000010 	.word	0x20000010
 8005b38:	e000ed04 	.word	0xe000ed04

08005b3c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005b42:	4b11      	ldr	r3, [pc, #68]	; (8005b88 <vPortExitCritical+0x4c>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d10a      	bne.n	8005b60 <vPortExitCritical+0x24>
	__asm volatile
 8005b4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b4e:	f383 8811 	msr	BASEPRI, r3
 8005b52:	f3bf 8f6f 	isb	sy
 8005b56:	f3bf 8f4f 	dsb	sy
 8005b5a:	607b      	str	r3, [r7, #4]
}
 8005b5c:	bf00      	nop
 8005b5e:	e7fe      	b.n	8005b5e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005b60:	4b09      	ldr	r3, [pc, #36]	; (8005b88 <vPortExitCritical+0x4c>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	3b01      	subs	r3, #1
 8005b66:	4a08      	ldr	r2, [pc, #32]	; (8005b88 <vPortExitCritical+0x4c>)
 8005b68:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005b6a:	4b07      	ldr	r3, [pc, #28]	; (8005b88 <vPortExitCritical+0x4c>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d105      	bne.n	8005b7e <vPortExitCritical+0x42>
 8005b72:	2300      	movs	r3, #0
 8005b74:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005b7c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005b7e:	bf00      	nop
 8005b80:	370c      	adds	r7, #12
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bc80      	pop	{r7}
 8005b86:	4770      	bx	lr
 8005b88:	20000010 	.word	0x20000010
 8005b8c:	00000000 	.word	0x00000000

08005b90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005b90:	f3ef 8009 	mrs	r0, PSP
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	4b0d      	ldr	r3, [pc, #52]	; (8005bd0 <pxCurrentTCBConst>)
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005ba0:	6010      	str	r0, [r2, #0]
 8005ba2:	e92d 4008 	stmdb	sp!, {r3, lr}
 8005ba6:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005baa:	f380 8811 	msr	BASEPRI, r0
 8005bae:	f7ff fd01 	bl	80055b4 <vTaskSwitchContext>
 8005bb2:	f04f 0000 	mov.w	r0, #0
 8005bb6:	f380 8811 	msr	BASEPRI, r0
 8005bba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005bbe:	6819      	ldr	r1, [r3, #0]
 8005bc0:	6808      	ldr	r0, [r1, #0]
 8005bc2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8005bc6:	f380 8809 	msr	PSP, r0
 8005bca:	f3bf 8f6f 	isb	sy
 8005bce:	4770      	bx	lr

08005bd0 <pxCurrentTCBConst>:
 8005bd0:	20000558 	.word	0x20000558
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005bd4:	bf00      	nop
 8005bd6:	bf00      	nop

08005bd8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b082      	sub	sp, #8
 8005bdc:	af00      	add	r7, sp, #0
	__asm volatile
 8005bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005be2:	f383 8811 	msr	BASEPRI, r3
 8005be6:	f3bf 8f6f 	isb	sy
 8005bea:	f3bf 8f4f 	dsb	sy
 8005bee:	607b      	str	r3, [r7, #4]
}
 8005bf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005bf2:	f7ff fc21 	bl	8005438 <xTaskIncrementTick>
 8005bf6:	4603      	mov	r3, r0
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d003      	beq.n	8005c04 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005bfc:	4b06      	ldr	r3, [pc, #24]	; (8005c18 <SysTick_Handler+0x40>)
 8005bfe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c02:	601a      	str	r2, [r3, #0]
 8005c04:	2300      	movs	r3, #0
 8005c06:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005c08:	683b      	ldr	r3, [r7, #0]
 8005c0a:	f383 8811 	msr	BASEPRI, r3
}
 8005c0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005c10:	bf00      	nop
 8005c12:	3708      	adds	r7, #8
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	e000ed04 	.word	0xe000ed04

08005c1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005c20:	4b0a      	ldr	r3, [pc, #40]	; (8005c4c <vPortSetupTimerInterrupt+0x30>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005c26:	4b0a      	ldr	r3, [pc, #40]	; (8005c50 <vPortSetupTimerInterrupt+0x34>)
 8005c28:	2200      	movs	r2, #0
 8005c2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005c2c:	4b09      	ldr	r3, [pc, #36]	; (8005c54 <vPortSetupTimerInterrupt+0x38>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a09      	ldr	r2, [pc, #36]	; (8005c58 <vPortSetupTimerInterrupt+0x3c>)
 8005c32:	fba2 2303 	umull	r2, r3, r2, r3
 8005c36:	099b      	lsrs	r3, r3, #6
 8005c38:	4a08      	ldr	r2, [pc, #32]	; (8005c5c <vPortSetupTimerInterrupt+0x40>)
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005c3e:	4b03      	ldr	r3, [pc, #12]	; (8005c4c <vPortSetupTimerInterrupt+0x30>)
 8005c40:	2207      	movs	r2, #7
 8005c42:	601a      	str	r2, [r3, #0]
}
 8005c44:	bf00      	nop
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bc80      	pop	{r7}
 8005c4a:	4770      	bx	lr
 8005c4c:	e000e010 	.word	0xe000e010
 8005c50:	e000e018 	.word	0xe000e018
 8005c54:	20000004 	.word	0x20000004
 8005c58:	10624dd3 	.word	0x10624dd3
 8005c5c:	e000e014 	.word	0xe000e014

08005c60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b08a      	sub	sp, #40	; 0x28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005c6c:	f7ff fb3a 	bl	80052e4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005c70:	4b58      	ldr	r3, [pc, #352]	; (8005dd4 <pvPortMalloc+0x174>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005c78:	f000 f910 	bl	8005e9c <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005c7c:	4b56      	ldr	r3, [pc, #344]	; (8005dd8 <pvPortMalloc+0x178>)
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4013      	ands	r3, r2
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	f040 808e 	bne.w	8005da6 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d01d      	beq.n	8005ccc <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005c90:	2208      	movs	r2, #8
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4413      	add	r3, r2
 8005c96:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f003 0307 	and.w	r3, r3, #7
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d014      	beq.n	8005ccc <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f023 0307 	bic.w	r3, r3, #7
 8005ca8:	3308      	adds	r3, #8
 8005caa:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	f003 0307 	and.w	r3, r3, #7
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00a      	beq.n	8005ccc <pvPortMalloc+0x6c>
	__asm volatile
 8005cb6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cba:	f383 8811 	msr	BASEPRI, r3
 8005cbe:	f3bf 8f6f 	isb	sy
 8005cc2:	f3bf 8f4f 	dsb	sy
 8005cc6:	617b      	str	r3, [r7, #20]
}
 8005cc8:	bf00      	nop
 8005cca:	e7fe      	b.n	8005cca <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d069      	beq.n	8005da6 <pvPortMalloc+0x146>
 8005cd2:	4b42      	ldr	r3, [pc, #264]	; (8005ddc <pvPortMalloc+0x17c>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	429a      	cmp	r2, r3
 8005cda:	d864      	bhi.n	8005da6 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005cdc:	4b40      	ldr	r3, [pc, #256]	; (8005de0 <pvPortMalloc+0x180>)
 8005cde:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005ce0:	4b3f      	ldr	r3, [pc, #252]	; (8005de0 <pvPortMalloc+0x180>)
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005ce6:	e004      	b.n	8005cf2 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cea:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005cec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	687a      	ldr	r2, [r7, #4]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d903      	bls.n	8005d04 <pvPortMalloc+0xa4>
 8005cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d1f1      	bne.n	8005ce8 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005d04:	4b33      	ldr	r3, [pc, #204]	; (8005dd4 <pvPortMalloc+0x174>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d04b      	beq.n	8005da6 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005d0e:	6a3b      	ldr	r3, [r7, #32]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	2208      	movs	r2, #8
 8005d14:	4413      	add	r3, r2
 8005d16:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005d18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d1a:	681a      	ldr	r2, [r3, #0]
 8005d1c:	6a3b      	ldr	r3, [r7, #32]
 8005d1e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d22:	685a      	ldr	r2, [r3, #4]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	1ad2      	subs	r2, r2, r3
 8005d28:	2308      	movs	r3, #8
 8005d2a:	005b      	lsls	r3, r3, #1
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	d91f      	bls.n	8005d70 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005d30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	4413      	add	r3, r2
 8005d36:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d38:	69bb      	ldr	r3, [r7, #24]
 8005d3a:	f003 0307 	and.w	r3, r3, #7
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00a      	beq.n	8005d58 <pvPortMalloc+0xf8>
	__asm volatile
 8005d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d46:	f383 8811 	msr	BASEPRI, r3
 8005d4a:	f3bf 8f6f 	isb	sy
 8005d4e:	f3bf 8f4f 	dsb	sy
 8005d52:	613b      	str	r3, [r7, #16]
}
 8005d54:	bf00      	nop
 8005d56:	e7fe      	b.n	8005d56 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005d58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d5a:	685a      	ldr	r2, [r3, #4]
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	1ad2      	subs	r2, r2, r3
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d66:	687a      	ldr	r2, [r7, #4]
 8005d68:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005d6a:	69b8      	ldr	r0, [r7, #24]
 8005d6c:	f000 f8f8 	bl	8005f60 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005d70:	4b1a      	ldr	r3, [pc, #104]	; (8005ddc <pvPortMalloc+0x17c>)
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d76:	685b      	ldr	r3, [r3, #4]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	4a18      	ldr	r2, [pc, #96]	; (8005ddc <pvPortMalloc+0x17c>)
 8005d7c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005d7e:	4b17      	ldr	r3, [pc, #92]	; (8005ddc <pvPortMalloc+0x17c>)
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	4b18      	ldr	r3, [pc, #96]	; (8005de4 <pvPortMalloc+0x184>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	429a      	cmp	r2, r3
 8005d88:	d203      	bcs.n	8005d92 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005d8a:	4b14      	ldr	r3, [pc, #80]	; (8005ddc <pvPortMalloc+0x17c>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a15      	ldr	r2, [pc, #84]	; (8005de4 <pvPortMalloc+0x184>)
 8005d90:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d94:	685a      	ldr	r2, [r3, #4]
 8005d96:	4b10      	ldr	r3, [pc, #64]	; (8005dd8 <pvPortMalloc+0x178>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	431a      	orrs	r2, r3
 8005d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005da2:	2200      	movs	r2, #0
 8005da4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005da6:	f7ff faab 	bl	8005300 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005daa:	69fb      	ldr	r3, [r7, #28]
 8005dac:	f003 0307 	and.w	r3, r3, #7
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d00a      	beq.n	8005dca <pvPortMalloc+0x16a>
	__asm volatile
 8005db4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005db8:	f383 8811 	msr	BASEPRI, r3
 8005dbc:	f3bf 8f6f 	isb	sy
 8005dc0:	f3bf 8f4f 	dsb	sy
 8005dc4:	60fb      	str	r3, [r7, #12]
}
 8005dc6:	bf00      	nop
 8005dc8:	e7fe      	b.n	8005dc8 <pvPortMalloc+0x168>
	return pvReturn;
 8005dca:	69fb      	ldr	r3, [r7, #28]
}
 8005dcc:	4618      	mov	r0, r3
 8005dce:	3728      	adds	r7, #40	; 0x28
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	bd80      	pop	{r7, pc}
 8005dd4:	20001294 	.word	0x20001294
 8005dd8:	200012a0 	.word	0x200012a0
 8005ddc:	20001298 	.word	0x20001298
 8005de0:	2000128c 	.word	0x2000128c
 8005de4:	2000129c 	.word	0x2000129c

08005de8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b086      	sub	sp, #24
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d048      	beq.n	8005e8c <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005dfa:	2308      	movs	r3, #8
 8005dfc:	425b      	negs	r3, r3
 8005dfe:	697a      	ldr	r2, [r7, #20]
 8005e00:	4413      	add	r3, r2
 8005e02:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005e04:	697b      	ldr	r3, [r7, #20]
 8005e06:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	685a      	ldr	r2, [r3, #4]
 8005e0c:	4b21      	ldr	r3, [pc, #132]	; (8005e94 <vPortFree+0xac>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	4013      	ands	r3, r2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d10a      	bne.n	8005e2c <vPortFree+0x44>
	__asm volatile
 8005e16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e1a:	f383 8811 	msr	BASEPRI, r3
 8005e1e:	f3bf 8f6f 	isb	sy
 8005e22:	f3bf 8f4f 	dsb	sy
 8005e26:	60fb      	str	r3, [r7, #12]
}
 8005e28:	bf00      	nop
 8005e2a:	e7fe      	b.n	8005e2a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d00a      	beq.n	8005e4a <vPortFree+0x62>
	__asm volatile
 8005e34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e38:	f383 8811 	msr	BASEPRI, r3
 8005e3c:	f3bf 8f6f 	isb	sy
 8005e40:	f3bf 8f4f 	dsb	sy
 8005e44:	60bb      	str	r3, [r7, #8]
}
 8005e46:	bf00      	nop
 8005e48:	e7fe      	b.n	8005e48 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005e4a:	693b      	ldr	r3, [r7, #16]
 8005e4c:	685a      	ldr	r2, [r3, #4]
 8005e4e:	4b11      	ldr	r3, [pc, #68]	; (8005e94 <vPortFree+0xac>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4013      	ands	r3, r2
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d019      	beq.n	8005e8c <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d115      	bne.n	8005e8c <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005e60:	693b      	ldr	r3, [r7, #16]
 8005e62:	685a      	ldr	r2, [r3, #4]
 8005e64:	4b0b      	ldr	r3, [pc, #44]	; (8005e94 <vPortFree+0xac>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	43db      	mvns	r3, r3
 8005e6a:	401a      	ands	r2, r3
 8005e6c:	693b      	ldr	r3, [r7, #16]
 8005e6e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005e70:	f7ff fa38 	bl	80052e4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	4b07      	ldr	r3, [pc, #28]	; (8005e98 <vPortFree+0xb0>)
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	4413      	add	r3, r2
 8005e7e:	4a06      	ldr	r2, [pc, #24]	; (8005e98 <vPortFree+0xb0>)
 8005e80:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005e82:	6938      	ldr	r0, [r7, #16]
 8005e84:	f000 f86c 	bl	8005f60 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8005e88:	f7ff fa3a 	bl	8005300 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005e8c:	bf00      	nop
 8005e8e:	3718      	adds	r7, #24
 8005e90:	46bd      	mov	sp, r7
 8005e92:	bd80      	pop	{r7, pc}
 8005e94:	200012a0 	.word	0x200012a0
 8005e98:	20001298 	.word	0x20001298

08005e9c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b085      	sub	sp, #20
 8005ea0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005ea2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005ea6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005ea8:	4b27      	ldr	r3, [pc, #156]	; (8005f48 <prvHeapInit+0xac>)
 8005eaa:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	f003 0307 	and.w	r3, r3, #7
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00c      	beq.n	8005ed0 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	3307      	adds	r3, #7
 8005eba:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f023 0307 	bic.w	r3, r3, #7
 8005ec2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005ec4:	68ba      	ldr	r2, [r7, #8]
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	4a1f      	ldr	r2, [pc, #124]	; (8005f48 <prvHeapInit+0xac>)
 8005ecc:	4413      	add	r3, r2
 8005ece:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005ed4:	4a1d      	ldr	r2, [pc, #116]	; (8005f4c <prvHeapInit+0xb0>)
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005eda:	4b1c      	ldr	r3, [pc, #112]	; (8005f4c <prvHeapInit+0xb0>)
 8005edc:	2200      	movs	r2, #0
 8005ede:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68ba      	ldr	r2, [r7, #8]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005ee8:	2208      	movs	r2, #8
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	1a9b      	subs	r3, r3, r2
 8005eee:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f023 0307 	bic.w	r3, r3, #7
 8005ef6:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	4a15      	ldr	r2, [pc, #84]	; (8005f50 <prvHeapInit+0xb4>)
 8005efc:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005efe:	4b14      	ldr	r3, [pc, #80]	; (8005f50 <prvHeapInit+0xb4>)
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2200      	movs	r2, #0
 8005f04:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005f06:	4b12      	ldr	r3, [pc, #72]	; (8005f50 <prvHeapInit+0xb4>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	68fa      	ldr	r2, [r7, #12]
 8005f16:	1ad2      	subs	r2, r2, r3
 8005f18:	683b      	ldr	r3, [r7, #0]
 8005f1a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005f1c:	4b0c      	ldr	r3, [pc, #48]	; (8005f50 <prvHeapInit+0xb4>)
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	683b      	ldr	r3, [r7, #0]
 8005f22:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	4a0a      	ldr	r2, [pc, #40]	; (8005f54 <prvHeapInit+0xb8>)
 8005f2a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005f2c:	683b      	ldr	r3, [r7, #0]
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	4a09      	ldr	r2, [pc, #36]	; (8005f58 <prvHeapInit+0xbc>)
 8005f32:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005f34:	4b09      	ldr	r3, [pc, #36]	; (8005f5c <prvHeapInit+0xc0>)
 8005f36:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005f3a:	601a      	str	r2, [r3, #0]
}
 8005f3c:	bf00      	nop
 8005f3e:	3714      	adds	r7, #20
 8005f40:	46bd      	mov	sp, r7
 8005f42:	bc80      	pop	{r7}
 8005f44:	4770      	bx	lr
 8005f46:	bf00      	nop
 8005f48:	2000068c 	.word	0x2000068c
 8005f4c:	2000128c 	.word	0x2000128c
 8005f50:	20001294 	.word	0x20001294
 8005f54:	2000129c 	.word	0x2000129c
 8005f58:	20001298 	.word	0x20001298
 8005f5c:	200012a0 	.word	0x200012a0

08005f60 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005f60:	b480      	push	{r7}
 8005f62:	b085      	sub	sp, #20
 8005f64:	af00      	add	r7, sp, #0
 8005f66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005f68:	4b27      	ldr	r3, [pc, #156]	; (8006008 <prvInsertBlockIntoFreeList+0xa8>)
 8005f6a:	60fb      	str	r3, [r7, #12]
 8005f6c:	e002      	b.n	8005f74 <prvInsertBlockIntoFreeList+0x14>
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	60fb      	str	r3, [r7, #12]
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	687a      	ldr	r2, [r7, #4]
 8005f7a:	429a      	cmp	r2, r3
 8005f7c:	d8f7      	bhi.n	8005f6e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	685b      	ldr	r3, [r3, #4]
 8005f86:	68ba      	ldr	r2, [r7, #8]
 8005f88:	4413      	add	r3, r2
 8005f8a:	687a      	ldr	r2, [r7, #4]
 8005f8c:	429a      	cmp	r2, r3
 8005f8e:	d108      	bne.n	8005fa2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	685a      	ldr	r2, [r3, #4]
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	441a      	add	r2, r3
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	68ba      	ldr	r2, [r7, #8]
 8005fac:	441a      	add	r2, r3
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	d118      	bne.n	8005fe8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681a      	ldr	r2, [r3, #0]
 8005fba:	4b14      	ldr	r3, [pc, #80]	; (800600c <prvInsertBlockIntoFreeList+0xac>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d00d      	beq.n	8005fde <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685a      	ldr	r2, [r3, #4]
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	685b      	ldr	r3, [r3, #4]
 8005fcc:	441a      	add	r2, r3
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	681a      	ldr	r2, [r3, #0]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	601a      	str	r2, [r3, #0]
 8005fdc:	e008      	b.n	8005ff0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005fde:	4b0b      	ldr	r3, [pc, #44]	; (800600c <prvInsertBlockIntoFreeList+0xac>)
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	601a      	str	r2, [r3, #0]
 8005fe6:	e003      	b.n	8005ff0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005ff0:	68fa      	ldr	r2, [r7, #12]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d002      	beq.n	8005ffe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005ffe:	bf00      	nop
 8006000:	3714      	adds	r7, #20
 8006002:	46bd      	mov	sp, r7
 8006004:	bc80      	pop	{r7}
 8006006:	4770      	bx	lr
 8006008:	2000128c 	.word	0x2000128c
 800600c:	20001294 	.word	0x20001294

08006010 <__libc_init_array>:
 8006010:	b570      	push	{r4, r5, r6, lr}
 8006012:	2600      	movs	r6, #0
 8006014:	4d0c      	ldr	r5, [pc, #48]	; (8006048 <__libc_init_array+0x38>)
 8006016:	4c0d      	ldr	r4, [pc, #52]	; (800604c <__libc_init_array+0x3c>)
 8006018:	1b64      	subs	r4, r4, r5
 800601a:	10a4      	asrs	r4, r4, #2
 800601c:	42a6      	cmp	r6, r4
 800601e:	d109      	bne.n	8006034 <__libc_init_array+0x24>
 8006020:	f000 f8f0 	bl	8006204 <_init>
 8006024:	2600      	movs	r6, #0
 8006026:	4d0a      	ldr	r5, [pc, #40]	; (8006050 <__libc_init_array+0x40>)
 8006028:	4c0a      	ldr	r4, [pc, #40]	; (8006054 <__libc_init_array+0x44>)
 800602a:	1b64      	subs	r4, r4, r5
 800602c:	10a4      	asrs	r4, r4, #2
 800602e:	42a6      	cmp	r6, r4
 8006030:	d105      	bne.n	800603e <__libc_init_array+0x2e>
 8006032:	bd70      	pop	{r4, r5, r6, pc}
 8006034:	f855 3b04 	ldr.w	r3, [r5], #4
 8006038:	4798      	blx	r3
 800603a:	3601      	adds	r6, #1
 800603c:	e7ee      	b.n	800601c <__libc_init_array+0xc>
 800603e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006042:	4798      	blx	r3
 8006044:	3601      	adds	r6, #1
 8006046:	e7f2      	b.n	800602e <__libc_init_array+0x1e>
 8006048:	08006348 	.word	0x08006348
 800604c:	08006348 	.word	0x08006348
 8006050:	08006348 	.word	0x08006348
 8006054:	0800634c 	.word	0x0800634c

08006058 <__retarget_lock_acquire_recursive>:
 8006058:	4770      	bx	lr

0800605a <__retarget_lock_release_recursive>:
 800605a:	4770      	bx	lr

0800605c <memcpy>:
 800605c:	440a      	add	r2, r1
 800605e:	4291      	cmp	r1, r2
 8006060:	f100 33ff 	add.w	r3, r0, #4294967295
 8006064:	d100      	bne.n	8006068 <memcpy+0xc>
 8006066:	4770      	bx	lr
 8006068:	b510      	push	{r4, lr}
 800606a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800606e:	4291      	cmp	r1, r2
 8006070:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006074:	d1f9      	bne.n	800606a <memcpy+0xe>
 8006076:	bd10      	pop	{r4, pc}

08006078 <memset>:
 8006078:	4603      	mov	r3, r0
 800607a:	4402      	add	r2, r0
 800607c:	4293      	cmp	r3, r2
 800607e:	d100      	bne.n	8006082 <memset+0xa>
 8006080:	4770      	bx	lr
 8006082:	f803 1b01 	strb.w	r1, [r3], #1
 8006086:	e7f9      	b.n	800607c <memset+0x4>

08006088 <cleanup_glue>:
 8006088:	b538      	push	{r3, r4, r5, lr}
 800608a:	460c      	mov	r4, r1
 800608c:	6809      	ldr	r1, [r1, #0]
 800608e:	4605      	mov	r5, r0
 8006090:	b109      	cbz	r1, 8006096 <cleanup_glue+0xe>
 8006092:	f7ff fff9 	bl	8006088 <cleanup_glue>
 8006096:	4621      	mov	r1, r4
 8006098:	4628      	mov	r0, r5
 800609a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800609e:	f000 b869 	b.w	8006174 <_free_r>
	...

080060a4 <_reclaim_reent>:
 80060a4:	4b2c      	ldr	r3, [pc, #176]	; (8006158 <_reclaim_reent+0xb4>)
 80060a6:	b570      	push	{r4, r5, r6, lr}
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4604      	mov	r4, r0
 80060ac:	4283      	cmp	r3, r0
 80060ae:	d051      	beq.n	8006154 <_reclaim_reent+0xb0>
 80060b0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80060b2:	b143      	cbz	r3, 80060c6 <_reclaim_reent+0x22>
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d14a      	bne.n	8006150 <_reclaim_reent+0xac>
 80060ba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80060bc:	6819      	ldr	r1, [r3, #0]
 80060be:	b111      	cbz	r1, 80060c6 <_reclaim_reent+0x22>
 80060c0:	4620      	mov	r0, r4
 80060c2:	f000 f857 	bl	8006174 <_free_r>
 80060c6:	6961      	ldr	r1, [r4, #20]
 80060c8:	b111      	cbz	r1, 80060d0 <_reclaim_reent+0x2c>
 80060ca:	4620      	mov	r0, r4
 80060cc:	f000 f852 	bl	8006174 <_free_r>
 80060d0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80060d2:	b111      	cbz	r1, 80060da <_reclaim_reent+0x36>
 80060d4:	4620      	mov	r0, r4
 80060d6:	f000 f84d 	bl	8006174 <_free_r>
 80060da:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80060dc:	b111      	cbz	r1, 80060e4 <_reclaim_reent+0x40>
 80060de:	4620      	mov	r0, r4
 80060e0:	f000 f848 	bl	8006174 <_free_r>
 80060e4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80060e6:	b111      	cbz	r1, 80060ee <_reclaim_reent+0x4a>
 80060e8:	4620      	mov	r0, r4
 80060ea:	f000 f843 	bl	8006174 <_free_r>
 80060ee:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80060f0:	b111      	cbz	r1, 80060f8 <_reclaim_reent+0x54>
 80060f2:	4620      	mov	r0, r4
 80060f4:	f000 f83e 	bl	8006174 <_free_r>
 80060f8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80060fa:	b111      	cbz	r1, 8006102 <_reclaim_reent+0x5e>
 80060fc:	4620      	mov	r0, r4
 80060fe:	f000 f839 	bl	8006174 <_free_r>
 8006102:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8006104:	b111      	cbz	r1, 800610c <_reclaim_reent+0x68>
 8006106:	4620      	mov	r0, r4
 8006108:	f000 f834 	bl	8006174 <_free_r>
 800610c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800610e:	b111      	cbz	r1, 8006116 <_reclaim_reent+0x72>
 8006110:	4620      	mov	r0, r4
 8006112:	f000 f82f 	bl	8006174 <_free_r>
 8006116:	69a3      	ldr	r3, [r4, #24]
 8006118:	b1e3      	cbz	r3, 8006154 <_reclaim_reent+0xb0>
 800611a:	4620      	mov	r0, r4
 800611c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800611e:	4798      	blx	r3
 8006120:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8006122:	b1b9      	cbz	r1, 8006154 <_reclaim_reent+0xb0>
 8006124:	4620      	mov	r0, r4
 8006126:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800612a:	f7ff bfad 	b.w	8006088 <cleanup_glue>
 800612e:	5949      	ldr	r1, [r1, r5]
 8006130:	b941      	cbnz	r1, 8006144 <_reclaim_reent+0xa0>
 8006132:	3504      	adds	r5, #4
 8006134:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006136:	2d80      	cmp	r5, #128	; 0x80
 8006138:	68d9      	ldr	r1, [r3, #12]
 800613a:	d1f8      	bne.n	800612e <_reclaim_reent+0x8a>
 800613c:	4620      	mov	r0, r4
 800613e:	f000 f819 	bl	8006174 <_free_r>
 8006142:	e7ba      	b.n	80060ba <_reclaim_reent+0x16>
 8006144:	680e      	ldr	r6, [r1, #0]
 8006146:	4620      	mov	r0, r4
 8006148:	f000 f814 	bl	8006174 <_free_r>
 800614c:	4631      	mov	r1, r6
 800614e:	e7ef      	b.n	8006130 <_reclaim_reent+0x8c>
 8006150:	2500      	movs	r5, #0
 8006152:	e7ef      	b.n	8006134 <_reclaim_reent+0x90>
 8006154:	bd70      	pop	{r4, r5, r6, pc}
 8006156:	bf00      	nop
 8006158:	20000014 	.word	0x20000014

0800615c <__malloc_lock>:
 800615c:	4801      	ldr	r0, [pc, #4]	; (8006164 <__malloc_lock+0x8>)
 800615e:	f7ff bf7b 	b.w	8006058 <__retarget_lock_acquire_recursive>
 8006162:	bf00      	nop
 8006164:	200012a4 	.word	0x200012a4

08006168 <__malloc_unlock>:
 8006168:	4801      	ldr	r0, [pc, #4]	; (8006170 <__malloc_unlock+0x8>)
 800616a:	f7ff bf76 	b.w	800605a <__retarget_lock_release_recursive>
 800616e:	bf00      	nop
 8006170:	200012a4 	.word	0x200012a4

08006174 <_free_r>:
 8006174:	b538      	push	{r3, r4, r5, lr}
 8006176:	4605      	mov	r5, r0
 8006178:	2900      	cmp	r1, #0
 800617a:	d040      	beq.n	80061fe <_free_r+0x8a>
 800617c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006180:	1f0c      	subs	r4, r1, #4
 8006182:	2b00      	cmp	r3, #0
 8006184:	bfb8      	it	lt
 8006186:	18e4      	addlt	r4, r4, r3
 8006188:	f7ff ffe8 	bl	800615c <__malloc_lock>
 800618c:	4a1c      	ldr	r2, [pc, #112]	; (8006200 <_free_r+0x8c>)
 800618e:	6813      	ldr	r3, [r2, #0]
 8006190:	b933      	cbnz	r3, 80061a0 <_free_r+0x2c>
 8006192:	6063      	str	r3, [r4, #4]
 8006194:	6014      	str	r4, [r2, #0]
 8006196:	4628      	mov	r0, r5
 8006198:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800619c:	f7ff bfe4 	b.w	8006168 <__malloc_unlock>
 80061a0:	42a3      	cmp	r3, r4
 80061a2:	d908      	bls.n	80061b6 <_free_r+0x42>
 80061a4:	6820      	ldr	r0, [r4, #0]
 80061a6:	1821      	adds	r1, r4, r0
 80061a8:	428b      	cmp	r3, r1
 80061aa:	bf01      	itttt	eq
 80061ac:	6819      	ldreq	r1, [r3, #0]
 80061ae:	685b      	ldreq	r3, [r3, #4]
 80061b0:	1809      	addeq	r1, r1, r0
 80061b2:	6021      	streq	r1, [r4, #0]
 80061b4:	e7ed      	b.n	8006192 <_free_r+0x1e>
 80061b6:	461a      	mov	r2, r3
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	b10b      	cbz	r3, 80061c0 <_free_r+0x4c>
 80061bc:	42a3      	cmp	r3, r4
 80061be:	d9fa      	bls.n	80061b6 <_free_r+0x42>
 80061c0:	6811      	ldr	r1, [r2, #0]
 80061c2:	1850      	adds	r0, r2, r1
 80061c4:	42a0      	cmp	r0, r4
 80061c6:	d10b      	bne.n	80061e0 <_free_r+0x6c>
 80061c8:	6820      	ldr	r0, [r4, #0]
 80061ca:	4401      	add	r1, r0
 80061cc:	1850      	adds	r0, r2, r1
 80061ce:	4283      	cmp	r3, r0
 80061d0:	6011      	str	r1, [r2, #0]
 80061d2:	d1e0      	bne.n	8006196 <_free_r+0x22>
 80061d4:	6818      	ldr	r0, [r3, #0]
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	4401      	add	r1, r0
 80061da:	6011      	str	r1, [r2, #0]
 80061dc:	6053      	str	r3, [r2, #4]
 80061de:	e7da      	b.n	8006196 <_free_r+0x22>
 80061e0:	d902      	bls.n	80061e8 <_free_r+0x74>
 80061e2:	230c      	movs	r3, #12
 80061e4:	602b      	str	r3, [r5, #0]
 80061e6:	e7d6      	b.n	8006196 <_free_r+0x22>
 80061e8:	6820      	ldr	r0, [r4, #0]
 80061ea:	1821      	adds	r1, r4, r0
 80061ec:	428b      	cmp	r3, r1
 80061ee:	bf01      	itttt	eq
 80061f0:	6819      	ldreq	r1, [r3, #0]
 80061f2:	685b      	ldreq	r3, [r3, #4]
 80061f4:	1809      	addeq	r1, r1, r0
 80061f6:	6021      	streq	r1, [r4, #0]
 80061f8:	6063      	str	r3, [r4, #4]
 80061fa:	6054      	str	r4, [r2, #4]
 80061fc:	e7cb      	b.n	8006196 <_free_r+0x22>
 80061fe:	bd38      	pop	{r3, r4, r5, pc}
 8006200:	200012a8 	.word	0x200012a8

08006204 <_init>:
 8006204:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006206:	bf00      	nop
 8006208:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800620a:	bc08      	pop	{r3}
 800620c:	469e      	mov	lr, r3
 800620e:	4770      	bx	lr

08006210 <_fini>:
 8006210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006212:	bf00      	nop
 8006214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006216:	bc08      	pop	{r3}
 8006218:	469e      	mov	lr, r3
 800621a:	4770      	bx	lr
