---
title: "project FFT_2" 
date: "2025-08-05"
thumbnail: "../../../assets/img/SystemVerilog/image.png"
---

# Git
https://github.com/71105673/FFT_Project

## 분석
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드1.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드2.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드3.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드4.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드5.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드6.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드7.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드8.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드9.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드10.PNG)
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드11.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드12.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드13.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드14.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드15.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드16.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드17.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드18.PNG) 
![text](../../../assets/img/SystemVerilog/FFT/분석/슬라이드19.PNG)

## Final
![PPT내용들]
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드2.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드3.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드4.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드5.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드6.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드7.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드8.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드9.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드10.PNG)
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드11.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드12.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드13.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드14.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드15.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드16.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드17.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드18.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드19.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드20.PNG) 
![alt text](../../../assets/img/SystemVerilog/FFT/ppt_11조_final/슬라이드21.PNG)