$date
	Mon Apr 06 14:04:44 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ R $end
$var reg 1 % S $end
$scope module mysr $end
$var wire 1 # G $end
$var wire 1 " Q $end
$var wire 1 $ R $end
$var wire 1 & Rd $end
$var wire 1 % S $end
$var wire 1 ' Sd $end
$var wire 1 ! nQ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
1#
x"
x!
$end
#1
1&
1'
0#
#2
x&
x'
1#
#3
1&
1'
0#
#4
x&
x'
1#
#5
1&
1'
0#
0$
0%
#6
1#
#7
0#
#8
1#
#9
0#
#10
0!
1"
0'
1#
1%
#11
1'
0#
#12
0'
1#
#13
1'
0#
#14
0'
1#
#15
1'
0#
0%
#16
1#
#17
0#
#18
1#
#19
0#
#20
0"
1!
0&
1#
1$
#21
1&
0#
#22
0&
1#
#23
1&
0#
#24
0&
1#
#25
1&
0#
0$
#26
1#
#27
0#
#28
1#
#29
0#
#30
0!
1"
0'
1#
1%
#31
1'
0#
#32
0'
1#
#33
1'
0#
#34
0'
1#
#35
1'
0#
0%
#36
1#
#37
0#
#38
1#
#39
0#
#40
1#
