INFO - 2020-10-16 21:02:45,706 - jasper.toolflow - Trying to generate AXI HDL from XML
INFO - 2020-10-16 21:02:45,706 - jasper.toolflow -   Input directory: ['/home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/xml2vhdl_source']
INFO - 2020-10-16 21:02:45,706 - jasper.toolflow -   Output XML directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/xml2vhdl_xml_output
INFO - 2020-10-16 21:02:45,706 - jasper.toolflow -   Output directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/xml2vhdl_hdl_output
INFO - 2020-10-16 21:02:45,706 - jasper.toolflow -   Slave library: xil_defaultlib
INFO - 2020-10-16 21:02:45,707 - jasper.toolflow -   Bus library: xil_defaultlib
INFO - 2020-10-16 21:02:45,790 - jasper.toolflow - instantiating user_ip
DEBUG - 2020-10-16 21:02:45,790 - jasper.verilog - Initializing second-layer dictionairies for: default
DEBUG - 2020-10-16 21:02:45,790 - jasper.verilog - Initializing second-layer dictionairies for: usermodule: onegbe_test
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "clk" is new
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "onegbe_test_bitfield_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "onegbe_test_bitfield_snapshot_ss_bram_data_out" is new
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "onegbe_test_bitfield_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "onegbe_test_bitfield_snapshot_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "onegbe_test_dest_ip_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "onegbe_test_dest_ip_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "onegbe_test_dest_port_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "onegbe_test_dest_port_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_dbg_data" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "onegbe_test_one_gbe_app_dbg_data" is new
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_dbg_dvld" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "onegbe_test_one_gbe_app_dbg_dvld" is new
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_badframe" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_badframe" is new
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_data" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,791 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_data" is new
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_dvld" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_dvld" is new
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_eof" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_eof" is new
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_overrun" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_overrun" is new
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_srcip" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_srcip" is new
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_srcport" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_srcport" is new
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_tx_afull" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog -   Port "onegbe_test_one_gbe_app_tx_afull" is new
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_tx_overflow" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog -   Port "onegbe_test_one_gbe_app_tx_overflow" is new
DEBUG - 2020-10-16 21:02:45,792 - jasper.verilog - Attempting to add port "onegbe_test_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog -   Port "onegbe_test_pkt_sim_enable_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog - Attempting to add port "onegbe_test_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog -   Port "onegbe_test_pkt_sim_payload_len_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog - Attempting to add port "onegbe_test_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog -   Port "onegbe_test_pkt_sim_period_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog - Attempting to add port "onegbe_test_rst_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog -   Port "onegbe_test_rst_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog - Attempting to add port "onegbe_test_bitfield_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog -   Port "onegbe_test_bitfield_snapshot_ss_bram_addr" is new
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog - Attempting to add port "onegbe_test_bitfield_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog -   Port "onegbe_test_bitfield_snapshot_ss_bram_data_in" is new
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog - Attempting to add port "onegbe_test_bitfield_snapshot_ss_bram_we" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog -   Port "onegbe_test_bitfield_snapshot_ss_bram_we" is new
DEBUG - 2020-10-16 21:02:45,793 - jasper.verilog - Attempting to add port "onegbe_test_bitfield_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_bitfield_snapshot_ss_status_user_data_in" is new
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_ack" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_ack" is new
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_rx_rst" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_one_gbe_app_rx_rst" is new
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_tx_data" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_one_gbe_app_tx_data" is new
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_tx_destip" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_one_gbe_app_tx_destip" is new
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_tx_destport" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_one_gbe_app_tx_destport" is new
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_tx_dvld" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_one_gbe_app_tx_dvld" is new
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_tx_eof" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_one_gbe_app_tx_eof" is new
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_app_tx_rst" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,794 - jasper.verilog -   Port "onegbe_test_one_gbe_app_tx_rst" is new
INFO - 2020-10-16 21:02:45,795 - jasper.toolflow - regenerating top
DEBUG - 2020-10-16 21:02:45,795 - jasper.toolflow - Looking for a max_devices_per_arbiter spec
DEBUG - 2020-10-16 21:02:45,795 - jasper.verilog - Instantiating child ports for onegbe_test_one_gbe
DEBUG - 2020-10-16 21:02:45,795 - jasper.verilog -   Adding instance port app_tx_data as signal onegbe_test_one_gbe_app_tx_data to top
DEBUG - 2020-10-16 21:02:45,795 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_tx_data" is new
DEBUG - 2020-10-16 21:02:45,795 - jasper.verilog -   Adding instance port app_tx_dvld as signal onegbe_test_one_gbe_app_tx_dvld to top
DEBUG - 2020-10-16 21:02:45,795 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_tx_dvld" is new
DEBUG - 2020-10-16 21:02:45,795 - jasper.verilog -   Adding instance port app_tx_eof as signal onegbe_test_one_gbe_app_tx_eof to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_tx_eof" is new
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Adding instance port app_tx_destip as signal onegbe_test_one_gbe_app_tx_destip to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_tx_destip" is new
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Adding instance port app_tx_destport as signal onegbe_test_one_gbe_app_tx_destport to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_tx_destport" is new
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Adding instance port app_tx_afull as signal onegbe_test_one_gbe_app_tx_afull to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_tx_afull" is new
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Adding instance port app_tx_overflow as signal onegbe_test_one_gbe_app_tx_overflow to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_tx_overflow" is new
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Adding instance port app_tx_rst as signal onegbe_test_one_gbe_app_tx_rst to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_tx_rst" is new
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Adding instance port app_rx_data as signal onegbe_test_one_gbe_app_rx_data to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_data" is new
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Adding instance port app_rx_dvld as signal onegbe_test_one_gbe_app_rx_dvld to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_dvld" is new
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Adding instance port app_rx_eof as signal onegbe_test_one_gbe_app_rx_eof to top
DEBUG - 2020-10-16 21:02:45,796 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_eof" is new
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Adding instance port app_rx_srcip as signal onegbe_test_one_gbe_app_rx_srcip to top
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_srcip" is new
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Adding instance port app_rx_srcport as signal onegbe_test_one_gbe_app_rx_srcport to top
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_srcport" is new
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Adding instance port app_rx_badframe as signal onegbe_test_one_gbe_app_rx_badframe to top
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_badframe" is new
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Adding instance port app_rx_overrun as signal onegbe_test_one_gbe_app_rx_overrun to top
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_overrun" is new
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Adding instance port app_rx_ack as signal onegbe_test_one_gbe_app_rx_ack to top
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_ack" is new
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Adding instance port app_rx_rst as signal onegbe_test_one_gbe_app_rx_rst to top
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_rx_rst" is new
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Adding instance port app_dbg_data as signal onegbe_test_one_gbe_app_dbg_data to top
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_dbg_data" is new
DEBUG - 2020-10-16 21:02:45,797 - jasper.verilog -   Adding instance port app_dbg_dvld as signal onegbe_test_one_gbe_app_dbg_dvld to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "onegbe_test_one_gbe_app_dbg_dvld" is new
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_tx_clk as signal gbe_userclk2_out to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "gbe_userclk2_out" is new
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_tx_rst as signal rst_125_out to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "rst_125_out" is new
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_tx_data as signal onegbe_test_one_gbe_mac_tx_data to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_tx_data" is new
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_tx_dvld as signal onegbe_test_one_gbe_mac_tx_dvld to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_tx_dvld" is new
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_tx_ack as signal onegbe_test_one_gbe_mac_tx_ack to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_tx_ack" is new
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_rx_clk as signal gbe_userclk2_out to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "gbe_userclk2_out" already exists
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_rx_rst as signal rst_125_out to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "rst_125_out" already exists
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_rx_data as signal onegbe_test_one_gbe_mac_rx_data to top
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_rx_data" is new
DEBUG - 2020-10-16 21:02:45,798 - jasper.verilog -   Adding instance port mac_rx_dvld as signal onegbe_test_one_gbe_mac_rx_dvld to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_rx_dvld" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port mac_rx_goodframe as signal onegbe_test_one_gbe_mac_rx_goodframe to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_rx_goodframe" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port mac_rx_badframe as signal onegbe_test_one_gbe_mac_rx_badframe to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_rx_badframe" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port mac_syncacquired as signal onegbe_test_one_gbe_mac_syncacquired to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_syncacquired" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port wb_clk_i as signal axil_clk to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "axil_clk" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port wb_rst_i as signal onegbe_test_one_gbewb_rst to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "onegbe_test_one_gbewb_rst" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port wb_stb_i as signal onegbe_test_one_gbe_wb_stb to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "onegbe_test_one_gbe_wb_stb" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port wb_cyc_i as signal onegbe_test_one_gbe_wb_cyc to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "onegbe_test_one_gbe_wb_cyc" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port wb_we_i as signal onegbe_test_one_gbe_wb_we to top
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Signal "onegbe_test_one_gbe_wb_we" is new
DEBUG - 2020-10-16 21:02:45,799 - jasper.verilog -   Adding instance port wb_adr_i as signal onegbe_test_one_gbewb_adr to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "onegbe_test_one_gbewb_adr" is new
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port wb_dat_i as signal onegbe_test_one_gbewb_dat_i to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "onegbe_test_one_gbewb_dat_i" is new
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port wb_sel_i as signal onegbe_test_one_gbewb_sel to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "onegbe_test_one_gbewb_sel" is new
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port wb_dat_o as signal onegbe_test_one_gbewb_dat_o to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "onegbe_test_one_gbewb_dat_o" is new
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port wb_err_o as signal onegbe_test_one_gbewb_err to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "onegbe_test_one_gbewb_err" is new
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port wb_ack_o as signal onegbe_test_one_gbewb_ack to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "onegbe_test_one_gbewb_ack" is new
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog - Instantiating child ports for onegbe_test_one_gbe_mac
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port tx_clk as signal gbe_userclk2_out to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "gbe_userclk2_out" already exists
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port rx_clk as signal gbe_userclk2_out to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "gbe_userclk2_out" already exists
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port mac_tx_data as signal onegbe_test_one_gbe_mac_tx_data to top
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_tx_data" already exists
DEBUG - 2020-10-16 21:02:45,800 - jasper.verilog -   Adding instance port mac_tx_dvld as signal onegbe_test_one_gbe_mac_tx_dvld to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_tx_dvld" already exists
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port mac_tx_ack as signal onegbe_test_one_gbe_mac_tx_ack to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_tx_ack" already exists
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port mac_rx_data as signal onegbe_test_one_gbe_mac_rx_data to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_rx_data" already exists
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port mac_rx_dvld as signal onegbe_test_one_gbe_mac_rx_dvld to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_rx_dvld" already exists
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port mac_rx_goodframe as signal onegbe_test_one_gbe_mac_rx_goodframe to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_rx_goodframe" already exists
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port mac_rx_badframe as signal onegbe_test_one_gbe_mac_rx_badframe to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_rx_badframe" already exists
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port gmii_tx_data as signal onegbe_test_one_gbe_mac_gmii_tx_data to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_tx_data" is new
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port gmii_tx_en as signal onegbe_test_one_gbe_mac_gmii_tx_en to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_tx_en" is new
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port gmii_tx_er as signal onegbe_test_one_gbe_mac_gmii_tx_er to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_tx_er" is new
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port gmii_rx_data as signal onegbe_test_one_gbe_mac_gmii_rx_data to top
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_rx_data" is new
DEBUG - 2020-10-16 21:02:45,801 - jasper.verilog -   Adding instance port gmii_rx_dvld as signal onegbe_test_one_gbe_mac_gmii_rx_dvld to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_rx_dvld" is new
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Adding instance port gmii_rx_er as signal onegbe_test_one_gbe_mac_gmii_rx_er to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_rx_er" is new
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog - Instantiating child ports for onegbe_test_one_gbe_pcs_pma
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Adding instance port gmii_txd as signal onegbe_test_one_gbe_mac_gmii_tx_data to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_tx_data" already exists
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Adding instance port gmii_tx_en as signal onegbe_test_one_gbe_mac_gmii_tx_en to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_tx_en" already exists
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Adding instance port gmii_tx_er as signal onegbe_test_one_gbe_mac_gmii_tx_er to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_tx_er" already exists
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Adding instance port gmii_rxd as signal onegbe_test_one_gbe_mac_gmii_rx_data to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_rx_data" already exists
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Adding instance port gmii_rx_dv as signal onegbe_test_one_gbe_mac_gmii_rx_dvld to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_rx_dvld" already exists
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Adding instance port gmii_rx_er as signal onegbe_test_one_gbe_mac_gmii_rx_er to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Signal "onegbe_test_one_gbe_mac_gmii_rx_er" already exists
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog -   Adding instance port gtrefclk_p to top
DEBUG - 2020-10-16 21:02:45,802 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_mgt_clk_p" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Port "onegbe_test_one_gbe_mgt_clk_p" is new
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Adding instance port gtrefclk_n to top
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_mgt_clk_n" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Port "onegbe_test_one_gbe_mgt_clk_n" is new
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Adding instance port reset as signal sys_rst to top
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Signal "sys_rst" is new
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Adding instance port txn to top
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_sfp_tx_n" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Port "onegbe_test_one_gbe_sfp_tx_n" is new
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Adding instance port txp to top
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_sfp_tx_p" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Port "onegbe_test_one_gbe_sfp_tx_p" is new
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Adding instance port rxn to top
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_sfp_rx_n" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Port "onegbe_test_one_gbe_sfp_rx_n" is new
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Adding instance port rxp to top
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog - Attempting to add port "onegbe_test_one_gbe_sfp_rx_p" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Port "onegbe_test_one_gbe_sfp_rx_p" is new
DEBUG - 2020-10-16 21:02:45,803 - jasper.verilog -   Adding instance port gtrefclk_out as signal gbe_mgt_clk to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "gbe_mgt_clk" is new
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port userclk_out as signal gbe_userclk_out to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "gbe_userclk_out" is new
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port userclk2_out as signal gbe_userclk2_out to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "gbe_userclk2_out" already exists
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port rxuserclk_out as signal gbe_rxuserclk_out to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "gbe_rxuserclk_out" is new
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port rxuserclk2_out as signal gbe_rxuserclk2_out to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "gbe_rxuserclk2_out" is new
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port gtpowergood as signal gbe_gtpowergood to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "gbe_gtpowergood" is new
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port resetdone as signal onegbe_test_one_gbe_reset_done to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "onegbe_test_one_gbe_reset_done" is new
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port mmcm_locked_out as signal gbe_mmcm_locked_out to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "gbe_mmcm_locked_out" is new
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port status_vector as signal onegbe_test_one_gbe_phy_status to top
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Signal "onegbe_test_one_gbe_phy_status" is new
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog - Instantiating child ports for onegbe_test_one_gbe_wb2axi4lite
DEBUG - 2020-10-16 21:02:45,804 - jasper.verilog -   Adding instance port RST_O as signal onegbe_test_one_gbewb_rst to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbewb_rst" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port DAT_O as signal onegbe_test_one_gbewb_dat_i to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbewb_dat_i" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port DAT_I as signal onegbe_test_one_gbewb_dat_o to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbewb_dat_o" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port ACK_I as signal onegbe_test_one_gbewb_ack to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbewb_ack" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port ADR_O as signal onegbe_test_one_gbewb_adr to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbewb_adr" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port CYC_O as signal onegbe_test_one_gbe_wb_cyc to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbe_wb_cyc" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port SEL_O as signal onegbe_test_one_gbewb_sel to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbewb_sel" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port STB_O as signal onegbe_test_one_gbe_wb_stb to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbe_wb_stb" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port WE_O as signal onegbe_test_one_gbe_wb_we to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "onegbe_test_one_gbe_wb_we" already exists
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Adding instance port S_AXI_ACLK as signal axil_clk to top
DEBUG - 2020-10-16 21:02:45,805 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "axil_rst_n" is new
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_AWREADY as signal m_axi4lite_one_gbe_awready to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "m_axi4lite_one_gbe_awready" is new
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_WREADY as signal m_axi4lite_one_gbe_wready to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "m_axi4lite_one_gbe_wready" is new
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_BRESP as signal m_axi4lite_one_gbe_bresp to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "m_axi4lite_one_gbe_bresp" is new
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_BVALID as signal m_axi4lite_one_gbe_bvalid to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "m_axi4lite_one_gbe_bvalid" is new
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_ARREADY as signal m_axi4lite_one_gbe_arready to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "m_axi4lite_one_gbe_arready" is new
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_RRESP as signal m_axi4lite_one_gbe_rresp to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "m_axi4lite_one_gbe_rresp" is new
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_RDATA as signal m_axi4lite_one_gbe_rdata to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "m_axi4lite_one_gbe_rdata" is new
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Adding instance port S_AXI_RVALID as signal m_axi4lite_one_gbe_rvalid to top
DEBUG - 2020-10-16 21:02:45,806 - jasper.verilog -   Signal "m_axi4lite_one_gbe_rvalid" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_AWADDR as signal m_axi4lite_one_gbe_awaddr to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_awaddr" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_AWVALID as signal m_axi4lite_one_gbe_awvalid to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_awvalid" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_WDATA as signal m_axi4lite_one_gbe_wdata to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_wdata" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_WVALID as signal m_axi4lite_one_gbe_wvalid to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_wvalid" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_WSTRB as signal m_axi4lite_one_gbe_wstrb to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_wstrb" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_ARADDR as signal m_axi4lite_one_gbe_araddr to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_araddr" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_ARVALID as signal m_axi4lite_one_gbe_arvalid to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_arvalid" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_RREADY as signal m_axi4lite_one_gbe_rready to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_rready" is new
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Adding instance port S_AXI_BREADY as signal m_axi4lite_one_gbe_bready to top
DEBUG - 2020-10-16 21:02:45,807 - jasper.verilog -   Signal "m_axi4lite_one_gbe_bready" is new
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog - Instantiating child ports for onegbe_test_bitfield_snapshot_ss_ctrl
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Adding instance port IP_BUS as signal onegbe_test_bitfield_snapshot_ss_ctrl_out to top
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_ctrl_out" is new
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Adding instance port OP_BUS as signal onegbe_test_bitfield_snapshot_ss_ctrl_user_data_out to top
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_ctrl_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog - Instantiating child ports for onegbe_test_bitfield_snapshot_ss_status
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Adding instance port IP_BUS as signal onegbe_test_bitfield_snapshot_ss_status_user_data_in to top
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_status_user_data_in" is new
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Adding instance port OP_BUS as signal onegbe_test_bitfield_snapshot_ss_status_in to top
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_status_in" is new
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog - Instantiating child ports for onegbe_test_dest_ip
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Adding instance port IP_BUS as signal onegbe_test_dest_ip_out to top
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Signal "onegbe_test_dest_ip_out" is new
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Adding instance port OP_BUS as signal onegbe_test_dest_ip_user_data_out to top
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Signal "onegbe_test_dest_ip_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog - Instantiating child ports for onegbe_test_dest_port
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Adding instance port IP_BUS as signal onegbe_test_dest_port_out to top
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Signal "onegbe_test_dest_port_out" is new
DEBUG - 2020-10-16 21:02:45,808 - jasper.verilog -   Adding instance port OP_BUS as signal onegbe_test_dest_port_user_data_out to top
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Signal "onegbe_test_dest_port_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog - Instantiating child ports for onegbe_test_pkt_sim_enable
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Adding instance port IP_BUS as signal onegbe_test_pkt_sim_enable_out to top
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Signal "onegbe_test_pkt_sim_enable_out" is new
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Adding instance port OP_BUS as signal onegbe_test_pkt_sim_enable_user_data_out to top
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Signal "onegbe_test_pkt_sim_enable_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog - Instantiating child ports for onegbe_test_pkt_sim_payload_len
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Adding instance port IP_BUS as signal onegbe_test_pkt_sim_payload_len_out to top
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Signal "onegbe_test_pkt_sim_payload_len_out" is new
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Adding instance port OP_BUS as signal onegbe_test_pkt_sim_payload_len_user_data_out to top
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Signal "onegbe_test_pkt_sim_payload_len_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog - Instantiating child ports for onegbe_test_pkt_sim_period
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Adding instance port IP_BUS as signal onegbe_test_pkt_sim_period_out to top
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Signal "onegbe_test_pkt_sim_period_out" is new
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Adding instance port OP_BUS as signal onegbe_test_pkt_sim_period_user_data_out to top
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Signal "onegbe_test_pkt_sim_period_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog - Instantiating child ports for onegbe_test_rst
DEBUG - 2020-10-16 21:02:45,809 - jasper.verilog -   Adding instance port IP_BUS as signal onegbe_test_rst_out to top
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Signal "onegbe_test_rst_out" is new
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Adding instance port OP_BUS as signal onegbe_test_rst_user_data_out to top
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Signal "onegbe_test_rst_user_data_out" is new
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog - Instantiating child ports for axi4lite_interconnect
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Adding instance port axi4lite_aclk as signal axil_clk to top
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Signal "axil_rst_n" already exists
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Adding instance port axi4lite_bitfield_snapshot_ss_bram_bitfield_snapshot_ss_bram_add as signal onegbe_test_bitfield_snapshot_ss_bram_addr to top
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_bram_addr" is new
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Adding instance port axi4lite_bitfield_snapshot_ss_bram_bitfield_snapshot_ss_bram_data_in as signal onegbe_test_bitfield_snapshot_ss_bram_data_in to top
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_bram_data_in" is new
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Adding instance port axi4lite_bitfield_snapshot_ss_bram_bitfield_snapshot_ss_bram_data_out as signal onegbe_test_bitfield_snapshot_ss_bram_data_out to top
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_bram_data_out" is new
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Adding instance port axi4lite_bitfield_snapshot_ss_bram_bitfield_snapshot_ss_bram_we as signal onegbe_test_bitfield_snapshot_ss_bram_we to top
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_bram_we" is new
DEBUG - 2020-10-16 21:02:45,810 - jasper.verilog -   Adding instance port axi4lite_sw_reg_bitfield_snapshot_ss_ctrl_out as signal onegbe_test_bitfield_snapshot_ss_ctrl_out to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_ctrl_out" already exists
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_bitfield_snapshot_ss_ctrl_out_we as signal onegbe_test_bitfield_snapshot_ss_ctrl_out_we to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_ctrl_out_we" is new
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_bitfield_snapshot_ss_status_in as signal onegbe_test_bitfield_snapshot_ss_status_in to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_status_in" already exists
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_bitfield_snapshot_ss_status_in_we as signal onegbe_test_bitfield_snapshot_ss_status_in_we to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_bitfield_snapshot_ss_status_in_we" is new
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_dest_ip_out as signal onegbe_test_dest_ip_out to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_dest_ip_out" already exists
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal onegbe_test_dest_ip_out_we to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_dest_ip_out_we" is new
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_dest_port_out as signal onegbe_test_dest_port_out to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_dest_port_out" already exists
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal onegbe_test_dest_port_out_we to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_dest_port_out_we" is new
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal onegbe_test_pkt_sim_enable_out to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_pkt_sim_enable_out" already exists
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal onegbe_test_pkt_sim_enable_out_we to top
DEBUG - 2020-10-16 21:02:45,811 - jasper.verilog -   Signal "onegbe_test_pkt_sim_enable_out_we" is new
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal onegbe_test_pkt_sim_payload_len_out to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_pkt_sim_payload_len_out" already exists
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal onegbe_test_pkt_sim_payload_len_out_we to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_pkt_sim_payload_len_out_we" is new
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal onegbe_test_pkt_sim_period_out to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_pkt_sim_period_out" already exists
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal onegbe_test_pkt_sim_period_out_we to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_pkt_sim_period_out_we" is new
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rst_out as signal onegbe_test_rst_out to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_rst_out" already exists
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sw_reg_rst_out_we as signal onegbe_test_rst_out_we to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_rst_out_we" is new
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_board_id_in as signal onegbe_test_sys_board_id_in to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_sys_board_id_in" is new
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal onegbe_test_sys_board_id_in_we to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_sys_board_id_in_we" is new
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_in as signal onegbe_test_sys_rev_in to top
DEBUG - 2020-10-16 21:02:45,812 - jasper.verilog -   Signal "onegbe_test_sys_rev_in" is new
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal onegbe_test_sys_rev_in_we to top
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Signal "onegbe_test_sys_rev_in_we" is new
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal onegbe_test_sys_rev_rcs_in to top
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Signal "onegbe_test_sys_rev_rcs_in" is new
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal onegbe_test_sys_rev_rcs_in_we to top
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Signal "onegbe_test_sys_rev_rcs_in_we" is new
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal onegbe_test_sys_scratchpad_out to top
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Signal "onegbe_test_sys_scratchpad_out" is new
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal onegbe_test_sys_scratchpad_out_we to top
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Signal "onegbe_test_sys_scratchpad_out_we" is new
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal onegbe_test_sys_clkcounter_in to top
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Signal "onegbe_test_sys_clkcounter_in" is new
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal onegbe_test_sys_clkcounter_in_we to top
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog -   Signal "onegbe_test_sys_clkcounter_in_we" is new
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog - Instantiating child ports for onegbe_test_inst
DEBUG - 2020-10-16 21:02:45,813 - jasper.verilog - Instantiating child ports for zcu111_inst
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port axil_clk as signal axil_clk to top
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Signal "axil_clk" already exists
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port axil_rst as signal axil_rst to top
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Signal "axil_rst" is new
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port axil_rst_n as signal axil_rst_n to top
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Signal "axil_rst_n" already exists
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Signal "M_AXI_araddr" is new
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Signal "M_AXI_arprot" is new
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port M_AXI_arready as signal M_AXI_arready to top
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Signal "M_AXI_arready" is new
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Signal "M_AXI_arvalid" is new
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Signal "M_AXI_awaddr" is new
DEBUG - 2020-10-16 21:02:45,814 - jasper.verilog -   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_awprot" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_awready as signal M_AXI_awready to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_awready" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_awvalid" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_bready as signal M_AXI_bready to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_bready" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_bresp" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_bvalid" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_rdata" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_rready as signal M_AXI_rready to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_rready" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Signal "M_AXI_rresp" is new
DEBUG - 2020-10-16 21:02:45,815 - jasper.verilog -   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_rvalid" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_wdata" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_wready as signal M_AXI_wready to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_wready" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_wstrb" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_wvalid" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_RFDC_araddr" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_RFDC_arprot" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_RFDC_arready" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Signal "M_AXI_RFDC_arvalid" is new
DEBUG - 2020-10-16 21:02:45,816 - jasper.verilog -   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_awaddr" is new
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_awprot" is new
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_awready" is new
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_awvalid" is new
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_bready" is new
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_bresp" is new
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_bvalid" is new
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_rdata" is new
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
DEBUG - 2020-10-16 21:02:45,817 - jasper.verilog -   Signal "M_AXI_RFDC_rready" is new
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Signal "M_AXI_RFDC_rresp" is new
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Signal "M_AXI_RFDC_rvalid" is new
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Signal "M_AXI_RFDC_wdata" is new
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Signal "M_AXI_RFDC_wready" is new
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Signal "M_AXI_RFDC_wstrb" is new
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Signal "M_AXI_RFDC_wvalid" is new
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog - Instantiating child ports for zcu111_infr_inst
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Adding instance port clk_100_p to top
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog - Attempting to add port "clk_100_p" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Port "clk_100_p" is new
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog -   Adding instance port clk_100_n to top
DEBUG - 2020-10-16 21:02:45,818 - jasper.verilog - Attempting to add port "clk_100_n" (parent sig: False, parent port: False)
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Port "clk_100_n" is new
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Adding instance port sys_clk as signal sys_clk    to top
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Signal "sys_clk" is new
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Adding instance port sys_clk90 as signal sys_clk90  to top
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Signal "sys_clk90" is new
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Adding instance port sys_clk180 as signal sys_clk180 to top
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Signal "sys_clk180" is new
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Adding instance port sys_clk270 as signal sys_clk270 to top
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Signal "sys_clk270" is new
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Adding instance port clk_200 as signal clk_200 to top
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Signal "clk_200" is new
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Adding instance port sys_clk_rst as signal sys_clk_rst to top
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog -   Signal "sys_clk_rst" is new
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog - Generating port onegbe_test_one_gbe_mgt_clk_n
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog - Generating port onegbe_test_one_gbe_mgt_clk_p
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog - Generating port onegbe_test_one_gbe_sfp_rx_n
DEBUG - 2020-10-16 21:02:45,819 - jasper.verilog - Generating port onegbe_test_one_gbe_sfp_rx_p
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Generating port onegbe_test_one_gbe_sfp_tx_n
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Generating port onegbe_test_one_gbe_sfp_tx_p
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Generating port clk_100_n
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Generating port clk_100_p
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - i: 9 n_ports: 8
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal axil_clk
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal axil_rst_n
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal gbe_gtpowergood
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal gbe_mgt_clk
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal gbe_mmcm_locked_out
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal gbe_rxuserclk2_out
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal gbe_rxuserclk_out
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal gbe_userclk2_out
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal gbe_userclk_out
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_araddr
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_arready
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_arvalid
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_awaddr
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_awready
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_awvalid
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_bready
DEBUG - 2020-10-16 21:02:45,820 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_bresp
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_bvalid
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_rdata
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_rready
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_rresp
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_rvalid
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_wdata
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_wready
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_wstrb
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal m_axi4lite_one_gbe_wvalid
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_dbg_data
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_dbg_dvld
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_ack
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_badframe
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_data
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_dvld
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_eof
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_overrun
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_rst
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_srcip
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_rx_srcport
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_tx_afull
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_tx_data
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_tx_destip
DEBUG - 2020-10-16 21:02:45,821 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_tx_destport
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_tx_dvld
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_tx_eof
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_tx_overflow
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_app_tx_rst
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_gmii_rx_data
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_gmii_rx_dvld
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_gmii_rx_er
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_gmii_tx_data
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_gmii_tx_en
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_gmii_tx_er
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_rx_badframe
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_rx_data
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_rx_dvld
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_rx_goodframe
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_syncacquired
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_tx_ack
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_tx_data
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_mac_tx_dvld
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_phy_status
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_reset_done
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_wb_cyc
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_wb_stb
DEBUG - 2020-10-16 21:02:45,822 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbe_wb_we
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbewb_ack
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbewb_adr
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbewb_dat_i
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbewb_dat_o
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbewb_err
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbewb_rst
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_one_gbewb_sel
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal rst_125_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal sys_rst
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_ctrl_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_ctrl_user_data_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_status_in
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_status_user_data_in
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_dest_ip_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_dest_ip_user_data_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_dest_port_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_dest_port_user_data_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_enable_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_enable_user_data_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_payload_len_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_payload_len_user_data_out
DEBUG - 2020-10-16 21:02:45,823 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_period_out
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_period_user_data_out
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_rst_out
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_rst_user_data_out
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_bram_addr
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_bram_data_in
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_bram_data_out
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_bram_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_ctrl_out_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_bitfield_snapshot_ss_status_in_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_dest_ip_out_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_dest_port_out_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_enable_out_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_payload_len_out_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_pkt_sim_period_out_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_rst_out_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_sys_board_id_in
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_sys_board_id_in_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_sys_clkcounter_in
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_sys_clkcounter_in_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_sys_rev_in
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_sys_rev_in_we
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_sys_rev_rcs_in
DEBUG - 2020-10-16 21:02:45,824 - jasper.verilog - Writing verilog for signal onegbe_test_sys_rev_rcs_in_we
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal onegbe_test_sys_scratchpad_out
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal onegbe_test_sys_scratchpad_out_we
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal user_clk
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal user_clk180
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal user_clk270
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal user_clk90
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_araddr
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arprot
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arready
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_arvalid
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awaddr
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awprot
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awready
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_awvalid
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bready
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bresp
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_bvalid
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rdata
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rready
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rresp
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_rvalid
DEBUG - 2020-10-16 21:02:45,825 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wdata
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wready
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wstrb
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_RFDC_wvalid
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_araddr
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_arprot
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_arready
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_arvalid
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_awaddr
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_awprot
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_awready
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_awvalid
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_bready
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_bresp
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_bvalid
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_rdata
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_rready
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_rresp
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_rvalid
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_wdata
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_wready
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_wstrb
DEBUG - 2020-10-16 21:02:45,826 - jasper.verilog - Writing verilog for signal M_AXI_wvalid
DEBUG - 2020-10-16 21:02:45,827 - jasper.verilog - Writing verilog for signal axil_rst
DEBUG - 2020-10-16 21:02:45,827 - jasper.verilog - Writing verilog for signal clk_200
DEBUG - 2020-10-16 21:02:45,827 - jasper.verilog - Writing verilog for signal sys_clk
DEBUG - 2020-10-16 21:02:45,827 - jasper.verilog - Writing verilog for signal sys_clk180
DEBUG - 2020-10-16 21:02:45,827 - jasper.verilog - Writing verilog for signal sys_clk270
DEBUG - 2020-10-16 21:02:45,827 - jasper.verilog - Writing verilog for signal sys_clk90
DEBUG - 2020-10-16 21:02:45,827 - jasper.verilog - Writing verilog for signal sys_clk_rst
INFO - 2020-10-16 21:02:45,827 - jasper.toolflow - Dumping pickle of top-level Verilog module
INFO - 2020-10-16 21:02:45,828 - jasper.toolflow - Extracting constraints from peripherals
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   portname: onegbe_test_one_gbe_sfp_tx_p
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   iogroup: mgt_tx_p
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   portname: onegbe_test_one_gbe_sfp_tx_n
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   iogroup: mgt_tx_n
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   portname: onegbe_test_one_gbe_sfp_rx_p
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   iogroup: mgt_rx_p
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-16 21:02:45,829 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   portname: onegbe_test_one_gbe_sfp_rx_n
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iogroup: mgt_rx_n
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   portname: onegbe_test_one_gbe_mgt_clk_p
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iogroup: eth_clk_p
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   portname: onegbe_test_one_gbe_mgt_clk_n
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iogroup: eth_clk_n
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-16 21:02:45,830 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints -   portname: clk_100_p
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints -   iogroup: clk_100_p
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints -   loc: None
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - clock signal: clk_100_p
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - name: clk_100_p
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - freq: None
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - period: 7.8125
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - port_en: True
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - waveform_max: 3.90625
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - clock domain relationship: asynchronous
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - New clock group constraint
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
DEBUG - 2020-10-16 21:02:45,831 - jasper.toolflow.constraints - clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - clock domain relationship: asynchronous
INFO - 2020-10-16 21:02:45,832 - jasper.toolflow - Generating physical constraints
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Attempting to get physical constraints for port onegbe_test_one_gbe_sfp_tx_p on mgt_tx_p 
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin loc: onegbe_test_one_gbe_sfp_tx_p Y35
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin iostd: onegbe_test_one_gbe_sfp_tx_p None
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Attempting to get physical constraints for port onegbe_test_one_gbe_sfp_tx_n on mgt_tx_n 
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin loc: onegbe_test_one_gbe_sfp_tx_n Y36
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin iostd: onegbe_test_one_gbe_sfp_tx_n None
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Attempting to get physical constraints for port onegbe_test_one_gbe_sfp_rx_p on mgt_rx_p 
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin loc: onegbe_test_one_gbe_sfp_rx_p AA38
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin iostd: onegbe_test_one_gbe_sfp_rx_p None
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Attempting to get physical constraints for port onegbe_test_one_gbe_sfp_rx_n on mgt_rx_n 
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin loc: onegbe_test_one_gbe_sfp_rx_n AA39
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin iostd: onegbe_test_one_gbe_sfp_rx_n None
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Attempting to get physical constraints for port onegbe_test_one_gbe_mgt_clk_p on eth_clk_p 
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin loc: onegbe_test_one_gbe_mgt_clk_p Y31
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin iostd: onegbe_test_one_gbe_mgt_clk_p None
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Attempting to get physical constraints for port onegbe_test_one_gbe_mgt_clk_n on eth_clk_n 
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin loc: onegbe_test_one_gbe_mgt_clk_n Y32
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin iostd: onegbe_test_one_gbe_mgt_clk_n None
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_100_p on clk_100_p 
DEBUG - 2020-10-16 21:02:45,832 - jasper.toolflow.constraints - Setting pin loc: clk_100_p AL16
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow.constraints - Setting pin iostd: clk_100_p LVDS
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Opening /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for one_gbe
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for bitfield_snapshot_ss_bram
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for bitfield_snapshot_ss_ctrl
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for bitfield_snapshot_ss_status
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for dest_ip
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for dest_port
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for pkt_sim_enable
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for pkt_sim_payload_len
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for pkt_sim_period
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for rst
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.tab entry for sys_block
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Opening /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Opening /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.jam.tab entry for one_gbe
DEBUG - 2020-10-16 21:02:45,833 - jasper.toolflow - Adding core_info.jam.tab entry for bitfield_snapshot_ss_bram
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for bitfield_snapshot_ss_ctrl
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for bitfield_snapshot_ss_status
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for dest_ip
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for dest_port
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for pkt_sim_enable
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for pkt_sim_payload_len
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for pkt_sim_period
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for rst
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Adding core_info.jam.tab entry for sys_block
DEBUG - 2020-10-16 21:02:45,834 - jasper.toolflow - Opening /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
INFO - 2020-10-16 21:02:45,893 - jasper.toolflow - Carrying out constraints rule check
WARNING - 2020-10-16 21:02:45,893 - jasper.toolflow - Port clk_100_n (instantiated by zcu111: ZCU111) has no constraints!
INFO - 2020-10-16 21:02:45,893 - jasper.toolflow - Constraint rule check complete
DEBUG - 2020-10-16 21:02:45,909 - jasper.toolflow.backend - Adding tcl command: puts "Starting tcl script"
DEBUG - 2020-10-16 21:02:45,910 - jasper.toolflow.backend - Adding tcl command: create_project -f myproj /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/myproj -part xczu28dr-ffvg1517-2-e
DEBUG - 2020-10-16 21:02:45,910 - jasper.toolflow.backend - Adding tcl command: set_property target_language VHDL [current_project]
DEBUG - 2020-10-16 21:02:45,944 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/top.v
DEBUG - 2020-10-16 21:02:45,944 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/top.v
DEBUG - 2020-10-16 21:02:45,944 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2020-10-16 21:02:45,944 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2020-10-16 21:02:45,944 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_gen.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_rx.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/CRC_chk.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_udp.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_cpu_attach_wb.v
DEBUG - 2020-10-16 21:02:45,945 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac_tx.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gig_eth_mac.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_master.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_rx.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/gbe_tx.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/mdio_config.v
DEBUG - 2020-10-16 21:02:45,946 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/axi_slave_wishbone_classic_master.vhd
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/axi_slave_wishbone_classic_master.vhd
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_cpu_buffer.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_cpu_buffer.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_arp_cache.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_arp_cache.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_ctrl_fifo.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_ctrl_fifo.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_rx_packet_fifo.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_rx_packet_fifo.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gig_ethernet_pcs_pma_autonegotiation_1000BASEX.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_tx_packet_fifo.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_tx_packet_fifo.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_rx_ctrl_fifo.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/onegbe/rfsoc/gbe_rx_ctrl_fifo.xci
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/imports/sysgen
DEBUG - 2020-10-16 21:02:45,947 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/imports/sysgen
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i3/onegbe_test_c_counter_binary_v12_0_i3.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i2/onegbe_test_c_counter_binary_v12_0_i2.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i1/onegbe_test_c_counter_binary_v12_0_i1.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i4/onegbe_test_c_counter_binary_v12_0_i4.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0.xci
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/sysgen/hdl_netlist/onegbe_test.srcs/sources_1/ip/onegbe_test_c_counter_binary_v12_0_i0/onegbe_test_c_counter_binary_v12_0_i0.xci
INFO - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7f409848d668>
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - New PortConstraint instance found: onegbe_test_one_gbe_sfp_tx_p -> mgt_tx_p
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - LOC constraint found at Y35
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7f409848d6a0>
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - New PortConstraint instance found: onegbe_test_one_gbe_sfp_tx_n -> mgt_tx_n
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-16 21:02:45,948 - jasper.toolflow.backend - LOC constraint found at Y36
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7f409848d6d8>
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - New PortConstraint instance found: onegbe_test_one_gbe_sfp_rx_p -> mgt_rx_p
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - LOC constraint found at AA38
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7f409848d710>
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - New PortConstraint instance found: onegbe_test_one_gbe_sfp_rx_n -> mgt_rx_n
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - LOC constraint found at AA39
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7f409848d748>
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - New PortConstraint instance found: onegbe_test_one_gbe_mgt_clk_p -> eth_clk_p
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - LOC constraint found at Y31
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7f409848d780>
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - New PortConstraint instance found: onegbe_test_one_gbe_mgt_clk_n -> eth_clk_n
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-16 21:02:45,949 - jasper.toolflow.backend - LOC constraint found at Y32
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - Getting iostd for port index 0
INFO - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - parsing constraint <castro.PinConstraint object at 0x7f409848d7b8>
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - New PortConstraint instance found: clk_100_p -> clk_100_p
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - LOC constraint found at AL16
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - IOSTD constraint found: LVDS
INFO - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - parsing constraint <castro.ClkConstraint object at 0x7f409848d5c0>
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - New Clock constraint found
INFO - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x7f409848d5f8>
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - parsing constraint <castro.ClkGrpConstraint object at 0x7f409848d630>
DEBUG - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - New Clock group constraint found
INFO - 2020-10-16 21:02:45,950 - jasper.toolflow.backend - Constraints: set_property PACKAGE_PIN Y35 [get_ports onegbe_test_one_gbe_sfp_tx_p]
set_property PACKAGE_PIN Y36 [get_ports onegbe_test_one_gbe_sfp_tx_n]
set_property PACKAGE_PIN AA38 [get_ports onegbe_test_one_gbe_sfp_rx_p]
set_property PACKAGE_PIN AA39 [get_ports onegbe_test_one_gbe_sfp_rx_n]
set_property PACKAGE_PIN Y31 [get_ports onegbe_test_one_gbe_mgt_clk_p]
set_property PACKAGE_PIN Y32 [get_ports onegbe_test_one_gbe_mgt_clk_n]
set_property PACKAGE_PIN AL16 [get_ports clk_100_p]
set_property IOSTANDARD LVDS [get_ports clk_100_p]
create_clock -period 7.812 -name clk_100_p -waveform {0.000 3.906} [get_ports {clk_100_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]

INFO - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Finished writing constraints file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/user_const.xdc
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding constraint file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/user_const.xdc
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/user_const.xdc
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: set_property top top [current_fileset]
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: upgrade_ip -quiet [get_ips *]
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - adding the upgrade_ip command to the tcl script
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: reset_run synth_1
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: launch_runs synth_1 -jobs 4
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: wait_on_run synth_1
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: open_run synth_1
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2020-10-16 21:02:45,951 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -jobs 4
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: open_run impl_1
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -to_step write_bitstream
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: cd [get_property DIRECTORY [current_project]]
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2020-10-16 21:02:45,952 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: }
INFO - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Extracting yellow block tcl commands from peripherals
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: import_files {/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
DEBUG - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
INFO - 2020-10-16 21:02:45,953 - jasper.toolflow.backend - Generating yellow block custom hdl files
DEBUG - 2020-10-16 21:02:45,954 - jasper.toolflow.backend - Adding source file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/axi4lite_ic_wrapper.vhdl
DEBUG - 2020-10-16 21:02:45,954 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/axi4lite_ic_wrapper.vhdl
INFO - 2020-10-16 21:02:45,954 - jasper.toolflow.backend - Generating yellow block custom hdl files
DEBUG - 2020-10-16 21:02:45,954 - jasper.toolflow.backend - Adding tcl command: import_files /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/xml2vhdl_hdl_output/
DEBUG - 2020-10-16 21:02:45,954 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2020-10-16 21:20:23,609 - jasper.toolflow.backend - Opening core_info.tab file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/core_info.tab
DEBUG - 2020-10-16 21:20:23,609 - jasper.toolflow.backend - Opening design_info.tab file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/design_info.tab
DEBUG - 2020-10-16 21:20:23,610 - jasper.toolflow.backend - Opening git_info.tab file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/raw_axi_test/onegbe_test/onegbe_test/git_info.tab
