Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Nov 19 17:27:48 2018
| Host         : lab running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file sevenSegDisp_control_sets_placed.rpt
| Design       : sevenSegDisp
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            3 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |            9 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+-----------------+---------------------+------------------+----------------+
|      Clock Signal      |  Enable Signal  |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------+-----------------+---------------------+------------------+----------------+
|  clk_IBUF_BUFG         | mode[1]_i_1_n_0 |                     |                1 |              2 |
|  clk_IBUF_BUFG         |                 |                     |                1 |              4 |
|  state_reg[3]_i_2_n_0  |                 |                     |                1 |              8 |
|  a_to_g_reg[6]_i_2_n_0 |                 | an_reg[3]_i_2_n_0   |                1 |              8 |
|  clk_IBUF_BUFG         |                 | rand_num[3]_i_1_n_0 |                1 |              8 |
|  a_to_g_reg[6]_i_2_n_0 |                 |                     |                2 |             14 |
|  clk_IBUF_BUFG         |                 | mode[1]_i_1_n_0     |                7 |             52 |
+------------------------+-----------------+---------------------+------------------+----------------+


