

================================================================
== Vitis HLS Report for 'nn_fpga_top_Pipeline_VITIS_LOOP_32_2'
================================================================
* Date:           Tue Nov 25 01:19:43 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        final_nn_fpga_tanh
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.013 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      789|      789|  7.890 us|  7.890 us|  785|  785|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_2  |      787|      787|         5|          1|          1|   784|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.01>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%acc_1 = alloca i32 1" [mlp.cpp:30->mlp.cpp:71->mlp.cpp:95]   --->   Operation 8 'alloca' 'acc_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%phi_mul_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %phi_mul"   --->   Operation 10 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln32 = store i10 0, i10 %j" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 11 'store' 'store_ln32' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln30 = store i16 0, i16 %acc_1" [mlp.cpp:30->mlp.cpp:71->mlp.cpp:95]   --->   Operation 12 'store' 'store_ln30' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j_1 = load i10 %j" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 14 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.12ns)   --->   "%icmp_ln32 = icmp_eq  i10 %j_1, i10 784" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 15 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 2.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (2.12ns)   --->   "%add_ln32 = add i10 %j_1, i10 1" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 16 'add' 'add_ln32' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.body4.i.i.split, void %for.end.i.i.exitStub" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 17 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i10 %j_1" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 18 'zext' 'zext_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i10 %j_1" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 19 'zext' 'zext_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.14ns)   --->   "%add_ln34_1 = add i16 %phi_mul_read, i16 %zext_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 20 'add' 'add_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i16 %add_ln34_1" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 21 'zext' 'zext_ln34_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%W1_addr = getelementptr i8 %W1, i64 0, i64 %zext_ln34_1" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 22 'getelementptr' 'W1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%image_addr = getelementptr i10 %image_r, i64 0, i64 %zext_ln32" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 23 'getelementptr' 'image_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%image_load = load i10 %image_addr" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 24 'load' 'image_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 784> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%W1_load = load i16 %W1_addr" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 25 'load' 'W1_load' <Predicate = (!icmp_ln32)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 50176> <ROM>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln32 = store i10 %add_ln32, i10 %j" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 26 'store' 'store_ln32' <Predicate = (!icmp_ln32)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 4.70>
ST_2 : Operation 27 [1/2] ( I:3.25ns O:3.25ns )   --->   "%image_load = load i10 %image_addr" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 27 'load' 'image_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 784> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i10 %image_load" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 28 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] ( I:3.25ns O:3.25ns )   --->   "%W1_load = load i16 %W1_addr" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 29 'load' 'W1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 50176> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln34_1 = sext i8 %W1_load" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 30 'sext' 'sext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (1.45ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln34 = mul i18 %sext_ln34_1, i18 %sext_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 31 'mul' 'mul_ln34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 32 [2/3] (1.45ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln34 = mul i18 %sext_ln34_1, i18 %sext_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 32 'mul' 'mul_ln34' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%acc_1_load_1 = load i16 %acc_1" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 33 'load' 'acc_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/3] (0.00ns) (grouped into DSP with root node add_ln34)   --->   "%mul_ln34 = mul i18 %sext_ln34_1, i18 %sext_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 34 'mul' 'mul_ln34' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %acc_1_load_1, i8 0" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 35 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into DSP with root node add_ln34)   --->   "%sext_ln34_2 = sext i18 %mul_ln34" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 36 'sext' 'sext_ln34_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln34 = add i24 %shl_ln1, i24 %sext_ln34_2" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 37 'add' 'add_ln34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%acc_1_load = load i16 %acc_1"   --->   Operation 45 'load' 'acc_1_load' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %acc_1_out, i16 %acc_1_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.61ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 1.61>

State 5 <SV = 4> <Delay = 3.71>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [mlp.cpp:33->mlp.cpp:71->mlp.cpp:95]   --->   Operation 38 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln30 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784" [mlp.cpp:30->mlp.cpp:71->mlp.cpp:95]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 40 'specloopname' 'specloopname_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln34 = add i24 %shl_ln1, i24 %sext_ln34_2" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 41 'add' 'add_ln34' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%acc_2 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %add_ln34, i32 8, i32 23" [mlp.cpp:34->mlp.cpp:71->mlp.cpp:95]   --->   Operation 42 'partselect' 'acc_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln30 = store i16 %acc_2, i16 %acc_1" [mlp.cpp:30->mlp.cpp:71->mlp.cpp:95]   --->   Operation 43 'store' 'store_ln30' <Predicate = true> <Delay = 1.61>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.body4.i.i" [mlp.cpp:32->mlp.cpp:71->mlp.cpp:95]   --->   Operation 44 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.013ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln32', mlp.cpp:32->mlp.cpp:71->mlp.cpp:95) of constant 0 on local variable 'j', mlp.cpp:32->mlp.cpp:71->mlp.cpp:95 [8]  (1.610 ns)
	'load' operation 10 bit ('j', mlp.cpp:32->mlp.cpp:71->mlp.cpp:95) on local variable 'j', mlp.cpp:32->mlp.cpp:71->mlp.cpp:95 [12]  (0.000 ns)
	'add' operation 16 bit ('add_ln34_1', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) [20]  (2.146 ns)
	'getelementptr' operation 16 bit ('W1_addr', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) [22]  (0.000 ns)
	'load' operation 8 bit ('W1_load', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) on array 'W1' [29]  (3.257 ns)

 <State 2>: 4.707ns
The critical path consists of the following:
	'load' operation 10 bit ('image_load', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) on array 'image_r' [27]  (3.257 ns)
	'mul' operation 18 bit of DSP[34] ('mul_ln34', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) [31]  (1.450 ns)

 <State 3>: 1.450ns
The critical path consists of the following:
	'mul' operation 18 bit of DSP[34] ('mul_ln34', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) [31]  (1.450 ns)

 <State 4>: 2.100ns
The critical path consists of the following:
	'load' operation 16 bit ('acc_1_load_1', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) on local variable 'acc', mlp.cpp:30->mlp.cpp:71->mlp.cpp:95 [17]  (0.000 ns)
	'add' operation 24 bit of DSP[34] ('add_ln34', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) [34]  (2.100 ns)

 <State 5>: 3.710ns
The critical path consists of the following:
	'add' operation 24 bit of DSP[34] ('add_ln34', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95) [34]  (2.100 ns)
	'store' operation 0 bit ('store_ln30', mlp.cpp:30->mlp.cpp:71->mlp.cpp:95) of variable 'acc', mlp.cpp:34->mlp.cpp:71->mlp.cpp:95 on local variable 'acc', mlp.cpp:30->mlp.cpp:71->mlp.cpp:95 [37]  (1.610 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
