
1_Task_Creation.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ac4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08003c94  08003c94  00013c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003d54  08003d54  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003d54  08003d54  00013d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003d5c  08003d5c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003d5c  08003d5c  00013d5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003d60  08003d60  00013d60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003d64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000054c  20000070  08003dd4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200005bc  08003dd4  000205bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014a2f  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a58  00000000  00000000  00034acf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001228  00000000  00000000  00037528  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001120  00000000  00000000  00038750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000422d  00000000  00000000  00039870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014463  00000000  00000000  0003da9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000db553  00000000  00000000  00051f00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012d453  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005418  00000000  00000000  0012d4a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003c7c 	.word	0x08003c7c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003c7c 	.word	0x08003c7c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b974 	b.w	80005b0 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468e      	mov	lr, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14d      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4694      	mov	ip, r2
 80002f2:	d969      	bls.n	80003c8 <__udivmoddi4+0xe8>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b152      	cbz	r2, 8000310 <__udivmoddi4+0x30>
 80002fa:	fa01 f302 	lsl.w	r3, r1, r2
 80002fe:	f1c2 0120 	rsb	r1, r2, #32
 8000302:	fa20 f101 	lsr.w	r1, r0, r1
 8000306:	fa0c fc02 	lsl.w	ip, ip, r2
 800030a:	ea41 0e03 	orr.w	lr, r1, r3
 800030e:	4094      	lsls	r4, r2
 8000310:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000314:	0c21      	lsrs	r1, r4, #16
 8000316:	fbbe f6f8 	udiv	r6, lr, r8
 800031a:	fa1f f78c 	uxth.w	r7, ip
 800031e:	fb08 e316 	mls	r3, r8, r6, lr
 8000322:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000326:	fb06 f107 	mul.w	r1, r6, r7
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f106 30ff 	add.w	r0, r6, #4294967295
 8000336:	f080 811f 	bcs.w	8000578 <__udivmoddi4+0x298>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 811c 	bls.w	8000578 <__udivmoddi4+0x298>
 8000340:	3e02      	subs	r6, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a5b      	subs	r3, r3, r1
 8000346:	b2a4      	uxth	r4, r4
 8000348:	fbb3 f0f8 	udiv	r0, r3, r8
 800034c:	fb08 3310 	mls	r3, r8, r0, r3
 8000350:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000354:	fb00 f707 	mul.w	r7, r0, r7
 8000358:	42a7      	cmp	r7, r4
 800035a:	d90a      	bls.n	8000372 <__udivmoddi4+0x92>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f100 33ff 	add.w	r3, r0, #4294967295
 8000364:	f080 810a 	bcs.w	800057c <__udivmoddi4+0x29c>
 8000368:	42a7      	cmp	r7, r4
 800036a:	f240 8107 	bls.w	800057c <__udivmoddi4+0x29c>
 800036e:	4464      	add	r4, ip
 8000370:	3802      	subs	r0, #2
 8000372:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000376:	1be4      	subs	r4, r4, r7
 8000378:	2600      	movs	r6, #0
 800037a:	b11d      	cbz	r5, 8000384 <__udivmoddi4+0xa4>
 800037c:	40d4      	lsrs	r4, r2
 800037e:	2300      	movs	r3, #0
 8000380:	e9c5 4300 	strd	r4, r3, [r5]
 8000384:	4631      	mov	r1, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d909      	bls.n	80003a2 <__udivmoddi4+0xc2>
 800038e:	2d00      	cmp	r5, #0
 8000390:	f000 80ef 	beq.w	8000572 <__udivmoddi4+0x292>
 8000394:	2600      	movs	r6, #0
 8000396:	e9c5 0100 	strd	r0, r1, [r5]
 800039a:	4630      	mov	r0, r6
 800039c:	4631      	mov	r1, r6
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	fab3 f683 	clz	r6, r3
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d14a      	bne.n	8000440 <__udivmoddi4+0x160>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d302      	bcc.n	80003b4 <__udivmoddi4+0xd4>
 80003ae:	4282      	cmp	r2, r0
 80003b0:	f200 80f9 	bhi.w	80005a6 <__udivmoddi4+0x2c6>
 80003b4:	1a84      	subs	r4, r0, r2
 80003b6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ba:	2001      	movs	r0, #1
 80003bc:	469e      	mov	lr, r3
 80003be:	2d00      	cmp	r5, #0
 80003c0:	d0e0      	beq.n	8000384 <__udivmoddi4+0xa4>
 80003c2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c6:	e7dd      	b.n	8000384 <__udivmoddi4+0xa4>
 80003c8:	b902      	cbnz	r2, 80003cc <__udivmoddi4+0xec>
 80003ca:	deff      	udf	#255	; 0xff
 80003cc:	fab2 f282 	clz	r2, r2
 80003d0:	2a00      	cmp	r2, #0
 80003d2:	f040 8092 	bne.w	80004fa <__udivmoddi4+0x21a>
 80003d6:	eba1 010c 	sub.w	r1, r1, ip
 80003da:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003de:	fa1f fe8c 	uxth.w	lr, ip
 80003e2:	2601      	movs	r6, #1
 80003e4:	0c20      	lsrs	r0, r4, #16
 80003e6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ea:	fb07 1113 	mls	r1, r7, r3, r1
 80003ee:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f2:	fb0e f003 	mul.w	r0, lr, r3
 80003f6:	4288      	cmp	r0, r1
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x12c>
 80003fa:	eb1c 0101 	adds.w	r1, ip, r1
 80003fe:	f103 38ff 	add.w	r8, r3, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x12a>
 8000404:	4288      	cmp	r0, r1
 8000406:	f200 80cb 	bhi.w	80005a0 <__udivmoddi4+0x2c0>
 800040a:	4643      	mov	r3, r8
 800040c:	1a09      	subs	r1, r1, r0
 800040e:	b2a4      	uxth	r4, r4
 8000410:	fbb1 f0f7 	udiv	r0, r1, r7
 8000414:	fb07 1110 	mls	r1, r7, r0, r1
 8000418:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800041c:	fb0e fe00 	mul.w	lr, lr, r0
 8000420:	45a6      	cmp	lr, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x156>
 8000424:	eb1c 0404 	adds.w	r4, ip, r4
 8000428:	f100 31ff 	add.w	r1, r0, #4294967295
 800042c:	d202      	bcs.n	8000434 <__udivmoddi4+0x154>
 800042e:	45a6      	cmp	lr, r4
 8000430:	f200 80bb 	bhi.w	80005aa <__udivmoddi4+0x2ca>
 8000434:	4608      	mov	r0, r1
 8000436:	eba4 040e 	sub.w	r4, r4, lr
 800043a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800043e:	e79c      	b.n	800037a <__udivmoddi4+0x9a>
 8000440:	f1c6 0720 	rsb	r7, r6, #32
 8000444:	40b3      	lsls	r3, r6
 8000446:	fa22 fc07 	lsr.w	ip, r2, r7
 800044a:	ea4c 0c03 	orr.w	ip, ip, r3
 800044e:	fa20 f407 	lsr.w	r4, r0, r7
 8000452:	fa01 f306 	lsl.w	r3, r1, r6
 8000456:	431c      	orrs	r4, r3
 8000458:	40f9      	lsrs	r1, r7
 800045a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800045e:	fa00 f306 	lsl.w	r3, r0, r6
 8000462:	fbb1 f8f9 	udiv	r8, r1, r9
 8000466:	0c20      	lsrs	r0, r4, #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fb09 1118 	mls	r1, r9, r8, r1
 8000470:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000474:	fb08 f00e 	mul.w	r0, r8, lr
 8000478:	4288      	cmp	r0, r1
 800047a:	fa02 f206 	lsl.w	r2, r2, r6
 800047e:	d90b      	bls.n	8000498 <__udivmoddi4+0x1b8>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f108 3aff 	add.w	sl, r8, #4294967295
 8000488:	f080 8088 	bcs.w	800059c <__udivmoddi4+0x2bc>
 800048c:	4288      	cmp	r0, r1
 800048e:	f240 8085 	bls.w	800059c <__udivmoddi4+0x2bc>
 8000492:	f1a8 0802 	sub.w	r8, r8, #2
 8000496:	4461      	add	r1, ip
 8000498:	1a09      	subs	r1, r1, r0
 800049a:	b2a4      	uxth	r4, r4
 800049c:	fbb1 f0f9 	udiv	r0, r1, r9
 80004a0:	fb09 1110 	mls	r1, r9, r0, r1
 80004a4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004a8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ac:	458e      	cmp	lr, r1
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x1e2>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004b8:	d26c      	bcs.n	8000594 <__udivmoddi4+0x2b4>
 80004ba:	458e      	cmp	lr, r1
 80004bc:	d96a      	bls.n	8000594 <__udivmoddi4+0x2b4>
 80004be:	3802      	subs	r0, #2
 80004c0:	4461      	add	r1, ip
 80004c2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004c6:	fba0 9402 	umull	r9, r4, r0, r2
 80004ca:	eba1 010e 	sub.w	r1, r1, lr
 80004ce:	42a1      	cmp	r1, r4
 80004d0:	46c8      	mov	r8, r9
 80004d2:	46a6      	mov	lr, r4
 80004d4:	d356      	bcc.n	8000584 <__udivmoddi4+0x2a4>
 80004d6:	d053      	beq.n	8000580 <__udivmoddi4+0x2a0>
 80004d8:	b15d      	cbz	r5, 80004f2 <__udivmoddi4+0x212>
 80004da:	ebb3 0208 	subs.w	r2, r3, r8
 80004de:	eb61 010e 	sbc.w	r1, r1, lr
 80004e2:	fa01 f707 	lsl.w	r7, r1, r7
 80004e6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ea:	40f1      	lsrs	r1, r6
 80004ec:	431f      	orrs	r7, r3
 80004ee:	e9c5 7100 	strd	r7, r1, [r5]
 80004f2:	2600      	movs	r6, #0
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	f1c2 0320 	rsb	r3, r2, #32
 80004fe:	40d8      	lsrs	r0, r3
 8000500:	fa0c fc02 	lsl.w	ip, ip, r2
 8000504:	fa21 f303 	lsr.w	r3, r1, r3
 8000508:	4091      	lsls	r1, r2
 800050a:	4301      	orrs	r1, r0
 800050c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000510:	fa1f fe8c 	uxth.w	lr, ip
 8000514:	fbb3 f0f7 	udiv	r0, r3, r7
 8000518:	fb07 3610 	mls	r6, r7, r0, r3
 800051c:	0c0b      	lsrs	r3, r1, #16
 800051e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000522:	fb00 f60e 	mul.w	r6, r0, lr
 8000526:	429e      	cmp	r6, r3
 8000528:	fa04 f402 	lsl.w	r4, r4, r2
 800052c:	d908      	bls.n	8000540 <__udivmoddi4+0x260>
 800052e:	eb1c 0303 	adds.w	r3, ip, r3
 8000532:	f100 38ff 	add.w	r8, r0, #4294967295
 8000536:	d22f      	bcs.n	8000598 <__udivmoddi4+0x2b8>
 8000538:	429e      	cmp	r6, r3
 800053a:	d92d      	bls.n	8000598 <__udivmoddi4+0x2b8>
 800053c:	3802      	subs	r0, #2
 800053e:	4463      	add	r3, ip
 8000540:	1b9b      	subs	r3, r3, r6
 8000542:	b289      	uxth	r1, r1
 8000544:	fbb3 f6f7 	udiv	r6, r3, r7
 8000548:	fb07 3316 	mls	r3, r7, r6, r3
 800054c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000550:	fb06 f30e 	mul.w	r3, r6, lr
 8000554:	428b      	cmp	r3, r1
 8000556:	d908      	bls.n	800056a <__udivmoddi4+0x28a>
 8000558:	eb1c 0101 	adds.w	r1, ip, r1
 800055c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000560:	d216      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000562:	428b      	cmp	r3, r1
 8000564:	d914      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000566:	3e02      	subs	r6, #2
 8000568:	4461      	add	r1, ip
 800056a:	1ac9      	subs	r1, r1, r3
 800056c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000570:	e738      	b.n	80003e4 <__udivmoddi4+0x104>
 8000572:	462e      	mov	r6, r5
 8000574:	4628      	mov	r0, r5
 8000576:	e705      	b.n	8000384 <__udivmoddi4+0xa4>
 8000578:	4606      	mov	r6, r0
 800057a:	e6e3      	b.n	8000344 <__udivmoddi4+0x64>
 800057c:	4618      	mov	r0, r3
 800057e:	e6f8      	b.n	8000372 <__udivmoddi4+0x92>
 8000580:	454b      	cmp	r3, r9
 8000582:	d2a9      	bcs.n	80004d8 <__udivmoddi4+0x1f8>
 8000584:	ebb9 0802 	subs.w	r8, r9, r2
 8000588:	eb64 0e0c 	sbc.w	lr, r4, ip
 800058c:	3801      	subs	r0, #1
 800058e:	e7a3      	b.n	80004d8 <__udivmoddi4+0x1f8>
 8000590:	4646      	mov	r6, r8
 8000592:	e7ea      	b.n	800056a <__udivmoddi4+0x28a>
 8000594:	4620      	mov	r0, r4
 8000596:	e794      	b.n	80004c2 <__udivmoddi4+0x1e2>
 8000598:	4640      	mov	r0, r8
 800059a:	e7d1      	b.n	8000540 <__udivmoddi4+0x260>
 800059c:	46d0      	mov	r8, sl
 800059e:	e77b      	b.n	8000498 <__udivmoddi4+0x1b8>
 80005a0:	3b02      	subs	r3, #2
 80005a2:	4461      	add	r1, ip
 80005a4:	e732      	b.n	800040c <__udivmoddi4+0x12c>
 80005a6:	4630      	mov	r0, r6
 80005a8:	e709      	b.n	80003be <__udivmoddi4+0xde>
 80005aa:	4464      	add	r4, ip
 80005ac:	3802      	subs	r0, #2
 80005ae:	e742      	b.n	8000436 <__udivmoddi4+0x156>

080005b0 <__aeabi_idiv0>:
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop

080005b4 <main>:
void StartDefaultTask(void *argument);

int __io_putchar(int ch);

int main(void)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	af00      	add	r7, sp, #0

  HAL_Init();
 80005b8:	f000 fac0 	bl	8000b3c <HAL_Init>


  /* Configure the system clock */
  SystemClock_Config();
 80005bc:	f000 f81c 	bl	80005f8 <SystemClock_Config>


  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c0:	f000 f8a4 	bl	800070c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005c4:	f000 f878 	bl	80006b8 <MX_USART2_UART_Init>

  while (1)
  {
	 printf("Bismillah \n\r");
 80005c8:	4801      	ldr	r0, [pc, #4]	; (80005d0 <main+0x1c>)
 80005ca:	f002 fbc9 	bl	8002d60 <iprintf>
 80005ce:	e7fb      	b.n	80005c8 <main+0x14>
 80005d0:	08003c94 	.word	0x08003c94

080005d4 <__io_putchar>:
  }
}

int __io_putchar(int ch)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80005dc:	1d39      	adds	r1, r7, #4
 80005de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005e2:	2201      	movs	r2, #1
 80005e4:	4803      	ldr	r0, [pc, #12]	; (80005f4 <__io_putchar+0x20>)
 80005e6:	f001 fdf0 	bl	80021ca <HAL_UART_Transmit>
	return ch;
 80005ea:	687b      	ldr	r3, [r7, #4]
}
 80005ec:	4618      	mov	r0, r3
 80005ee:	3708      	adds	r7, #8
 80005f0:	46bd      	mov	sp, r7
 80005f2:	bd80      	pop	{r7, pc}
 80005f4:	2000008c 	.word	0x2000008c

080005f8 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	; 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 031c 	add.w	r3, r7, #28
 8000602:	2234      	movs	r2, #52	; 0x34
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f002 fba2 	bl	8002d50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	f107 0308 	add.w	r3, r7, #8
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800061c:	2300      	movs	r3, #0
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	4b23      	ldr	r3, [pc, #140]	; (80006b0 <SystemClock_Config+0xb8>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000624:	4a22      	ldr	r2, [pc, #136]	; (80006b0 <SystemClock_Config+0xb8>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062a:	6413      	str	r3, [r2, #64]	; 0x40
 800062c:	4b20      	ldr	r3, [pc, #128]	; (80006b0 <SystemClock_Config+0xb8>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000638:	2300      	movs	r3, #0
 800063a:	603b      	str	r3, [r7, #0]
 800063c:	4b1d      	ldr	r3, [pc, #116]	; (80006b4 <SystemClock_Config+0xbc>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000644:	4a1b      	ldr	r2, [pc, #108]	; (80006b4 <SystemClock_Config+0xbc>)
 8000646:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800064a:	6013      	str	r3, [r2, #0]
 800064c:	4b19      	ldr	r3, [pc, #100]	; (80006b4 <SystemClock_Config+0xbc>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000658:	2302      	movs	r3, #2
 800065a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065c:	2301      	movs	r3, #1
 800065e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000660:	2310      	movs	r3, #16
 8000662:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000664:	2300      	movs	r3, #0
 8000666:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000668:	f107 031c 	add.w	r3, r7, #28
 800066c:	4618      	mov	r0, r3
 800066e:	f001 f813 	bl	8001698 <HAL_RCC_OscConfig>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000678:	f000 f874 	bl	8000764 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067c:	230f      	movs	r3, #15
 800067e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000680:	2300      	movs	r3, #0
 8000682:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000690:	f107 0308 	add.w	r3, r7, #8
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f000 fd08 	bl	80010ac <HAL_RCC_ClockConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80006a2:	f000 f85f 	bl	8000764 <Error_Handler>
  }
}
 80006a6:	bf00      	nop
 80006a8:	3750      	adds	r7, #80	; 0x50
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40007000 	.word	0x40007000

080006b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006bc:	4b11      	ldr	r3, [pc, #68]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006be:	4a12      	ldr	r2, [pc, #72]	; (8000708 <MX_USART2_UART_Init+0x50>)
 80006c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006c2:	4b10      	ldr	r3, [pc, #64]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ca:	4b0e      	ldr	r3, [pc, #56]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d6:	4b0b      	ldr	r3, [pc, #44]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006dc:	4b09      	ldr	r3, [pc, #36]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006de:	220c      	movs	r2, #12
 80006e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e2:	4b08      	ldr	r3, [pc, #32]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ee:	4805      	ldr	r0, [pc, #20]	; (8000704 <MX_USART2_UART_Init+0x4c>)
 80006f0:	f001 fd1e 	bl	8002130 <HAL_UART_Init>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006fa:	f000 f833 	bl	8000764 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	2000008c 	.word	0x2000008c
 8000708:	40004400 	.word	0x40004400

0800070c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000712:	2300      	movs	r3, #0
 8000714:	607b      	str	r3, [r7, #4]
 8000716:	4b09      	ldr	r3, [pc, #36]	; (800073c <MX_GPIO_Init+0x30>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800071a:	4a08      	ldr	r2, [pc, #32]	; (800073c <MX_GPIO_Init+0x30>)
 800071c:	f043 0301 	orr.w	r3, r3, #1
 8000720:	6313      	str	r3, [r2, #48]	; 0x30
 8000722:	4b06      	ldr	r3, [pc, #24]	; (800073c <MX_GPIO_Init+0x30>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	f003 0301 	and.w	r3, r3, #1
 800072a:	607b      	str	r3, [r7, #4]
 800072c:	687b      	ldr	r3, [r7, #4]

}
 800072e:	bf00      	nop
 8000730:	370c      	adds	r7, #12
 8000732:	46bd      	mov	sp, r7
 8000734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000738:	4770      	bx	lr
 800073a:	bf00      	nop
 800073c:	40023800 	.word	0x40023800

08000740 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	b082      	sub	sp, #8
 8000744:	af00      	add	r7, sp, #0
 8000746:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	4a04      	ldr	r2, [pc, #16]	; (8000760 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800074e:	4293      	cmp	r3, r2
 8000750:	d101      	bne.n	8000756 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000752:	f000 fa15 	bl	8000b80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000756:	bf00      	nop
 8000758:	3708      	adds	r7, #8
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
 800075e:	bf00      	nop
 8000760:	40010000 	.word	0x40010000

08000764 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000768:	b672      	cpsid	i
}
 800076a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800076c:	e7fe      	b.n	800076c <Error_Handler+0x8>
	...

08000770 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b082      	sub	sp, #8
 8000774:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000776:	2300      	movs	r3, #0
 8000778:	607b      	str	r3, [r7, #4]
 800077a:	4b12      	ldr	r3, [pc, #72]	; (80007c4 <HAL_MspInit+0x54>)
 800077c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800077e:	4a11      	ldr	r2, [pc, #68]	; (80007c4 <HAL_MspInit+0x54>)
 8000780:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000784:	6453      	str	r3, [r2, #68]	; 0x44
 8000786:	4b0f      	ldr	r3, [pc, #60]	; (80007c4 <HAL_MspInit+0x54>)
 8000788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800078a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800078e:	607b      	str	r3, [r7, #4]
 8000790:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000792:	2300      	movs	r3, #0
 8000794:	603b      	str	r3, [r7, #0]
 8000796:	4b0b      	ldr	r3, [pc, #44]	; (80007c4 <HAL_MspInit+0x54>)
 8000798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800079a:	4a0a      	ldr	r2, [pc, #40]	; (80007c4 <HAL_MspInit+0x54>)
 800079c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007a0:	6413      	str	r3, [r2, #64]	; 0x40
 80007a2:	4b08      	ldr	r3, [pc, #32]	; (80007c4 <HAL_MspInit+0x54>)
 80007a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	210f      	movs	r1, #15
 80007b2:	f06f 0001 	mvn.w	r0, #1
 80007b6:	f000 fabb 	bl	8000d30 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007ba:	bf00      	nop
 80007bc:	3708      	adds	r7, #8
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40023800 	.word	0x40023800

080007c8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b08a      	sub	sp, #40	; 0x28
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d0:	f107 0314 	add.w	r3, r7, #20
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
 80007d8:	605a      	str	r2, [r3, #4]
 80007da:	609a      	str	r2, [r3, #8]
 80007dc:	60da      	str	r2, [r3, #12]
 80007de:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	4a19      	ldr	r2, [pc, #100]	; (800084c <HAL_UART_MspInit+0x84>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d12b      	bne.n	8000842 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80007ea:	2300      	movs	r3, #0
 80007ec:	613b      	str	r3, [r7, #16]
 80007ee:	4b18      	ldr	r3, [pc, #96]	; (8000850 <HAL_UART_MspInit+0x88>)
 80007f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f2:	4a17      	ldr	r2, [pc, #92]	; (8000850 <HAL_UART_MspInit+0x88>)
 80007f4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80007f8:	6413      	str	r3, [r2, #64]	; 0x40
 80007fa:	4b15      	ldr	r3, [pc, #84]	; (8000850 <HAL_UART_MspInit+0x88>)
 80007fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000802:	613b      	str	r3, [r7, #16]
 8000804:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000806:	2300      	movs	r3, #0
 8000808:	60fb      	str	r3, [r7, #12]
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <HAL_UART_MspInit+0x88>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	4a10      	ldr	r2, [pc, #64]	; (8000850 <HAL_UART_MspInit+0x88>)
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6313      	str	r3, [r2, #48]	; 0x30
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <HAL_UART_MspInit+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	f003 0301 	and.w	r3, r3, #1
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000822:	230c      	movs	r3, #12
 8000824:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000826:	2302      	movs	r3, #2
 8000828:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800082a:	2300      	movs	r3, #0
 800082c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800082e:	2303      	movs	r3, #3
 8000830:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000832:	2307      	movs	r3, #7
 8000834:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	4619      	mov	r1, r3
 800083c:	4805      	ldr	r0, [pc, #20]	; (8000854 <HAL_UART_MspInit+0x8c>)
 800083e:	f000 faa1 	bl	8000d84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000842:	bf00      	nop
 8000844:	3728      	adds	r7, #40	; 0x28
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40004400 	.word	0x40004400
 8000850:	40023800 	.word	0x40023800
 8000854:	40020000 	.word	0x40020000

08000858 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b08c      	sub	sp, #48	; 0x30
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000860:	2300      	movs	r3, #0
 8000862:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000864:	2300      	movs	r3, #0
 8000866:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000868:	2300      	movs	r3, #0
 800086a:	60bb      	str	r3, [r7, #8]
 800086c:	4b2e      	ldr	r3, [pc, #184]	; (8000928 <HAL_InitTick+0xd0>)
 800086e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000870:	4a2d      	ldr	r2, [pc, #180]	; (8000928 <HAL_InitTick+0xd0>)
 8000872:	f043 0301 	orr.w	r3, r3, #1
 8000876:	6453      	str	r3, [r2, #68]	; 0x44
 8000878:	4b2b      	ldr	r3, [pc, #172]	; (8000928 <HAL_InitTick+0xd0>)
 800087a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800087c:	f003 0301 	and.w	r3, r3, #1
 8000880:	60bb      	str	r3, [r7, #8]
 8000882:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000884:	f107 020c 	add.w	r2, r7, #12
 8000888:	f107 0310 	add.w	r3, r7, #16
 800088c:	4611      	mov	r1, r2
 800088e:	4618      	mov	r0, r3
 8000890:	f000 fd26 	bl	80012e0 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000894:	f000 fd10 	bl	80012b8 <HAL_RCC_GetPCLK2Freq>
 8000898:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800089a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800089c:	4a23      	ldr	r2, [pc, #140]	; (800092c <HAL_InitTick+0xd4>)
 800089e:	fba2 2303 	umull	r2, r3, r2, r3
 80008a2:	0c9b      	lsrs	r3, r3, #18
 80008a4:	3b01      	subs	r3, #1
 80008a6:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80008a8:	4b21      	ldr	r3, [pc, #132]	; (8000930 <HAL_InitTick+0xd8>)
 80008aa:	4a22      	ldr	r2, [pc, #136]	; (8000934 <HAL_InitTick+0xdc>)
 80008ac:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80008ae:	4b20      	ldr	r3, [pc, #128]	; (8000930 <HAL_InitTick+0xd8>)
 80008b0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80008b4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80008b6:	4a1e      	ldr	r2, [pc, #120]	; (8000930 <HAL_InitTick+0xd8>)
 80008b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ba:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80008bc:	4b1c      	ldr	r3, [pc, #112]	; (8000930 <HAL_InitTick+0xd8>)
 80008be:	2200      	movs	r2, #0
 80008c0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008c2:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <HAL_InitTick+0xd8>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008c8:	4b19      	ldr	r3, [pc, #100]	; (8000930 <HAL_InitTick+0xd8>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 80008ce:	4818      	ldr	r0, [pc, #96]	; (8000930 <HAL_InitTick+0xd8>)
 80008d0:	f001 f980 	bl	8001bd4 <HAL_TIM_Base_Init>
 80008d4:	4603      	mov	r3, r0
 80008d6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80008da:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d11b      	bne.n	800091a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80008e2:	4813      	ldr	r0, [pc, #76]	; (8000930 <HAL_InitTick+0xd8>)
 80008e4:	f001 f9d0 	bl	8001c88 <HAL_TIM_Base_Start_IT>
 80008e8:	4603      	mov	r3, r0
 80008ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80008ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d111      	bne.n	800091a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80008f6:	2019      	movs	r0, #25
 80008f8:	f000 fa36 	bl	8000d68 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008fc:	687b      	ldr	r3, [r7, #4]
 80008fe:	2b0f      	cmp	r3, #15
 8000900:	d808      	bhi.n	8000914 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000902:	2200      	movs	r2, #0
 8000904:	6879      	ldr	r1, [r7, #4]
 8000906:	2019      	movs	r0, #25
 8000908:	f000 fa12 	bl	8000d30 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800090c:	4a0a      	ldr	r2, [pc, #40]	; (8000938 <HAL_InitTick+0xe0>)
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	6013      	str	r3, [r2, #0]
 8000912:	e002      	b.n	800091a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000914:	2301      	movs	r3, #1
 8000916:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800091a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800091e:	4618      	mov	r0, r3
 8000920:	3730      	adds	r7, #48	; 0x30
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40023800 	.word	0x40023800
 800092c:	431bde83 	.word	0x431bde83
 8000930:	200000d0 	.word	0x200000d0
 8000934:	40010000 	.word	0x40010000
 8000938:	20000004 	.word	0x20000004

0800093c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000940:	e7fe      	b.n	8000940 <NMI_Handler+0x4>

08000942 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000942:	b480      	push	{r7}
 8000944:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000946:	e7fe      	b.n	8000946 <HardFault_Handler+0x4>

08000948 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000948:	b480      	push	{r7}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800094c:	e7fe      	b.n	800094c <MemManage_Handler+0x4>

0800094e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800094e:	b480      	push	{r7}
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000952:	e7fe      	b.n	8000952 <BusFault_Handler+0x4>

08000954 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000958:	e7fe      	b.n	8000958 <UsageFault_Handler+0x4>

0800095a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800095a:	b480      	push	{r7}
 800095c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800095e:	bf00      	nop
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800096c:	4802      	ldr	r0, [pc, #8]	; (8000978 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800096e:	f001 f9fb 	bl	8001d68 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000972:	bf00      	nop
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	200000d0 	.word	0x200000d0

0800097c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af00      	add	r7, sp, #0
 8000982:	60f8      	str	r0, [r7, #12]
 8000984:	60b9      	str	r1, [r7, #8]
 8000986:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000988:	2300      	movs	r3, #0
 800098a:	617b      	str	r3, [r7, #20]
 800098c:	e00a      	b.n	80009a4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800098e:	f3af 8000 	nop.w
 8000992:	4601      	mov	r1, r0
 8000994:	68bb      	ldr	r3, [r7, #8]
 8000996:	1c5a      	adds	r2, r3, #1
 8000998:	60ba      	str	r2, [r7, #8]
 800099a:	b2ca      	uxtb	r2, r1
 800099c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	3301      	adds	r3, #1
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	dbf0      	blt.n	800098e <_read+0x12>
	}

return len;
 80009ac:	687b      	ldr	r3, [r7, #4]
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80009b6:	b580      	push	{r7, lr}
 80009b8:	b086      	sub	sp, #24
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	60f8      	str	r0, [r7, #12]
 80009be:	60b9      	str	r1, [r7, #8]
 80009c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009c2:	2300      	movs	r3, #0
 80009c4:	617b      	str	r3, [r7, #20]
 80009c6:	e009      	b.n	80009dc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	1c5a      	adds	r2, r3, #1
 80009cc:	60ba      	str	r2, [r7, #8]
 80009ce:	781b      	ldrb	r3, [r3, #0]
 80009d0:	4618      	mov	r0, r3
 80009d2:	f7ff fdff 	bl	80005d4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	3301      	adds	r3, #1
 80009da:	617b      	str	r3, [r7, #20]
 80009dc:	697a      	ldr	r2, [r7, #20]
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	429a      	cmp	r2, r3
 80009e2:	dbf1      	blt.n	80009c8 <_write+0x12>
	}
	return len;
 80009e4:	687b      	ldr	r3, [r7, #4]
}
 80009e6:	4618      	mov	r0, r3
 80009e8:	3718      	adds	r7, #24
 80009ea:	46bd      	mov	sp, r7
 80009ec:	bd80      	pop	{r7, pc}

080009ee <_close>:

int _close(int file)
{
 80009ee:	b480      	push	{r7}
 80009f0:	b083      	sub	sp, #12
 80009f2:	af00      	add	r7, sp, #0
 80009f4:	6078      	str	r0, [r7, #4]
	return -1;
 80009f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009fa:	4618      	mov	r0, r3
 80009fc:	370c      	adds	r7, #12
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a06:	b480      	push	{r7}
 8000a08:	b083      	sub	sp, #12
 8000a0a:	af00      	add	r7, sp, #0
 8000a0c:	6078      	str	r0, [r7, #4]
 8000a0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000a16:	605a      	str	r2, [r3, #4]
	return 0;
 8000a18:	2300      	movs	r3, #0
}
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr

08000a26 <_isatty>:

int _isatty(int file)
{
 8000a26:	b480      	push	{r7}
 8000a28:	b083      	sub	sp, #12
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
	return 1;
 8000a2e:	2301      	movs	r3, #1
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	370c      	adds	r7, #12
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
	return 0;
 8000a48:	2300      	movs	r3, #0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3714      	adds	r7, #20
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a54:	4770      	bx	lr
	...

08000a58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a60:	4a14      	ldr	r2, [pc, #80]	; (8000ab4 <_sbrk+0x5c>)
 8000a62:	4b15      	ldr	r3, [pc, #84]	; (8000ab8 <_sbrk+0x60>)
 8000a64:	1ad3      	subs	r3, r2, r3
 8000a66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a6c:	4b13      	ldr	r3, [pc, #76]	; (8000abc <_sbrk+0x64>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d102      	bne.n	8000a7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a74:	4b11      	ldr	r3, [pc, #68]	; (8000abc <_sbrk+0x64>)
 8000a76:	4a12      	ldr	r2, [pc, #72]	; (8000ac0 <_sbrk+0x68>)
 8000a78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a7a:	4b10      	ldr	r3, [pc, #64]	; (8000abc <_sbrk+0x64>)
 8000a7c:	681a      	ldr	r2, [r3, #0]
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4413      	add	r3, r2
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d207      	bcs.n	8000a98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a88:	f002 f938 	bl	8002cfc <__errno>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	220c      	movs	r2, #12
 8000a90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295
 8000a96:	e009      	b.n	8000aac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a98:	4b08      	ldr	r3, [pc, #32]	; (8000abc <_sbrk+0x64>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a9e:	4b07      	ldr	r3, [pc, #28]	; (8000abc <_sbrk+0x64>)
 8000aa0:	681a      	ldr	r2, [r3, #0]
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4413      	add	r3, r2
 8000aa6:	4a05      	ldr	r2, [pc, #20]	; (8000abc <_sbrk+0x64>)
 8000aa8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000aaa:	68fb      	ldr	r3, [r7, #12]
}
 8000aac:	4618      	mov	r0, r3
 8000aae:	3718      	adds	r7, #24
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	20020000 	.word	0x20020000
 8000ab8:	00000400 	.word	0x00000400
 8000abc:	20000118 	.word	0x20000118
 8000ac0:	200005c0 	.word	0x200005c0

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b06      	ldr	r3, [pc, #24]	; (8000ae4 <SystemInit+0x20>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000ace:	4a05      	ldr	r2, [pc, #20]	; (8000ae4 <SystemInit+0x20>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ad8:	bf00      	nop
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
 8000ae2:	bf00      	nop
 8000ae4:	e000ed00 	.word	0xe000ed00

08000ae8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000ae8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000aec:	480d      	ldr	r0, [pc, #52]	; (8000b24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000aee:	490e      	ldr	r1, [pc, #56]	; (8000b28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000af0:	4a0e      	ldr	r2, [pc, #56]	; (8000b2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000af2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000af4:	e002      	b.n	8000afc <LoopCopyDataInit>

08000af6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000af6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000af8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000afa:	3304      	adds	r3, #4

08000afc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000afc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000afe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b00:	d3f9      	bcc.n	8000af6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b02:	4a0b      	ldr	r2, [pc, #44]	; (8000b30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000b04:	4c0b      	ldr	r4, [pc, #44]	; (8000b34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000b06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b08:	e001      	b.n	8000b0e <LoopFillZerobss>

08000b0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b0c:	3204      	adds	r2, #4

08000b0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b10:	d3fb      	bcc.n	8000b0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b12:	f7ff ffd7 	bl	8000ac4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b16:	f002 f8f7 	bl	8002d08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b1a:	f7ff fd4b 	bl	80005b4 <main>
  bx  lr    
 8000b1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000b20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b28:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b2c:	08003d64 	.word	0x08003d64
  ldr r2, =_sbss
 8000b30:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b34:	200005bc 	.word	0x200005bc

08000b38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b38:	e7fe      	b.n	8000b38 <ADC_IRQHandler>
	...

08000b3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b40:	4b0e      	ldr	r3, [pc, #56]	; (8000b7c <HAL_Init+0x40>)
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a0d      	ldr	r2, [pc, #52]	; (8000b7c <HAL_Init+0x40>)
 8000b46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000b4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b4c:	4b0b      	ldr	r3, [pc, #44]	; (8000b7c <HAL_Init+0x40>)
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	4a0a      	ldr	r2, [pc, #40]	; (8000b7c <HAL_Init+0x40>)
 8000b52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000b56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b58:	4b08      	ldr	r3, [pc, #32]	; (8000b7c <HAL_Init+0x40>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	4a07      	ldr	r2, [pc, #28]	; (8000b7c <HAL_Init+0x40>)
 8000b5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b64:	2003      	movs	r0, #3
 8000b66:	f000 f8d8 	bl	8000d1a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b6a:	200f      	movs	r0, #15
 8000b6c:	f7ff fe74 	bl	8000858 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b70:	f7ff fdfe 	bl	8000770 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b74:	2300      	movs	r3, #0
}
 8000b76:	4618      	mov	r0, r3
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023c00 	.word	0x40023c00

08000b80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b84:	4b06      	ldr	r3, [pc, #24]	; (8000ba0 <HAL_IncTick+0x20>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4b06      	ldr	r3, [pc, #24]	; (8000ba4 <HAL_IncTick+0x24>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4413      	add	r3, r2
 8000b90:	4a04      	ldr	r2, [pc, #16]	; (8000ba4 <HAL_IncTick+0x24>)
 8000b92:	6013      	str	r3, [r2, #0]
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	2000011c 	.word	0x2000011c

08000ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bac:	4b03      	ldr	r3, [pc, #12]	; (8000bbc <HAL_GetTick+0x14>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	2000011c 	.word	0x2000011c

08000bc0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	b085      	sub	sp, #20
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	f003 0307 	and.w	r3, r3, #7
 8000bce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bd0:	4b0c      	ldr	r3, [pc, #48]	; (8000c04 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bd6:	68ba      	ldr	r2, [r7, #8]
 8000bd8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bdc:	4013      	ands	r3, r2
 8000bde:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000be8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000bec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000bf0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bf2:	4a04      	ldr	r2, [pc, #16]	; (8000c04 <__NVIC_SetPriorityGrouping+0x44>)
 8000bf4:	68bb      	ldr	r3, [r7, #8]
 8000bf6:	60d3      	str	r3, [r2, #12]
}
 8000bf8:	bf00      	nop
 8000bfa:	3714      	adds	r7, #20
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c02:	4770      	bx	lr
 8000c04:	e000ed00 	.word	0xe000ed00

08000c08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c0c:	4b04      	ldr	r3, [pc, #16]	; (8000c20 <__NVIC_GetPriorityGrouping+0x18>)
 8000c0e:	68db      	ldr	r3, [r3, #12]
 8000c10:	0a1b      	lsrs	r3, r3, #8
 8000c12:	f003 0307 	and.w	r3, r3, #7
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr
 8000c20:	e000ed00 	.word	0xe000ed00

08000c24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	db0b      	blt.n	8000c4e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c36:	79fb      	ldrb	r3, [r7, #7]
 8000c38:	f003 021f 	and.w	r2, r3, #31
 8000c3c:	4907      	ldr	r1, [pc, #28]	; (8000c5c <__NVIC_EnableIRQ+0x38>)
 8000c3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c42:	095b      	lsrs	r3, r3, #5
 8000c44:	2001      	movs	r0, #1
 8000c46:	fa00 f202 	lsl.w	r2, r0, r2
 8000c4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	e000e100 	.word	0xe000e100

08000c60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	4603      	mov	r3, r0
 8000c68:	6039      	str	r1, [r7, #0]
 8000c6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	db0a      	blt.n	8000c8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c74:	683b      	ldr	r3, [r7, #0]
 8000c76:	b2da      	uxtb	r2, r3
 8000c78:	490c      	ldr	r1, [pc, #48]	; (8000cac <__NVIC_SetPriority+0x4c>)
 8000c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7e:	0112      	lsls	r2, r2, #4
 8000c80:	b2d2      	uxtb	r2, r2
 8000c82:	440b      	add	r3, r1
 8000c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c88:	e00a      	b.n	8000ca0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	b2da      	uxtb	r2, r3
 8000c8e:	4908      	ldr	r1, [pc, #32]	; (8000cb0 <__NVIC_SetPriority+0x50>)
 8000c90:	79fb      	ldrb	r3, [r7, #7]
 8000c92:	f003 030f 	and.w	r3, r3, #15
 8000c96:	3b04      	subs	r3, #4
 8000c98:	0112      	lsls	r2, r2, #4
 8000c9a:	b2d2      	uxtb	r2, r2
 8000c9c:	440b      	add	r3, r1
 8000c9e:	761a      	strb	r2, [r3, #24]
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	e000e100 	.word	0xe000e100
 8000cb0:	e000ed00 	.word	0xe000ed00

08000cb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cb4:	b480      	push	{r7}
 8000cb6:	b089      	sub	sp, #36	; 0x24
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	60f8      	str	r0, [r7, #12]
 8000cbc:	60b9      	str	r1, [r7, #8]
 8000cbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000cc8:	69fb      	ldr	r3, [r7, #28]
 8000cca:	f1c3 0307 	rsb	r3, r3, #7
 8000cce:	2b04      	cmp	r3, #4
 8000cd0:	bf28      	it	cs
 8000cd2:	2304      	movcs	r3, #4
 8000cd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cd6:	69fb      	ldr	r3, [r7, #28]
 8000cd8:	3304      	adds	r3, #4
 8000cda:	2b06      	cmp	r3, #6
 8000cdc:	d902      	bls.n	8000ce4 <NVIC_EncodePriority+0x30>
 8000cde:	69fb      	ldr	r3, [r7, #28]
 8000ce0:	3b03      	subs	r3, #3
 8000ce2:	e000      	b.n	8000ce6 <NVIC_EncodePriority+0x32>
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce8:	f04f 32ff 	mov.w	r2, #4294967295
 8000cec:	69bb      	ldr	r3, [r7, #24]
 8000cee:	fa02 f303 	lsl.w	r3, r2, r3
 8000cf2:	43da      	mvns	r2, r3
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	401a      	ands	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cfc:	f04f 31ff 	mov.w	r1, #4294967295
 8000d00:	697b      	ldr	r3, [r7, #20]
 8000d02:	fa01 f303 	lsl.w	r3, r1, r3
 8000d06:	43d9      	mvns	r1, r3
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d0c:	4313      	orrs	r3, r2
         );
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3724      	adds	r7, #36	; 0x24
 8000d12:	46bd      	mov	sp, r7
 8000d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d18:	4770      	bx	lr

08000d1a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	b082      	sub	sp, #8
 8000d1e:	af00      	add	r7, sp, #0
 8000d20:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d22:	6878      	ldr	r0, [r7, #4]
 8000d24:	f7ff ff4c 	bl	8000bc0 <__NVIC_SetPriorityGrouping>
}
 8000d28:	bf00      	nop
 8000d2a:	3708      	adds	r7, #8
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}

08000d30 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	4603      	mov	r3, r0
 8000d38:	60b9      	str	r1, [r7, #8]
 8000d3a:	607a      	str	r2, [r7, #4]
 8000d3c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d42:	f7ff ff61 	bl	8000c08 <__NVIC_GetPriorityGrouping>
 8000d46:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d48:	687a      	ldr	r2, [r7, #4]
 8000d4a:	68b9      	ldr	r1, [r7, #8]
 8000d4c:	6978      	ldr	r0, [r7, #20]
 8000d4e:	f7ff ffb1 	bl	8000cb4 <NVIC_EncodePriority>
 8000d52:	4602      	mov	r2, r0
 8000d54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d58:	4611      	mov	r1, r2
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f7ff ff80 	bl	8000c60 <__NVIC_SetPriority>
}
 8000d60:	bf00      	nop
 8000d62:	3718      	adds	r7, #24
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f7ff ff54 	bl	8000c24 <__NVIC_EnableIRQ>
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b089      	sub	sp, #36	; 0x24
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	61fb      	str	r3, [r7, #28]
 8000d9e:	e165      	b.n	800106c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000da0:	2201      	movs	r2, #1
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	fa02 f303 	lsl.w	r3, r2, r3
 8000da8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	697a      	ldr	r2, [r7, #20]
 8000db0:	4013      	ands	r3, r2
 8000db2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	429a      	cmp	r2, r3
 8000dba:	f040 8154 	bne.w	8001066 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	685b      	ldr	r3, [r3, #4]
 8000dc2:	f003 0303 	and.w	r3, r3, #3
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d005      	beq.n	8000dd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000dd2:	2b02      	cmp	r3, #2
 8000dd4:	d130      	bne.n	8000e38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	689b      	ldr	r3, [r3, #8]
 8000dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ddc:	69fb      	ldr	r3, [r7, #28]
 8000dde:	005b      	lsls	r3, r3, #1
 8000de0:	2203      	movs	r2, #3
 8000de2:	fa02 f303 	lsl.w	r3, r2, r3
 8000de6:	43db      	mvns	r3, r3
 8000de8:	69ba      	ldr	r2, [r7, #24]
 8000dea:	4013      	ands	r3, r2
 8000dec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	68da      	ldr	r2, [r3, #12]
 8000df2:	69fb      	ldr	r3, [r7, #28]
 8000df4:	005b      	lsls	r3, r3, #1
 8000df6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	69ba      	ldr	r2, [r7, #24]
 8000e04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	43db      	mvns	r3, r3
 8000e16:	69ba      	ldr	r2, [r7, #24]
 8000e18:	4013      	ands	r3, r2
 8000e1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000e1c:	683b      	ldr	r3, [r7, #0]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	091b      	lsrs	r3, r3, #4
 8000e22:	f003 0201 	and.w	r2, r3, #1
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	4313      	orrs	r3, r2
 8000e30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	69ba      	ldr	r2, [r7, #24]
 8000e36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	685b      	ldr	r3, [r3, #4]
 8000e3c:	f003 0303 	and.w	r3, r3, #3
 8000e40:	2b03      	cmp	r3, #3
 8000e42:	d017      	beq.n	8000e74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	68db      	ldr	r3, [r3, #12]
 8000e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	005b      	lsls	r3, r3, #1
 8000e4e:	2203      	movs	r2, #3
 8000e50:	fa02 f303 	lsl.w	r3, r2, r3
 8000e54:	43db      	mvns	r3, r3
 8000e56:	69ba      	ldr	r2, [r7, #24]
 8000e58:	4013      	ands	r3, r2
 8000e5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e5c:	683b      	ldr	r3, [r7, #0]
 8000e5e:	689a      	ldr	r2, [r3, #8]
 8000e60:	69fb      	ldr	r3, [r7, #28]
 8000e62:	005b      	lsls	r3, r3, #1
 8000e64:	fa02 f303 	lsl.w	r3, r2, r3
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	69ba      	ldr	r2, [r7, #24]
 8000e72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	f003 0303 	and.w	r3, r3, #3
 8000e7c:	2b02      	cmp	r3, #2
 8000e7e:	d123      	bne.n	8000ec8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e80:	69fb      	ldr	r3, [r7, #28]
 8000e82:	08da      	lsrs	r2, r3, #3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	3208      	adds	r2, #8
 8000e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	f003 0307 	and.w	r3, r3, #7
 8000e94:	009b      	lsls	r3, r3, #2
 8000e96:	220f      	movs	r2, #15
 8000e98:	fa02 f303 	lsl.w	r3, r2, r3
 8000e9c:	43db      	mvns	r3, r3
 8000e9e:	69ba      	ldr	r2, [r7, #24]
 8000ea0:	4013      	ands	r3, r2
 8000ea2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	691a      	ldr	r2, [r3, #16]
 8000ea8:	69fb      	ldr	r3, [r7, #28]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	009b      	lsls	r3, r3, #2
 8000eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb4:	69ba      	ldr	r2, [r7, #24]
 8000eb6:	4313      	orrs	r3, r2
 8000eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eba:	69fb      	ldr	r3, [r7, #28]
 8000ebc:	08da      	lsrs	r2, r3, #3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	3208      	adds	r2, #8
 8000ec2:	69b9      	ldr	r1, [r7, #24]
 8000ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	2203      	movs	r2, #3
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	43db      	mvns	r3, r3
 8000eda:	69ba      	ldr	r2, [r7, #24]
 8000edc:	4013      	ands	r3, r2
 8000ede:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ee0:	683b      	ldr	r3, [r7, #0]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 0203 	and.w	r2, r3, #3
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef0:	69ba      	ldr	r2, [r7, #24]
 8000ef2:	4313      	orrs	r3, r2
 8000ef4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000efc:	683b      	ldr	r3, [r7, #0]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	f000 80ae 	beq.w	8001066 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
 8000f0e:	4b5d      	ldr	r3, [pc, #372]	; (8001084 <HAL_GPIO_Init+0x300>)
 8000f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f12:	4a5c      	ldr	r2, [pc, #368]	; (8001084 <HAL_GPIO_Init+0x300>)
 8000f14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f18:	6453      	str	r3, [r2, #68]	; 0x44
 8000f1a:	4b5a      	ldr	r3, [pc, #360]	; (8001084 <HAL_GPIO_Init+0x300>)
 8000f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f22:	60fb      	str	r3, [r7, #12]
 8000f24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f26:	4a58      	ldr	r2, [pc, #352]	; (8001088 <HAL_GPIO_Init+0x304>)
 8000f28:	69fb      	ldr	r3, [r7, #28]
 8000f2a:	089b      	lsrs	r3, r3, #2
 8000f2c:	3302      	adds	r3, #2
 8000f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f34:	69fb      	ldr	r3, [r7, #28]
 8000f36:	f003 0303 	and.w	r3, r3, #3
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	220f      	movs	r2, #15
 8000f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f42:	43db      	mvns	r3, r3
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	4013      	ands	r3, r2
 8000f48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	4a4f      	ldr	r2, [pc, #316]	; (800108c <HAL_GPIO_Init+0x308>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d025      	beq.n	8000f9e <HAL_GPIO_Init+0x21a>
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4a4e      	ldr	r2, [pc, #312]	; (8001090 <HAL_GPIO_Init+0x30c>)
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d01f      	beq.n	8000f9a <HAL_GPIO_Init+0x216>
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4a4d      	ldr	r2, [pc, #308]	; (8001094 <HAL_GPIO_Init+0x310>)
 8000f5e:	4293      	cmp	r3, r2
 8000f60:	d019      	beq.n	8000f96 <HAL_GPIO_Init+0x212>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	4a4c      	ldr	r2, [pc, #304]	; (8001098 <HAL_GPIO_Init+0x314>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d013      	beq.n	8000f92 <HAL_GPIO_Init+0x20e>
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	4a4b      	ldr	r2, [pc, #300]	; (800109c <HAL_GPIO_Init+0x318>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d00d      	beq.n	8000f8e <HAL_GPIO_Init+0x20a>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a4a      	ldr	r2, [pc, #296]	; (80010a0 <HAL_GPIO_Init+0x31c>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d007      	beq.n	8000f8a <HAL_GPIO_Init+0x206>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a49      	ldr	r2, [pc, #292]	; (80010a4 <HAL_GPIO_Init+0x320>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d101      	bne.n	8000f86 <HAL_GPIO_Init+0x202>
 8000f82:	2306      	movs	r3, #6
 8000f84:	e00c      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f86:	2307      	movs	r3, #7
 8000f88:	e00a      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f8a:	2305      	movs	r3, #5
 8000f8c:	e008      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f8e:	2304      	movs	r3, #4
 8000f90:	e006      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f92:	2303      	movs	r3, #3
 8000f94:	e004      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f96:	2302      	movs	r3, #2
 8000f98:	e002      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e000      	b.n	8000fa0 <HAL_GPIO_Init+0x21c>
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	69fa      	ldr	r2, [r7, #28]
 8000fa2:	f002 0203 	and.w	r2, r2, #3
 8000fa6:	0092      	lsls	r2, r2, #2
 8000fa8:	4093      	lsls	r3, r2
 8000faa:	69ba      	ldr	r2, [r7, #24]
 8000fac:	4313      	orrs	r3, r2
 8000fae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fb0:	4935      	ldr	r1, [pc, #212]	; (8001088 <HAL_GPIO_Init+0x304>)
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	089b      	lsrs	r3, r3, #2
 8000fb6:	3302      	adds	r3, #2
 8000fb8:	69ba      	ldr	r2, [r7, #24]
 8000fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fbe:	4b3a      	ldr	r3, [pc, #232]	; (80010a8 <HAL_GPIO_Init+0x324>)
 8000fc0:	689b      	ldr	r3, [r3, #8]
 8000fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d003      	beq.n	8000fe2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	4313      	orrs	r3, r2
 8000fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fe2:	4a31      	ldr	r2, [pc, #196]	; (80010a8 <HAL_GPIO_Init+0x324>)
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fe8:	4b2f      	ldr	r3, [pc, #188]	; (80010a8 <HAL_GPIO_Init+0x324>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fee:	693b      	ldr	r3, [r7, #16]
 8000ff0:	43db      	mvns	r3, r3
 8000ff2:	69ba      	ldr	r2, [r7, #24]
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d003      	beq.n	800100c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001004:	69ba      	ldr	r2, [r7, #24]
 8001006:	693b      	ldr	r3, [r7, #16]
 8001008:	4313      	orrs	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800100c:	4a26      	ldr	r2, [pc, #152]	; (80010a8 <HAL_GPIO_Init+0x324>)
 800100e:	69bb      	ldr	r3, [r7, #24]
 8001010:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001012:	4b25      	ldr	r3, [pc, #148]	; (80010a8 <HAL_GPIO_Init+0x324>)
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	43db      	mvns	r3, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4013      	ands	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001036:	4a1c      	ldr	r2, [pc, #112]	; (80010a8 <HAL_GPIO_Init+0x324>)
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800103c:	4b1a      	ldr	r3, [pc, #104]	; (80010a8 <HAL_GPIO_Init+0x324>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	4313      	orrs	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001060:	4a11      	ldr	r2, [pc, #68]	; (80010a8 <HAL_GPIO_Init+0x324>)
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	3301      	adds	r3, #1
 800106a:	61fb      	str	r3, [r7, #28]
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	2b0f      	cmp	r3, #15
 8001070:	f67f ae96 	bls.w	8000da0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001074:	bf00      	nop
 8001076:	bf00      	nop
 8001078:	3724      	adds	r7, #36	; 0x24
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	40023800 	.word	0x40023800
 8001088:	40013800 	.word	0x40013800
 800108c:	40020000 	.word	0x40020000
 8001090:	40020400 	.word	0x40020400
 8001094:	40020800 	.word	0x40020800
 8001098:	40020c00 	.word	0x40020c00
 800109c:	40021000 	.word	0x40021000
 80010a0:	40021400 	.word	0x40021400
 80010a4:	40021800 	.word	0x40021800
 80010a8:	40013c00 	.word	0x40013c00

080010ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
 80010b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d101      	bne.n	80010c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010bc:	2301      	movs	r3, #1
 80010be:	e0cc      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010c0:	4b68      	ldr	r3, [pc, #416]	; (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f003 030f 	and.w	r3, r3, #15
 80010c8:	683a      	ldr	r2, [r7, #0]
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d90c      	bls.n	80010e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010ce:	4b65      	ldr	r3, [pc, #404]	; (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	b2d2      	uxtb	r2, r2
 80010d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80010d6:	4b63      	ldr	r3, [pc, #396]	; (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 030f 	and.w	r3, r3, #15
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d001      	beq.n	80010e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e0b8      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0302 	and.w	r3, r3, #2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d020      	beq.n	8001136 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0304 	and.w	r3, r3, #4
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d005      	beq.n	800110c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001100:	4b59      	ldr	r3, [pc, #356]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001102:	689b      	ldr	r3, [r3, #8]
 8001104:	4a58      	ldr	r2, [pc, #352]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001106:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800110a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	f003 0308 	and.w	r3, r3, #8
 8001114:	2b00      	cmp	r3, #0
 8001116:	d005      	beq.n	8001124 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001118:	4b53      	ldr	r3, [pc, #332]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	4a52      	ldr	r2, [pc, #328]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800111e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001122:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001124:	4b50      	ldr	r3, [pc, #320]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001126:	689b      	ldr	r3, [r3, #8]
 8001128:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	689b      	ldr	r3, [r3, #8]
 8001130:	494d      	ldr	r1, [pc, #308]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001132:	4313      	orrs	r3, r2
 8001134:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0301 	and.w	r3, r3, #1
 800113e:	2b00      	cmp	r3, #0
 8001140:	d044      	beq.n	80011cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d107      	bne.n	800115a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800114a:	4b47      	ldr	r3, [pc, #284]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d119      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
 8001158:	e07f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b02      	cmp	r3, #2
 8001160:	d003      	beq.n	800116a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001166:	2b03      	cmp	r3, #3
 8001168:	d107      	bne.n	800117a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800116a:	4b3f      	ldr	r3, [pc, #252]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001172:	2b00      	cmp	r3, #0
 8001174:	d109      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001176:	2301      	movs	r3, #1
 8001178:	e06f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800117a:	4b3b      	ldr	r3, [pc, #236]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	2b00      	cmp	r3, #0
 8001184:	d101      	bne.n	800118a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e067      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800118a:	4b37      	ldr	r3, [pc, #220]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	f023 0203 	bic.w	r2, r3, #3
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	4934      	ldr	r1, [pc, #208]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001198:	4313      	orrs	r3, r2
 800119a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800119c:	f7ff fd04 	bl	8000ba8 <HAL_GetTick>
 80011a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011a2:	e00a      	b.n	80011ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011a4:	f7ff fd00 	bl	8000ba8 <HAL_GetTick>
 80011a8:	4602      	mov	r2, r0
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	1ad3      	subs	r3, r2, r3
 80011ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80011b2:	4293      	cmp	r3, r2
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e04f      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ba:	4b2b      	ldr	r3, [pc, #172]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	f003 020c 	and.w	r2, r3, #12
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d1eb      	bne.n	80011a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80011cc:	4b25      	ldr	r3, [pc, #148]	; (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f003 030f 	and.w	r3, r3, #15
 80011d4:	683a      	ldr	r2, [r7, #0]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d20c      	bcs.n	80011f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80011da:	4b22      	ldr	r3, [pc, #136]	; (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011dc:	683a      	ldr	r2, [r7, #0]
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80011e2:	4b20      	ldr	r3, [pc, #128]	; (8001264 <HAL_RCC_ClockConfig+0x1b8>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f003 030f 	and.w	r3, r3, #15
 80011ea:	683a      	ldr	r2, [r7, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d001      	beq.n	80011f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80011f0:	2301      	movs	r3, #1
 80011f2:	e032      	b.n	800125a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	f003 0304 	and.w	r3, r3, #4
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d008      	beq.n	8001212 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001200:	4b19      	ldr	r3, [pc, #100]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001202:	689b      	ldr	r3, [r3, #8]
 8001204:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	4916      	ldr	r1, [pc, #88]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800120e:	4313      	orrs	r3, r2
 8001210:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0308 	and.w	r3, r3, #8
 800121a:	2b00      	cmp	r3, #0
 800121c:	d009      	beq.n	8001232 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800121e:	4b12      	ldr	r3, [pc, #72]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	691b      	ldr	r3, [r3, #16]
 800122a:	00db      	lsls	r3, r3, #3
 800122c:	490e      	ldr	r1, [pc, #56]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800122e:	4313      	orrs	r3, r2
 8001230:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001232:	f000 f887 	bl	8001344 <HAL_RCC_GetSysClockFreq>
 8001236:	4602      	mov	r2, r0
 8001238:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <HAL_RCC_ClockConfig+0x1bc>)
 800123a:	689b      	ldr	r3, [r3, #8]
 800123c:	091b      	lsrs	r3, r3, #4
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	490a      	ldr	r1, [pc, #40]	; (800126c <HAL_RCC_ClockConfig+0x1c0>)
 8001244:	5ccb      	ldrb	r3, [r1, r3]
 8001246:	fa22 f303 	lsr.w	r3, r2, r3
 800124a:	4a09      	ldr	r2, [pc, #36]	; (8001270 <HAL_RCC_ClockConfig+0x1c4>)
 800124c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800124e:	4b09      	ldr	r3, [pc, #36]	; (8001274 <HAL_RCC_ClockConfig+0x1c8>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fb00 	bl	8000858 <HAL_InitTick>

  return HAL_OK;
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	3710      	adds	r7, #16
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023c00 	.word	0x40023c00
 8001268:	40023800 	.word	0x40023800
 800126c:	08003ca4 	.word	0x08003ca4
 8001270:	20000000 	.word	0x20000000
 8001274:	20000004 	.word	0x20000004

08001278 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800127c:	4b03      	ldr	r3, [pc, #12]	; (800128c <HAL_RCC_GetHCLKFreq+0x14>)
 800127e:	681b      	ldr	r3, [r3, #0]
}
 8001280:	4618      	mov	r0, r3
 8001282:	46bd      	mov	sp, r7
 8001284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001288:	4770      	bx	lr
 800128a:	bf00      	nop
 800128c:	20000000 	.word	0x20000000

08001290 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001290:	b580      	push	{r7, lr}
 8001292:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001294:	f7ff fff0 	bl	8001278 <HAL_RCC_GetHCLKFreq>
 8001298:	4602      	mov	r2, r0
 800129a:	4b05      	ldr	r3, [pc, #20]	; (80012b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	0a9b      	lsrs	r3, r3, #10
 80012a0:	f003 0307 	and.w	r3, r3, #7
 80012a4:	4903      	ldr	r1, [pc, #12]	; (80012b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80012a6:	5ccb      	ldrb	r3, [r1, r3]
 80012a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	40023800 	.word	0x40023800
 80012b4:	08003cb4 	.word	0x08003cb4

080012b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80012bc:	f7ff ffdc 	bl	8001278 <HAL_RCC_GetHCLKFreq>
 80012c0:	4602      	mov	r2, r0
 80012c2:	4b05      	ldr	r3, [pc, #20]	; (80012d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80012c4:	689b      	ldr	r3, [r3, #8]
 80012c6:	0b5b      	lsrs	r3, r3, #13
 80012c8:	f003 0307 	and.w	r3, r3, #7
 80012cc:	4903      	ldr	r1, [pc, #12]	; (80012dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80012ce:	5ccb      	ldrb	r3, [r1, r3]
 80012d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	bd80      	pop	{r7, pc}
 80012d8:	40023800 	.word	0x40023800
 80012dc:	08003cb4 	.word	0x08003cb4

080012e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80012e0:	b480      	push	{r7}
 80012e2:	b083      	sub	sp, #12
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	220f      	movs	r2, #15
 80012ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80012f0:	4b12      	ldr	r3, [pc, #72]	; (800133c <HAL_RCC_GetClockConfig+0x5c>)
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f003 0203 	and.w	r2, r3, #3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80012fc:	4b0f      	ldr	r3, [pc, #60]	; (800133c <HAL_RCC_GetClockConfig+0x5c>)
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001308:	4b0c      	ldr	r3, [pc, #48]	; (800133c <HAL_RCC_GetClockConfig+0x5c>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001314:	4b09      	ldr	r3, [pc, #36]	; (800133c <HAL_RCC_GetClockConfig+0x5c>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	08db      	lsrs	r3, r3, #3
 800131a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001322:	4b07      	ldr	r3, [pc, #28]	; (8001340 <HAL_RCC_GetClockConfig+0x60>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	f003 020f 	and.w	r2, r3, #15
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	601a      	str	r2, [r3, #0]
}
 800132e:	bf00      	nop
 8001330:	370c      	adds	r7, #12
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800
 8001340:	40023c00 	.word	0x40023c00

08001344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001348:	b0a6      	sub	sp, #152	; 0x98
 800134a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800134c:	2300      	movs	r3, #0
 800134e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 8001352:	2300      	movs	r3, #0
 8001354:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8001358:	2300      	movs	r3, #0
 800135a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 800135e:	2300      	movs	r3, #0
 8001360:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8001364:	2300      	movs	r3, #0
 8001366:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800136a:	4bc8      	ldr	r3, [pc, #800]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	f003 030c 	and.w	r3, r3, #12
 8001372:	2b0c      	cmp	r3, #12
 8001374:	f200 817e 	bhi.w	8001674 <HAL_RCC_GetSysClockFreq+0x330>
 8001378:	a201      	add	r2, pc, #4	; (adr r2, 8001380 <HAL_RCC_GetSysClockFreq+0x3c>)
 800137a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800137e:	bf00      	nop
 8001380:	080013b5 	.word	0x080013b5
 8001384:	08001675 	.word	0x08001675
 8001388:	08001675 	.word	0x08001675
 800138c:	08001675 	.word	0x08001675
 8001390:	080013bd 	.word	0x080013bd
 8001394:	08001675 	.word	0x08001675
 8001398:	08001675 	.word	0x08001675
 800139c:	08001675 	.word	0x08001675
 80013a0:	080013c5 	.word	0x080013c5
 80013a4:	08001675 	.word	0x08001675
 80013a8:	08001675 	.word	0x08001675
 80013ac:	08001675 	.word	0x08001675
 80013b0:	0800152f 	.word	0x0800152f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80013b4:	4bb6      	ldr	r3, [pc, #728]	; (8001690 <HAL_RCC_GetSysClockFreq+0x34c>)
 80013b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 80013ba:	e15f      	b.n	800167c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80013bc:	4bb5      	ldr	r3, [pc, #724]	; (8001694 <HAL_RCC_GetSysClockFreq+0x350>)
 80013be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80013c2:	e15b      	b.n	800167c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80013c4:	4bb1      	ldr	r3, [pc, #708]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80013cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013d0:	4bae      	ldr	r3, [pc, #696]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 80013d2:	685b      	ldr	r3, [r3, #4]
 80013d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d031      	beq.n	8001440 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80013dc:	4bab      	ldr	r3, [pc, #684]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	099b      	lsrs	r3, r3, #6
 80013e2:	2200      	movs	r2, #0
 80013e4:	66bb      	str	r3, [r7, #104]	; 0x68
 80013e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80013e8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80013ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80013ee:	663b      	str	r3, [r7, #96]	; 0x60
 80013f0:	2300      	movs	r3, #0
 80013f2:	667b      	str	r3, [r7, #100]	; 0x64
 80013f4:	4ba7      	ldr	r3, [pc, #668]	; (8001694 <HAL_RCC_GetSysClockFreq+0x350>)
 80013f6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80013fa:	462a      	mov	r2, r5
 80013fc:	fb03 f202 	mul.w	r2, r3, r2
 8001400:	2300      	movs	r3, #0
 8001402:	4621      	mov	r1, r4
 8001404:	fb01 f303 	mul.w	r3, r1, r3
 8001408:	4413      	add	r3, r2
 800140a:	4aa2      	ldr	r2, [pc, #648]	; (8001694 <HAL_RCC_GetSysClockFreq+0x350>)
 800140c:	4621      	mov	r1, r4
 800140e:	fba1 1202 	umull	r1, r2, r1, r2
 8001412:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001414:	460a      	mov	r2, r1
 8001416:	67ba      	str	r2, [r7, #120]	; 0x78
 8001418:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800141a:	4413      	add	r3, r2
 800141c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800141e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001422:	2200      	movs	r2, #0
 8001424:	65bb      	str	r3, [r7, #88]	; 0x58
 8001426:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001428:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800142c:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 8001430:	f7fe ff3e 	bl	80002b0 <__aeabi_uldivmod>
 8001434:	4602      	mov	r2, r0
 8001436:	460b      	mov	r3, r1
 8001438:	4613      	mov	r3, r2
 800143a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800143e:	e064      	b.n	800150a <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001440:	4b92      	ldr	r3, [pc, #584]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	099b      	lsrs	r3, r3, #6
 8001446:	2200      	movs	r2, #0
 8001448:	653b      	str	r3, [r7, #80]	; 0x50
 800144a:	657a      	str	r2, [r7, #84]	; 0x54
 800144c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800144e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001452:	64bb      	str	r3, [r7, #72]	; 0x48
 8001454:	2300      	movs	r3, #0
 8001456:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001458:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 800145c:	4622      	mov	r2, r4
 800145e:	462b      	mov	r3, r5
 8001460:	f04f 0000 	mov.w	r0, #0
 8001464:	f04f 0100 	mov.w	r1, #0
 8001468:	0159      	lsls	r1, r3, #5
 800146a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800146e:	0150      	lsls	r0, r2, #5
 8001470:	4602      	mov	r2, r0
 8001472:	460b      	mov	r3, r1
 8001474:	4621      	mov	r1, r4
 8001476:	1a51      	subs	r1, r2, r1
 8001478:	6139      	str	r1, [r7, #16]
 800147a:	4629      	mov	r1, r5
 800147c:	eb63 0301 	sbc.w	r3, r3, r1
 8001480:	617b      	str	r3, [r7, #20]
 8001482:	f04f 0200 	mov.w	r2, #0
 8001486:	f04f 0300 	mov.w	r3, #0
 800148a:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800148e:	4659      	mov	r1, fp
 8001490:	018b      	lsls	r3, r1, #6
 8001492:	4651      	mov	r1, sl
 8001494:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001498:	4651      	mov	r1, sl
 800149a:	018a      	lsls	r2, r1, #6
 800149c:	4651      	mov	r1, sl
 800149e:	ebb2 0801 	subs.w	r8, r2, r1
 80014a2:	4659      	mov	r1, fp
 80014a4:	eb63 0901 	sbc.w	r9, r3, r1
 80014a8:	f04f 0200 	mov.w	r2, #0
 80014ac:	f04f 0300 	mov.w	r3, #0
 80014b0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80014b4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80014b8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80014bc:	4690      	mov	r8, r2
 80014be:	4699      	mov	r9, r3
 80014c0:	4623      	mov	r3, r4
 80014c2:	eb18 0303 	adds.w	r3, r8, r3
 80014c6:	60bb      	str	r3, [r7, #8]
 80014c8:	462b      	mov	r3, r5
 80014ca:	eb49 0303 	adc.w	r3, r9, r3
 80014ce:	60fb      	str	r3, [r7, #12]
 80014d0:	f04f 0200 	mov.w	r2, #0
 80014d4:	f04f 0300 	mov.w	r3, #0
 80014d8:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80014dc:	4629      	mov	r1, r5
 80014de:	028b      	lsls	r3, r1, #10
 80014e0:	4621      	mov	r1, r4
 80014e2:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80014e6:	4621      	mov	r1, r4
 80014e8:	028a      	lsls	r2, r1, #10
 80014ea:	4610      	mov	r0, r2
 80014ec:	4619      	mov	r1, r3
 80014ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80014f2:	2200      	movs	r2, #0
 80014f4:	643b      	str	r3, [r7, #64]	; 0x40
 80014f6:	647a      	str	r2, [r7, #68]	; 0x44
 80014f8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80014fc:	f7fe fed8 	bl	80002b0 <__aeabi_uldivmod>
 8001500:	4602      	mov	r2, r0
 8001502:	460b      	mov	r3, r1
 8001504:	4613      	mov	r3, r2
 8001506:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800150a:	4b60      	ldr	r3, [pc, #384]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	0c1b      	lsrs	r3, r3, #16
 8001510:	f003 0303 	and.w	r3, r3, #3
 8001514:	3301      	adds	r3, #1
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 800151c:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001520:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001524:	fbb2 f3f3 	udiv	r3, r2, r3
 8001528:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800152c:	e0a6      	b.n	800167c <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800152e:	4b57      	ldr	r3, [pc, #348]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001536:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800153a:	4b54      	ldr	r3, [pc, #336]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 800153c:	685b      	ldr	r3, [r3, #4]
 800153e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001542:	2b00      	cmp	r3, #0
 8001544:	d02a      	beq.n	800159c <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001546:	4b51      	ldr	r3, [pc, #324]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	099b      	lsrs	r3, r3, #6
 800154c:	2200      	movs	r2, #0
 800154e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001550:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001552:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001554:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001558:	2100      	movs	r1, #0
 800155a:	4b4e      	ldr	r3, [pc, #312]	; (8001694 <HAL_RCC_GetSysClockFreq+0x350>)
 800155c:	fb03 f201 	mul.w	r2, r3, r1
 8001560:	2300      	movs	r3, #0
 8001562:	fb00 f303 	mul.w	r3, r0, r3
 8001566:	4413      	add	r3, r2
 8001568:	4a4a      	ldr	r2, [pc, #296]	; (8001694 <HAL_RCC_GetSysClockFreq+0x350>)
 800156a:	fba0 1202 	umull	r1, r2, r0, r2
 800156e:	677a      	str	r2, [r7, #116]	; 0x74
 8001570:	460a      	mov	r2, r1
 8001572:	673a      	str	r2, [r7, #112]	; 0x70
 8001574:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001576:	4413      	add	r3, r2
 8001578:	677b      	str	r3, [r7, #116]	; 0x74
 800157a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800157e:	2200      	movs	r2, #0
 8001580:	633b      	str	r3, [r7, #48]	; 0x30
 8001582:	637a      	str	r2, [r7, #52]	; 0x34
 8001584:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001588:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800158c:	f7fe fe90 	bl	80002b0 <__aeabi_uldivmod>
 8001590:	4602      	mov	r2, r0
 8001592:	460b      	mov	r3, r1
 8001594:	4613      	mov	r3, r2
 8001596:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800159a:	e05b      	b.n	8001654 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800159c:	4b3b      	ldr	r3, [pc, #236]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 800159e:	685b      	ldr	r3, [r3, #4]
 80015a0:	099b      	lsrs	r3, r3, #6
 80015a2:	2200      	movs	r2, #0
 80015a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80015a6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80015a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80015aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80015ae:	623b      	str	r3, [r7, #32]
 80015b0:	2300      	movs	r3, #0
 80015b2:	627b      	str	r3, [r7, #36]	; 0x24
 80015b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80015b8:	4642      	mov	r2, r8
 80015ba:	464b      	mov	r3, r9
 80015bc:	f04f 0000 	mov.w	r0, #0
 80015c0:	f04f 0100 	mov.w	r1, #0
 80015c4:	0159      	lsls	r1, r3, #5
 80015c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80015ca:	0150      	lsls	r0, r2, #5
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4641      	mov	r1, r8
 80015d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80015d6:	4649      	mov	r1, r9
 80015d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80015dc:	f04f 0200 	mov.w	r2, #0
 80015e0:	f04f 0300 	mov.w	r3, #0
 80015e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80015e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80015ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80015f0:	ebb2 040a 	subs.w	r4, r2, sl
 80015f4:	eb63 050b 	sbc.w	r5, r3, fp
 80015f8:	f04f 0200 	mov.w	r2, #0
 80015fc:	f04f 0300 	mov.w	r3, #0
 8001600:	00eb      	lsls	r3, r5, #3
 8001602:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001606:	00e2      	lsls	r2, r4, #3
 8001608:	4614      	mov	r4, r2
 800160a:	461d      	mov	r5, r3
 800160c:	4643      	mov	r3, r8
 800160e:	18e3      	adds	r3, r4, r3
 8001610:	603b      	str	r3, [r7, #0]
 8001612:	464b      	mov	r3, r9
 8001614:	eb45 0303 	adc.w	r3, r5, r3
 8001618:	607b      	str	r3, [r7, #4]
 800161a:	f04f 0200 	mov.w	r2, #0
 800161e:	f04f 0300 	mov.w	r3, #0
 8001622:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001626:	4629      	mov	r1, r5
 8001628:	028b      	lsls	r3, r1, #10
 800162a:	4621      	mov	r1, r4
 800162c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001630:	4621      	mov	r1, r4
 8001632:	028a      	lsls	r2, r1, #10
 8001634:	4610      	mov	r0, r2
 8001636:	4619      	mov	r1, r3
 8001638:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800163c:	2200      	movs	r2, #0
 800163e:	61bb      	str	r3, [r7, #24]
 8001640:	61fa      	str	r2, [r7, #28]
 8001642:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001646:	f7fe fe33 	bl	80002b0 <__aeabi_uldivmod>
 800164a:	4602      	mov	r2, r0
 800164c:	460b      	mov	r3, r1
 800164e:	4613      	mov	r3, r2
 8001650:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001654:	4b0d      	ldr	r3, [pc, #52]	; (800168c <HAL_RCC_GetSysClockFreq+0x348>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	0f1b      	lsrs	r3, r3, #28
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 8001662:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001666:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800166a:	fbb2 f3f3 	udiv	r3, r2, r3
 800166e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8001672:	e003      	b.n	800167c <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001674:	4b06      	ldr	r3, [pc, #24]	; (8001690 <HAL_RCC_GetSysClockFreq+0x34c>)
 8001676:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800167a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800167c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 8001680:	4618      	mov	r0, r3
 8001682:	3798      	adds	r7, #152	; 0x98
 8001684:	46bd      	mov	sp, r7
 8001686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800168a:	bf00      	nop
 800168c:	40023800 	.word	0x40023800
 8001690:	00f42400 	.word	0x00f42400
 8001694:	017d7840 	.word	0x017d7840

08001698 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d101      	bne.n	80016aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e28d      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	f000 8083 	beq.w	80017be <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80016b8:	4b94      	ldr	r3, [pc, #592]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	f003 030c 	and.w	r3, r3, #12
 80016c0:	2b04      	cmp	r3, #4
 80016c2:	d019      	beq.n	80016f8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80016c4:	4b91      	ldr	r3, [pc, #580]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80016cc:	2b08      	cmp	r3, #8
 80016ce:	d106      	bne.n	80016de <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80016d0:	4b8e      	ldr	r3, [pc, #568]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016d8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016dc:	d00c      	beq.n	80016f8 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016de:	4b8b      	ldr	r3, [pc, #556]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80016e6:	2b0c      	cmp	r3, #12
 80016e8:	d112      	bne.n	8001710 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ea:	4b88      	ldr	r3, [pc, #544]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016f6:	d10b      	bne.n	8001710 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016f8:	4b84      	ldr	r3, [pc, #528]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001700:	2b00      	cmp	r3, #0
 8001702:	d05b      	beq.n	80017bc <HAL_RCC_OscConfig+0x124>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d157      	bne.n	80017bc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800170c:	2301      	movs	r3, #1
 800170e:	e25a      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001718:	d106      	bne.n	8001728 <HAL_RCC_OscConfig+0x90>
 800171a:	4b7c      	ldr	r3, [pc, #496]	; (800190c <HAL_RCC_OscConfig+0x274>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a7b      	ldr	r2, [pc, #492]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001720:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	e01d      	b.n	8001764 <HAL_RCC_OscConfig+0xcc>
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001730:	d10c      	bne.n	800174c <HAL_RCC_OscConfig+0xb4>
 8001732:	4b76      	ldr	r3, [pc, #472]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	4a75      	ldr	r2, [pc, #468]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001738:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800173c:	6013      	str	r3, [r2, #0]
 800173e:	4b73      	ldr	r3, [pc, #460]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a72      	ldr	r2, [pc, #456]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001744:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001748:	6013      	str	r3, [r2, #0]
 800174a:	e00b      	b.n	8001764 <HAL_RCC_OscConfig+0xcc>
 800174c:	4b6f      	ldr	r3, [pc, #444]	; (800190c <HAL_RCC_OscConfig+0x274>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a6e      	ldr	r2, [pc, #440]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001752:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001756:	6013      	str	r3, [r2, #0]
 8001758:	4b6c      	ldr	r3, [pc, #432]	; (800190c <HAL_RCC_OscConfig+0x274>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	4a6b      	ldr	r2, [pc, #428]	; (800190c <HAL_RCC_OscConfig+0x274>)
 800175e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	2b00      	cmp	r3, #0
 800176a:	d013      	beq.n	8001794 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800176c:	f7ff fa1c 	bl	8000ba8 <HAL_GetTick>
 8001770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001772:	e008      	b.n	8001786 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001774:	f7ff fa18 	bl	8000ba8 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	2b64      	cmp	r3, #100	; 0x64
 8001780:	d901      	bls.n	8001786 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001782:	2303      	movs	r3, #3
 8001784:	e21f      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001786:	4b61      	ldr	r3, [pc, #388]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178e:	2b00      	cmp	r3, #0
 8001790:	d0f0      	beq.n	8001774 <HAL_RCC_OscConfig+0xdc>
 8001792:	e014      	b.n	80017be <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001794:	f7ff fa08 	bl	8000ba8 <HAL_GetTick>
 8001798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800179a:	e008      	b.n	80017ae <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800179c:	f7ff fa04 	bl	8000ba8 <HAL_GetTick>
 80017a0:	4602      	mov	r2, r0
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b64      	cmp	r3, #100	; 0x64
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e20b      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017ae:	4b57      	ldr	r3, [pc, #348]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d1f0      	bne.n	800179c <HAL_RCC_OscConfig+0x104>
 80017ba:	e000      	b.n	80017be <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d06f      	beq.n	80018aa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80017ca:	4b50      	ldr	r3, [pc, #320]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	f003 030c 	and.w	r3, r3, #12
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d017      	beq.n	8001806 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80017d6:	4b4d      	ldr	r3, [pc, #308]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80017d8:	689b      	ldr	r3, [r3, #8]
 80017da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80017de:	2b08      	cmp	r3, #8
 80017e0:	d105      	bne.n	80017ee <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80017e2:	4b4a      	ldr	r3, [pc, #296]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80017e4:	685b      	ldr	r3, [r3, #4]
 80017e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d00b      	beq.n	8001806 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017ee:	4b47      	ldr	r3, [pc, #284]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80017f6:	2b0c      	cmp	r3, #12
 80017f8:	d11c      	bne.n	8001834 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017fa:	4b44      	ldr	r3, [pc, #272]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001802:	2b00      	cmp	r3, #0
 8001804:	d116      	bne.n	8001834 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001806:	4b41      	ldr	r3, [pc, #260]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 0302 	and.w	r3, r3, #2
 800180e:	2b00      	cmp	r3, #0
 8001810:	d005      	beq.n	800181e <HAL_RCC_OscConfig+0x186>
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	68db      	ldr	r3, [r3, #12]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d001      	beq.n	800181e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800181a:	2301      	movs	r3, #1
 800181c:	e1d3      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800181e:	4b3b      	ldr	r3, [pc, #236]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	691b      	ldr	r3, [r3, #16]
 800182a:	00db      	lsls	r3, r3, #3
 800182c:	4937      	ldr	r1, [pc, #220]	; (800190c <HAL_RCC_OscConfig+0x274>)
 800182e:	4313      	orrs	r3, r2
 8001830:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001832:	e03a      	b.n	80018aa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d020      	beq.n	800187e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800183c:	4b34      	ldr	r3, [pc, #208]	; (8001910 <HAL_RCC_OscConfig+0x278>)
 800183e:	2201      	movs	r2, #1
 8001840:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001842:	f7ff f9b1 	bl	8000ba8 <HAL_GetTick>
 8001846:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001848:	e008      	b.n	800185c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800184a:	f7ff f9ad 	bl	8000ba8 <HAL_GetTick>
 800184e:	4602      	mov	r2, r0
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	1ad3      	subs	r3, r2, r3
 8001854:	2b02      	cmp	r3, #2
 8001856:	d901      	bls.n	800185c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001858:	2303      	movs	r3, #3
 800185a:	e1b4      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800185c:	4b2b      	ldr	r3, [pc, #172]	; (800190c <HAL_RCC_OscConfig+0x274>)
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0302 	and.w	r3, r3, #2
 8001864:	2b00      	cmp	r3, #0
 8001866:	d0f0      	beq.n	800184a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001868:	4b28      	ldr	r3, [pc, #160]	; (800190c <HAL_RCC_OscConfig+0x274>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	691b      	ldr	r3, [r3, #16]
 8001874:	00db      	lsls	r3, r3, #3
 8001876:	4925      	ldr	r1, [pc, #148]	; (800190c <HAL_RCC_OscConfig+0x274>)
 8001878:	4313      	orrs	r3, r2
 800187a:	600b      	str	r3, [r1, #0]
 800187c:	e015      	b.n	80018aa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800187e:	4b24      	ldr	r3, [pc, #144]	; (8001910 <HAL_RCC_OscConfig+0x278>)
 8001880:	2200      	movs	r2, #0
 8001882:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001884:	f7ff f990 	bl	8000ba8 <HAL_GetTick>
 8001888:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800188a:	e008      	b.n	800189e <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800188c:	f7ff f98c 	bl	8000ba8 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b02      	cmp	r3, #2
 8001898:	d901      	bls.n	800189e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800189a:	2303      	movs	r3, #3
 800189c:	e193      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800189e:	4b1b      	ldr	r3, [pc, #108]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f003 0302 	and.w	r3, r3, #2
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d1f0      	bne.n	800188c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	f003 0308 	and.w	r3, r3, #8
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d036      	beq.n	8001924 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d016      	beq.n	80018ec <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80018be:	4b15      	ldr	r3, [pc, #84]	; (8001914 <HAL_RCC_OscConfig+0x27c>)
 80018c0:	2201      	movs	r2, #1
 80018c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018c4:	f7ff f970 	bl	8000ba8 <HAL_GetTick>
 80018c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018cc:	f7ff f96c 	bl	8000ba8 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e173      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018de:	4b0b      	ldr	r3, [pc, #44]	; (800190c <HAL_RCC_OscConfig+0x274>)
 80018e0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d0f0      	beq.n	80018cc <HAL_RCC_OscConfig+0x234>
 80018ea:	e01b      	b.n	8001924 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018ec:	4b09      	ldr	r3, [pc, #36]	; (8001914 <HAL_RCC_OscConfig+0x27c>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018f2:	f7ff f959 	bl	8000ba8 <HAL_GetTick>
 80018f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018f8:	e00e      	b.n	8001918 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018fa:	f7ff f955 	bl	8000ba8 <HAL_GetTick>
 80018fe:	4602      	mov	r2, r0
 8001900:	693b      	ldr	r3, [r7, #16]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	2b02      	cmp	r3, #2
 8001906:	d907      	bls.n	8001918 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001908:	2303      	movs	r3, #3
 800190a:	e15c      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
 800190c:	40023800 	.word	0x40023800
 8001910:	42470000 	.word	0x42470000
 8001914:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001918:	4b8a      	ldr	r3, [pc, #552]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 800191a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800191c:	f003 0302 	and.w	r3, r3, #2
 8001920:	2b00      	cmp	r3, #0
 8001922:	d1ea      	bne.n	80018fa <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0304 	and.w	r3, r3, #4
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 8097 	beq.w	8001a60 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001932:	2300      	movs	r3, #0
 8001934:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001936:	4b83      	ldr	r3, [pc, #524]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800193a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d10f      	bne.n	8001962 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001942:	2300      	movs	r3, #0
 8001944:	60bb      	str	r3, [r7, #8]
 8001946:	4b7f      	ldr	r3, [pc, #508]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194a:	4a7e      	ldr	r2, [pc, #504]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 800194c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001950:	6413      	str	r3, [r2, #64]	; 0x40
 8001952:	4b7c      	ldr	r3, [pc, #496]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001956:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800195a:	60bb      	str	r3, [r7, #8]
 800195c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800195e:	2301      	movs	r3, #1
 8001960:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001962:	4b79      	ldr	r3, [pc, #484]	; (8001b48 <HAL_RCC_OscConfig+0x4b0>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800196a:	2b00      	cmp	r3, #0
 800196c:	d118      	bne.n	80019a0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800196e:	4b76      	ldr	r3, [pc, #472]	; (8001b48 <HAL_RCC_OscConfig+0x4b0>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a75      	ldr	r2, [pc, #468]	; (8001b48 <HAL_RCC_OscConfig+0x4b0>)
 8001974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001978:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800197a:	f7ff f915 	bl	8000ba8 <HAL_GetTick>
 800197e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001980:	e008      	b.n	8001994 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001982:	f7ff f911 	bl	8000ba8 <HAL_GetTick>
 8001986:	4602      	mov	r2, r0
 8001988:	693b      	ldr	r3, [r7, #16]
 800198a:	1ad3      	subs	r3, r2, r3
 800198c:	2b02      	cmp	r3, #2
 800198e:	d901      	bls.n	8001994 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001990:	2303      	movs	r3, #3
 8001992:	e118      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001994:	4b6c      	ldr	r3, [pc, #432]	; (8001b48 <HAL_RCC_OscConfig+0x4b0>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800199c:	2b00      	cmp	r3, #0
 800199e:	d0f0      	beq.n	8001982 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d106      	bne.n	80019b6 <HAL_RCC_OscConfig+0x31e>
 80019a8:	4b66      	ldr	r3, [pc, #408]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ac:	4a65      	ldr	r2, [pc, #404]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019ae:	f043 0301 	orr.w	r3, r3, #1
 80019b2:	6713      	str	r3, [r2, #112]	; 0x70
 80019b4:	e01c      	b.n	80019f0 <HAL_RCC_OscConfig+0x358>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	2b05      	cmp	r3, #5
 80019bc:	d10c      	bne.n	80019d8 <HAL_RCC_OscConfig+0x340>
 80019be:	4b61      	ldr	r3, [pc, #388]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019c2:	4a60      	ldr	r2, [pc, #384]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019c4:	f043 0304 	orr.w	r3, r3, #4
 80019c8:	6713      	str	r3, [r2, #112]	; 0x70
 80019ca:	4b5e      	ldr	r3, [pc, #376]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019ce:	4a5d      	ldr	r2, [pc, #372]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019d0:	f043 0301 	orr.w	r3, r3, #1
 80019d4:	6713      	str	r3, [r2, #112]	; 0x70
 80019d6:	e00b      	b.n	80019f0 <HAL_RCC_OscConfig+0x358>
 80019d8:	4b5a      	ldr	r3, [pc, #360]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019dc:	4a59      	ldr	r2, [pc, #356]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019de:	f023 0301 	bic.w	r3, r3, #1
 80019e2:	6713      	str	r3, [r2, #112]	; 0x70
 80019e4:	4b57      	ldr	r3, [pc, #348]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e8:	4a56      	ldr	r2, [pc, #344]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 80019ea:	f023 0304 	bic.w	r3, r3, #4
 80019ee:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d015      	beq.n	8001a24 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f8:	f7ff f8d6 	bl	8000ba8 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019fe:	e00a      	b.n	8001a16 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a00:	f7ff f8d2 	bl	8000ba8 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e0d7      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a16:	4b4b      	ldr	r3, [pc, #300]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001a18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a1a:	f003 0302 	and.w	r3, r3, #2
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d0ee      	beq.n	8001a00 <HAL_RCC_OscConfig+0x368>
 8001a22:	e014      	b.n	8001a4e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a24:	f7ff f8c0 	bl	8000ba8 <HAL_GetTick>
 8001a28:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a2a:	e00a      	b.n	8001a42 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a2c:	f7ff f8bc 	bl	8000ba8 <HAL_GetTick>
 8001a30:	4602      	mov	r2, r0
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	1ad3      	subs	r3, r2, r3
 8001a36:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e0c1      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a42:	4b40      	ldr	r3, [pc, #256]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001a44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1ee      	bne.n	8001a2c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a4e:	7dfb      	ldrb	r3, [r7, #23]
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d105      	bne.n	8001a60 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a54:	4b3b      	ldr	r3, [pc, #236]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a58:	4a3a      	ldr	r2, [pc, #232]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001a5a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a5e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	699b      	ldr	r3, [r3, #24]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	f000 80ad 	beq.w	8001bc4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a6a:	4b36      	ldr	r3, [pc, #216]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
 8001a72:	2b08      	cmp	r3, #8
 8001a74:	d060      	beq.n	8001b38 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	2b02      	cmp	r3, #2
 8001a7c:	d145      	bne.n	8001b0a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a7e:	4b33      	ldr	r3, [pc, #204]	; (8001b4c <HAL_RCC_OscConfig+0x4b4>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a84:	f7ff f890 	bl	8000ba8 <HAL_GetTick>
 8001a88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a8a:	e008      	b.n	8001a9e <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a8c:	f7ff f88c 	bl	8000ba8 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	693b      	ldr	r3, [r7, #16]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d901      	bls.n	8001a9e <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001a9a:	2303      	movs	r3, #3
 8001a9c:	e093      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a9e:	4b29      	ldr	r3, [pc, #164]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d1f0      	bne.n	8001a8c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	69da      	ldr	r2, [r3, #28]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6a1b      	ldr	r3, [r3, #32]
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ab8:	019b      	lsls	r3, r3, #6
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ac0:	085b      	lsrs	r3, r3, #1
 8001ac2:	3b01      	subs	r3, #1
 8001ac4:	041b      	lsls	r3, r3, #16
 8001ac6:	431a      	orrs	r2, r3
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001acc:	061b      	lsls	r3, r3, #24
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad4:	071b      	lsls	r3, r3, #28
 8001ad6:	491b      	ldr	r1, [pc, #108]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001adc:	4b1b      	ldr	r3, [pc, #108]	; (8001b4c <HAL_RCC_OscConfig+0x4b4>)
 8001ade:	2201      	movs	r2, #1
 8001ae0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ae2:	f7ff f861 	bl	8000ba8 <HAL_GetTick>
 8001ae6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ae8:	e008      	b.n	8001afc <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aea:	f7ff f85d 	bl	8000ba8 <HAL_GetTick>
 8001aee:	4602      	mov	r2, r0
 8001af0:	693b      	ldr	r3, [r7, #16]
 8001af2:	1ad3      	subs	r3, r2, r3
 8001af4:	2b02      	cmp	r3, #2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e064      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001afc:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d0f0      	beq.n	8001aea <HAL_RCC_OscConfig+0x452>
 8001b08:	e05c      	b.n	8001bc4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0a:	4b10      	ldr	r3, [pc, #64]	; (8001b4c <HAL_RCC_OscConfig+0x4b4>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b10:	f7ff f84a 	bl	8000ba8 <HAL_GetTick>
 8001b14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b16:	e008      	b.n	8001b2a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b18:	f7ff f846 	bl	8000ba8 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	2b02      	cmp	r3, #2
 8001b24:	d901      	bls.n	8001b2a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	e04d      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b2a:	4b06      	ldr	r3, [pc, #24]	; (8001b44 <HAL_RCC_OscConfig+0x4ac>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1f0      	bne.n	8001b18 <HAL_RCC_OscConfig+0x480>
 8001b36:	e045      	b.n	8001bc4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d107      	bne.n	8001b50 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e040      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40007000 	.word	0x40007000
 8001b4c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001b50:	4b1f      	ldr	r3, [pc, #124]	; (8001bd0 <HAL_RCC_OscConfig+0x538>)
 8001b52:	685b      	ldr	r3, [r3, #4]
 8001b54:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	2b01      	cmp	r3, #1
 8001b5c:	d030      	beq.n	8001bc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d129      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b76:	429a      	cmp	r2, r3
 8001b78:	d122      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b7a:	68fa      	ldr	r2, [r7, #12]
 8001b7c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b80:	4013      	ands	r3, r2
 8001b82:	687a      	ldr	r2, [r7, #4]
 8001b84:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b86:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d119      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b96:	085b      	lsrs	r3, r3, #1
 8001b98:	3b01      	subs	r3, #1
 8001b9a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001b9c:	429a      	cmp	r2, r3
 8001b9e:	d10f      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001baa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d107      	bne.n	8001bc0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bba:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d001      	beq.n	8001bc4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001bc0:	2301      	movs	r3, #1
 8001bc2:	e000      	b.n	8001bc6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001bc4:	2300      	movs	r3, #0
}
 8001bc6:	4618      	mov	r0, r3
 8001bc8:	3718      	adds	r7, #24
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd80      	pop	{r7, pc}
 8001bce:	bf00      	nop
 8001bd0:	40023800 	.word	0x40023800

08001bd4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b082      	sub	sp, #8
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d101      	bne.n	8001be6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001be2:	2301      	movs	r3, #1
 8001be4:	e041      	b.n	8001c6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bec:	b2db      	uxtb	r3, r3
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d106      	bne.n	8001c00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bfa:	6878      	ldr	r0, [r7, #4]
 8001bfc:	f000 f839 	bl	8001c72 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2202      	movs	r2, #2
 8001c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681a      	ldr	r2, [r3, #0]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	3304      	adds	r3, #4
 8001c10:	4619      	mov	r1, r3
 8001c12:	4610      	mov	r0, r2
 8001c14:	f000 f9d8 	bl	8001fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2201      	movs	r2, #1
 8001c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2201      	movs	r2, #1
 8001c34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2201      	movs	r2, #1
 8001c44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2201      	movs	r2, #1
 8001c4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2201      	movs	r2, #1
 8001c54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2201      	movs	r2, #1
 8001c64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001c72:	b480      	push	{r7}
 8001c74:	b083      	sub	sp, #12
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
	...

08001c88 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	b085      	sub	sp, #20
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d001      	beq.n	8001ca0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	e04e      	b.n	8001d3e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	2202      	movs	r2, #2
 8001ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	68da      	ldr	r2, [r3, #12]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f042 0201 	orr.w	r2, r2, #1
 8001cb6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a23      	ldr	r2, [pc, #140]	; (8001d4c <HAL_TIM_Base_Start_IT+0xc4>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d022      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0x80>
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001cca:	d01d      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0x80>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4a1f      	ldr	r2, [pc, #124]	; (8001d50 <HAL_TIM_Base_Start_IT+0xc8>)
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	d018      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0x80>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4a1e      	ldr	r2, [pc, #120]	; (8001d54 <HAL_TIM_Base_Start_IT+0xcc>)
 8001cdc:	4293      	cmp	r3, r2
 8001cde:	d013      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0x80>
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4a1c      	ldr	r2, [pc, #112]	; (8001d58 <HAL_TIM_Base_Start_IT+0xd0>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d00e      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0x80>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a1b      	ldr	r2, [pc, #108]	; (8001d5c <HAL_TIM_Base_Start_IT+0xd4>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d009      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0x80>
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a19      	ldr	r2, [pc, #100]	; (8001d60 <HAL_TIM_Base_Start_IT+0xd8>)
 8001cfa:	4293      	cmp	r3, r2
 8001cfc:	d004      	beq.n	8001d08 <HAL_TIM_Base_Start_IT+0x80>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a18      	ldr	r2, [pc, #96]	; (8001d64 <HAL_TIM_Base_Start_IT+0xdc>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d111      	bne.n	8001d2c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	689b      	ldr	r3, [r3, #8]
 8001d0e:	f003 0307 	and.w	r3, r3, #7
 8001d12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b06      	cmp	r3, #6
 8001d18:	d010      	beq.n	8001d3c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	681a      	ldr	r2, [r3, #0]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f042 0201 	orr.w	r2, r2, #1
 8001d28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d2a:	e007      	b.n	8001d3c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	681a      	ldr	r2, [r3, #0]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	f042 0201 	orr.w	r2, r2, #1
 8001d3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	3714      	adds	r7, #20
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	40010000 	.word	0x40010000
 8001d50:	40000400 	.word	0x40000400
 8001d54:	40000800 	.word	0x40000800
 8001d58:	40000c00 	.word	0x40000c00
 8001d5c:	40010400 	.word	0x40010400
 8001d60:	40014000 	.word	0x40014000
 8001d64:	40001800 	.word	0x40001800

08001d68 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	691b      	ldr	r3, [r3, #16]
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	2b02      	cmp	r3, #2
 8001d7c:	d122      	bne.n	8001dc4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	f003 0302 	and.w	r3, r3, #2
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d11b      	bne.n	8001dc4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f06f 0202 	mvn.w	r2, #2
 8001d94:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	2201      	movs	r2, #1
 8001d9a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	699b      	ldr	r3, [r3, #24]
 8001da2:	f003 0303 	and.w	r3, r3, #3
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d003      	beq.n	8001db2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001daa:	6878      	ldr	r0, [r7, #4]
 8001dac:	f000 f8ee 	bl	8001f8c <HAL_TIM_IC_CaptureCallback>
 8001db0:	e005      	b.n	8001dbe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f000 f8e0 	bl	8001f78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f000 f8f1 	bl	8001fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	f003 0304 	and.w	r3, r3, #4
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	d122      	bne.n	8001e18 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	68db      	ldr	r3, [r3, #12]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b04      	cmp	r3, #4
 8001dde:	d11b      	bne.n	8001e18 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f06f 0204 	mvn.w	r2, #4
 8001de8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2202      	movs	r2, #2
 8001dee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	699b      	ldr	r3, [r3, #24]
 8001df6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d003      	beq.n	8001e06 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 f8c4 	bl	8001f8c <HAL_TIM_IC_CaptureCallback>
 8001e04:	e005      	b.n	8001e12 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f8b6 	bl	8001f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 f8c7 	bl	8001fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	2200      	movs	r2, #0
 8001e16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	f003 0308 	and.w	r3, r3, #8
 8001e22:	2b08      	cmp	r3, #8
 8001e24:	d122      	bne.n	8001e6c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	68db      	ldr	r3, [r3, #12]
 8001e2c:	f003 0308 	and.w	r3, r3, #8
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d11b      	bne.n	8001e6c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f06f 0208 	mvn.w	r2, #8
 8001e3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2204      	movs	r2, #4
 8001e42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	69db      	ldr	r3, [r3, #28]
 8001e4a:	f003 0303 	and.w	r3, r3, #3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d003      	beq.n	8001e5a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 f89a 	bl	8001f8c <HAL_TIM_IC_CaptureCallback>
 8001e58:	e005      	b.n	8001e66 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f88c 	bl	8001f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f000 f89d 	bl	8001fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2200      	movs	r2, #0
 8001e6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	691b      	ldr	r3, [r3, #16]
 8001e72:	f003 0310 	and.w	r3, r3, #16
 8001e76:	2b10      	cmp	r3, #16
 8001e78:	d122      	bne.n	8001ec0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	68db      	ldr	r3, [r3, #12]
 8001e80:	f003 0310 	and.w	r3, r3, #16
 8001e84:	2b10      	cmp	r3, #16
 8001e86:	d11b      	bne.n	8001ec0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f06f 0210 	mvn.w	r2, #16
 8001e90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2208      	movs	r2, #8
 8001e96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ea6:	6878      	ldr	r0, [r7, #4]
 8001ea8:	f000 f870 	bl	8001f8c <HAL_TIM_IC_CaptureCallback>
 8001eac:	e005      	b.n	8001eba <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f862 	bl	8001f78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	f000 f873 	bl	8001fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	2b01      	cmp	r3, #1
 8001ecc:	d10e      	bne.n	8001eec <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	f003 0301 	and.w	r3, r3, #1
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d107      	bne.n	8001eec <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f06f 0201 	mvn.w	r2, #1
 8001ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ee6:	6878      	ldr	r0, [r7, #4]
 8001ee8:	f7fe fc2a 	bl	8000740 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef6:	2b80      	cmp	r3, #128	; 0x80
 8001ef8:	d10e      	bne.n	8001f18 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f04:	2b80      	cmp	r3, #128	; 0x80
 8001f06:	d107      	bne.n	8001f18 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f12:	6878      	ldr	r0, [r7, #4]
 8001f14:	f000 f902 	bl	800211c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f22:	2b40      	cmp	r3, #64	; 0x40
 8001f24:	d10e      	bne.n	8001f44 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f30:	2b40      	cmp	r3, #64	; 0x40
 8001f32:	d107      	bne.n	8001f44 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f3e:	6878      	ldr	r0, [r7, #4]
 8001f40:	f000 f838 	bl	8001fb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	691b      	ldr	r3, [r3, #16]
 8001f4a:	f003 0320 	and.w	r3, r3, #32
 8001f4e:	2b20      	cmp	r3, #32
 8001f50:	d10e      	bne.n	8001f70 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	f003 0320 	and.w	r3, r3, #32
 8001f5c:	2b20      	cmp	r3, #32
 8001f5e:	d107      	bne.n	8001f70 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f06f 0220 	mvn.w	r2, #32
 8001f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f8cc 	bl	8002108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f70:	bf00      	nop
 8001f72:	3708      	adds	r7, #8
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b083      	sub	sp, #12
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001fa8:	bf00      	nop
 8001faa:	370c      	adds	r7, #12
 8001fac:	46bd      	mov	sp, r7
 8001fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb2:	4770      	bx	lr

08001fb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b083      	sub	sp, #12
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
 8001fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4a40      	ldr	r2, [pc, #256]	; (80020dc <TIM_Base_SetConfig+0x114>)
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d013      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fe6:	d00f      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	4a3d      	ldr	r2, [pc, #244]	; (80020e0 <TIM_Base_SetConfig+0x118>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d00b      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	4a3c      	ldr	r2, [pc, #240]	; (80020e4 <TIM_Base_SetConfig+0x11c>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d007      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4a3b      	ldr	r2, [pc, #236]	; (80020e8 <TIM_Base_SetConfig+0x120>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d003      	beq.n	8002008 <TIM_Base_SetConfig+0x40>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	4a3a      	ldr	r2, [pc, #232]	; (80020ec <TIM_Base_SetConfig+0x124>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d108      	bne.n	800201a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800200e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	685b      	ldr	r3, [r3, #4]
 8002014:	68fa      	ldr	r2, [r7, #12]
 8002016:	4313      	orrs	r3, r2
 8002018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a2f      	ldr	r2, [pc, #188]	; (80020dc <TIM_Base_SetConfig+0x114>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d02b      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002028:	d027      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a2c      	ldr	r2, [pc, #176]	; (80020e0 <TIM_Base_SetConfig+0x118>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d023      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a2b      	ldr	r2, [pc, #172]	; (80020e4 <TIM_Base_SetConfig+0x11c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d01f      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a2a      	ldr	r2, [pc, #168]	; (80020e8 <TIM_Base_SetConfig+0x120>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d01b      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a29      	ldr	r2, [pc, #164]	; (80020ec <TIM_Base_SetConfig+0x124>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d017      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a28      	ldr	r2, [pc, #160]	; (80020f0 <TIM_Base_SetConfig+0x128>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d013      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a27      	ldr	r2, [pc, #156]	; (80020f4 <TIM_Base_SetConfig+0x12c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d00f      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a26      	ldr	r2, [pc, #152]	; (80020f8 <TIM_Base_SetConfig+0x130>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d00b      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	4a25      	ldr	r2, [pc, #148]	; (80020fc <TIM_Base_SetConfig+0x134>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d007      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	4a24      	ldr	r2, [pc, #144]	; (8002100 <TIM_Base_SetConfig+0x138>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d003      	beq.n	800207a <TIM_Base_SetConfig+0xb2>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a23      	ldr	r2, [pc, #140]	; (8002104 <TIM_Base_SetConfig+0x13c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d108      	bne.n	800208c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002080:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	68db      	ldr	r3, [r3, #12]
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	4313      	orrs	r3, r2
 800208a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	695b      	ldr	r3, [r3, #20]
 8002096:	4313      	orrs	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	689a      	ldr	r2, [r3, #8]
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	4a0a      	ldr	r2, [pc, #40]	; (80020dc <TIM_Base_SetConfig+0x114>)
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d003      	beq.n	80020c0 <TIM_Base_SetConfig+0xf8>
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	4a0c      	ldr	r2, [pc, #48]	; (80020ec <TIM_Base_SetConfig+0x124>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d103      	bne.n	80020c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80020c0:	683b      	ldr	r3, [r7, #0]
 80020c2:	691a      	ldr	r2, [r3, #16]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	615a      	str	r2, [r3, #20]
}
 80020ce:	bf00      	nop
 80020d0:	3714      	adds	r7, #20
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	40010000 	.word	0x40010000
 80020e0:	40000400 	.word	0x40000400
 80020e4:	40000800 	.word	0x40000800
 80020e8:	40000c00 	.word	0x40000c00
 80020ec:	40010400 	.word	0x40010400
 80020f0:	40014000 	.word	0x40014000
 80020f4:	40014400 	.word	0x40014400
 80020f8:	40014800 	.word	0x40014800
 80020fc:	40001800 	.word	0x40001800
 8002100:	40001c00 	.word	0x40001c00
 8002104:	40002000 	.word	0x40002000

08002108 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002108:	b480      	push	{r7}
 800210a:	b083      	sub	sp, #12
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr

0800211c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002124:	bf00      	nop
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b082      	sub	sp, #8
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e03f      	b.n	80021c2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d106      	bne.n	800215c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7fe fb36 	bl	80007c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2224      	movs	r2, #36	; 0x24
 8002160:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	68da      	ldr	r2, [r3, #12]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002172:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f000 f929 	bl	80023cc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	691a      	ldr	r2, [r3, #16]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002188:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	695a      	ldr	r2, [r3, #20]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002198:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	68da      	ldr	r2, [r3, #12]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80021a8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2200      	movs	r2, #0
 80021ae:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2220      	movs	r2, #32
 80021b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2220      	movs	r2, #32
 80021bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}

080021ca <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b08a      	sub	sp, #40	; 0x28
 80021ce:	af02      	add	r7, sp, #8
 80021d0:	60f8      	str	r0, [r7, #12]
 80021d2:	60b9      	str	r1, [r7, #8]
 80021d4:	603b      	str	r3, [r7, #0]
 80021d6:	4613      	mov	r3, r2
 80021d8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b20      	cmp	r3, #32
 80021e8:	d17c      	bne.n	80022e4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d002      	beq.n	80021f6 <HAL_UART_Transmit+0x2c>
 80021f0:	88fb      	ldrh	r3, [r7, #6]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d101      	bne.n	80021fa <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e075      	b.n	80022e6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002200:	2b01      	cmp	r3, #1
 8002202:	d101      	bne.n	8002208 <HAL_UART_Transmit+0x3e>
 8002204:	2302      	movs	r3, #2
 8002206:	e06e      	b.n	80022e6 <HAL_UART_Transmit+0x11c>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2200      	movs	r2, #0
 8002214:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2221      	movs	r2, #33	; 0x21
 800221a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800221e:	f7fe fcc3 	bl	8000ba8 <HAL_GetTick>
 8002222:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	88fa      	ldrh	r2, [r7, #6]
 8002228:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	88fa      	ldrh	r2, [r7, #6]
 800222e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	689b      	ldr	r3, [r3, #8]
 8002234:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002238:	d108      	bne.n	800224c <HAL_UART_Transmit+0x82>
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	691b      	ldr	r3, [r3, #16]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d104      	bne.n	800224c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002242:	2300      	movs	r3, #0
 8002244:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	61bb      	str	r3, [r7, #24]
 800224a:	e003      	b.n	8002254 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002250:	2300      	movs	r3, #0
 8002252:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2200      	movs	r2, #0
 8002258:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800225c:	e02a      	b.n	80022b4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	9300      	str	r3, [sp, #0]
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	2200      	movs	r2, #0
 8002266:	2180      	movs	r1, #128	; 0x80
 8002268:	68f8      	ldr	r0, [r7, #12]
 800226a:	f000 f840 	bl	80022ee <UART_WaitOnFlagUntilTimeout>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e036      	b.n	80022e6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002278:	69fb      	ldr	r3, [r7, #28]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d10b      	bne.n	8002296 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800227e:	69bb      	ldr	r3, [r7, #24]
 8002280:	881b      	ldrh	r3, [r3, #0]
 8002282:	461a      	mov	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800228c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800228e:	69bb      	ldr	r3, [r7, #24]
 8002290:	3302      	adds	r3, #2
 8002292:	61bb      	str	r3, [r7, #24]
 8002294:	e007      	b.n	80022a6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	781a      	ldrb	r2, [r3, #0]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	3301      	adds	r3, #1
 80022a4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022aa:	b29b      	uxth	r3, r3
 80022ac:	3b01      	subs	r3, #1
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d1cf      	bne.n	800225e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	9300      	str	r3, [sp, #0]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	2200      	movs	r2, #0
 80022c6:	2140      	movs	r1, #64	; 0x40
 80022c8:	68f8      	ldr	r0, [r7, #12]
 80022ca:	f000 f810 	bl	80022ee <UART_WaitOnFlagUntilTimeout>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80022d4:	2303      	movs	r3, #3
 80022d6:	e006      	b.n	80022e6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2220      	movs	r2, #32
 80022dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80022e0:	2300      	movs	r3, #0
 80022e2:	e000      	b.n	80022e6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80022e4:	2302      	movs	r3, #2
  }
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	3720      	adds	r7, #32
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b090      	sub	sp, #64	; 0x40
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	60f8      	str	r0, [r7, #12]
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	603b      	str	r3, [r7, #0]
 80022fa:	4613      	mov	r3, r2
 80022fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022fe:	e050      	b.n	80023a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002300:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002306:	d04c      	beq.n	80023a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002308:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800230a:	2b00      	cmp	r3, #0
 800230c:	d007      	beq.n	800231e <UART_WaitOnFlagUntilTimeout+0x30>
 800230e:	f7fe fc4b 	bl	8000ba8 <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800231a:	429a      	cmp	r2, r3
 800231c:	d241      	bcs.n	80023a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	330c      	adds	r3, #12
 8002324:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002328:	e853 3f00 	ldrex	r3, [r3]
 800232c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002334:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	330c      	adds	r3, #12
 800233c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800233e:	637a      	str	r2, [r7, #52]	; 0x34
 8002340:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002342:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002344:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002346:	e841 2300 	strex	r3, r2, [r1]
 800234a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800234c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800234e:	2b00      	cmp	r3, #0
 8002350:	d1e5      	bne.n	800231e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	3314      	adds	r3, #20
 8002358:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800235a:	697b      	ldr	r3, [r7, #20]
 800235c:	e853 3f00 	ldrex	r3, [r3]
 8002360:	613b      	str	r3, [r7, #16]
   return(result);
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	f023 0301 	bic.w	r3, r3, #1
 8002368:	63bb      	str	r3, [r7, #56]	; 0x38
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	3314      	adds	r3, #20
 8002370:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002372:	623a      	str	r2, [r7, #32]
 8002374:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002376:	69f9      	ldr	r1, [r7, #28]
 8002378:	6a3a      	ldr	r2, [r7, #32]
 800237a:	e841 2300 	strex	r3, r2, [r1]
 800237e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	2b00      	cmp	r3, #0
 8002384:	d1e5      	bne.n	8002352 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	2220      	movs	r2, #32
 800238a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2220      	movs	r2, #32
 8002392:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	2200      	movs	r2, #0
 800239a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e00f      	b.n	80023c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	68bb      	ldr	r3, [r7, #8]
 80023aa:	4013      	ands	r3, r2
 80023ac:	68ba      	ldr	r2, [r7, #8]
 80023ae:	429a      	cmp	r2, r3
 80023b0:	bf0c      	ite	eq
 80023b2:	2301      	moveq	r3, #1
 80023b4:	2300      	movne	r3, #0
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	461a      	mov	r2, r3
 80023ba:	79fb      	ldrb	r3, [r7, #7]
 80023bc:	429a      	cmp	r2, r3
 80023be:	d09f      	beq.n	8002300 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80023c0:	2300      	movs	r3, #0
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3740      	adds	r7, #64	; 0x40
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}
	...

080023cc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80023cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80023d0:	b0c0      	sub	sp, #256	; 0x100
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80023e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023e8:	68d9      	ldr	r1, [r3, #12]
 80023ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	ea40 0301 	orr.w	r3, r0, r1
 80023f4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80023f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002400:	691b      	ldr	r3, [r3, #16]
 8002402:	431a      	orrs	r2, r3
 8002404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002408:	695b      	ldr	r3, [r3, #20]
 800240a:	431a      	orrs	r2, r3
 800240c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	4313      	orrs	r3, r2
 8002414:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002418:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	68db      	ldr	r3, [r3, #12]
 8002420:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002424:	f021 010c 	bic.w	r1, r1, #12
 8002428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242c:	681a      	ldr	r2, [r3, #0]
 800242e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002432:	430b      	orrs	r3, r1
 8002434:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002436:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	695b      	ldr	r3, [r3, #20]
 800243e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002442:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002446:	6999      	ldr	r1, [r3, #24]
 8002448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	ea40 0301 	orr.w	r3, r0, r1
 8002452:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	4b8f      	ldr	r3, [pc, #572]	; (8002698 <UART_SetConfig+0x2cc>)
 800245c:	429a      	cmp	r2, r3
 800245e:	d005      	beq.n	800246c <UART_SetConfig+0xa0>
 8002460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	4b8d      	ldr	r3, [pc, #564]	; (800269c <UART_SetConfig+0x2d0>)
 8002468:	429a      	cmp	r2, r3
 800246a:	d104      	bne.n	8002476 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800246c:	f7fe ff24 	bl	80012b8 <HAL_RCC_GetPCLK2Freq>
 8002470:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002474:	e003      	b.n	800247e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002476:	f7fe ff0b 	bl	8001290 <HAL_RCC_GetPCLK1Freq>
 800247a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800247e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002482:	69db      	ldr	r3, [r3, #28]
 8002484:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002488:	f040 810c 	bne.w	80026a4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800248c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002490:	2200      	movs	r2, #0
 8002492:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002496:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800249a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800249e:	4622      	mov	r2, r4
 80024a0:	462b      	mov	r3, r5
 80024a2:	1891      	adds	r1, r2, r2
 80024a4:	65b9      	str	r1, [r7, #88]	; 0x58
 80024a6:	415b      	adcs	r3, r3
 80024a8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80024aa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80024ae:	4621      	mov	r1, r4
 80024b0:	eb12 0801 	adds.w	r8, r2, r1
 80024b4:	4629      	mov	r1, r5
 80024b6:	eb43 0901 	adc.w	r9, r3, r1
 80024ba:	f04f 0200 	mov.w	r2, #0
 80024be:	f04f 0300 	mov.w	r3, #0
 80024c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80024c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80024ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80024ce:	4690      	mov	r8, r2
 80024d0:	4699      	mov	r9, r3
 80024d2:	4623      	mov	r3, r4
 80024d4:	eb18 0303 	adds.w	r3, r8, r3
 80024d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80024dc:	462b      	mov	r3, r5
 80024de:	eb49 0303 	adc.w	r3, r9, r3
 80024e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80024e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80024f2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80024f6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80024fa:	460b      	mov	r3, r1
 80024fc:	18db      	adds	r3, r3, r3
 80024fe:	653b      	str	r3, [r7, #80]	; 0x50
 8002500:	4613      	mov	r3, r2
 8002502:	eb42 0303 	adc.w	r3, r2, r3
 8002506:	657b      	str	r3, [r7, #84]	; 0x54
 8002508:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800250c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002510:	f7fd fece 	bl	80002b0 <__aeabi_uldivmod>
 8002514:	4602      	mov	r2, r0
 8002516:	460b      	mov	r3, r1
 8002518:	4b61      	ldr	r3, [pc, #388]	; (80026a0 <UART_SetConfig+0x2d4>)
 800251a:	fba3 2302 	umull	r2, r3, r3, r2
 800251e:	095b      	lsrs	r3, r3, #5
 8002520:	011c      	lsls	r4, r3, #4
 8002522:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002526:	2200      	movs	r2, #0
 8002528:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800252c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002530:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002534:	4642      	mov	r2, r8
 8002536:	464b      	mov	r3, r9
 8002538:	1891      	adds	r1, r2, r2
 800253a:	64b9      	str	r1, [r7, #72]	; 0x48
 800253c:	415b      	adcs	r3, r3
 800253e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002540:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002544:	4641      	mov	r1, r8
 8002546:	eb12 0a01 	adds.w	sl, r2, r1
 800254a:	4649      	mov	r1, r9
 800254c:	eb43 0b01 	adc.w	fp, r3, r1
 8002550:	f04f 0200 	mov.w	r2, #0
 8002554:	f04f 0300 	mov.w	r3, #0
 8002558:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800255c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002560:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002564:	4692      	mov	sl, r2
 8002566:	469b      	mov	fp, r3
 8002568:	4643      	mov	r3, r8
 800256a:	eb1a 0303 	adds.w	r3, sl, r3
 800256e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002572:	464b      	mov	r3, r9
 8002574:	eb4b 0303 	adc.w	r3, fp, r3
 8002578:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800257c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002580:	685b      	ldr	r3, [r3, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002588:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800258c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002590:	460b      	mov	r3, r1
 8002592:	18db      	adds	r3, r3, r3
 8002594:	643b      	str	r3, [r7, #64]	; 0x40
 8002596:	4613      	mov	r3, r2
 8002598:	eb42 0303 	adc.w	r3, r2, r3
 800259c:	647b      	str	r3, [r7, #68]	; 0x44
 800259e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80025a2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80025a6:	f7fd fe83 	bl	80002b0 <__aeabi_uldivmod>
 80025aa:	4602      	mov	r2, r0
 80025ac:	460b      	mov	r3, r1
 80025ae:	4611      	mov	r1, r2
 80025b0:	4b3b      	ldr	r3, [pc, #236]	; (80026a0 <UART_SetConfig+0x2d4>)
 80025b2:	fba3 2301 	umull	r2, r3, r3, r1
 80025b6:	095b      	lsrs	r3, r3, #5
 80025b8:	2264      	movs	r2, #100	; 0x64
 80025ba:	fb02 f303 	mul.w	r3, r2, r3
 80025be:	1acb      	subs	r3, r1, r3
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80025c6:	4b36      	ldr	r3, [pc, #216]	; (80026a0 <UART_SetConfig+0x2d4>)
 80025c8:	fba3 2302 	umull	r2, r3, r3, r2
 80025cc:	095b      	lsrs	r3, r3, #5
 80025ce:	005b      	lsls	r3, r3, #1
 80025d0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80025d4:	441c      	add	r4, r3
 80025d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80025da:	2200      	movs	r2, #0
 80025dc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80025e0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80025e4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80025e8:	4642      	mov	r2, r8
 80025ea:	464b      	mov	r3, r9
 80025ec:	1891      	adds	r1, r2, r2
 80025ee:	63b9      	str	r1, [r7, #56]	; 0x38
 80025f0:	415b      	adcs	r3, r3
 80025f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025f4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80025f8:	4641      	mov	r1, r8
 80025fa:	1851      	adds	r1, r2, r1
 80025fc:	6339      	str	r1, [r7, #48]	; 0x30
 80025fe:	4649      	mov	r1, r9
 8002600:	414b      	adcs	r3, r1
 8002602:	637b      	str	r3, [r7, #52]	; 0x34
 8002604:	f04f 0200 	mov.w	r2, #0
 8002608:	f04f 0300 	mov.w	r3, #0
 800260c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002610:	4659      	mov	r1, fp
 8002612:	00cb      	lsls	r3, r1, #3
 8002614:	4651      	mov	r1, sl
 8002616:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800261a:	4651      	mov	r1, sl
 800261c:	00ca      	lsls	r2, r1, #3
 800261e:	4610      	mov	r0, r2
 8002620:	4619      	mov	r1, r3
 8002622:	4603      	mov	r3, r0
 8002624:	4642      	mov	r2, r8
 8002626:	189b      	adds	r3, r3, r2
 8002628:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800262c:	464b      	mov	r3, r9
 800262e:	460a      	mov	r2, r1
 8002630:	eb42 0303 	adc.w	r3, r2, r3
 8002634:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002644:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002648:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800264c:	460b      	mov	r3, r1
 800264e:	18db      	adds	r3, r3, r3
 8002650:	62bb      	str	r3, [r7, #40]	; 0x28
 8002652:	4613      	mov	r3, r2
 8002654:	eb42 0303 	adc.w	r3, r2, r3
 8002658:	62fb      	str	r3, [r7, #44]	; 0x2c
 800265a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800265e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002662:	f7fd fe25 	bl	80002b0 <__aeabi_uldivmod>
 8002666:	4602      	mov	r2, r0
 8002668:	460b      	mov	r3, r1
 800266a:	4b0d      	ldr	r3, [pc, #52]	; (80026a0 <UART_SetConfig+0x2d4>)
 800266c:	fba3 1302 	umull	r1, r3, r3, r2
 8002670:	095b      	lsrs	r3, r3, #5
 8002672:	2164      	movs	r1, #100	; 0x64
 8002674:	fb01 f303 	mul.w	r3, r1, r3
 8002678:	1ad3      	subs	r3, r2, r3
 800267a:	00db      	lsls	r3, r3, #3
 800267c:	3332      	adds	r3, #50	; 0x32
 800267e:	4a08      	ldr	r2, [pc, #32]	; (80026a0 <UART_SetConfig+0x2d4>)
 8002680:	fba2 2303 	umull	r2, r3, r2, r3
 8002684:	095b      	lsrs	r3, r3, #5
 8002686:	f003 0207 	and.w	r2, r3, #7
 800268a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4422      	add	r2, r4
 8002692:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002694:	e105      	b.n	80028a2 <UART_SetConfig+0x4d6>
 8002696:	bf00      	nop
 8002698:	40011000 	.word	0x40011000
 800269c:	40011400 	.word	0x40011400
 80026a0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026a8:	2200      	movs	r2, #0
 80026aa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80026ae:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80026b2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80026b6:	4642      	mov	r2, r8
 80026b8:	464b      	mov	r3, r9
 80026ba:	1891      	adds	r1, r2, r2
 80026bc:	6239      	str	r1, [r7, #32]
 80026be:	415b      	adcs	r3, r3
 80026c0:	627b      	str	r3, [r7, #36]	; 0x24
 80026c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026c6:	4641      	mov	r1, r8
 80026c8:	1854      	adds	r4, r2, r1
 80026ca:	4649      	mov	r1, r9
 80026cc:	eb43 0501 	adc.w	r5, r3, r1
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f04f 0300 	mov.w	r3, #0
 80026d8:	00eb      	lsls	r3, r5, #3
 80026da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026de:	00e2      	lsls	r2, r4, #3
 80026e0:	4614      	mov	r4, r2
 80026e2:	461d      	mov	r5, r3
 80026e4:	4643      	mov	r3, r8
 80026e6:	18e3      	adds	r3, r4, r3
 80026e8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80026ec:	464b      	mov	r3, r9
 80026ee:	eb45 0303 	adc.w	r3, r5, r3
 80026f2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80026f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	2200      	movs	r2, #0
 80026fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002702:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002706:	f04f 0200 	mov.w	r2, #0
 800270a:	f04f 0300 	mov.w	r3, #0
 800270e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002712:	4629      	mov	r1, r5
 8002714:	008b      	lsls	r3, r1, #2
 8002716:	4621      	mov	r1, r4
 8002718:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800271c:	4621      	mov	r1, r4
 800271e:	008a      	lsls	r2, r1, #2
 8002720:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002724:	f7fd fdc4 	bl	80002b0 <__aeabi_uldivmod>
 8002728:	4602      	mov	r2, r0
 800272a:	460b      	mov	r3, r1
 800272c:	4b60      	ldr	r3, [pc, #384]	; (80028b0 <UART_SetConfig+0x4e4>)
 800272e:	fba3 2302 	umull	r2, r3, r3, r2
 8002732:	095b      	lsrs	r3, r3, #5
 8002734:	011c      	lsls	r4, r3, #4
 8002736:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800273a:	2200      	movs	r2, #0
 800273c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002740:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002744:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002748:	4642      	mov	r2, r8
 800274a:	464b      	mov	r3, r9
 800274c:	1891      	adds	r1, r2, r2
 800274e:	61b9      	str	r1, [r7, #24]
 8002750:	415b      	adcs	r3, r3
 8002752:	61fb      	str	r3, [r7, #28]
 8002754:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002758:	4641      	mov	r1, r8
 800275a:	1851      	adds	r1, r2, r1
 800275c:	6139      	str	r1, [r7, #16]
 800275e:	4649      	mov	r1, r9
 8002760:	414b      	adcs	r3, r1
 8002762:	617b      	str	r3, [r7, #20]
 8002764:	f04f 0200 	mov.w	r2, #0
 8002768:	f04f 0300 	mov.w	r3, #0
 800276c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002770:	4659      	mov	r1, fp
 8002772:	00cb      	lsls	r3, r1, #3
 8002774:	4651      	mov	r1, sl
 8002776:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800277a:	4651      	mov	r1, sl
 800277c:	00ca      	lsls	r2, r1, #3
 800277e:	4610      	mov	r0, r2
 8002780:	4619      	mov	r1, r3
 8002782:	4603      	mov	r3, r0
 8002784:	4642      	mov	r2, r8
 8002786:	189b      	adds	r3, r3, r2
 8002788:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800278c:	464b      	mov	r3, r9
 800278e:	460a      	mov	r2, r1
 8002790:	eb42 0303 	adc.w	r3, r2, r3
 8002794:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	2200      	movs	r2, #0
 80027a0:	67bb      	str	r3, [r7, #120]	; 0x78
 80027a2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80027a4:	f04f 0200 	mov.w	r2, #0
 80027a8:	f04f 0300 	mov.w	r3, #0
 80027ac:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80027b0:	4649      	mov	r1, r9
 80027b2:	008b      	lsls	r3, r1, #2
 80027b4:	4641      	mov	r1, r8
 80027b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027ba:	4641      	mov	r1, r8
 80027bc:	008a      	lsls	r2, r1, #2
 80027be:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80027c2:	f7fd fd75 	bl	80002b0 <__aeabi_uldivmod>
 80027c6:	4602      	mov	r2, r0
 80027c8:	460b      	mov	r3, r1
 80027ca:	4b39      	ldr	r3, [pc, #228]	; (80028b0 <UART_SetConfig+0x4e4>)
 80027cc:	fba3 1302 	umull	r1, r3, r3, r2
 80027d0:	095b      	lsrs	r3, r3, #5
 80027d2:	2164      	movs	r1, #100	; 0x64
 80027d4:	fb01 f303 	mul.w	r3, r1, r3
 80027d8:	1ad3      	subs	r3, r2, r3
 80027da:	011b      	lsls	r3, r3, #4
 80027dc:	3332      	adds	r3, #50	; 0x32
 80027de:	4a34      	ldr	r2, [pc, #208]	; (80028b0 <UART_SetConfig+0x4e4>)
 80027e0:	fba2 2303 	umull	r2, r3, r2, r3
 80027e4:	095b      	lsrs	r3, r3, #5
 80027e6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027ea:	441c      	add	r4, r3
 80027ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80027f0:	2200      	movs	r2, #0
 80027f2:	673b      	str	r3, [r7, #112]	; 0x70
 80027f4:	677a      	str	r2, [r7, #116]	; 0x74
 80027f6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80027fa:	4642      	mov	r2, r8
 80027fc:	464b      	mov	r3, r9
 80027fe:	1891      	adds	r1, r2, r2
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	415b      	adcs	r3, r3
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800280a:	4641      	mov	r1, r8
 800280c:	1851      	adds	r1, r2, r1
 800280e:	6039      	str	r1, [r7, #0]
 8002810:	4649      	mov	r1, r9
 8002812:	414b      	adcs	r3, r1
 8002814:	607b      	str	r3, [r7, #4]
 8002816:	f04f 0200 	mov.w	r2, #0
 800281a:	f04f 0300 	mov.w	r3, #0
 800281e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002822:	4659      	mov	r1, fp
 8002824:	00cb      	lsls	r3, r1, #3
 8002826:	4651      	mov	r1, sl
 8002828:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800282c:	4651      	mov	r1, sl
 800282e:	00ca      	lsls	r2, r1, #3
 8002830:	4610      	mov	r0, r2
 8002832:	4619      	mov	r1, r3
 8002834:	4603      	mov	r3, r0
 8002836:	4642      	mov	r2, r8
 8002838:	189b      	adds	r3, r3, r2
 800283a:	66bb      	str	r3, [r7, #104]	; 0x68
 800283c:	464b      	mov	r3, r9
 800283e:	460a      	mov	r2, r1
 8002840:	eb42 0303 	adc.w	r3, r2, r3
 8002844:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002846:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	663b      	str	r3, [r7, #96]	; 0x60
 8002850:	667a      	str	r2, [r7, #100]	; 0x64
 8002852:	f04f 0200 	mov.w	r2, #0
 8002856:	f04f 0300 	mov.w	r3, #0
 800285a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800285e:	4649      	mov	r1, r9
 8002860:	008b      	lsls	r3, r1, #2
 8002862:	4641      	mov	r1, r8
 8002864:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002868:	4641      	mov	r1, r8
 800286a:	008a      	lsls	r2, r1, #2
 800286c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002870:	f7fd fd1e 	bl	80002b0 <__aeabi_uldivmod>
 8002874:	4602      	mov	r2, r0
 8002876:	460b      	mov	r3, r1
 8002878:	4b0d      	ldr	r3, [pc, #52]	; (80028b0 <UART_SetConfig+0x4e4>)
 800287a:	fba3 1302 	umull	r1, r3, r3, r2
 800287e:	095b      	lsrs	r3, r3, #5
 8002880:	2164      	movs	r1, #100	; 0x64
 8002882:	fb01 f303 	mul.w	r3, r1, r3
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	011b      	lsls	r3, r3, #4
 800288a:	3332      	adds	r3, #50	; 0x32
 800288c:	4a08      	ldr	r2, [pc, #32]	; (80028b0 <UART_SetConfig+0x4e4>)
 800288e:	fba2 2303 	umull	r2, r3, r2, r3
 8002892:	095b      	lsrs	r3, r3, #5
 8002894:	f003 020f 	and.w	r2, r3, #15
 8002898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4422      	add	r2, r4
 80028a0:	609a      	str	r2, [r3, #8]
}
 80028a2:	bf00      	nop
 80028a4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80028a8:	46bd      	mov	sp, r7
 80028aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028ae:	bf00      	nop
 80028b0:	51eb851f 	.word	0x51eb851f

080028b4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80028b4:	b580      	push	{r7, lr}
 80028b6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80028b8:	4b05      	ldr	r3, [pc, #20]	; (80028d0 <SysTick_Handler+0x1c>)
 80028ba:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80028bc:	f000 f990 	bl	8002be0 <xTaskGetSchedulerState>
 80028c0:	4603      	mov	r3, r0
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d001      	beq.n	80028ca <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80028c6:	f000 f9f7 	bl	8002cb8 <xPortSysTickHandler>
  }
}
 80028ca:	bf00      	nop
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	e000e010 	.word	0xe000e010

080028d4 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028d4:	b480      	push	{r7}
 80028d6:	b085      	sub	sp, #20
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	68fa      	ldr	r2, [r7, #12]
 80028e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	689a      	ldr	r2, [r3, #8]
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	683a      	ldr	r2, [r7, #0]
 80028f8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	683a      	ldr	r2, [r7, #0]
 80028fe:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	1c5a      	adds	r2, r3, #1
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	601a      	str	r2, [r3, #0]
}
 8002910:	bf00      	nop
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800291c:	b480      	push	{r7}
 800291e:	b085      	sub	sp, #20
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	691b      	ldr	r3, [r3, #16]
 8002928:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	6892      	ldr	r2, [r2, #8]
 8002932:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	6852      	ldr	r2, [r2, #4]
 800293c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	687a      	ldr	r2, [r7, #4]
 8002944:	429a      	cmp	r2, r3
 8002946:	d103      	bne.n	8002950 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2200      	movs	r2, #0
 8002954:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	1e5a      	subs	r2, r3, #1
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
}
 8002964:	4618      	mov	r0, r3
 8002966:	3714      	adds	r7, #20
 8002968:	46bd      	mov	sp, r7
 800296a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800296e:	4770      	bx	lr

08002970 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b086      	sub	sp, #24
 8002974:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002976:	2300      	movs	r3, #0
 8002978:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800297a:	4b4f      	ldr	r3, [pc, #316]	; (8002ab8 <xTaskIncrementTick+0x148>)
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2b00      	cmp	r3, #0
 8002980:	f040 808f 	bne.w	8002aa2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002984:	4b4d      	ldr	r3, [pc, #308]	; (8002abc <xTaskIncrementTick+0x14c>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	3301      	adds	r3, #1
 800298a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800298c:	4a4b      	ldr	r2, [pc, #300]	; (8002abc <xTaskIncrementTick+0x14c>)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	2b00      	cmp	r3, #0
 8002996:	d120      	bne.n	80029da <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8002998:	4b49      	ldr	r3, [pc, #292]	; (8002ac0 <xTaskIncrementTick+0x150>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00a      	beq.n	80029b8 <xTaskIncrementTick+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80029a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029a6:	f383 8811 	msr	BASEPRI, r3
 80029aa:	f3bf 8f6f 	isb	sy
 80029ae:	f3bf 8f4f 	dsb	sy
 80029b2:	603b      	str	r3, [r7, #0]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80029b4:	bf00      	nop
 80029b6:	e7fe      	b.n	80029b6 <xTaskIncrementTick+0x46>
 80029b8:	4b41      	ldr	r3, [pc, #260]	; (8002ac0 <xTaskIncrementTick+0x150>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60fb      	str	r3, [r7, #12]
 80029be:	4b41      	ldr	r3, [pc, #260]	; (8002ac4 <xTaskIncrementTick+0x154>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a3f      	ldr	r2, [pc, #252]	; (8002ac0 <xTaskIncrementTick+0x150>)
 80029c4:	6013      	str	r3, [r2, #0]
 80029c6:	4a3f      	ldr	r2, [pc, #252]	; (8002ac4 <xTaskIncrementTick+0x154>)
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	6013      	str	r3, [r2, #0]
 80029cc:	4b3e      	ldr	r3, [pc, #248]	; (8002ac8 <xTaskIncrementTick+0x158>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	3301      	adds	r3, #1
 80029d2:	4a3d      	ldr	r2, [pc, #244]	; (8002ac8 <xTaskIncrementTick+0x158>)
 80029d4:	6013      	str	r3, [r2, #0]
 80029d6:	f000 f8e3 	bl	8002ba0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80029da:	4b3c      	ldr	r3, [pc, #240]	; (8002acc <xTaskIncrementTick+0x15c>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	693a      	ldr	r2, [r7, #16]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	d349      	bcc.n	8002a78 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029e4:	4b36      	ldr	r3, [pc, #216]	; (8002ac0 <xTaskIncrementTick+0x150>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d104      	bne.n	80029f8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80029ee:	4b37      	ldr	r3, [pc, #220]	; (8002acc <xTaskIncrementTick+0x15c>)
 80029f0:	f04f 32ff 	mov.w	r2, #4294967295
 80029f4:	601a      	str	r2, [r3, #0]
					break;
 80029f6:	e03f      	b.n	8002a78 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80029f8:	4b31      	ldr	r3, [pc, #196]	; (8002ac0 <xTaskIncrementTick+0x150>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002a08:	693a      	ldr	r2, [r7, #16]
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	429a      	cmp	r2, r3
 8002a0e:	d203      	bcs.n	8002a18 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002a10:	4a2e      	ldr	r2, [pc, #184]	; (8002acc <xTaskIncrementTick+0x15c>)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8002a16:	e02f      	b.n	8002a78 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	3304      	adds	r3, #4
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	f7ff ff7d 	bl	800291c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002a22:	68bb      	ldr	r3, [r7, #8]
 8002a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d004      	beq.n	8002a34 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	3318      	adds	r3, #24
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7ff ff74 	bl	800291c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a38:	4b25      	ldr	r3, [pc, #148]	; (8002ad0 <xTaskIncrementTick+0x160>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d903      	bls.n	8002a48 <xTaskIncrementTick+0xd8>
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a44:	4a22      	ldr	r2, [pc, #136]	; (8002ad0 <xTaskIncrementTick+0x160>)
 8002a46:	6013      	str	r3, [r2, #0]
 8002a48:	68bb      	ldr	r3, [r7, #8]
 8002a4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	4a1f      	ldr	r2, [pc, #124]	; (8002ad4 <xTaskIncrementTick+0x164>)
 8002a56:	441a      	add	r2, r3
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	3304      	adds	r3, #4
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	4610      	mov	r0, r2
 8002a60:	f7ff ff38 	bl	80028d4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a68:	4b1b      	ldr	r3, [pc, #108]	; (8002ad8 <xTaskIncrementTick+0x168>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d3b8      	bcc.n	80029e4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8002a72:	2301      	movs	r3, #1
 8002a74:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a76:	e7b5      	b.n	80029e4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002a78:	4b17      	ldr	r3, [pc, #92]	; (8002ad8 <xTaskIncrementTick+0x168>)
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a7e:	4915      	ldr	r1, [pc, #84]	; (8002ad4 <xTaskIncrementTick+0x164>)
 8002a80:	4613      	mov	r3, r2
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	4413      	add	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d901      	bls.n	8002a94 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8002a90:	2301      	movs	r3, #1
 8002a92:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8002a94:	4b11      	ldr	r3, [pc, #68]	; (8002adc <xTaskIncrementTick+0x16c>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d007      	beq.n	8002aac <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8002a9c:	2301      	movs	r3, #1
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	e004      	b.n	8002aac <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8002aa2:	4b0f      	ldr	r3, [pc, #60]	; (8002ae0 <xTaskIncrementTick+0x170>)
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	3301      	adds	r3, #1
 8002aa8:	4a0d      	ldr	r2, [pc, #52]	; (8002ae0 <xTaskIncrementTick+0x170>)
 8002aaa:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8002aac:	697b      	ldr	r3, [r7, #20]
}
 8002aae:	4618      	mov	r0, r3
 8002ab0:	3718      	adds	r7, #24
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	200005a8 	.word	0x200005a8
 8002abc:	2000058c 	.word	0x2000058c
 8002ac0:	20000584 	.word	0x20000584
 8002ac4:	20000588 	.word	0x20000588
 8002ac8:	200005a0 	.word	0x200005a0
 8002acc:	200005a4 	.word	0x200005a4
 8002ad0:	20000590 	.word	0x20000590
 8002ad4:	20000124 	.word	0x20000124
 8002ad8:	20000120 	.word	0x20000120
 8002adc:	2000059c 	.word	0x2000059c
 8002ae0:	20000598 	.word	0x20000598

08002ae4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8002ae4:	b480      	push	{r7}
 8002ae6:	b085      	sub	sp, #20
 8002ae8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002aea:	4b28      	ldr	r3, [pc, #160]	; (8002b8c <vTaskSwitchContext+0xa8>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d003      	beq.n	8002afa <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8002af2:	4b27      	ldr	r3, [pc, #156]	; (8002b90 <vTaskSwitchContext+0xac>)
 8002af4:	2201      	movs	r2, #1
 8002af6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8002af8:	e041      	b.n	8002b7e <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8002afa:	4b25      	ldr	r3, [pc, #148]	; (8002b90 <vTaskSwitchContext+0xac>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002b00:	4b24      	ldr	r3, [pc, #144]	; (8002b94 <vTaskSwitchContext+0xb0>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	60fb      	str	r3, [r7, #12]
 8002b06:	e010      	b.n	8002b2a <vTaskSwitchContext+0x46>
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d10a      	bne.n	8002b24 <vTaskSwitchContext+0x40>
	__asm volatile
 8002b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b12:	f383 8811 	msr	BASEPRI, r3
 8002b16:	f3bf 8f6f 	isb	sy
 8002b1a:	f3bf 8f4f 	dsb	sy
 8002b1e:	607b      	str	r3, [r7, #4]
}
 8002b20:	bf00      	nop
 8002b22:	e7fe      	b.n	8002b22 <vTaskSwitchContext+0x3e>
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	491b      	ldr	r1, [pc, #108]	; (8002b98 <vTaskSwitchContext+0xb4>)
 8002b2c:	68fa      	ldr	r2, [r7, #12]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	009b      	lsls	r3, r3, #2
 8002b36:	440b      	add	r3, r1
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d0e4      	beq.n	8002b08 <vTaskSwitchContext+0x24>
 8002b3e:	68fa      	ldr	r2, [r7, #12]
 8002b40:	4613      	mov	r3, r2
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4413      	add	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4a13      	ldr	r2, [pc, #76]	; (8002b98 <vTaskSwitchContext+0xb4>)
 8002b4a:	4413      	add	r3, r2
 8002b4c:	60bb      	str	r3, [r7, #8]
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	685a      	ldr	r2, [r3, #4]
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	605a      	str	r2, [r3, #4]
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	3308      	adds	r3, #8
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d104      	bne.n	8002b6e <vTaskSwitchContext+0x8a>
 8002b64:	68bb      	ldr	r3, [r7, #8]
 8002b66:	685b      	ldr	r3, [r3, #4]
 8002b68:	685a      	ldr	r2, [r3, #4]
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	605a      	str	r2, [r3, #4]
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	4a09      	ldr	r2, [pc, #36]	; (8002b9c <vTaskSwitchContext+0xb8>)
 8002b76:	6013      	str	r3, [r2, #0]
 8002b78:	4a06      	ldr	r2, [pc, #24]	; (8002b94 <vTaskSwitchContext+0xb0>)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6013      	str	r3, [r2, #0]
}
 8002b7e:	bf00      	nop
 8002b80:	3714      	adds	r7, #20
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr
 8002b8a:	bf00      	nop
 8002b8c:	200005a8 	.word	0x200005a8
 8002b90:	2000059c 	.word	0x2000059c
 8002b94:	20000590 	.word	0x20000590
 8002b98:	20000124 	.word	0x20000124
 8002b9c:	20000120 	.word	0x20000120

08002ba0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002ba0:	b480      	push	{r7}
 8002ba2:	b083      	sub	sp, #12
 8002ba4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002ba6:	4b0c      	ldr	r3, [pc, #48]	; (8002bd8 <prvResetNextTaskUnblockTime+0x38>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d104      	bne.n	8002bba <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8002bb0:	4b0a      	ldr	r3, [pc, #40]	; (8002bdc <prvResetNextTaskUnblockTime+0x3c>)
 8002bb2:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8002bb8:	e008      	b.n	8002bcc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002bba:	4b07      	ldr	r3, [pc, #28]	; (8002bd8 <prvResetNextTaskUnblockTime+0x38>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	4a04      	ldr	r2, [pc, #16]	; (8002bdc <prvResetNextTaskUnblockTime+0x3c>)
 8002bca:	6013      	str	r3, [r2, #0]
}
 8002bcc:	bf00      	nop
 8002bce:	370c      	adds	r7, #12
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	20000584 	.word	0x20000584
 8002bdc:	200005a4 	.word	0x200005a4

08002be0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8002be0:	b480      	push	{r7}
 8002be2:	b083      	sub	sp, #12
 8002be4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8002be6:	4b0b      	ldr	r3, [pc, #44]	; (8002c14 <xTaskGetSchedulerState+0x34>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d102      	bne.n	8002bf4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	e008      	b.n	8002c06 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002bf4:	4b08      	ldr	r3, [pc, #32]	; (8002c18 <xTaskGetSchedulerState+0x38>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d102      	bne.n	8002c02 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8002bfc:	2302      	movs	r3, #2
 8002bfe:	607b      	str	r3, [r7, #4]
 8002c00:	e001      	b.n	8002c06 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8002c02:	2300      	movs	r3, #0
 8002c04:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8002c06:	687b      	ldr	r3, [r7, #4]
	}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr
 8002c14:	20000594 	.word	0x20000594
 8002c18:	200005a8 	.word	0x200005a8
 8002c1c:	00000000 	.word	0x00000000

08002c20 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8002c20:	4b07      	ldr	r3, [pc, #28]	; (8002c40 <pxCurrentTCBConst2>)
 8002c22:	6819      	ldr	r1, [r3, #0]
 8002c24:	6808      	ldr	r0, [r1, #0]
 8002c26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c2a:	f380 8809 	msr	PSP, r0
 8002c2e:	f3bf 8f6f 	isb	sy
 8002c32:	f04f 0000 	mov.w	r0, #0
 8002c36:	f380 8811 	msr	BASEPRI, r0
 8002c3a:	4770      	bx	lr
 8002c3c:	f3af 8000 	nop.w

08002c40 <pxCurrentTCBConst2>:
 8002c40:	20000120 	.word	0x20000120
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8002c44:	bf00      	nop
 8002c46:	bf00      	nop
	...

08002c50 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8002c50:	f3ef 8009 	mrs	r0, PSP
 8002c54:	f3bf 8f6f 	isb	sy
 8002c58:	4b15      	ldr	r3, [pc, #84]	; (8002cb0 <pxCurrentTCBConst>)
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	f01e 0f10 	tst.w	lr, #16
 8002c60:	bf08      	it	eq
 8002c62:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002c66:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c6a:	6010      	str	r0, [r2, #0]
 8002c6c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002c70:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002c74:	f380 8811 	msr	BASEPRI, r0
 8002c78:	f3bf 8f4f 	dsb	sy
 8002c7c:	f3bf 8f6f 	isb	sy
 8002c80:	f7ff ff30 	bl	8002ae4 <vTaskSwitchContext>
 8002c84:	f04f 0000 	mov.w	r0, #0
 8002c88:	f380 8811 	msr	BASEPRI, r0
 8002c8c:	bc09      	pop	{r0, r3}
 8002c8e:	6819      	ldr	r1, [r3, #0]
 8002c90:	6808      	ldr	r0, [r1, #0]
 8002c92:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c96:	f01e 0f10 	tst.w	lr, #16
 8002c9a:	bf08      	it	eq
 8002c9c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002ca0:	f380 8809 	msr	PSP, r0
 8002ca4:	f3bf 8f6f 	isb	sy
 8002ca8:	4770      	bx	lr
 8002caa:	bf00      	nop
 8002cac:	f3af 8000 	nop.w

08002cb0 <pxCurrentTCBConst>:
 8002cb0:	20000120 	.word	0x20000120
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8002cb4:	bf00      	nop
 8002cb6:	bf00      	nop

08002cb8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b082      	sub	sp, #8
 8002cbc:	af00      	add	r7, sp, #0
	__asm volatile
 8002cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc2:	f383 8811 	msr	BASEPRI, r3
 8002cc6:	f3bf 8f6f 	isb	sy
 8002cca:	f3bf 8f4f 	dsb	sy
 8002cce:	607b      	str	r3, [r7, #4]
}
 8002cd0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8002cd2:	f7ff fe4d 	bl	8002970 <xTaskIncrementTick>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d003      	beq.n	8002ce4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002cdc:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <xPortSysTickHandler+0x40>)
 8002cde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8002cee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	e000ed04 	.word	0xe000ed04

08002cfc <__errno>:
 8002cfc:	4b01      	ldr	r3, [pc, #4]	; (8002d04 <__errno+0x8>)
 8002cfe:	6818      	ldr	r0, [r3, #0]
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	2000000c 	.word	0x2000000c

08002d08 <__libc_init_array>:
 8002d08:	b570      	push	{r4, r5, r6, lr}
 8002d0a:	4d0d      	ldr	r5, [pc, #52]	; (8002d40 <__libc_init_array+0x38>)
 8002d0c:	4c0d      	ldr	r4, [pc, #52]	; (8002d44 <__libc_init_array+0x3c>)
 8002d0e:	1b64      	subs	r4, r4, r5
 8002d10:	10a4      	asrs	r4, r4, #2
 8002d12:	2600      	movs	r6, #0
 8002d14:	42a6      	cmp	r6, r4
 8002d16:	d109      	bne.n	8002d2c <__libc_init_array+0x24>
 8002d18:	4d0b      	ldr	r5, [pc, #44]	; (8002d48 <__libc_init_array+0x40>)
 8002d1a:	4c0c      	ldr	r4, [pc, #48]	; (8002d4c <__libc_init_array+0x44>)
 8002d1c:	f000 ffae 	bl	8003c7c <_init>
 8002d20:	1b64      	subs	r4, r4, r5
 8002d22:	10a4      	asrs	r4, r4, #2
 8002d24:	2600      	movs	r6, #0
 8002d26:	42a6      	cmp	r6, r4
 8002d28:	d105      	bne.n	8002d36 <__libc_init_array+0x2e>
 8002d2a:	bd70      	pop	{r4, r5, r6, pc}
 8002d2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d30:	4798      	blx	r3
 8002d32:	3601      	adds	r6, #1
 8002d34:	e7ee      	b.n	8002d14 <__libc_init_array+0xc>
 8002d36:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d3a:	4798      	blx	r3
 8002d3c:	3601      	adds	r6, #1
 8002d3e:	e7f2      	b.n	8002d26 <__libc_init_array+0x1e>
 8002d40:	08003d5c 	.word	0x08003d5c
 8002d44:	08003d5c 	.word	0x08003d5c
 8002d48:	08003d5c 	.word	0x08003d5c
 8002d4c:	08003d60 	.word	0x08003d60

08002d50 <memset>:
 8002d50:	4402      	add	r2, r0
 8002d52:	4603      	mov	r3, r0
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d100      	bne.n	8002d5a <memset+0xa>
 8002d58:	4770      	bx	lr
 8002d5a:	f803 1b01 	strb.w	r1, [r3], #1
 8002d5e:	e7f9      	b.n	8002d54 <memset+0x4>

08002d60 <iprintf>:
 8002d60:	b40f      	push	{r0, r1, r2, r3}
 8002d62:	4b0a      	ldr	r3, [pc, #40]	; (8002d8c <iprintf+0x2c>)
 8002d64:	b513      	push	{r0, r1, r4, lr}
 8002d66:	681c      	ldr	r4, [r3, #0]
 8002d68:	b124      	cbz	r4, 8002d74 <iprintf+0x14>
 8002d6a:	69a3      	ldr	r3, [r4, #24]
 8002d6c:	b913      	cbnz	r3, 8002d74 <iprintf+0x14>
 8002d6e:	4620      	mov	r0, r4
 8002d70:	f000 f866 	bl	8002e40 <__sinit>
 8002d74:	ab05      	add	r3, sp, #20
 8002d76:	9a04      	ldr	r2, [sp, #16]
 8002d78:	68a1      	ldr	r1, [r4, #8]
 8002d7a:	9301      	str	r3, [sp, #4]
 8002d7c:	4620      	mov	r0, r4
 8002d7e:	f000 f9bd 	bl	80030fc <_vfiprintf_r>
 8002d82:	b002      	add	sp, #8
 8002d84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002d88:	b004      	add	sp, #16
 8002d8a:	4770      	bx	lr
 8002d8c:	2000000c 	.word	0x2000000c

08002d90 <std>:
 8002d90:	2300      	movs	r3, #0
 8002d92:	b510      	push	{r4, lr}
 8002d94:	4604      	mov	r4, r0
 8002d96:	e9c0 3300 	strd	r3, r3, [r0]
 8002d9a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002d9e:	6083      	str	r3, [r0, #8]
 8002da0:	8181      	strh	r1, [r0, #12]
 8002da2:	6643      	str	r3, [r0, #100]	; 0x64
 8002da4:	81c2      	strh	r2, [r0, #14]
 8002da6:	6183      	str	r3, [r0, #24]
 8002da8:	4619      	mov	r1, r3
 8002daa:	2208      	movs	r2, #8
 8002dac:	305c      	adds	r0, #92	; 0x5c
 8002dae:	f7ff ffcf 	bl	8002d50 <memset>
 8002db2:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <std+0x38>)
 8002db4:	6263      	str	r3, [r4, #36]	; 0x24
 8002db6:	4b05      	ldr	r3, [pc, #20]	; (8002dcc <std+0x3c>)
 8002db8:	62a3      	str	r3, [r4, #40]	; 0x28
 8002dba:	4b05      	ldr	r3, [pc, #20]	; (8002dd0 <std+0x40>)
 8002dbc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002dbe:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <std+0x44>)
 8002dc0:	6224      	str	r4, [r4, #32]
 8002dc2:	6323      	str	r3, [r4, #48]	; 0x30
 8002dc4:	bd10      	pop	{r4, pc}
 8002dc6:	bf00      	nop
 8002dc8:	080036a5 	.word	0x080036a5
 8002dcc:	080036c7 	.word	0x080036c7
 8002dd0:	080036ff 	.word	0x080036ff
 8002dd4:	08003723 	.word	0x08003723

08002dd8 <_cleanup_r>:
 8002dd8:	4901      	ldr	r1, [pc, #4]	; (8002de0 <_cleanup_r+0x8>)
 8002dda:	f000 b8af 	b.w	8002f3c <_fwalk_reent>
 8002dde:	bf00      	nop
 8002de0:	080039fd 	.word	0x080039fd

08002de4 <__sfmoreglue>:
 8002de4:	b570      	push	{r4, r5, r6, lr}
 8002de6:	2268      	movs	r2, #104	; 0x68
 8002de8:	1e4d      	subs	r5, r1, #1
 8002dea:	4355      	muls	r5, r2
 8002dec:	460e      	mov	r6, r1
 8002dee:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002df2:	f000 f8e5 	bl	8002fc0 <_malloc_r>
 8002df6:	4604      	mov	r4, r0
 8002df8:	b140      	cbz	r0, 8002e0c <__sfmoreglue+0x28>
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	e9c0 1600 	strd	r1, r6, [r0]
 8002e00:	300c      	adds	r0, #12
 8002e02:	60a0      	str	r0, [r4, #8]
 8002e04:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e08:	f7ff ffa2 	bl	8002d50 <memset>
 8002e0c:	4620      	mov	r0, r4
 8002e0e:	bd70      	pop	{r4, r5, r6, pc}

08002e10 <__sfp_lock_acquire>:
 8002e10:	4801      	ldr	r0, [pc, #4]	; (8002e18 <__sfp_lock_acquire+0x8>)
 8002e12:	f000 b8b3 	b.w	8002f7c <__retarget_lock_acquire_recursive>
 8002e16:	bf00      	nop
 8002e18:	200005ad 	.word	0x200005ad

08002e1c <__sfp_lock_release>:
 8002e1c:	4801      	ldr	r0, [pc, #4]	; (8002e24 <__sfp_lock_release+0x8>)
 8002e1e:	f000 b8ae 	b.w	8002f7e <__retarget_lock_release_recursive>
 8002e22:	bf00      	nop
 8002e24:	200005ad 	.word	0x200005ad

08002e28 <__sinit_lock_acquire>:
 8002e28:	4801      	ldr	r0, [pc, #4]	; (8002e30 <__sinit_lock_acquire+0x8>)
 8002e2a:	f000 b8a7 	b.w	8002f7c <__retarget_lock_acquire_recursive>
 8002e2e:	bf00      	nop
 8002e30:	200005ae 	.word	0x200005ae

08002e34 <__sinit_lock_release>:
 8002e34:	4801      	ldr	r0, [pc, #4]	; (8002e3c <__sinit_lock_release+0x8>)
 8002e36:	f000 b8a2 	b.w	8002f7e <__retarget_lock_release_recursive>
 8002e3a:	bf00      	nop
 8002e3c:	200005ae 	.word	0x200005ae

08002e40 <__sinit>:
 8002e40:	b510      	push	{r4, lr}
 8002e42:	4604      	mov	r4, r0
 8002e44:	f7ff fff0 	bl	8002e28 <__sinit_lock_acquire>
 8002e48:	69a3      	ldr	r3, [r4, #24]
 8002e4a:	b11b      	cbz	r3, 8002e54 <__sinit+0x14>
 8002e4c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002e50:	f7ff bff0 	b.w	8002e34 <__sinit_lock_release>
 8002e54:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002e58:	6523      	str	r3, [r4, #80]	; 0x50
 8002e5a:	4b13      	ldr	r3, [pc, #76]	; (8002ea8 <__sinit+0x68>)
 8002e5c:	4a13      	ldr	r2, [pc, #76]	; (8002eac <__sinit+0x6c>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	62a2      	str	r2, [r4, #40]	; 0x28
 8002e62:	42a3      	cmp	r3, r4
 8002e64:	bf04      	itt	eq
 8002e66:	2301      	moveq	r3, #1
 8002e68:	61a3      	streq	r3, [r4, #24]
 8002e6a:	4620      	mov	r0, r4
 8002e6c:	f000 f820 	bl	8002eb0 <__sfp>
 8002e70:	6060      	str	r0, [r4, #4]
 8002e72:	4620      	mov	r0, r4
 8002e74:	f000 f81c 	bl	8002eb0 <__sfp>
 8002e78:	60a0      	str	r0, [r4, #8]
 8002e7a:	4620      	mov	r0, r4
 8002e7c:	f000 f818 	bl	8002eb0 <__sfp>
 8002e80:	2200      	movs	r2, #0
 8002e82:	60e0      	str	r0, [r4, #12]
 8002e84:	2104      	movs	r1, #4
 8002e86:	6860      	ldr	r0, [r4, #4]
 8002e88:	f7ff ff82 	bl	8002d90 <std>
 8002e8c:	68a0      	ldr	r0, [r4, #8]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	2109      	movs	r1, #9
 8002e92:	f7ff ff7d 	bl	8002d90 <std>
 8002e96:	68e0      	ldr	r0, [r4, #12]
 8002e98:	2202      	movs	r2, #2
 8002e9a:	2112      	movs	r1, #18
 8002e9c:	f7ff ff78 	bl	8002d90 <std>
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	61a3      	str	r3, [r4, #24]
 8002ea4:	e7d2      	b.n	8002e4c <__sinit+0xc>
 8002ea6:	bf00      	nop
 8002ea8:	08003cbc 	.word	0x08003cbc
 8002eac:	08002dd9 	.word	0x08002dd9

08002eb0 <__sfp>:
 8002eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eb2:	4607      	mov	r7, r0
 8002eb4:	f7ff ffac 	bl	8002e10 <__sfp_lock_acquire>
 8002eb8:	4b1e      	ldr	r3, [pc, #120]	; (8002f34 <__sfp+0x84>)
 8002eba:	681e      	ldr	r6, [r3, #0]
 8002ebc:	69b3      	ldr	r3, [r6, #24]
 8002ebe:	b913      	cbnz	r3, 8002ec6 <__sfp+0x16>
 8002ec0:	4630      	mov	r0, r6
 8002ec2:	f7ff ffbd 	bl	8002e40 <__sinit>
 8002ec6:	3648      	adds	r6, #72	; 0x48
 8002ec8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002ecc:	3b01      	subs	r3, #1
 8002ece:	d503      	bpl.n	8002ed8 <__sfp+0x28>
 8002ed0:	6833      	ldr	r3, [r6, #0]
 8002ed2:	b30b      	cbz	r3, 8002f18 <__sfp+0x68>
 8002ed4:	6836      	ldr	r6, [r6, #0]
 8002ed6:	e7f7      	b.n	8002ec8 <__sfp+0x18>
 8002ed8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002edc:	b9d5      	cbnz	r5, 8002f14 <__sfp+0x64>
 8002ede:	4b16      	ldr	r3, [pc, #88]	; (8002f38 <__sfp+0x88>)
 8002ee0:	60e3      	str	r3, [r4, #12]
 8002ee2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002ee6:	6665      	str	r5, [r4, #100]	; 0x64
 8002ee8:	f000 f847 	bl	8002f7a <__retarget_lock_init_recursive>
 8002eec:	f7ff ff96 	bl	8002e1c <__sfp_lock_release>
 8002ef0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002ef4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002ef8:	6025      	str	r5, [r4, #0]
 8002efa:	61a5      	str	r5, [r4, #24]
 8002efc:	2208      	movs	r2, #8
 8002efe:	4629      	mov	r1, r5
 8002f00:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002f04:	f7ff ff24 	bl	8002d50 <memset>
 8002f08:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002f0c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002f10:	4620      	mov	r0, r4
 8002f12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f14:	3468      	adds	r4, #104	; 0x68
 8002f16:	e7d9      	b.n	8002ecc <__sfp+0x1c>
 8002f18:	2104      	movs	r1, #4
 8002f1a:	4638      	mov	r0, r7
 8002f1c:	f7ff ff62 	bl	8002de4 <__sfmoreglue>
 8002f20:	4604      	mov	r4, r0
 8002f22:	6030      	str	r0, [r6, #0]
 8002f24:	2800      	cmp	r0, #0
 8002f26:	d1d5      	bne.n	8002ed4 <__sfp+0x24>
 8002f28:	f7ff ff78 	bl	8002e1c <__sfp_lock_release>
 8002f2c:	230c      	movs	r3, #12
 8002f2e:	603b      	str	r3, [r7, #0]
 8002f30:	e7ee      	b.n	8002f10 <__sfp+0x60>
 8002f32:	bf00      	nop
 8002f34:	08003cbc 	.word	0x08003cbc
 8002f38:	ffff0001 	.word	0xffff0001

08002f3c <_fwalk_reent>:
 8002f3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002f40:	4606      	mov	r6, r0
 8002f42:	4688      	mov	r8, r1
 8002f44:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002f48:	2700      	movs	r7, #0
 8002f4a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002f4e:	f1b9 0901 	subs.w	r9, r9, #1
 8002f52:	d505      	bpl.n	8002f60 <_fwalk_reent+0x24>
 8002f54:	6824      	ldr	r4, [r4, #0]
 8002f56:	2c00      	cmp	r4, #0
 8002f58:	d1f7      	bne.n	8002f4a <_fwalk_reent+0xe>
 8002f5a:	4638      	mov	r0, r7
 8002f5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f60:	89ab      	ldrh	r3, [r5, #12]
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d907      	bls.n	8002f76 <_fwalk_reent+0x3a>
 8002f66:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	d003      	beq.n	8002f76 <_fwalk_reent+0x3a>
 8002f6e:	4629      	mov	r1, r5
 8002f70:	4630      	mov	r0, r6
 8002f72:	47c0      	blx	r8
 8002f74:	4307      	orrs	r7, r0
 8002f76:	3568      	adds	r5, #104	; 0x68
 8002f78:	e7e9      	b.n	8002f4e <_fwalk_reent+0x12>

08002f7a <__retarget_lock_init_recursive>:
 8002f7a:	4770      	bx	lr

08002f7c <__retarget_lock_acquire_recursive>:
 8002f7c:	4770      	bx	lr

08002f7e <__retarget_lock_release_recursive>:
 8002f7e:	4770      	bx	lr

08002f80 <sbrk_aligned>:
 8002f80:	b570      	push	{r4, r5, r6, lr}
 8002f82:	4e0e      	ldr	r6, [pc, #56]	; (8002fbc <sbrk_aligned+0x3c>)
 8002f84:	460c      	mov	r4, r1
 8002f86:	6831      	ldr	r1, [r6, #0]
 8002f88:	4605      	mov	r5, r0
 8002f8a:	b911      	cbnz	r1, 8002f92 <sbrk_aligned+0x12>
 8002f8c:	f000 fb7a 	bl	8003684 <_sbrk_r>
 8002f90:	6030      	str	r0, [r6, #0]
 8002f92:	4621      	mov	r1, r4
 8002f94:	4628      	mov	r0, r5
 8002f96:	f000 fb75 	bl	8003684 <_sbrk_r>
 8002f9a:	1c43      	adds	r3, r0, #1
 8002f9c:	d00a      	beq.n	8002fb4 <sbrk_aligned+0x34>
 8002f9e:	1cc4      	adds	r4, r0, #3
 8002fa0:	f024 0403 	bic.w	r4, r4, #3
 8002fa4:	42a0      	cmp	r0, r4
 8002fa6:	d007      	beq.n	8002fb8 <sbrk_aligned+0x38>
 8002fa8:	1a21      	subs	r1, r4, r0
 8002faa:	4628      	mov	r0, r5
 8002fac:	f000 fb6a 	bl	8003684 <_sbrk_r>
 8002fb0:	3001      	adds	r0, #1
 8002fb2:	d101      	bne.n	8002fb8 <sbrk_aligned+0x38>
 8002fb4:	f04f 34ff 	mov.w	r4, #4294967295
 8002fb8:	4620      	mov	r0, r4
 8002fba:	bd70      	pop	{r4, r5, r6, pc}
 8002fbc:	200005b4 	.word	0x200005b4

08002fc0 <_malloc_r>:
 8002fc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fc4:	1ccd      	adds	r5, r1, #3
 8002fc6:	f025 0503 	bic.w	r5, r5, #3
 8002fca:	3508      	adds	r5, #8
 8002fcc:	2d0c      	cmp	r5, #12
 8002fce:	bf38      	it	cc
 8002fd0:	250c      	movcc	r5, #12
 8002fd2:	2d00      	cmp	r5, #0
 8002fd4:	4607      	mov	r7, r0
 8002fd6:	db01      	blt.n	8002fdc <_malloc_r+0x1c>
 8002fd8:	42a9      	cmp	r1, r5
 8002fda:	d905      	bls.n	8002fe8 <_malloc_r+0x28>
 8002fdc:	230c      	movs	r3, #12
 8002fde:	603b      	str	r3, [r7, #0]
 8002fe0:	2600      	movs	r6, #0
 8002fe2:	4630      	mov	r0, r6
 8002fe4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002fe8:	4e2e      	ldr	r6, [pc, #184]	; (80030a4 <_malloc_r+0xe4>)
 8002fea:	f000 fdbb 	bl	8003b64 <__malloc_lock>
 8002fee:	6833      	ldr	r3, [r6, #0]
 8002ff0:	461c      	mov	r4, r3
 8002ff2:	bb34      	cbnz	r4, 8003042 <_malloc_r+0x82>
 8002ff4:	4629      	mov	r1, r5
 8002ff6:	4638      	mov	r0, r7
 8002ff8:	f7ff ffc2 	bl	8002f80 <sbrk_aligned>
 8002ffc:	1c43      	adds	r3, r0, #1
 8002ffe:	4604      	mov	r4, r0
 8003000:	d14d      	bne.n	800309e <_malloc_r+0xde>
 8003002:	6834      	ldr	r4, [r6, #0]
 8003004:	4626      	mov	r6, r4
 8003006:	2e00      	cmp	r6, #0
 8003008:	d140      	bne.n	800308c <_malloc_r+0xcc>
 800300a:	6823      	ldr	r3, [r4, #0]
 800300c:	4631      	mov	r1, r6
 800300e:	4638      	mov	r0, r7
 8003010:	eb04 0803 	add.w	r8, r4, r3
 8003014:	f000 fb36 	bl	8003684 <_sbrk_r>
 8003018:	4580      	cmp	r8, r0
 800301a:	d13a      	bne.n	8003092 <_malloc_r+0xd2>
 800301c:	6821      	ldr	r1, [r4, #0]
 800301e:	3503      	adds	r5, #3
 8003020:	1a6d      	subs	r5, r5, r1
 8003022:	f025 0503 	bic.w	r5, r5, #3
 8003026:	3508      	adds	r5, #8
 8003028:	2d0c      	cmp	r5, #12
 800302a:	bf38      	it	cc
 800302c:	250c      	movcc	r5, #12
 800302e:	4629      	mov	r1, r5
 8003030:	4638      	mov	r0, r7
 8003032:	f7ff ffa5 	bl	8002f80 <sbrk_aligned>
 8003036:	3001      	adds	r0, #1
 8003038:	d02b      	beq.n	8003092 <_malloc_r+0xd2>
 800303a:	6823      	ldr	r3, [r4, #0]
 800303c:	442b      	add	r3, r5
 800303e:	6023      	str	r3, [r4, #0]
 8003040:	e00e      	b.n	8003060 <_malloc_r+0xa0>
 8003042:	6822      	ldr	r2, [r4, #0]
 8003044:	1b52      	subs	r2, r2, r5
 8003046:	d41e      	bmi.n	8003086 <_malloc_r+0xc6>
 8003048:	2a0b      	cmp	r2, #11
 800304a:	d916      	bls.n	800307a <_malloc_r+0xba>
 800304c:	1961      	adds	r1, r4, r5
 800304e:	42a3      	cmp	r3, r4
 8003050:	6025      	str	r5, [r4, #0]
 8003052:	bf18      	it	ne
 8003054:	6059      	strne	r1, [r3, #4]
 8003056:	6863      	ldr	r3, [r4, #4]
 8003058:	bf08      	it	eq
 800305a:	6031      	streq	r1, [r6, #0]
 800305c:	5162      	str	r2, [r4, r5]
 800305e:	604b      	str	r3, [r1, #4]
 8003060:	4638      	mov	r0, r7
 8003062:	f104 060b 	add.w	r6, r4, #11
 8003066:	f000 fd83 	bl	8003b70 <__malloc_unlock>
 800306a:	f026 0607 	bic.w	r6, r6, #7
 800306e:	1d23      	adds	r3, r4, #4
 8003070:	1af2      	subs	r2, r6, r3
 8003072:	d0b6      	beq.n	8002fe2 <_malloc_r+0x22>
 8003074:	1b9b      	subs	r3, r3, r6
 8003076:	50a3      	str	r3, [r4, r2]
 8003078:	e7b3      	b.n	8002fe2 <_malloc_r+0x22>
 800307a:	6862      	ldr	r2, [r4, #4]
 800307c:	42a3      	cmp	r3, r4
 800307e:	bf0c      	ite	eq
 8003080:	6032      	streq	r2, [r6, #0]
 8003082:	605a      	strne	r2, [r3, #4]
 8003084:	e7ec      	b.n	8003060 <_malloc_r+0xa0>
 8003086:	4623      	mov	r3, r4
 8003088:	6864      	ldr	r4, [r4, #4]
 800308a:	e7b2      	b.n	8002ff2 <_malloc_r+0x32>
 800308c:	4634      	mov	r4, r6
 800308e:	6876      	ldr	r6, [r6, #4]
 8003090:	e7b9      	b.n	8003006 <_malloc_r+0x46>
 8003092:	230c      	movs	r3, #12
 8003094:	603b      	str	r3, [r7, #0]
 8003096:	4638      	mov	r0, r7
 8003098:	f000 fd6a 	bl	8003b70 <__malloc_unlock>
 800309c:	e7a1      	b.n	8002fe2 <_malloc_r+0x22>
 800309e:	6025      	str	r5, [r4, #0]
 80030a0:	e7de      	b.n	8003060 <_malloc_r+0xa0>
 80030a2:	bf00      	nop
 80030a4:	200005b0 	.word	0x200005b0

080030a8 <__sfputc_r>:
 80030a8:	6893      	ldr	r3, [r2, #8]
 80030aa:	3b01      	subs	r3, #1
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	b410      	push	{r4}
 80030b0:	6093      	str	r3, [r2, #8]
 80030b2:	da08      	bge.n	80030c6 <__sfputc_r+0x1e>
 80030b4:	6994      	ldr	r4, [r2, #24]
 80030b6:	42a3      	cmp	r3, r4
 80030b8:	db01      	blt.n	80030be <__sfputc_r+0x16>
 80030ba:	290a      	cmp	r1, #10
 80030bc:	d103      	bne.n	80030c6 <__sfputc_r+0x1e>
 80030be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030c2:	f000 bb33 	b.w	800372c <__swbuf_r>
 80030c6:	6813      	ldr	r3, [r2, #0]
 80030c8:	1c58      	adds	r0, r3, #1
 80030ca:	6010      	str	r0, [r2, #0]
 80030cc:	7019      	strb	r1, [r3, #0]
 80030ce:	4608      	mov	r0, r1
 80030d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030d4:	4770      	bx	lr

080030d6 <__sfputs_r>:
 80030d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80030d8:	4606      	mov	r6, r0
 80030da:	460f      	mov	r7, r1
 80030dc:	4614      	mov	r4, r2
 80030de:	18d5      	adds	r5, r2, r3
 80030e0:	42ac      	cmp	r4, r5
 80030e2:	d101      	bne.n	80030e8 <__sfputs_r+0x12>
 80030e4:	2000      	movs	r0, #0
 80030e6:	e007      	b.n	80030f8 <__sfputs_r+0x22>
 80030e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80030ec:	463a      	mov	r2, r7
 80030ee:	4630      	mov	r0, r6
 80030f0:	f7ff ffda 	bl	80030a8 <__sfputc_r>
 80030f4:	1c43      	adds	r3, r0, #1
 80030f6:	d1f3      	bne.n	80030e0 <__sfputs_r+0xa>
 80030f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080030fc <_vfiprintf_r>:
 80030fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003100:	460d      	mov	r5, r1
 8003102:	b09d      	sub	sp, #116	; 0x74
 8003104:	4614      	mov	r4, r2
 8003106:	4698      	mov	r8, r3
 8003108:	4606      	mov	r6, r0
 800310a:	b118      	cbz	r0, 8003114 <_vfiprintf_r+0x18>
 800310c:	6983      	ldr	r3, [r0, #24]
 800310e:	b90b      	cbnz	r3, 8003114 <_vfiprintf_r+0x18>
 8003110:	f7ff fe96 	bl	8002e40 <__sinit>
 8003114:	4b89      	ldr	r3, [pc, #548]	; (800333c <_vfiprintf_r+0x240>)
 8003116:	429d      	cmp	r5, r3
 8003118:	d11b      	bne.n	8003152 <_vfiprintf_r+0x56>
 800311a:	6875      	ldr	r5, [r6, #4]
 800311c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800311e:	07d9      	lsls	r1, r3, #31
 8003120:	d405      	bmi.n	800312e <_vfiprintf_r+0x32>
 8003122:	89ab      	ldrh	r3, [r5, #12]
 8003124:	059a      	lsls	r2, r3, #22
 8003126:	d402      	bmi.n	800312e <_vfiprintf_r+0x32>
 8003128:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800312a:	f7ff ff27 	bl	8002f7c <__retarget_lock_acquire_recursive>
 800312e:	89ab      	ldrh	r3, [r5, #12]
 8003130:	071b      	lsls	r3, r3, #28
 8003132:	d501      	bpl.n	8003138 <_vfiprintf_r+0x3c>
 8003134:	692b      	ldr	r3, [r5, #16]
 8003136:	b9eb      	cbnz	r3, 8003174 <_vfiprintf_r+0x78>
 8003138:	4629      	mov	r1, r5
 800313a:	4630      	mov	r0, r6
 800313c:	f000 fb5a 	bl	80037f4 <__swsetup_r>
 8003140:	b1c0      	cbz	r0, 8003174 <_vfiprintf_r+0x78>
 8003142:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003144:	07dc      	lsls	r4, r3, #31
 8003146:	d50e      	bpl.n	8003166 <_vfiprintf_r+0x6a>
 8003148:	f04f 30ff 	mov.w	r0, #4294967295
 800314c:	b01d      	add	sp, #116	; 0x74
 800314e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003152:	4b7b      	ldr	r3, [pc, #492]	; (8003340 <_vfiprintf_r+0x244>)
 8003154:	429d      	cmp	r5, r3
 8003156:	d101      	bne.n	800315c <_vfiprintf_r+0x60>
 8003158:	68b5      	ldr	r5, [r6, #8]
 800315a:	e7df      	b.n	800311c <_vfiprintf_r+0x20>
 800315c:	4b79      	ldr	r3, [pc, #484]	; (8003344 <_vfiprintf_r+0x248>)
 800315e:	429d      	cmp	r5, r3
 8003160:	bf08      	it	eq
 8003162:	68f5      	ldreq	r5, [r6, #12]
 8003164:	e7da      	b.n	800311c <_vfiprintf_r+0x20>
 8003166:	89ab      	ldrh	r3, [r5, #12]
 8003168:	0598      	lsls	r0, r3, #22
 800316a:	d4ed      	bmi.n	8003148 <_vfiprintf_r+0x4c>
 800316c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800316e:	f7ff ff06 	bl	8002f7e <__retarget_lock_release_recursive>
 8003172:	e7e9      	b.n	8003148 <_vfiprintf_r+0x4c>
 8003174:	2300      	movs	r3, #0
 8003176:	9309      	str	r3, [sp, #36]	; 0x24
 8003178:	2320      	movs	r3, #32
 800317a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800317e:	f8cd 800c 	str.w	r8, [sp, #12]
 8003182:	2330      	movs	r3, #48	; 0x30
 8003184:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003348 <_vfiprintf_r+0x24c>
 8003188:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800318c:	f04f 0901 	mov.w	r9, #1
 8003190:	4623      	mov	r3, r4
 8003192:	469a      	mov	sl, r3
 8003194:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003198:	b10a      	cbz	r2, 800319e <_vfiprintf_r+0xa2>
 800319a:	2a25      	cmp	r2, #37	; 0x25
 800319c:	d1f9      	bne.n	8003192 <_vfiprintf_r+0x96>
 800319e:	ebba 0b04 	subs.w	fp, sl, r4
 80031a2:	d00b      	beq.n	80031bc <_vfiprintf_r+0xc0>
 80031a4:	465b      	mov	r3, fp
 80031a6:	4622      	mov	r2, r4
 80031a8:	4629      	mov	r1, r5
 80031aa:	4630      	mov	r0, r6
 80031ac:	f7ff ff93 	bl	80030d6 <__sfputs_r>
 80031b0:	3001      	adds	r0, #1
 80031b2:	f000 80aa 	beq.w	800330a <_vfiprintf_r+0x20e>
 80031b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80031b8:	445a      	add	r2, fp
 80031ba:	9209      	str	r2, [sp, #36]	; 0x24
 80031bc:	f89a 3000 	ldrb.w	r3, [sl]
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	f000 80a2 	beq.w	800330a <_vfiprintf_r+0x20e>
 80031c6:	2300      	movs	r3, #0
 80031c8:	f04f 32ff 	mov.w	r2, #4294967295
 80031cc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80031d0:	f10a 0a01 	add.w	sl, sl, #1
 80031d4:	9304      	str	r3, [sp, #16]
 80031d6:	9307      	str	r3, [sp, #28]
 80031d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80031dc:	931a      	str	r3, [sp, #104]	; 0x68
 80031de:	4654      	mov	r4, sl
 80031e0:	2205      	movs	r2, #5
 80031e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80031e6:	4858      	ldr	r0, [pc, #352]	; (8003348 <_vfiprintf_r+0x24c>)
 80031e8:	f7fd f812 	bl	8000210 <memchr>
 80031ec:	9a04      	ldr	r2, [sp, #16]
 80031ee:	b9d8      	cbnz	r0, 8003228 <_vfiprintf_r+0x12c>
 80031f0:	06d1      	lsls	r1, r2, #27
 80031f2:	bf44      	itt	mi
 80031f4:	2320      	movmi	r3, #32
 80031f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80031fa:	0713      	lsls	r3, r2, #28
 80031fc:	bf44      	itt	mi
 80031fe:	232b      	movmi	r3, #43	; 0x2b
 8003200:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003204:	f89a 3000 	ldrb.w	r3, [sl]
 8003208:	2b2a      	cmp	r3, #42	; 0x2a
 800320a:	d015      	beq.n	8003238 <_vfiprintf_r+0x13c>
 800320c:	9a07      	ldr	r2, [sp, #28]
 800320e:	4654      	mov	r4, sl
 8003210:	2000      	movs	r0, #0
 8003212:	f04f 0c0a 	mov.w	ip, #10
 8003216:	4621      	mov	r1, r4
 8003218:	f811 3b01 	ldrb.w	r3, [r1], #1
 800321c:	3b30      	subs	r3, #48	; 0x30
 800321e:	2b09      	cmp	r3, #9
 8003220:	d94e      	bls.n	80032c0 <_vfiprintf_r+0x1c4>
 8003222:	b1b0      	cbz	r0, 8003252 <_vfiprintf_r+0x156>
 8003224:	9207      	str	r2, [sp, #28]
 8003226:	e014      	b.n	8003252 <_vfiprintf_r+0x156>
 8003228:	eba0 0308 	sub.w	r3, r0, r8
 800322c:	fa09 f303 	lsl.w	r3, r9, r3
 8003230:	4313      	orrs	r3, r2
 8003232:	9304      	str	r3, [sp, #16]
 8003234:	46a2      	mov	sl, r4
 8003236:	e7d2      	b.n	80031de <_vfiprintf_r+0xe2>
 8003238:	9b03      	ldr	r3, [sp, #12]
 800323a:	1d19      	adds	r1, r3, #4
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	9103      	str	r1, [sp, #12]
 8003240:	2b00      	cmp	r3, #0
 8003242:	bfbb      	ittet	lt
 8003244:	425b      	neglt	r3, r3
 8003246:	f042 0202 	orrlt.w	r2, r2, #2
 800324a:	9307      	strge	r3, [sp, #28]
 800324c:	9307      	strlt	r3, [sp, #28]
 800324e:	bfb8      	it	lt
 8003250:	9204      	strlt	r2, [sp, #16]
 8003252:	7823      	ldrb	r3, [r4, #0]
 8003254:	2b2e      	cmp	r3, #46	; 0x2e
 8003256:	d10c      	bne.n	8003272 <_vfiprintf_r+0x176>
 8003258:	7863      	ldrb	r3, [r4, #1]
 800325a:	2b2a      	cmp	r3, #42	; 0x2a
 800325c:	d135      	bne.n	80032ca <_vfiprintf_r+0x1ce>
 800325e:	9b03      	ldr	r3, [sp, #12]
 8003260:	1d1a      	adds	r2, r3, #4
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	9203      	str	r2, [sp, #12]
 8003266:	2b00      	cmp	r3, #0
 8003268:	bfb8      	it	lt
 800326a:	f04f 33ff 	movlt.w	r3, #4294967295
 800326e:	3402      	adds	r4, #2
 8003270:	9305      	str	r3, [sp, #20]
 8003272:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003358 <_vfiprintf_r+0x25c>
 8003276:	7821      	ldrb	r1, [r4, #0]
 8003278:	2203      	movs	r2, #3
 800327a:	4650      	mov	r0, sl
 800327c:	f7fc ffc8 	bl	8000210 <memchr>
 8003280:	b140      	cbz	r0, 8003294 <_vfiprintf_r+0x198>
 8003282:	2340      	movs	r3, #64	; 0x40
 8003284:	eba0 000a 	sub.w	r0, r0, sl
 8003288:	fa03 f000 	lsl.w	r0, r3, r0
 800328c:	9b04      	ldr	r3, [sp, #16]
 800328e:	4303      	orrs	r3, r0
 8003290:	3401      	adds	r4, #1
 8003292:	9304      	str	r3, [sp, #16]
 8003294:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003298:	482c      	ldr	r0, [pc, #176]	; (800334c <_vfiprintf_r+0x250>)
 800329a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800329e:	2206      	movs	r2, #6
 80032a0:	f7fc ffb6 	bl	8000210 <memchr>
 80032a4:	2800      	cmp	r0, #0
 80032a6:	d03f      	beq.n	8003328 <_vfiprintf_r+0x22c>
 80032a8:	4b29      	ldr	r3, [pc, #164]	; (8003350 <_vfiprintf_r+0x254>)
 80032aa:	bb1b      	cbnz	r3, 80032f4 <_vfiprintf_r+0x1f8>
 80032ac:	9b03      	ldr	r3, [sp, #12]
 80032ae:	3307      	adds	r3, #7
 80032b0:	f023 0307 	bic.w	r3, r3, #7
 80032b4:	3308      	adds	r3, #8
 80032b6:	9303      	str	r3, [sp, #12]
 80032b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80032ba:	443b      	add	r3, r7
 80032bc:	9309      	str	r3, [sp, #36]	; 0x24
 80032be:	e767      	b.n	8003190 <_vfiprintf_r+0x94>
 80032c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80032c4:	460c      	mov	r4, r1
 80032c6:	2001      	movs	r0, #1
 80032c8:	e7a5      	b.n	8003216 <_vfiprintf_r+0x11a>
 80032ca:	2300      	movs	r3, #0
 80032cc:	3401      	adds	r4, #1
 80032ce:	9305      	str	r3, [sp, #20]
 80032d0:	4619      	mov	r1, r3
 80032d2:	f04f 0c0a 	mov.w	ip, #10
 80032d6:	4620      	mov	r0, r4
 80032d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80032dc:	3a30      	subs	r2, #48	; 0x30
 80032de:	2a09      	cmp	r2, #9
 80032e0:	d903      	bls.n	80032ea <_vfiprintf_r+0x1ee>
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d0c5      	beq.n	8003272 <_vfiprintf_r+0x176>
 80032e6:	9105      	str	r1, [sp, #20]
 80032e8:	e7c3      	b.n	8003272 <_vfiprintf_r+0x176>
 80032ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80032ee:	4604      	mov	r4, r0
 80032f0:	2301      	movs	r3, #1
 80032f2:	e7f0      	b.n	80032d6 <_vfiprintf_r+0x1da>
 80032f4:	ab03      	add	r3, sp, #12
 80032f6:	9300      	str	r3, [sp, #0]
 80032f8:	462a      	mov	r2, r5
 80032fa:	4b16      	ldr	r3, [pc, #88]	; (8003354 <_vfiprintf_r+0x258>)
 80032fc:	a904      	add	r1, sp, #16
 80032fe:	4630      	mov	r0, r6
 8003300:	f3af 8000 	nop.w
 8003304:	4607      	mov	r7, r0
 8003306:	1c78      	adds	r0, r7, #1
 8003308:	d1d6      	bne.n	80032b8 <_vfiprintf_r+0x1bc>
 800330a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800330c:	07d9      	lsls	r1, r3, #31
 800330e:	d405      	bmi.n	800331c <_vfiprintf_r+0x220>
 8003310:	89ab      	ldrh	r3, [r5, #12]
 8003312:	059a      	lsls	r2, r3, #22
 8003314:	d402      	bmi.n	800331c <_vfiprintf_r+0x220>
 8003316:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003318:	f7ff fe31 	bl	8002f7e <__retarget_lock_release_recursive>
 800331c:	89ab      	ldrh	r3, [r5, #12]
 800331e:	065b      	lsls	r3, r3, #25
 8003320:	f53f af12 	bmi.w	8003148 <_vfiprintf_r+0x4c>
 8003324:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003326:	e711      	b.n	800314c <_vfiprintf_r+0x50>
 8003328:	ab03      	add	r3, sp, #12
 800332a:	9300      	str	r3, [sp, #0]
 800332c:	462a      	mov	r2, r5
 800332e:	4b09      	ldr	r3, [pc, #36]	; (8003354 <_vfiprintf_r+0x258>)
 8003330:	a904      	add	r1, sp, #16
 8003332:	4630      	mov	r0, r6
 8003334:	f000 f880 	bl	8003438 <_printf_i>
 8003338:	e7e4      	b.n	8003304 <_vfiprintf_r+0x208>
 800333a:	bf00      	nop
 800333c:	08003ce0 	.word	0x08003ce0
 8003340:	08003d00 	.word	0x08003d00
 8003344:	08003cc0 	.word	0x08003cc0
 8003348:	08003d20 	.word	0x08003d20
 800334c:	08003d2a 	.word	0x08003d2a
 8003350:	00000000 	.word	0x00000000
 8003354:	080030d7 	.word	0x080030d7
 8003358:	08003d26 	.word	0x08003d26

0800335c <_printf_common>:
 800335c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003360:	4616      	mov	r6, r2
 8003362:	4699      	mov	r9, r3
 8003364:	688a      	ldr	r2, [r1, #8]
 8003366:	690b      	ldr	r3, [r1, #16]
 8003368:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800336c:	4293      	cmp	r3, r2
 800336e:	bfb8      	it	lt
 8003370:	4613      	movlt	r3, r2
 8003372:	6033      	str	r3, [r6, #0]
 8003374:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003378:	4607      	mov	r7, r0
 800337a:	460c      	mov	r4, r1
 800337c:	b10a      	cbz	r2, 8003382 <_printf_common+0x26>
 800337e:	3301      	adds	r3, #1
 8003380:	6033      	str	r3, [r6, #0]
 8003382:	6823      	ldr	r3, [r4, #0]
 8003384:	0699      	lsls	r1, r3, #26
 8003386:	bf42      	ittt	mi
 8003388:	6833      	ldrmi	r3, [r6, #0]
 800338a:	3302      	addmi	r3, #2
 800338c:	6033      	strmi	r3, [r6, #0]
 800338e:	6825      	ldr	r5, [r4, #0]
 8003390:	f015 0506 	ands.w	r5, r5, #6
 8003394:	d106      	bne.n	80033a4 <_printf_common+0x48>
 8003396:	f104 0a19 	add.w	sl, r4, #25
 800339a:	68e3      	ldr	r3, [r4, #12]
 800339c:	6832      	ldr	r2, [r6, #0]
 800339e:	1a9b      	subs	r3, r3, r2
 80033a0:	42ab      	cmp	r3, r5
 80033a2:	dc26      	bgt.n	80033f2 <_printf_common+0x96>
 80033a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80033a8:	1e13      	subs	r3, r2, #0
 80033aa:	6822      	ldr	r2, [r4, #0]
 80033ac:	bf18      	it	ne
 80033ae:	2301      	movne	r3, #1
 80033b0:	0692      	lsls	r2, r2, #26
 80033b2:	d42b      	bmi.n	800340c <_printf_common+0xb0>
 80033b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80033b8:	4649      	mov	r1, r9
 80033ba:	4638      	mov	r0, r7
 80033bc:	47c0      	blx	r8
 80033be:	3001      	adds	r0, #1
 80033c0:	d01e      	beq.n	8003400 <_printf_common+0xa4>
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	68e5      	ldr	r5, [r4, #12]
 80033c6:	6832      	ldr	r2, [r6, #0]
 80033c8:	f003 0306 	and.w	r3, r3, #6
 80033cc:	2b04      	cmp	r3, #4
 80033ce:	bf08      	it	eq
 80033d0:	1aad      	subeq	r5, r5, r2
 80033d2:	68a3      	ldr	r3, [r4, #8]
 80033d4:	6922      	ldr	r2, [r4, #16]
 80033d6:	bf0c      	ite	eq
 80033d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80033dc:	2500      	movne	r5, #0
 80033de:	4293      	cmp	r3, r2
 80033e0:	bfc4      	itt	gt
 80033e2:	1a9b      	subgt	r3, r3, r2
 80033e4:	18ed      	addgt	r5, r5, r3
 80033e6:	2600      	movs	r6, #0
 80033e8:	341a      	adds	r4, #26
 80033ea:	42b5      	cmp	r5, r6
 80033ec:	d11a      	bne.n	8003424 <_printf_common+0xc8>
 80033ee:	2000      	movs	r0, #0
 80033f0:	e008      	b.n	8003404 <_printf_common+0xa8>
 80033f2:	2301      	movs	r3, #1
 80033f4:	4652      	mov	r2, sl
 80033f6:	4649      	mov	r1, r9
 80033f8:	4638      	mov	r0, r7
 80033fa:	47c0      	blx	r8
 80033fc:	3001      	adds	r0, #1
 80033fe:	d103      	bne.n	8003408 <_printf_common+0xac>
 8003400:	f04f 30ff 	mov.w	r0, #4294967295
 8003404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003408:	3501      	adds	r5, #1
 800340a:	e7c6      	b.n	800339a <_printf_common+0x3e>
 800340c:	18e1      	adds	r1, r4, r3
 800340e:	1c5a      	adds	r2, r3, #1
 8003410:	2030      	movs	r0, #48	; 0x30
 8003412:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003416:	4422      	add	r2, r4
 8003418:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800341c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003420:	3302      	adds	r3, #2
 8003422:	e7c7      	b.n	80033b4 <_printf_common+0x58>
 8003424:	2301      	movs	r3, #1
 8003426:	4622      	mov	r2, r4
 8003428:	4649      	mov	r1, r9
 800342a:	4638      	mov	r0, r7
 800342c:	47c0      	blx	r8
 800342e:	3001      	adds	r0, #1
 8003430:	d0e6      	beq.n	8003400 <_printf_common+0xa4>
 8003432:	3601      	adds	r6, #1
 8003434:	e7d9      	b.n	80033ea <_printf_common+0x8e>
	...

08003438 <_printf_i>:
 8003438:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800343c:	7e0f      	ldrb	r7, [r1, #24]
 800343e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003440:	2f78      	cmp	r7, #120	; 0x78
 8003442:	4691      	mov	r9, r2
 8003444:	4680      	mov	r8, r0
 8003446:	460c      	mov	r4, r1
 8003448:	469a      	mov	sl, r3
 800344a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800344e:	d807      	bhi.n	8003460 <_printf_i+0x28>
 8003450:	2f62      	cmp	r7, #98	; 0x62
 8003452:	d80a      	bhi.n	800346a <_printf_i+0x32>
 8003454:	2f00      	cmp	r7, #0
 8003456:	f000 80d8 	beq.w	800360a <_printf_i+0x1d2>
 800345a:	2f58      	cmp	r7, #88	; 0x58
 800345c:	f000 80a3 	beq.w	80035a6 <_printf_i+0x16e>
 8003460:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003464:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003468:	e03a      	b.n	80034e0 <_printf_i+0xa8>
 800346a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800346e:	2b15      	cmp	r3, #21
 8003470:	d8f6      	bhi.n	8003460 <_printf_i+0x28>
 8003472:	a101      	add	r1, pc, #4	; (adr r1, 8003478 <_printf_i+0x40>)
 8003474:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003478:	080034d1 	.word	0x080034d1
 800347c:	080034e5 	.word	0x080034e5
 8003480:	08003461 	.word	0x08003461
 8003484:	08003461 	.word	0x08003461
 8003488:	08003461 	.word	0x08003461
 800348c:	08003461 	.word	0x08003461
 8003490:	080034e5 	.word	0x080034e5
 8003494:	08003461 	.word	0x08003461
 8003498:	08003461 	.word	0x08003461
 800349c:	08003461 	.word	0x08003461
 80034a0:	08003461 	.word	0x08003461
 80034a4:	080035f1 	.word	0x080035f1
 80034a8:	08003515 	.word	0x08003515
 80034ac:	080035d3 	.word	0x080035d3
 80034b0:	08003461 	.word	0x08003461
 80034b4:	08003461 	.word	0x08003461
 80034b8:	08003613 	.word	0x08003613
 80034bc:	08003461 	.word	0x08003461
 80034c0:	08003515 	.word	0x08003515
 80034c4:	08003461 	.word	0x08003461
 80034c8:	08003461 	.word	0x08003461
 80034cc:	080035db 	.word	0x080035db
 80034d0:	682b      	ldr	r3, [r5, #0]
 80034d2:	1d1a      	adds	r2, r3, #4
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	602a      	str	r2, [r5, #0]
 80034d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80034dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80034e0:	2301      	movs	r3, #1
 80034e2:	e0a3      	b.n	800362c <_printf_i+0x1f4>
 80034e4:	6820      	ldr	r0, [r4, #0]
 80034e6:	6829      	ldr	r1, [r5, #0]
 80034e8:	0606      	lsls	r6, r0, #24
 80034ea:	f101 0304 	add.w	r3, r1, #4
 80034ee:	d50a      	bpl.n	8003506 <_printf_i+0xce>
 80034f0:	680e      	ldr	r6, [r1, #0]
 80034f2:	602b      	str	r3, [r5, #0]
 80034f4:	2e00      	cmp	r6, #0
 80034f6:	da03      	bge.n	8003500 <_printf_i+0xc8>
 80034f8:	232d      	movs	r3, #45	; 0x2d
 80034fa:	4276      	negs	r6, r6
 80034fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003500:	485e      	ldr	r0, [pc, #376]	; (800367c <_printf_i+0x244>)
 8003502:	230a      	movs	r3, #10
 8003504:	e019      	b.n	800353a <_printf_i+0x102>
 8003506:	680e      	ldr	r6, [r1, #0]
 8003508:	602b      	str	r3, [r5, #0]
 800350a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800350e:	bf18      	it	ne
 8003510:	b236      	sxthne	r6, r6
 8003512:	e7ef      	b.n	80034f4 <_printf_i+0xbc>
 8003514:	682b      	ldr	r3, [r5, #0]
 8003516:	6820      	ldr	r0, [r4, #0]
 8003518:	1d19      	adds	r1, r3, #4
 800351a:	6029      	str	r1, [r5, #0]
 800351c:	0601      	lsls	r1, r0, #24
 800351e:	d501      	bpl.n	8003524 <_printf_i+0xec>
 8003520:	681e      	ldr	r6, [r3, #0]
 8003522:	e002      	b.n	800352a <_printf_i+0xf2>
 8003524:	0646      	lsls	r6, r0, #25
 8003526:	d5fb      	bpl.n	8003520 <_printf_i+0xe8>
 8003528:	881e      	ldrh	r6, [r3, #0]
 800352a:	4854      	ldr	r0, [pc, #336]	; (800367c <_printf_i+0x244>)
 800352c:	2f6f      	cmp	r7, #111	; 0x6f
 800352e:	bf0c      	ite	eq
 8003530:	2308      	moveq	r3, #8
 8003532:	230a      	movne	r3, #10
 8003534:	2100      	movs	r1, #0
 8003536:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800353a:	6865      	ldr	r5, [r4, #4]
 800353c:	60a5      	str	r5, [r4, #8]
 800353e:	2d00      	cmp	r5, #0
 8003540:	bfa2      	ittt	ge
 8003542:	6821      	ldrge	r1, [r4, #0]
 8003544:	f021 0104 	bicge.w	r1, r1, #4
 8003548:	6021      	strge	r1, [r4, #0]
 800354a:	b90e      	cbnz	r6, 8003550 <_printf_i+0x118>
 800354c:	2d00      	cmp	r5, #0
 800354e:	d04d      	beq.n	80035ec <_printf_i+0x1b4>
 8003550:	4615      	mov	r5, r2
 8003552:	fbb6 f1f3 	udiv	r1, r6, r3
 8003556:	fb03 6711 	mls	r7, r3, r1, r6
 800355a:	5dc7      	ldrb	r7, [r0, r7]
 800355c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003560:	4637      	mov	r7, r6
 8003562:	42bb      	cmp	r3, r7
 8003564:	460e      	mov	r6, r1
 8003566:	d9f4      	bls.n	8003552 <_printf_i+0x11a>
 8003568:	2b08      	cmp	r3, #8
 800356a:	d10b      	bne.n	8003584 <_printf_i+0x14c>
 800356c:	6823      	ldr	r3, [r4, #0]
 800356e:	07de      	lsls	r6, r3, #31
 8003570:	d508      	bpl.n	8003584 <_printf_i+0x14c>
 8003572:	6923      	ldr	r3, [r4, #16]
 8003574:	6861      	ldr	r1, [r4, #4]
 8003576:	4299      	cmp	r1, r3
 8003578:	bfde      	ittt	le
 800357a:	2330      	movle	r3, #48	; 0x30
 800357c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003580:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003584:	1b52      	subs	r2, r2, r5
 8003586:	6122      	str	r2, [r4, #16]
 8003588:	f8cd a000 	str.w	sl, [sp]
 800358c:	464b      	mov	r3, r9
 800358e:	aa03      	add	r2, sp, #12
 8003590:	4621      	mov	r1, r4
 8003592:	4640      	mov	r0, r8
 8003594:	f7ff fee2 	bl	800335c <_printf_common>
 8003598:	3001      	adds	r0, #1
 800359a:	d14c      	bne.n	8003636 <_printf_i+0x1fe>
 800359c:	f04f 30ff 	mov.w	r0, #4294967295
 80035a0:	b004      	add	sp, #16
 80035a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80035a6:	4835      	ldr	r0, [pc, #212]	; (800367c <_printf_i+0x244>)
 80035a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80035ac:	6829      	ldr	r1, [r5, #0]
 80035ae:	6823      	ldr	r3, [r4, #0]
 80035b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80035b4:	6029      	str	r1, [r5, #0]
 80035b6:	061d      	lsls	r5, r3, #24
 80035b8:	d514      	bpl.n	80035e4 <_printf_i+0x1ac>
 80035ba:	07df      	lsls	r7, r3, #31
 80035bc:	bf44      	itt	mi
 80035be:	f043 0320 	orrmi.w	r3, r3, #32
 80035c2:	6023      	strmi	r3, [r4, #0]
 80035c4:	b91e      	cbnz	r6, 80035ce <_printf_i+0x196>
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	f023 0320 	bic.w	r3, r3, #32
 80035cc:	6023      	str	r3, [r4, #0]
 80035ce:	2310      	movs	r3, #16
 80035d0:	e7b0      	b.n	8003534 <_printf_i+0xfc>
 80035d2:	6823      	ldr	r3, [r4, #0]
 80035d4:	f043 0320 	orr.w	r3, r3, #32
 80035d8:	6023      	str	r3, [r4, #0]
 80035da:	2378      	movs	r3, #120	; 0x78
 80035dc:	4828      	ldr	r0, [pc, #160]	; (8003680 <_printf_i+0x248>)
 80035de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80035e2:	e7e3      	b.n	80035ac <_printf_i+0x174>
 80035e4:	0659      	lsls	r1, r3, #25
 80035e6:	bf48      	it	mi
 80035e8:	b2b6      	uxthmi	r6, r6
 80035ea:	e7e6      	b.n	80035ba <_printf_i+0x182>
 80035ec:	4615      	mov	r5, r2
 80035ee:	e7bb      	b.n	8003568 <_printf_i+0x130>
 80035f0:	682b      	ldr	r3, [r5, #0]
 80035f2:	6826      	ldr	r6, [r4, #0]
 80035f4:	6961      	ldr	r1, [r4, #20]
 80035f6:	1d18      	adds	r0, r3, #4
 80035f8:	6028      	str	r0, [r5, #0]
 80035fa:	0635      	lsls	r5, r6, #24
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	d501      	bpl.n	8003604 <_printf_i+0x1cc>
 8003600:	6019      	str	r1, [r3, #0]
 8003602:	e002      	b.n	800360a <_printf_i+0x1d2>
 8003604:	0670      	lsls	r0, r6, #25
 8003606:	d5fb      	bpl.n	8003600 <_printf_i+0x1c8>
 8003608:	8019      	strh	r1, [r3, #0]
 800360a:	2300      	movs	r3, #0
 800360c:	6123      	str	r3, [r4, #16]
 800360e:	4615      	mov	r5, r2
 8003610:	e7ba      	b.n	8003588 <_printf_i+0x150>
 8003612:	682b      	ldr	r3, [r5, #0]
 8003614:	1d1a      	adds	r2, r3, #4
 8003616:	602a      	str	r2, [r5, #0]
 8003618:	681d      	ldr	r5, [r3, #0]
 800361a:	6862      	ldr	r2, [r4, #4]
 800361c:	2100      	movs	r1, #0
 800361e:	4628      	mov	r0, r5
 8003620:	f7fc fdf6 	bl	8000210 <memchr>
 8003624:	b108      	cbz	r0, 800362a <_printf_i+0x1f2>
 8003626:	1b40      	subs	r0, r0, r5
 8003628:	6060      	str	r0, [r4, #4]
 800362a:	6863      	ldr	r3, [r4, #4]
 800362c:	6123      	str	r3, [r4, #16]
 800362e:	2300      	movs	r3, #0
 8003630:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003634:	e7a8      	b.n	8003588 <_printf_i+0x150>
 8003636:	6923      	ldr	r3, [r4, #16]
 8003638:	462a      	mov	r2, r5
 800363a:	4649      	mov	r1, r9
 800363c:	4640      	mov	r0, r8
 800363e:	47d0      	blx	sl
 8003640:	3001      	adds	r0, #1
 8003642:	d0ab      	beq.n	800359c <_printf_i+0x164>
 8003644:	6823      	ldr	r3, [r4, #0]
 8003646:	079b      	lsls	r3, r3, #30
 8003648:	d413      	bmi.n	8003672 <_printf_i+0x23a>
 800364a:	68e0      	ldr	r0, [r4, #12]
 800364c:	9b03      	ldr	r3, [sp, #12]
 800364e:	4298      	cmp	r0, r3
 8003650:	bfb8      	it	lt
 8003652:	4618      	movlt	r0, r3
 8003654:	e7a4      	b.n	80035a0 <_printf_i+0x168>
 8003656:	2301      	movs	r3, #1
 8003658:	4632      	mov	r2, r6
 800365a:	4649      	mov	r1, r9
 800365c:	4640      	mov	r0, r8
 800365e:	47d0      	blx	sl
 8003660:	3001      	adds	r0, #1
 8003662:	d09b      	beq.n	800359c <_printf_i+0x164>
 8003664:	3501      	adds	r5, #1
 8003666:	68e3      	ldr	r3, [r4, #12]
 8003668:	9903      	ldr	r1, [sp, #12]
 800366a:	1a5b      	subs	r3, r3, r1
 800366c:	42ab      	cmp	r3, r5
 800366e:	dcf2      	bgt.n	8003656 <_printf_i+0x21e>
 8003670:	e7eb      	b.n	800364a <_printf_i+0x212>
 8003672:	2500      	movs	r5, #0
 8003674:	f104 0619 	add.w	r6, r4, #25
 8003678:	e7f5      	b.n	8003666 <_printf_i+0x22e>
 800367a:	bf00      	nop
 800367c:	08003d31 	.word	0x08003d31
 8003680:	08003d42 	.word	0x08003d42

08003684 <_sbrk_r>:
 8003684:	b538      	push	{r3, r4, r5, lr}
 8003686:	4d06      	ldr	r5, [pc, #24]	; (80036a0 <_sbrk_r+0x1c>)
 8003688:	2300      	movs	r3, #0
 800368a:	4604      	mov	r4, r0
 800368c:	4608      	mov	r0, r1
 800368e:	602b      	str	r3, [r5, #0]
 8003690:	f7fd f9e2 	bl	8000a58 <_sbrk>
 8003694:	1c43      	adds	r3, r0, #1
 8003696:	d102      	bne.n	800369e <_sbrk_r+0x1a>
 8003698:	682b      	ldr	r3, [r5, #0]
 800369a:	b103      	cbz	r3, 800369e <_sbrk_r+0x1a>
 800369c:	6023      	str	r3, [r4, #0]
 800369e:	bd38      	pop	{r3, r4, r5, pc}
 80036a0:	200005b8 	.word	0x200005b8

080036a4 <__sread>:
 80036a4:	b510      	push	{r4, lr}
 80036a6:	460c      	mov	r4, r1
 80036a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036ac:	f000 fab2 	bl	8003c14 <_read_r>
 80036b0:	2800      	cmp	r0, #0
 80036b2:	bfab      	itete	ge
 80036b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80036b6:	89a3      	ldrhlt	r3, [r4, #12]
 80036b8:	181b      	addge	r3, r3, r0
 80036ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80036be:	bfac      	ite	ge
 80036c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80036c2:	81a3      	strhlt	r3, [r4, #12]
 80036c4:	bd10      	pop	{r4, pc}

080036c6 <__swrite>:
 80036c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036ca:	461f      	mov	r7, r3
 80036cc:	898b      	ldrh	r3, [r1, #12]
 80036ce:	05db      	lsls	r3, r3, #23
 80036d0:	4605      	mov	r5, r0
 80036d2:	460c      	mov	r4, r1
 80036d4:	4616      	mov	r6, r2
 80036d6:	d505      	bpl.n	80036e4 <__swrite+0x1e>
 80036d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036dc:	2302      	movs	r3, #2
 80036de:	2200      	movs	r2, #0
 80036e0:	f000 f9c8 	bl	8003a74 <_lseek_r>
 80036e4:	89a3      	ldrh	r3, [r4, #12]
 80036e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036ee:	81a3      	strh	r3, [r4, #12]
 80036f0:	4632      	mov	r2, r6
 80036f2:	463b      	mov	r3, r7
 80036f4:	4628      	mov	r0, r5
 80036f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036fa:	f000 b869 	b.w	80037d0 <_write_r>

080036fe <__sseek>:
 80036fe:	b510      	push	{r4, lr}
 8003700:	460c      	mov	r4, r1
 8003702:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003706:	f000 f9b5 	bl	8003a74 <_lseek_r>
 800370a:	1c43      	adds	r3, r0, #1
 800370c:	89a3      	ldrh	r3, [r4, #12]
 800370e:	bf15      	itete	ne
 8003710:	6560      	strne	r0, [r4, #84]	; 0x54
 8003712:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003716:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800371a:	81a3      	strheq	r3, [r4, #12]
 800371c:	bf18      	it	ne
 800371e:	81a3      	strhne	r3, [r4, #12]
 8003720:	bd10      	pop	{r4, pc}

08003722 <__sclose>:
 8003722:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003726:	f000 b8d3 	b.w	80038d0 <_close_r>
	...

0800372c <__swbuf_r>:
 800372c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800372e:	460e      	mov	r6, r1
 8003730:	4614      	mov	r4, r2
 8003732:	4605      	mov	r5, r0
 8003734:	b118      	cbz	r0, 800373e <__swbuf_r+0x12>
 8003736:	6983      	ldr	r3, [r0, #24]
 8003738:	b90b      	cbnz	r3, 800373e <__swbuf_r+0x12>
 800373a:	f7ff fb81 	bl	8002e40 <__sinit>
 800373e:	4b21      	ldr	r3, [pc, #132]	; (80037c4 <__swbuf_r+0x98>)
 8003740:	429c      	cmp	r4, r3
 8003742:	d12b      	bne.n	800379c <__swbuf_r+0x70>
 8003744:	686c      	ldr	r4, [r5, #4]
 8003746:	69a3      	ldr	r3, [r4, #24]
 8003748:	60a3      	str	r3, [r4, #8]
 800374a:	89a3      	ldrh	r3, [r4, #12]
 800374c:	071a      	lsls	r2, r3, #28
 800374e:	d52f      	bpl.n	80037b0 <__swbuf_r+0x84>
 8003750:	6923      	ldr	r3, [r4, #16]
 8003752:	b36b      	cbz	r3, 80037b0 <__swbuf_r+0x84>
 8003754:	6923      	ldr	r3, [r4, #16]
 8003756:	6820      	ldr	r0, [r4, #0]
 8003758:	1ac0      	subs	r0, r0, r3
 800375a:	6963      	ldr	r3, [r4, #20]
 800375c:	b2f6      	uxtb	r6, r6
 800375e:	4283      	cmp	r3, r0
 8003760:	4637      	mov	r7, r6
 8003762:	dc04      	bgt.n	800376e <__swbuf_r+0x42>
 8003764:	4621      	mov	r1, r4
 8003766:	4628      	mov	r0, r5
 8003768:	f000 f948 	bl	80039fc <_fflush_r>
 800376c:	bb30      	cbnz	r0, 80037bc <__swbuf_r+0x90>
 800376e:	68a3      	ldr	r3, [r4, #8]
 8003770:	3b01      	subs	r3, #1
 8003772:	60a3      	str	r3, [r4, #8]
 8003774:	6823      	ldr	r3, [r4, #0]
 8003776:	1c5a      	adds	r2, r3, #1
 8003778:	6022      	str	r2, [r4, #0]
 800377a:	701e      	strb	r6, [r3, #0]
 800377c:	6963      	ldr	r3, [r4, #20]
 800377e:	3001      	adds	r0, #1
 8003780:	4283      	cmp	r3, r0
 8003782:	d004      	beq.n	800378e <__swbuf_r+0x62>
 8003784:	89a3      	ldrh	r3, [r4, #12]
 8003786:	07db      	lsls	r3, r3, #31
 8003788:	d506      	bpl.n	8003798 <__swbuf_r+0x6c>
 800378a:	2e0a      	cmp	r6, #10
 800378c:	d104      	bne.n	8003798 <__swbuf_r+0x6c>
 800378e:	4621      	mov	r1, r4
 8003790:	4628      	mov	r0, r5
 8003792:	f000 f933 	bl	80039fc <_fflush_r>
 8003796:	b988      	cbnz	r0, 80037bc <__swbuf_r+0x90>
 8003798:	4638      	mov	r0, r7
 800379a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800379c:	4b0a      	ldr	r3, [pc, #40]	; (80037c8 <__swbuf_r+0x9c>)
 800379e:	429c      	cmp	r4, r3
 80037a0:	d101      	bne.n	80037a6 <__swbuf_r+0x7a>
 80037a2:	68ac      	ldr	r4, [r5, #8]
 80037a4:	e7cf      	b.n	8003746 <__swbuf_r+0x1a>
 80037a6:	4b09      	ldr	r3, [pc, #36]	; (80037cc <__swbuf_r+0xa0>)
 80037a8:	429c      	cmp	r4, r3
 80037aa:	bf08      	it	eq
 80037ac:	68ec      	ldreq	r4, [r5, #12]
 80037ae:	e7ca      	b.n	8003746 <__swbuf_r+0x1a>
 80037b0:	4621      	mov	r1, r4
 80037b2:	4628      	mov	r0, r5
 80037b4:	f000 f81e 	bl	80037f4 <__swsetup_r>
 80037b8:	2800      	cmp	r0, #0
 80037ba:	d0cb      	beq.n	8003754 <__swbuf_r+0x28>
 80037bc:	f04f 37ff 	mov.w	r7, #4294967295
 80037c0:	e7ea      	b.n	8003798 <__swbuf_r+0x6c>
 80037c2:	bf00      	nop
 80037c4:	08003ce0 	.word	0x08003ce0
 80037c8:	08003d00 	.word	0x08003d00
 80037cc:	08003cc0 	.word	0x08003cc0

080037d0 <_write_r>:
 80037d0:	b538      	push	{r3, r4, r5, lr}
 80037d2:	4d07      	ldr	r5, [pc, #28]	; (80037f0 <_write_r+0x20>)
 80037d4:	4604      	mov	r4, r0
 80037d6:	4608      	mov	r0, r1
 80037d8:	4611      	mov	r1, r2
 80037da:	2200      	movs	r2, #0
 80037dc:	602a      	str	r2, [r5, #0]
 80037de:	461a      	mov	r2, r3
 80037e0:	f7fd f8e9 	bl	80009b6 <_write>
 80037e4:	1c43      	adds	r3, r0, #1
 80037e6:	d102      	bne.n	80037ee <_write_r+0x1e>
 80037e8:	682b      	ldr	r3, [r5, #0]
 80037ea:	b103      	cbz	r3, 80037ee <_write_r+0x1e>
 80037ec:	6023      	str	r3, [r4, #0]
 80037ee:	bd38      	pop	{r3, r4, r5, pc}
 80037f0:	200005b8 	.word	0x200005b8

080037f4 <__swsetup_r>:
 80037f4:	4b32      	ldr	r3, [pc, #200]	; (80038c0 <__swsetup_r+0xcc>)
 80037f6:	b570      	push	{r4, r5, r6, lr}
 80037f8:	681d      	ldr	r5, [r3, #0]
 80037fa:	4606      	mov	r6, r0
 80037fc:	460c      	mov	r4, r1
 80037fe:	b125      	cbz	r5, 800380a <__swsetup_r+0x16>
 8003800:	69ab      	ldr	r3, [r5, #24]
 8003802:	b913      	cbnz	r3, 800380a <__swsetup_r+0x16>
 8003804:	4628      	mov	r0, r5
 8003806:	f7ff fb1b 	bl	8002e40 <__sinit>
 800380a:	4b2e      	ldr	r3, [pc, #184]	; (80038c4 <__swsetup_r+0xd0>)
 800380c:	429c      	cmp	r4, r3
 800380e:	d10f      	bne.n	8003830 <__swsetup_r+0x3c>
 8003810:	686c      	ldr	r4, [r5, #4]
 8003812:	89a3      	ldrh	r3, [r4, #12]
 8003814:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003818:	0719      	lsls	r1, r3, #28
 800381a:	d42c      	bmi.n	8003876 <__swsetup_r+0x82>
 800381c:	06dd      	lsls	r5, r3, #27
 800381e:	d411      	bmi.n	8003844 <__swsetup_r+0x50>
 8003820:	2309      	movs	r3, #9
 8003822:	6033      	str	r3, [r6, #0]
 8003824:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003828:	81a3      	strh	r3, [r4, #12]
 800382a:	f04f 30ff 	mov.w	r0, #4294967295
 800382e:	e03e      	b.n	80038ae <__swsetup_r+0xba>
 8003830:	4b25      	ldr	r3, [pc, #148]	; (80038c8 <__swsetup_r+0xd4>)
 8003832:	429c      	cmp	r4, r3
 8003834:	d101      	bne.n	800383a <__swsetup_r+0x46>
 8003836:	68ac      	ldr	r4, [r5, #8]
 8003838:	e7eb      	b.n	8003812 <__swsetup_r+0x1e>
 800383a:	4b24      	ldr	r3, [pc, #144]	; (80038cc <__swsetup_r+0xd8>)
 800383c:	429c      	cmp	r4, r3
 800383e:	bf08      	it	eq
 8003840:	68ec      	ldreq	r4, [r5, #12]
 8003842:	e7e6      	b.n	8003812 <__swsetup_r+0x1e>
 8003844:	0758      	lsls	r0, r3, #29
 8003846:	d512      	bpl.n	800386e <__swsetup_r+0x7a>
 8003848:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800384a:	b141      	cbz	r1, 800385e <__swsetup_r+0x6a>
 800384c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003850:	4299      	cmp	r1, r3
 8003852:	d002      	beq.n	800385a <__swsetup_r+0x66>
 8003854:	4630      	mov	r0, r6
 8003856:	f000 f991 	bl	8003b7c <_free_r>
 800385a:	2300      	movs	r3, #0
 800385c:	6363      	str	r3, [r4, #52]	; 0x34
 800385e:	89a3      	ldrh	r3, [r4, #12]
 8003860:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003864:	81a3      	strh	r3, [r4, #12]
 8003866:	2300      	movs	r3, #0
 8003868:	6063      	str	r3, [r4, #4]
 800386a:	6923      	ldr	r3, [r4, #16]
 800386c:	6023      	str	r3, [r4, #0]
 800386e:	89a3      	ldrh	r3, [r4, #12]
 8003870:	f043 0308 	orr.w	r3, r3, #8
 8003874:	81a3      	strh	r3, [r4, #12]
 8003876:	6923      	ldr	r3, [r4, #16]
 8003878:	b94b      	cbnz	r3, 800388e <__swsetup_r+0x9a>
 800387a:	89a3      	ldrh	r3, [r4, #12]
 800387c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003880:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003884:	d003      	beq.n	800388e <__swsetup_r+0x9a>
 8003886:	4621      	mov	r1, r4
 8003888:	4630      	mov	r0, r6
 800388a:	f000 f92b 	bl	8003ae4 <__smakebuf_r>
 800388e:	89a0      	ldrh	r0, [r4, #12]
 8003890:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003894:	f010 0301 	ands.w	r3, r0, #1
 8003898:	d00a      	beq.n	80038b0 <__swsetup_r+0xbc>
 800389a:	2300      	movs	r3, #0
 800389c:	60a3      	str	r3, [r4, #8]
 800389e:	6963      	ldr	r3, [r4, #20]
 80038a0:	425b      	negs	r3, r3
 80038a2:	61a3      	str	r3, [r4, #24]
 80038a4:	6923      	ldr	r3, [r4, #16]
 80038a6:	b943      	cbnz	r3, 80038ba <__swsetup_r+0xc6>
 80038a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80038ac:	d1ba      	bne.n	8003824 <__swsetup_r+0x30>
 80038ae:	bd70      	pop	{r4, r5, r6, pc}
 80038b0:	0781      	lsls	r1, r0, #30
 80038b2:	bf58      	it	pl
 80038b4:	6963      	ldrpl	r3, [r4, #20]
 80038b6:	60a3      	str	r3, [r4, #8]
 80038b8:	e7f4      	b.n	80038a4 <__swsetup_r+0xb0>
 80038ba:	2000      	movs	r0, #0
 80038bc:	e7f7      	b.n	80038ae <__swsetup_r+0xba>
 80038be:	bf00      	nop
 80038c0:	2000000c 	.word	0x2000000c
 80038c4:	08003ce0 	.word	0x08003ce0
 80038c8:	08003d00 	.word	0x08003d00
 80038cc:	08003cc0 	.word	0x08003cc0

080038d0 <_close_r>:
 80038d0:	b538      	push	{r3, r4, r5, lr}
 80038d2:	4d06      	ldr	r5, [pc, #24]	; (80038ec <_close_r+0x1c>)
 80038d4:	2300      	movs	r3, #0
 80038d6:	4604      	mov	r4, r0
 80038d8:	4608      	mov	r0, r1
 80038da:	602b      	str	r3, [r5, #0]
 80038dc:	f7fd f887 	bl	80009ee <_close>
 80038e0:	1c43      	adds	r3, r0, #1
 80038e2:	d102      	bne.n	80038ea <_close_r+0x1a>
 80038e4:	682b      	ldr	r3, [r5, #0]
 80038e6:	b103      	cbz	r3, 80038ea <_close_r+0x1a>
 80038e8:	6023      	str	r3, [r4, #0]
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	200005b8 	.word	0x200005b8

080038f0 <__sflush_r>:
 80038f0:	898a      	ldrh	r2, [r1, #12]
 80038f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80038f6:	4605      	mov	r5, r0
 80038f8:	0710      	lsls	r0, r2, #28
 80038fa:	460c      	mov	r4, r1
 80038fc:	d458      	bmi.n	80039b0 <__sflush_r+0xc0>
 80038fe:	684b      	ldr	r3, [r1, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	dc05      	bgt.n	8003910 <__sflush_r+0x20>
 8003904:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003906:	2b00      	cmp	r3, #0
 8003908:	dc02      	bgt.n	8003910 <__sflush_r+0x20>
 800390a:	2000      	movs	r0, #0
 800390c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003910:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003912:	2e00      	cmp	r6, #0
 8003914:	d0f9      	beq.n	800390a <__sflush_r+0x1a>
 8003916:	2300      	movs	r3, #0
 8003918:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800391c:	682f      	ldr	r7, [r5, #0]
 800391e:	602b      	str	r3, [r5, #0]
 8003920:	d032      	beq.n	8003988 <__sflush_r+0x98>
 8003922:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003924:	89a3      	ldrh	r3, [r4, #12]
 8003926:	075a      	lsls	r2, r3, #29
 8003928:	d505      	bpl.n	8003936 <__sflush_r+0x46>
 800392a:	6863      	ldr	r3, [r4, #4]
 800392c:	1ac0      	subs	r0, r0, r3
 800392e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003930:	b10b      	cbz	r3, 8003936 <__sflush_r+0x46>
 8003932:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003934:	1ac0      	subs	r0, r0, r3
 8003936:	2300      	movs	r3, #0
 8003938:	4602      	mov	r2, r0
 800393a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800393c:	6a21      	ldr	r1, [r4, #32]
 800393e:	4628      	mov	r0, r5
 8003940:	47b0      	blx	r6
 8003942:	1c43      	adds	r3, r0, #1
 8003944:	89a3      	ldrh	r3, [r4, #12]
 8003946:	d106      	bne.n	8003956 <__sflush_r+0x66>
 8003948:	6829      	ldr	r1, [r5, #0]
 800394a:	291d      	cmp	r1, #29
 800394c:	d82c      	bhi.n	80039a8 <__sflush_r+0xb8>
 800394e:	4a2a      	ldr	r2, [pc, #168]	; (80039f8 <__sflush_r+0x108>)
 8003950:	40ca      	lsrs	r2, r1
 8003952:	07d6      	lsls	r6, r2, #31
 8003954:	d528      	bpl.n	80039a8 <__sflush_r+0xb8>
 8003956:	2200      	movs	r2, #0
 8003958:	6062      	str	r2, [r4, #4]
 800395a:	04d9      	lsls	r1, r3, #19
 800395c:	6922      	ldr	r2, [r4, #16]
 800395e:	6022      	str	r2, [r4, #0]
 8003960:	d504      	bpl.n	800396c <__sflush_r+0x7c>
 8003962:	1c42      	adds	r2, r0, #1
 8003964:	d101      	bne.n	800396a <__sflush_r+0x7a>
 8003966:	682b      	ldr	r3, [r5, #0]
 8003968:	b903      	cbnz	r3, 800396c <__sflush_r+0x7c>
 800396a:	6560      	str	r0, [r4, #84]	; 0x54
 800396c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800396e:	602f      	str	r7, [r5, #0]
 8003970:	2900      	cmp	r1, #0
 8003972:	d0ca      	beq.n	800390a <__sflush_r+0x1a>
 8003974:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003978:	4299      	cmp	r1, r3
 800397a:	d002      	beq.n	8003982 <__sflush_r+0x92>
 800397c:	4628      	mov	r0, r5
 800397e:	f000 f8fd 	bl	8003b7c <_free_r>
 8003982:	2000      	movs	r0, #0
 8003984:	6360      	str	r0, [r4, #52]	; 0x34
 8003986:	e7c1      	b.n	800390c <__sflush_r+0x1c>
 8003988:	6a21      	ldr	r1, [r4, #32]
 800398a:	2301      	movs	r3, #1
 800398c:	4628      	mov	r0, r5
 800398e:	47b0      	blx	r6
 8003990:	1c41      	adds	r1, r0, #1
 8003992:	d1c7      	bne.n	8003924 <__sflush_r+0x34>
 8003994:	682b      	ldr	r3, [r5, #0]
 8003996:	2b00      	cmp	r3, #0
 8003998:	d0c4      	beq.n	8003924 <__sflush_r+0x34>
 800399a:	2b1d      	cmp	r3, #29
 800399c:	d001      	beq.n	80039a2 <__sflush_r+0xb2>
 800399e:	2b16      	cmp	r3, #22
 80039a0:	d101      	bne.n	80039a6 <__sflush_r+0xb6>
 80039a2:	602f      	str	r7, [r5, #0]
 80039a4:	e7b1      	b.n	800390a <__sflush_r+0x1a>
 80039a6:	89a3      	ldrh	r3, [r4, #12]
 80039a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039ac:	81a3      	strh	r3, [r4, #12]
 80039ae:	e7ad      	b.n	800390c <__sflush_r+0x1c>
 80039b0:	690f      	ldr	r7, [r1, #16]
 80039b2:	2f00      	cmp	r7, #0
 80039b4:	d0a9      	beq.n	800390a <__sflush_r+0x1a>
 80039b6:	0793      	lsls	r3, r2, #30
 80039b8:	680e      	ldr	r6, [r1, #0]
 80039ba:	bf08      	it	eq
 80039bc:	694b      	ldreq	r3, [r1, #20]
 80039be:	600f      	str	r7, [r1, #0]
 80039c0:	bf18      	it	ne
 80039c2:	2300      	movne	r3, #0
 80039c4:	eba6 0807 	sub.w	r8, r6, r7
 80039c8:	608b      	str	r3, [r1, #8]
 80039ca:	f1b8 0f00 	cmp.w	r8, #0
 80039ce:	dd9c      	ble.n	800390a <__sflush_r+0x1a>
 80039d0:	6a21      	ldr	r1, [r4, #32]
 80039d2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80039d4:	4643      	mov	r3, r8
 80039d6:	463a      	mov	r2, r7
 80039d8:	4628      	mov	r0, r5
 80039da:	47b0      	blx	r6
 80039dc:	2800      	cmp	r0, #0
 80039de:	dc06      	bgt.n	80039ee <__sflush_r+0xfe>
 80039e0:	89a3      	ldrh	r3, [r4, #12]
 80039e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80039e6:	81a3      	strh	r3, [r4, #12]
 80039e8:	f04f 30ff 	mov.w	r0, #4294967295
 80039ec:	e78e      	b.n	800390c <__sflush_r+0x1c>
 80039ee:	4407      	add	r7, r0
 80039f0:	eba8 0800 	sub.w	r8, r8, r0
 80039f4:	e7e9      	b.n	80039ca <__sflush_r+0xda>
 80039f6:	bf00      	nop
 80039f8:	20400001 	.word	0x20400001

080039fc <_fflush_r>:
 80039fc:	b538      	push	{r3, r4, r5, lr}
 80039fe:	690b      	ldr	r3, [r1, #16]
 8003a00:	4605      	mov	r5, r0
 8003a02:	460c      	mov	r4, r1
 8003a04:	b913      	cbnz	r3, 8003a0c <_fflush_r+0x10>
 8003a06:	2500      	movs	r5, #0
 8003a08:	4628      	mov	r0, r5
 8003a0a:	bd38      	pop	{r3, r4, r5, pc}
 8003a0c:	b118      	cbz	r0, 8003a16 <_fflush_r+0x1a>
 8003a0e:	6983      	ldr	r3, [r0, #24]
 8003a10:	b90b      	cbnz	r3, 8003a16 <_fflush_r+0x1a>
 8003a12:	f7ff fa15 	bl	8002e40 <__sinit>
 8003a16:	4b14      	ldr	r3, [pc, #80]	; (8003a68 <_fflush_r+0x6c>)
 8003a18:	429c      	cmp	r4, r3
 8003a1a:	d11b      	bne.n	8003a54 <_fflush_r+0x58>
 8003a1c:	686c      	ldr	r4, [r5, #4]
 8003a1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d0ef      	beq.n	8003a06 <_fflush_r+0xa>
 8003a26:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003a28:	07d0      	lsls	r0, r2, #31
 8003a2a:	d404      	bmi.n	8003a36 <_fflush_r+0x3a>
 8003a2c:	0599      	lsls	r1, r3, #22
 8003a2e:	d402      	bmi.n	8003a36 <_fflush_r+0x3a>
 8003a30:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a32:	f7ff faa3 	bl	8002f7c <__retarget_lock_acquire_recursive>
 8003a36:	4628      	mov	r0, r5
 8003a38:	4621      	mov	r1, r4
 8003a3a:	f7ff ff59 	bl	80038f0 <__sflush_r>
 8003a3e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003a40:	07da      	lsls	r2, r3, #31
 8003a42:	4605      	mov	r5, r0
 8003a44:	d4e0      	bmi.n	8003a08 <_fflush_r+0xc>
 8003a46:	89a3      	ldrh	r3, [r4, #12]
 8003a48:	059b      	lsls	r3, r3, #22
 8003a4a:	d4dd      	bmi.n	8003a08 <_fflush_r+0xc>
 8003a4c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003a4e:	f7ff fa96 	bl	8002f7e <__retarget_lock_release_recursive>
 8003a52:	e7d9      	b.n	8003a08 <_fflush_r+0xc>
 8003a54:	4b05      	ldr	r3, [pc, #20]	; (8003a6c <_fflush_r+0x70>)
 8003a56:	429c      	cmp	r4, r3
 8003a58:	d101      	bne.n	8003a5e <_fflush_r+0x62>
 8003a5a:	68ac      	ldr	r4, [r5, #8]
 8003a5c:	e7df      	b.n	8003a1e <_fflush_r+0x22>
 8003a5e:	4b04      	ldr	r3, [pc, #16]	; (8003a70 <_fflush_r+0x74>)
 8003a60:	429c      	cmp	r4, r3
 8003a62:	bf08      	it	eq
 8003a64:	68ec      	ldreq	r4, [r5, #12]
 8003a66:	e7da      	b.n	8003a1e <_fflush_r+0x22>
 8003a68:	08003ce0 	.word	0x08003ce0
 8003a6c:	08003d00 	.word	0x08003d00
 8003a70:	08003cc0 	.word	0x08003cc0

08003a74 <_lseek_r>:
 8003a74:	b538      	push	{r3, r4, r5, lr}
 8003a76:	4d07      	ldr	r5, [pc, #28]	; (8003a94 <_lseek_r+0x20>)
 8003a78:	4604      	mov	r4, r0
 8003a7a:	4608      	mov	r0, r1
 8003a7c:	4611      	mov	r1, r2
 8003a7e:	2200      	movs	r2, #0
 8003a80:	602a      	str	r2, [r5, #0]
 8003a82:	461a      	mov	r2, r3
 8003a84:	f7fc ffda 	bl	8000a3c <_lseek>
 8003a88:	1c43      	adds	r3, r0, #1
 8003a8a:	d102      	bne.n	8003a92 <_lseek_r+0x1e>
 8003a8c:	682b      	ldr	r3, [r5, #0]
 8003a8e:	b103      	cbz	r3, 8003a92 <_lseek_r+0x1e>
 8003a90:	6023      	str	r3, [r4, #0]
 8003a92:	bd38      	pop	{r3, r4, r5, pc}
 8003a94:	200005b8 	.word	0x200005b8

08003a98 <__swhatbuf_r>:
 8003a98:	b570      	push	{r4, r5, r6, lr}
 8003a9a:	460e      	mov	r6, r1
 8003a9c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003aa0:	2900      	cmp	r1, #0
 8003aa2:	b096      	sub	sp, #88	; 0x58
 8003aa4:	4614      	mov	r4, r2
 8003aa6:	461d      	mov	r5, r3
 8003aa8:	da08      	bge.n	8003abc <__swhatbuf_r+0x24>
 8003aaa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	602a      	str	r2, [r5, #0]
 8003ab2:	061a      	lsls	r2, r3, #24
 8003ab4:	d410      	bmi.n	8003ad8 <__swhatbuf_r+0x40>
 8003ab6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003aba:	e00e      	b.n	8003ada <__swhatbuf_r+0x42>
 8003abc:	466a      	mov	r2, sp
 8003abe:	f000 f8bb 	bl	8003c38 <_fstat_r>
 8003ac2:	2800      	cmp	r0, #0
 8003ac4:	dbf1      	blt.n	8003aaa <__swhatbuf_r+0x12>
 8003ac6:	9a01      	ldr	r2, [sp, #4]
 8003ac8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003acc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003ad0:	425a      	negs	r2, r3
 8003ad2:	415a      	adcs	r2, r3
 8003ad4:	602a      	str	r2, [r5, #0]
 8003ad6:	e7ee      	b.n	8003ab6 <__swhatbuf_r+0x1e>
 8003ad8:	2340      	movs	r3, #64	; 0x40
 8003ada:	2000      	movs	r0, #0
 8003adc:	6023      	str	r3, [r4, #0]
 8003ade:	b016      	add	sp, #88	; 0x58
 8003ae0:	bd70      	pop	{r4, r5, r6, pc}
	...

08003ae4 <__smakebuf_r>:
 8003ae4:	898b      	ldrh	r3, [r1, #12]
 8003ae6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003ae8:	079d      	lsls	r5, r3, #30
 8003aea:	4606      	mov	r6, r0
 8003aec:	460c      	mov	r4, r1
 8003aee:	d507      	bpl.n	8003b00 <__smakebuf_r+0x1c>
 8003af0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003af4:	6023      	str	r3, [r4, #0]
 8003af6:	6123      	str	r3, [r4, #16]
 8003af8:	2301      	movs	r3, #1
 8003afa:	6163      	str	r3, [r4, #20]
 8003afc:	b002      	add	sp, #8
 8003afe:	bd70      	pop	{r4, r5, r6, pc}
 8003b00:	ab01      	add	r3, sp, #4
 8003b02:	466a      	mov	r2, sp
 8003b04:	f7ff ffc8 	bl	8003a98 <__swhatbuf_r>
 8003b08:	9900      	ldr	r1, [sp, #0]
 8003b0a:	4605      	mov	r5, r0
 8003b0c:	4630      	mov	r0, r6
 8003b0e:	f7ff fa57 	bl	8002fc0 <_malloc_r>
 8003b12:	b948      	cbnz	r0, 8003b28 <__smakebuf_r+0x44>
 8003b14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003b18:	059a      	lsls	r2, r3, #22
 8003b1a:	d4ef      	bmi.n	8003afc <__smakebuf_r+0x18>
 8003b1c:	f023 0303 	bic.w	r3, r3, #3
 8003b20:	f043 0302 	orr.w	r3, r3, #2
 8003b24:	81a3      	strh	r3, [r4, #12]
 8003b26:	e7e3      	b.n	8003af0 <__smakebuf_r+0xc>
 8003b28:	4b0d      	ldr	r3, [pc, #52]	; (8003b60 <__smakebuf_r+0x7c>)
 8003b2a:	62b3      	str	r3, [r6, #40]	; 0x28
 8003b2c:	89a3      	ldrh	r3, [r4, #12]
 8003b2e:	6020      	str	r0, [r4, #0]
 8003b30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003b34:	81a3      	strh	r3, [r4, #12]
 8003b36:	9b00      	ldr	r3, [sp, #0]
 8003b38:	6163      	str	r3, [r4, #20]
 8003b3a:	9b01      	ldr	r3, [sp, #4]
 8003b3c:	6120      	str	r0, [r4, #16]
 8003b3e:	b15b      	cbz	r3, 8003b58 <__smakebuf_r+0x74>
 8003b40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b44:	4630      	mov	r0, r6
 8003b46:	f000 f889 	bl	8003c5c <_isatty_r>
 8003b4a:	b128      	cbz	r0, 8003b58 <__smakebuf_r+0x74>
 8003b4c:	89a3      	ldrh	r3, [r4, #12]
 8003b4e:	f023 0303 	bic.w	r3, r3, #3
 8003b52:	f043 0301 	orr.w	r3, r3, #1
 8003b56:	81a3      	strh	r3, [r4, #12]
 8003b58:	89a0      	ldrh	r0, [r4, #12]
 8003b5a:	4305      	orrs	r5, r0
 8003b5c:	81a5      	strh	r5, [r4, #12]
 8003b5e:	e7cd      	b.n	8003afc <__smakebuf_r+0x18>
 8003b60:	08002dd9 	.word	0x08002dd9

08003b64 <__malloc_lock>:
 8003b64:	4801      	ldr	r0, [pc, #4]	; (8003b6c <__malloc_lock+0x8>)
 8003b66:	f7ff ba09 	b.w	8002f7c <__retarget_lock_acquire_recursive>
 8003b6a:	bf00      	nop
 8003b6c:	200005ac 	.word	0x200005ac

08003b70 <__malloc_unlock>:
 8003b70:	4801      	ldr	r0, [pc, #4]	; (8003b78 <__malloc_unlock+0x8>)
 8003b72:	f7ff ba04 	b.w	8002f7e <__retarget_lock_release_recursive>
 8003b76:	bf00      	nop
 8003b78:	200005ac 	.word	0x200005ac

08003b7c <_free_r>:
 8003b7c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003b7e:	2900      	cmp	r1, #0
 8003b80:	d044      	beq.n	8003c0c <_free_r+0x90>
 8003b82:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b86:	9001      	str	r0, [sp, #4]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	f1a1 0404 	sub.w	r4, r1, #4
 8003b8e:	bfb8      	it	lt
 8003b90:	18e4      	addlt	r4, r4, r3
 8003b92:	f7ff ffe7 	bl	8003b64 <__malloc_lock>
 8003b96:	4a1e      	ldr	r2, [pc, #120]	; (8003c10 <_free_r+0x94>)
 8003b98:	9801      	ldr	r0, [sp, #4]
 8003b9a:	6813      	ldr	r3, [r2, #0]
 8003b9c:	b933      	cbnz	r3, 8003bac <_free_r+0x30>
 8003b9e:	6063      	str	r3, [r4, #4]
 8003ba0:	6014      	str	r4, [r2, #0]
 8003ba2:	b003      	add	sp, #12
 8003ba4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ba8:	f7ff bfe2 	b.w	8003b70 <__malloc_unlock>
 8003bac:	42a3      	cmp	r3, r4
 8003bae:	d908      	bls.n	8003bc2 <_free_r+0x46>
 8003bb0:	6825      	ldr	r5, [r4, #0]
 8003bb2:	1961      	adds	r1, r4, r5
 8003bb4:	428b      	cmp	r3, r1
 8003bb6:	bf01      	itttt	eq
 8003bb8:	6819      	ldreq	r1, [r3, #0]
 8003bba:	685b      	ldreq	r3, [r3, #4]
 8003bbc:	1949      	addeq	r1, r1, r5
 8003bbe:	6021      	streq	r1, [r4, #0]
 8003bc0:	e7ed      	b.n	8003b9e <_free_r+0x22>
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	b10b      	cbz	r3, 8003bcc <_free_r+0x50>
 8003bc8:	42a3      	cmp	r3, r4
 8003bca:	d9fa      	bls.n	8003bc2 <_free_r+0x46>
 8003bcc:	6811      	ldr	r1, [r2, #0]
 8003bce:	1855      	adds	r5, r2, r1
 8003bd0:	42a5      	cmp	r5, r4
 8003bd2:	d10b      	bne.n	8003bec <_free_r+0x70>
 8003bd4:	6824      	ldr	r4, [r4, #0]
 8003bd6:	4421      	add	r1, r4
 8003bd8:	1854      	adds	r4, r2, r1
 8003bda:	42a3      	cmp	r3, r4
 8003bdc:	6011      	str	r1, [r2, #0]
 8003bde:	d1e0      	bne.n	8003ba2 <_free_r+0x26>
 8003be0:	681c      	ldr	r4, [r3, #0]
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	6053      	str	r3, [r2, #4]
 8003be6:	4421      	add	r1, r4
 8003be8:	6011      	str	r1, [r2, #0]
 8003bea:	e7da      	b.n	8003ba2 <_free_r+0x26>
 8003bec:	d902      	bls.n	8003bf4 <_free_r+0x78>
 8003bee:	230c      	movs	r3, #12
 8003bf0:	6003      	str	r3, [r0, #0]
 8003bf2:	e7d6      	b.n	8003ba2 <_free_r+0x26>
 8003bf4:	6825      	ldr	r5, [r4, #0]
 8003bf6:	1961      	adds	r1, r4, r5
 8003bf8:	428b      	cmp	r3, r1
 8003bfa:	bf04      	itt	eq
 8003bfc:	6819      	ldreq	r1, [r3, #0]
 8003bfe:	685b      	ldreq	r3, [r3, #4]
 8003c00:	6063      	str	r3, [r4, #4]
 8003c02:	bf04      	itt	eq
 8003c04:	1949      	addeq	r1, r1, r5
 8003c06:	6021      	streq	r1, [r4, #0]
 8003c08:	6054      	str	r4, [r2, #4]
 8003c0a:	e7ca      	b.n	8003ba2 <_free_r+0x26>
 8003c0c:	b003      	add	sp, #12
 8003c0e:	bd30      	pop	{r4, r5, pc}
 8003c10:	200005b0 	.word	0x200005b0

08003c14 <_read_r>:
 8003c14:	b538      	push	{r3, r4, r5, lr}
 8003c16:	4d07      	ldr	r5, [pc, #28]	; (8003c34 <_read_r+0x20>)
 8003c18:	4604      	mov	r4, r0
 8003c1a:	4608      	mov	r0, r1
 8003c1c:	4611      	mov	r1, r2
 8003c1e:	2200      	movs	r2, #0
 8003c20:	602a      	str	r2, [r5, #0]
 8003c22:	461a      	mov	r2, r3
 8003c24:	f7fc feaa 	bl	800097c <_read>
 8003c28:	1c43      	adds	r3, r0, #1
 8003c2a:	d102      	bne.n	8003c32 <_read_r+0x1e>
 8003c2c:	682b      	ldr	r3, [r5, #0]
 8003c2e:	b103      	cbz	r3, 8003c32 <_read_r+0x1e>
 8003c30:	6023      	str	r3, [r4, #0]
 8003c32:	bd38      	pop	{r3, r4, r5, pc}
 8003c34:	200005b8 	.word	0x200005b8

08003c38 <_fstat_r>:
 8003c38:	b538      	push	{r3, r4, r5, lr}
 8003c3a:	4d07      	ldr	r5, [pc, #28]	; (8003c58 <_fstat_r+0x20>)
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	4604      	mov	r4, r0
 8003c40:	4608      	mov	r0, r1
 8003c42:	4611      	mov	r1, r2
 8003c44:	602b      	str	r3, [r5, #0]
 8003c46:	f7fc fede 	bl	8000a06 <_fstat>
 8003c4a:	1c43      	adds	r3, r0, #1
 8003c4c:	d102      	bne.n	8003c54 <_fstat_r+0x1c>
 8003c4e:	682b      	ldr	r3, [r5, #0]
 8003c50:	b103      	cbz	r3, 8003c54 <_fstat_r+0x1c>
 8003c52:	6023      	str	r3, [r4, #0]
 8003c54:	bd38      	pop	{r3, r4, r5, pc}
 8003c56:	bf00      	nop
 8003c58:	200005b8 	.word	0x200005b8

08003c5c <_isatty_r>:
 8003c5c:	b538      	push	{r3, r4, r5, lr}
 8003c5e:	4d06      	ldr	r5, [pc, #24]	; (8003c78 <_isatty_r+0x1c>)
 8003c60:	2300      	movs	r3, #0
 8003c62:	4604      	mov	r4, r0
 8003c64:	4608      	mov	r0, r1
 8003c66:	602b      	str	r3, [r5, #0]
 8003c68:	f7fc fedd 	bl	8000a26 <_isatty>
 8003c6c:	1c43      	adds	r3, r0, #1
 8003c6e:	d102      	bne.n	8003c76 <_isatty_r+0x1a>
 8003c70:	682b      	ldr	r3, [r5, #0]
 8003c72:	b103      	cbz	r3, 8003c76 <_isatty_r+0x1a>
 8003c74:	6023      	str	r3, [r4, #0]
 8003c76:	bd38      	pop	{r3, r4, r5, pc}
 8003c78:	200005b8 	.word	0x200005b8

08003c7c <_init>:
 8003c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c7e:	bf00      	nop
 8003c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c82:	bc08      	pop	{r3}
 8003c84:	469e      	mov	lr, r3
 8003c86:	4770      	bx	lr

08003c88 <_fini>:
 8003c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c8a:	bf00      	nop
 8003c8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c8e:	bc08      	pop	{r3}
 8003c90:	469e      	mov	lr, r3
 8003c92:	4770      	bx	lr
