vio_core.v,verilog,xil_defaultlib,../../../../modulator.srcs/sources_1/ip/vio_core/sim/vio_core.v,incdir="../../../../modulator.srcs/sources_1/ip/vio_core/hdl/verilog"incdir="../../../../modulator.srcs/sources_1/ip/vio_core/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
