// Seed: 242973941
module module_0 (
    output id_0,
    output id_1,
    output tri1 id_2,
    input id_3,
    input id_4
);
  logic id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14;
  logic id_15;
  assign id_0 = 1;
  logic id_16;
  assign id_2[1 : 1] = id_3;
endmodule
