// Seed: 2207838648
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  assign module_1.id_20 = 0;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_0  = 32'd33,
    parameter id_17 = 32'd85,
    parameter id_20 = 32'd89,
    parameter id_3  = 32'd73
) (
    input uwire _id_0
    , _id_17,
    input wor id_1,
    output uwire id_2,
    input wire _id_3,
    output uwire id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7,
    input tri0 id_8,
    output tri id_9,
    input tri1 id_10,
    output wire id_11,
    input wor id_12,
    input supply0 id_13,
    output tri0 id_14,
    input supply0 id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  id_19 :
  assert property (@(posedge 1) id_8 * id_0)
  else $signed(26);
  ;
  wire [1 'b0 >  id_17 : 1] _id_20;
  assign id_9 = id_8;
  wor [id_20 : id_0] id_21;
  assign id_21 = -1 >= 1;
  wire [1 'h0 : id_3] id_22;
  generate
    assign id_4 = -1;
  endgenerate
endmodule
