{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750182494634 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750182494634 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 17 14:48:14 2025 " "Processing started: Tue Jun 17 14:48:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750182494634 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182494634 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off circuito_02 -c circuito_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off circuito_02 -c circuito_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182494634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750182495004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750182495004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 10 5 " "Found 10 design units, including 5 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM64x8C001-behavioral " "Found design unit 1: ROM64x8C001-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CounterUDE8-behavioral " "Found design unit 2: CounterUDE8-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ClockScaler-behavioral " "Found design unit 3: ClockScaler-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 219 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AutoResetGen-behavioral " "Found design unit 4: AutoResetGen-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 603 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 SevenSegm_Decoder-behavioral " "Found design unit 5: SevenSegm_Decoder-behavioral" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 657 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM64x8C001 " "Found entity 1: ROM64x8C001" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_ENTITY_NAME" "2 CounterUDE8 " "Found entity 2: CounterUDE8" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_ENTITY_NAME" "3 ClockScaler " "Found entity 3: ClockScaler" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_ENTITY_NAME" "4 AutoResetGen " "Found entity 4: AutoResetGen" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""} { "Info" "ISGN_ENTITY_NAME" "5 SevenSegm_Decoder " "Found entity 5: SevenSegm_Decoder" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_02-structural " "Found design unit 1: circuito_02-structural" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503321 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_02 " "Found entity 1: circuito_02" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750182503321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503321 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_02 " "Elaborating entity \"circuito_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750182503356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp5_C002 circuito_02.vhd(193) " "Verilog HDL or VHDL warning at circuito_02.vhd(193): object \"ncp5_C002\" assigned a value but never read" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750182503358 "|circuito_02"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp6_C002 circuito_02.vhd(194) " "Verilog HDL or VHDL warning at circuito_02.vhd(194): object \"ncp6_C002\" assigned a value but never read" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750182503358 "|circuito_02"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp13_C002 circuito_02.vhd(195) " "Verilog HDL or VHDL warning at circuito_02.vhd(195): object \"ncp13_C002\" assigned a value but never read" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750182503358 "|circuito_02"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ncp3_C016 circuito_02.vhd(196) " "Verilog HDL or VHDL warning at circuito_02.vhd(196): object \"ncp3_C016\" assigned a value but never read" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 196 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750182503358 "|circuito_02"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iID0003_LED_NotCon circuito_02.vhd(200) " "Verilog HDL or VHDL warning at circuito_02.vhd(200): object \"iID0003_LED_NotCon\" assigned a value but never read" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750182503358 "|circuito_02"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockScaler ClockScaler:ClockScaler_iID0003 " "Elaborating entity \"ClockScaler\" for hierarchy \"ClockScaler:ClockScaler_iID0003\"" {  } { { "circuito_02.vhd" "ClockScaler_iID0003" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750182503370 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nAutoReset Components.vhd(264) " "VHDL Process Statement warning at Components.vhd(264): signal \"nAutoReset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 264 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750182503371 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aCntMod Components.vhd(332) " "VHDL Process Statement warning at Components.vhd(332): inferring latch(es) for signal or variable \"aCntMod\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1750182503374 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aCntMid Components.vhd(332) " "VHDL Process Statement warning at Components.vhd(332): inferring latch(es) for signal or variable \"aCntMid\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1750182503374 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aCntMod Components.vhd(460) " "VHDL Process Statement warning at Components.vhd(460): signal \"aCntMod\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 460 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750182503375 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[0\] Components.vhd(332) " "Inferred latch for \"aCntMid\[0\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[1\] Components.vhd(332) " "Inferred latch for \"aCntMid\[1\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[2\] Components.vhd(332) " "Inferred latch for \"aCntMid\[2\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[3\] Components.vhd(332) " "Inferred latch for \"aCntMid\[3\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[4\] Components.vhd(332) " "Inferred latch for \"aCntMid\[4\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[5\] Components.vhd(332) " "Inferred latch for \"aCntMid\[5\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[6\] Components.vhd(332) " "Inferred latch for \"aCntMid\[6\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[7\] Components.vhd(332) " "Inferred latch for \"aCntMid\[7\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[8\] Components.vhd(332) " "Inferred latch for \"aCntMid\[8\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503381 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[9\] Components.vhd(332) " "Inferred latch for \"aCntMid\[9\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[10\] Components.vhd(332) " "Inferred latch for \"aCntMid\[10\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[11\] Components.vhd(332) " "Inferred latch for \"aCntMid\[11\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[12\] Components.vhd(332) " "Inferred latch for \"aCntMid\[12\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[13\] Components.vhd(332) " "Inferred latch for \"aCntMid\[13\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[14\] Components.vhd(332) " "Inferred latch for \"aCntMid\[14\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[15\] Components.vhd(332) " "Inferred latch for \"aCntMid\[15\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[16\] Components.vhd(332) " "Inferred latch for \"aCntMid\[16\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[17\] Components.vhd(332) " "Inferred latch for \"aCntMid\[17\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[18\] Components.vhd(332) " "Inferred latch for \"aCntMid\[18\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[19\] Components.vhd(332) " "Inferred latch for \"aCntMid\[19\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503382 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[20\] Components.vhd(332) " "Inferred latch for \"aCntMid\[20\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[21\] Components.vhd(332) " "Inferred latch for \"aCntMid\[21\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[22\] Components.vhd(332) " "Inferred latch for \"aCntMid\[22\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[23\] Components.vhd(332) " "Inferred latch for \"aCntMid\[23\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[24\] Components.vhd(332) " "Inferred latch for \"aCntMid\[24\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[25\] Components.vhd(332) " "Inferred latch for \"aCntMid\[25\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[26\] Components.vhd(332) " "Inferred latch for \"aCntMid\[26\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[27\] Components.vhd(332) " "Inferred latch for \"aCntMid\[27\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[28\] Components.vhd(332) " "Inferred latch for \"aCntMid\[28\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[29\] Components.vhd(332) " "Inferred latch for \"aCntMid\[29\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[30\] Components.vhd(332) " "Inferred latch for \"aCntMid\[30\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMid\[31\] Components.vhd(332) " "Inferred latch for \"aCntMid\[31\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[0\] Components.vhd(332) " "Inferred latch for \"aCntMod\[0\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503383 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[1\] Components.vhd(332) " "Inferred latch for \"aCntMod\[1\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[2\] Components.vhd(332) " "Inferred latch for \"aCntMod\[2\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[3\] Components.vhd(332) " "Inferred latch for \"aCntMod\[3\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[4\] Components.vhd(332) " "Inferred latch for \"aCntMod\[4\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[5\] Components.vhd(332) " "Inferred latch for \"aCntMod\[5\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[6\] Components.vhd(332) " "Inferred latch for \"aCntMod\[6\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[7\] Components.vhd(332) " "Inferred latch for \"aCntMod\[7\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[8\] Components.vhd(332) " "Inferred latch for \"aCntMod\[8\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[9\] Components.vhd(332) " "Inferred latch for \"aCntMod\[9\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[10\] Components.vhd(332) " "Inferred latch for \"aCntMod\[10\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[11\] Components.vhd(332) " "Inferred latch for \"aCntMod\[11\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[12\] Components.vhd(332) " "Inferred latch for \"aCntMod\[12\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503384 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[13\] Components.vhd(332) " "Inferred latch for \"aCntMod\[13\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[14\] Components.vhd(332) " "Inferred latch for \"aCntMod\[14\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[15\] Components.vhd(332) " "Inferred latch for \"aCntMod\[15\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[16\] Components.vhd(332) " "Inferred latch for \"aCntMod\[16\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[17\] Components.vhd(332) " "Inferred latch for \"aCntMod\[17\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[18\] Components.vhd(332) " "Inferred latch for \"aCntMod\[18\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[19\] Components.vhd(332) " "Inferred latch for \"aCntMod\[19\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[20\] Components.vhd(332) " "Inferred latch for \"aCntMod\[20\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[21\] Components.vhd(332) " "Inferred latch for \"aCntMod\[21\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[22\] Components.vhd(332) " "Inferred latch for \"aCntMod\[22\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[23\] Components.vhd(332) " "Inferred latch for \"aCntMod\[23\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503385 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[24\] Components.vhd(332) " "Inferred latch for \"aCntMod\[24\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503386 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[25\] Components.vhd(332) " "Inferred latch for \"aCntMod\[25\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503386 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[26\] Components.vhd(332) " "Inferred latch for \"aCntMod\[26\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503386 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[27\] Components.vhd(332) " "Inferred latch for \"aCntMod\[27\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503386 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[28\] Components.vhd(332) " "Inferred latch for \"aCntMod\[28\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503386 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[29\] Components.vhd(332) " "Inferred latch for \"aCntMod\[29\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503386 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[30\] Components.vhd(332) " "Inferred latch for \"aCntMod\[30\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503386 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aCntMod\[31\] Components.vhd(332) " "Inferred latch for \"aCntMod\[31\]\" at Components.vhd(332)" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182503386 "|circuito_02|ClockScaler:ClockScaler_iID0003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AutoResetGen AutoResetGen:AutoResetGen_inReset " "Elaborating entity \"AutoResetGen\" for hierarchy \"AutoResetGen:AutoResetGen_inReset\"" {  } { { "circuito_02.vhd" "AutoResetGen_inReset" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750182503403 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FFR Components.vhd(626) " "VHDL Process Statement warning at Components.vhd(626): signal \"FFR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 626 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1750182503403 "|circuito_02|AutoResetGen:AutoResetGen_inReset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegm_Decoder SevenSegm_Decoder:SevenSegm_Decoder_oID0026_L " "Elaborating entity \"SevenSegm_Decoder\" for hierarchy \"SevenSegm_Decoder:SevenSegm_Decoder_oID0026_L\"" {  } { { "circuito_02.vhd" "SevenSegm_Decoder_oID0026_L" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750182503409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM64x8C001 ROM64x8C001:C001 " "Elaborating entity \"ROM64x8C001\" for hierarchy \"ROM64x8C001:C001\"" {  } { { "circuito_02.vhd" "C001" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750182503421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUDE8 CounterUDE8:C002 " "Elaborating entity \"CounterUDE8\" for hierarchy \"CounterUDE8:C002\"" {  } { { "circuito_02.vhd" "C002" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750182503430 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[2\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[2\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[3\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[3\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[5\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[5\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[6\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[6\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[7\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[7\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[8\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[8\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[9\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[9\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[10\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[10\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[11\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[11\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[12\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[12\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503503 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[13\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[13\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[14\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[14\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[15\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[15\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[16\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[16\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[17\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[17\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[18\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[18\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[19\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[19\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[20\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[20\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[21\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[21\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[22\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[22\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[23\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[23\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[24\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[24\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[0\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[0\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[1\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[1\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[2\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[2\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[3\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[3\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[4\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[4\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[5\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[5\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[6\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[6\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[8\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[8\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[11\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[11\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[12\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[12\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[14\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[14\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[15\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[15\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[17\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[17\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[19\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[19\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503504 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[20\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[20\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[21\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[21\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[22\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[22\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMod\[24\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMod\[24\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503505 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ClockScaler:ClockScaler_iID0003\|aCntMid\[4\] " "LATCH primitive \"ClockScaler:ClockScaler_iID0003\|aCntMid\[4\]\" is permanently enabled" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 332 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1750182503505 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 233 -1 0 } } { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1750182503921 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1750182503921 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[24\] ClockScaler:ClockScaler_iID0003\|aCount\[24\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[22\] ClockScaler:ClockScaler_iID0003\|aCount\[22\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[22\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[22\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[21\] ClockScaler:ClockScaler_iID0003\|aCount\[21\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[21\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[21\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[20\] ClockScaler:ClockScaler_iID0003\|aCount\[20\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[20\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[20\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[19\] ClockScaler:ClockScaler_iID0003\|aCount\[19\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[19\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[19\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[17\] ClockScaler:ClockScaler_iID0003\|aCount\[17\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[17\]~13 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[17\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[17\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[17\]~13\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[15\] ClockScaler:ClockScaler_iID0003\|aCount\[15\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[17\]~13 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[15\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[15\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[17\]~13\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[14\] ClockScaler:ClockScaler_iID0003\|aCount\[14\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[14\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[14\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[12\] ClockScaler:ClockScaler_iID0003\|aCount\[12\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[12\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[12\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[11\] ClockScaler:ClockScaler_iID0003\|aCount\[11\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[11\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[11\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[8\] ClockScaler:ClockScaler_iID0003\|aCount\[8\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[17\]~13 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[8\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[8\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[17\]~13\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ClockScaler:ClockScaler_iID0003\|aCount\[5\] ClockScaler:ClockScaler_iID0003\|aCount\[5\]~_emulated ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1 " "Register \"ClockScaler:ClockScaler_iID0003\|aCount\[5\]\" is converted into an equivalent circuit using register \"ClockScaler:ClockScaler_iID0003\|aCount\[5\]~_emulated\" and latch \"ClockScaler:ClockScaler_iID0003\|aCount\[24\]~1\"" {  } { { "Components.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/Components.vhd" 459 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1750182503922 "|circuito_02|ClockScaler:ClockScaler_iID0003|aCount[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1750182503922 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A8 GND " "Pin \"oPIN_A8\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_A8"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A9 GND " "Pin \"oPIN_A9\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_A9"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A10 GND " "Pin \"oPIN_A10\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_A10"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B10 GND " "Pin \"oPIN_B10\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_B10"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D13 GND " "Pin \"oPIN_D13\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_D13"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C13 GND " "Pin \"oPIN_C13\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_C13"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E14 GND " "Pin \"oPIN_E14\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_E14"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D14 GND " "Pin \"oPIN_D14\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_D14"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A11 GND " "Pin \"oPIN_A11\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_A11"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B11 GND " "Pin \"oPIN_B11\" is stuck at GND" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_B11"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B20 VCC " "Pin \"oPIN_B20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_B20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A20 VCC " "Pin \"oPIN_A20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_A20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B19 VCC " "Pin \"oPIN_B19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_B19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A21 VCC " "Pin \"oPIN_A21\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_A21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B21 VCC " "Pin \"oPIN_B21\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_B21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C22 VCC " "Pin \"oPIN_C22\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_C22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_B22 VCC " "Pin \"oPIN_B22\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_B22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_A19 VCC " "Pin \"oPIN_A19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_A19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F21 VCC " "Pin \"oPIN_F21\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_F21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E22 VCC " "Pin \"oPIN_E22\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_E22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E21 VCC " "Pin \"oPIN_E21\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_E21"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C19 VCC " "Pin \"oPIN_C19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_C19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_C20 VCC " "Pin \"oPIN_C20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_C20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D19 VCC " "Pin \"oPIN_D19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_D19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E17 VCC " "Pin \"oPIN_E17\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_E17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_D22 VCC " "Pin \"oPIN_D22\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_D22"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F18 VCC " "Pin \"oPIN_F18\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_F18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E20 VCC " "Pin \"oPIN_E20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_E20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_E19 VCC " "Pin \"oPIN_E19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_E19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_J18 VCC " "Pin \"oPIN_J18\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_J18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_H19 VCC " "Pin \"oPIN_H19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_H19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F19 VCC " "Pin \"oPIN_F19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_F19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F20 VCC " "Pin \"oPIN_F20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_F20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_F17 VCC " "Pin \"oPIN_F17\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_F17"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_J20 VCC " "Pin \"oPIN_J20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_J20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_K20 VCC " "Pin \"oPIN_K20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_K20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_L18 VCC " "Pin \"oPIN_L18\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_L18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N18 VCC " "Pin \"oPIN_N18\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_N18"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_M20 VCC " "Pin \"oPIN_M20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_M20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N19 VCC " "Pin \"oPIN_N19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_N19"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_N20 VCC " "Pin \"oPIN_N20\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_N20"} { "Warning" "WMLS_MLS_STUCK_PIN" "oPIN_L19 VCC " "Pin \"oPIN_L19\" is stuck at VCC" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750182504030 "|circuito_02|oPIN_L19"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750182504030 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750182504102 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750182504862 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750182505057 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750182505057 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "iID0016_02 " "No output dependent on input pin \"iID0016_02\"" {  } { { "circuito_02.vhd" "" { Text "C:/Projetos/Engenharia-de-Computacao/Disciplinas/Eletronica_Digital/Deeds/circuito_02_DE10_Lite/circuito_02.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750182505105 "|circuito_02|iID0016_02"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750182505105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "356 " "Implemented 356 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750182505105 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750182505105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "294 " "Implemented 294 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750182505105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750182505105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750182505134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 17 14:48:25 2025 " "Processing ended: Tue Jun 17 14:48:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750182505134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750182505134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750182505134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750182505134 ""}
