Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed May 22 14:04:48 2024
| Host         : LAPTOP-0P208VUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               241         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9966)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4732)
5. checking no_input_delay (17)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9966)
---------------------------
 There are 251 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Jump_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Jump_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Length_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Length_reg[1]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_Length_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_MemtoReg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_MemtoReg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/EX_MEM/EX_MEM_MemtoReg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U1/DataPath1/IF_ID/IF_ID_Fun3_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U1/DataPath1/IF_ID/IF_ID_Fun3_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U1/DataPath1/IF_ID/IF_ID_Fun3_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/DataPath1/IF_ID/IF_ID_OPcode_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/DataPath1/IF_ID/IF_ID_OPcode_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/DataPath1/IF_ID/IF_ID_OPcode_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/DataPath1/IF_ID/IF_ID_OPcode_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U1/DataPath1/IF_ID/IF_ID_OPcode_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/MEM_WB/MEM_WB_ALU_out_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/MEM_WB/MEM_WB_ALU_out_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/MEM_WB/MEM_WB_Length_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/MEM_WB/MEM_WB_Length_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/MEM_WB/MEM_WB_Length_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/MEM_WB/MEM_WB_MemtoReg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/MEM_WB/MEM_WB_MemtoReg_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U1/DataPath1/MEM_WB/MEM_WB_MemtoReg_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/DataPath1/SCPU_CTRL/ImmSel_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: U1/DataPath1/SCPU_CTRL/ImmSel_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1735 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4732)
---------------------------------------------------
 There are 4732 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4765          inf        0.000                      0                 4765           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4765 Endpoints
Min Delay          4765 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.618ns  (logic 6.003ns (29.116%)  route 14.615ns (70.884%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=122, routed)         3.274     3.752    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.301     4.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     4.487    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4_n_5
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.611 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.760     5.371    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_5
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=8, routed)           2.561     8.056    U5/data2[31]
    SLICE_X7Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.180 r  U5/Disp_num[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.180    U5/Disp_num[31]_INST_0_i_1_n_0
    SLICE_X7Y99          MUXF7 (Prop_muxf7_I0_O)      0.212     8.392 r  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           1.165     9.557    U6/inst/U2/disp_num[31]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.299     9.856 r  U6/inst/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000     9.856    U6/inst/U2/XLXI_1_i_3_n_5
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    10.073 r  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.171    12.244    U6/inst/U2/hex[3]
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.299    12.543 r  U6/inst/U2/XLXI_8/O
                         net (fo=1, routed)           0.674    13.217    U6/inst/U2/XLXN_28
    SLICE_X0Y81          LUT4 (Prop_lut4_I0_O)        0.124    13.341 r  U6/inst/U2/XLXI_17/O
                         net (fo=1, routed)           0.646    13.987    U6/inst/U2/XLXN_208
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124    14.111 r  U6/inst/U2/XLXI_47/O
                         net (fo=1, routed)           2.929    17.041    segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    20.618 r  segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    20.618    segment[7]
    T10                                                               r  segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.962ns  (logic 5.987ns (29.991%)  route 13.975ns (70.009%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=122, routed)         3.274     3.752    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.301     4.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     4.487    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4_n_5
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.611 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.760     5.371    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_5
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=8, routed)           2.561     8.056    U5/data2[31]
    SLICE_X7Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.180 r  U5/Disp_num[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.180    U5/Disp_num[31]_INST_0_i_1_n_0
    SLICE_X7Y99          MUXF7 (Prop_muxf7_I0_O)      0.212     8.392 r  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           1.165     9.557    U6/inst/U2/disp_num[31]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.299     9.856 r  U6/inst/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000     9.856    U6/inst/U2/XLXI_1_i_3_n_5
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    10.073 r  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.176    12.249    U6/inst/U2/hex[3]
    SLICE_X0Y81          LUT4 (Prop_lut4_I3_O)        0.299    12.548 r  U6/inst/U2/XLXI_7/O
                         net (fo=2, routed)           0.808    13.356    U6/inst/U2/XLXN_27
    SLICE_X0Y82          LUT4 (Prop_lut4_I3_O)        0.124    13.480 r  U6/inst/U2/XLXI_41/O
                         net (fo=1, routed)           0.642    14.122    U6/inst/U2/XLXN_213
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124    14.246 r  U6/inst/U2/XLXI_52/O
                         net (fo=1, routed)           2.155    16.401    segment_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    19.962 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.962    segment[2]
    T11                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.848ns  (logic 5.981ns (30.136%)  route 13.867ns (69.864%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=122, routed)         3.274     3.752    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.301     4.053 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     4.487    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4_n_5
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.611 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.760     5.371    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_5
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.124     5.495 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=8, routed)           2.561     8.056    U5/data2[31]
    SLICE_X7Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.180 f  U5/Disp_num[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.180    U5/Disp_num[31]_INST_0_i_1_n_0
    SLICE_X7Y99          MUXF7 (Prop_muxf7_I0_O)      0.212     8.392 f  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           1.165     9.557    U6/inst/U2/disp_num[31]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.299     9.856 f  U6/inst/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000     9.856    U6/inst/U2/XLXI_1_i_3_n_5
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    10.073 f  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.819    11.892    U6/inst/U2/hex[3]
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.299    12.191 r  U6/inst/U2/XLXI_18/O
                         net (fo=1, routed)           0.807    12.998    U6/inst/U2/XLXN_72
    SLICE_X1Y82          LUT4 (Prop_lut4_I3_O)        0.124    13.122 r  U6/inst/U2/XLXI_22/O
                         net (fo=1, routed)           0.154    13.276    U6/inst/U2/XLXN_209
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.124    13.400 r  U6/inst/U2/XLXI_48/O
                         net (fo=1, routed)           2.893    16.293    segment_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.848 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.848    segment[6]
    R10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.620ns  (logic 5.976ns (30.460%)  route 13.644ns (69.540%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=122, routed)         3.274     3.752    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.301     4.053 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     4.487    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4_n_5
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.611 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.760     5.371    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_5
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.124     5.495 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=8, routed)           2.561     8.056    U5/data2[31]
    SLICE_X7Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.180 f  U5/Disp_num[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.180    U5/Disp_num[31]_INST_0_i_1_n_0
    SLICE_X7Y99          MUXF7 (Prop_muxf7_I0_O)      0.212     8.392 f  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           1.165     9.557    U6/inst/U2/disp_num[31]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.299     9.856 f  U6/inst/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000     9.856    U6/inst/U2/XLXI_1_i_3_n_5
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    10.073 f  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.675    11.748    U6/inst/U2/hex[3]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.299    12.047 r  U6/inst/U2/XLXI_6/O
                         net (fo=2, routed)           1.036    13.083    U6/inst/U2/XLXN_26
    SLICE_X0Y84          LUT4 (Prop_lut4_I2_O)        0.124    13.207 r  U6/inst/U2/XLXI_29/O
                         net (fo=1, routed)           0.161    13.369    U6/inst/U2/XLXN_211
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.124    13.493 r  U6/inst/U2/XLXI_50/O
                         net (fo=1, routed)           2.577    16.070    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    19.620 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.620    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.526ns  (logic 5.919ns (30.313%)  route 13.607ns (69.687%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=3 LUT5=2 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=122, routed)         3.274     3.752    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.301     4.053 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     4.487    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4_n_5
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.611 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.760     5.371    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_5
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.124     5.495 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=8, routed)           2.561     8.056    U5/data2[31]
    SLICE_X7Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.180 r  U5/Disp_num[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.180    U5/Disp_num[31]_INST_0_i_1_n_0
    SLICE_X7Y99          MUXF7 (Prop_muxf7_I0_O)      0.212     8.392 r  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           1.165     9.557    U6/inst/U2/disp_num[31]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.299     9.856 r  U6/inst/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000     9.856    U6/inst/U2/XLXI_1_i_3_n_5
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    10.073 r  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.608    11.681    U6/inst/U2/hex[3]
    SLICE_X2Y82          LUT3 (Prop_lut3_I2_O)        0.299    11.980 r  U6/inst/U2/XLXI_20/O
                         net (fo=2, routed)           0.954    12.935    U6/inst/U2/XLXN_74
    SLICE_X0Y83          LUT3 (Prop_lut3_I2_O)        0.124    13.059 r  U6/inst/U2/XLXI_26/O
                         net (fo=1, routed)           0.578    13.637    U6/inst/U2/XLXN_210
    SLICE_X0Y84          LUT2 (Prop_lut2_I1_O)        0.124    13.761 r  U6/inst/U2/XLXI_49/O
                         net (fo=1, routed)           2.272    16.033    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.526 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.526    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.726ns  (logic 5.963ns (31.844%)  route 12.763ns (68.156%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=122, routed)         3.274     3.752    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.301     4.053 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     4.487    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4_n_5
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.611 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.760     5.371    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_5
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.124     5.495 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=8, routed)           2.561     8.056    U5/data2[31]
    SLICE_X7Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.180 f  U5/Disp_num[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.180    U5/Disp_num[31]_INST_0_i_1_n_0
    SLICE_X7Y99          MUXF7 (Prop_muxf7_I0_O)      0.212     8.392 f  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           1.165     9.557    U6/inst/U2/disp_num[31]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.299     9.856 f  U6/inst/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000     9.856    U6/inst/U2/XLXI_1_i_3_n_5
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    10.073 f  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.209    11.282    U6/inst/U2/hex[3]
    SLICE_X4Y85          LUT4 (Prop_lut4_I3_O)        0.299    11.581 r  U6/inst/U2/XLXI_43/O
                         net (fo=1, routed)           0.670    12.252    U6/inst/U2/XLXN_201
    SLICE_X4Y85          LUT3 (Prop_lut3_I1_O)        0.124    12.376 r  U6/inst/U2/XLXI_46/O
                         net (fo=1, routed)           0.826    13.202    U6/inst/U2/XLXN_214
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124    13.326 r  U6/inst/U2/XLXI_53/O
                         net (fo=1, routed)           1.863    15.189    segment_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537    18.726 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.726    segment[1]
    L18                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/PC_out_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.543ns  (logic 5.960ns (32.139%)  route 12.584ns (67.861%))
  Logic Levels:           12  (FDCE=1 LUT2=1 LUT3=3 LUT5=2 LUT6=2 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE                         0.000     0.000 r  U1/DataPath1/PC_out_reg[8]/C
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  U1/DataPath1/PC_out_reg[8]/Q
                         net (fo=122, routed)         3.274     3.752    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[6]
    SLICE_X31Y90         LUT6 (Prop_lut6_I0_O)        0.301     4.053 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4/O
                         net (fo=1, routed)           0.433     4.487    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_4_n_5
    SLICE_X31Y90         LUT3 (Prop_lut3_I2_O)        0.124     4.611 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1/O
                         net (fo=2, routed)           0.760     5.371    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0_i_1_n_5
    SLICE_X30Y93         LUT5 (Prop_lut5_I1_O)        0.124     5.495 f  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[31]_INST_0/O
                         net (fo=8, routed)           2.561     8.056    U5/data2[31]
    SLICE_X7Y99          LUT5 (Prop_lut5_I1_O)        0.124     8.180 f  U5/Disp_num[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.180    U5/Disp_num[31]_INST_0_i_1_n_0
    SLICE_X7Y99          MUXF7 (Prop_muxf7_I0_O)      0.212     8.392 f  U5/Disp_num[31]_INST_0/O
                         net (fo=1, routed)           1.165     9.557    U6/inst/U2/disp_num[31]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.299     9.856 f  U6/inst/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000     9.856    U6/inst/U2/XLXI_1_i_3_n_5
    SLICE_X7Y93          MUXF7 (Prop_muxf7_I1_O)      0.217    10.073 f  U6/inst/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          1.667    11.740    U6/inst/U2/hex[3]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.299    12.039 r  U6/inst/U2/XLXI_30/O
                         net (fo=1, routed)           0.665    12.704    U6/inst/U2/XLXN_171
    SLICE_X1Y81          LUT3 (Prop_lut3_I1_O)        0.124    12.828 r  U6/inst/U2/XLXI_36/O
                         net (fo=1, routed)           0.295    13.124    U6/inst/U2/XLXN_212
    SLICE_X1Y80          LUT2 (Prop_lut2_I1_O)        0.124    13.248 r  U6/inst/U2/XLXI_51/O
                         net (fo=1, routed)           1.762    15.010    segment_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.534    18.543 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.543    segment[3]
    P15                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/EX_MEM/EX_MEM_Wt_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/EX_MEM/EX_MEM_zero_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.361ns  (logic 2.302ns (13.259%)  route 15.059ns (86.741%))
  Logic Levels:           12  (FDCE=1 LUT3=3 LUT4=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE                         0.000     0.000 r  U1/DataPath1/EX_MEM/EX_MEM_Wt_addr_reg[0]/C
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/EX_MEM/EX_MEM_Wt_addr_reg[0]/Q
                         net (fo=4, routed)           1.018     1.474    U1/DataPath1/ID_EX/D[0]
    SLICE_X28Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.598 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[31]_i_45/O
                         net (fo=3, routed)           1.117     2.716    U1/DataPath1/EX_MEM/EX_MEM_ALU_out[31]_i_14
    SLICE_X28Y104        LUT3 (Prop_lut3_I0_O)        0.124     2.840 r  U1/DataPath1/EX_MEM/EX_MEM_ALU_out[31]_i_29/O
                         net (fo=32, routed)          2.066     4.906    U1/DataPath1/ID_EX/EX_MEM_ALU_out[31]_i_6_2
    SLICE_X15Y108        LUT6 (Prop_lut6_I2_O)        0.124     5.030 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[2]_i_14/O
                         net (fo=1, routed)           0.867     5.897    U1/DataPath1/ID_EX/p_0_in__0[2]
    SLICE_X14Y108        LUT3 (Prop_lut3_I2_O)        0.124     6.021 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[2]_i_7/O
                         net (fo=116, routed)         4.586    10.607    U1/DataPath1/ID_EX/Ior2[2]
    SLICE_X12Y112        LUT6 (Prop_lut6_I1_O)        0.124    10.731 f  U1/DataPath1/ID_EX/EX_MEM_ALU_out[14]_i_13/O
                         net (fo=2, routed)           1.253    11.984    U1/DataPath1/ID_EX/EX_MEM_ALU_out[14]_i_13_n_5
    SLICE_X6Y109         LUT3 (Prop_lut3_I2_O)        0.152    12.136 f  U1/DataPath1/ID_EX/EX_MEM_ALU_out[12]_i_8/O
                         net (fo=2, routed)           0.746    12.882    U1/DataPath1/ID_EX/EX_MEM_ALU_out[12]_i_8_n_5
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.348    13.230 f  U1/DataPath1/ID_EX/EX_MEM_ALU_out[11]_i_3/O
                         net (fo=1, routed)           0.810    14.040    U1/DataPath1/ID_EX/EX_MEM_ALU_out[11]_i_3_n_5
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.164 f  U1/DataPath1/ID_EX/EX_MEM_ALU_out[11]_i_2/O
                         net (fo=1, routed)           1.001    15.164    U1/DataPath1/ID_EX/U3/tem[11]
    SLICE_X4Y106         LUT4 (Prop_lut4_I3_O)        0.152    15.316 f  U1/DataPath1/ID_EX/EX_MEM_ALU_out[11]_i_1/O
                         net (fo=2, routed)           0.956    16.272    U1/DataPath1/ID_EX/ID_EX_ALU_Control_reg[1]_0[11]
    SLICE_X6Y104         LUT6 (Prop_lut6_I1_O)        0.326    16.598 r  U1/DataPath1/ID_EX/EX_MEM_zero_i_4/O
                         net (fo=1, routed)           0.639    17.237    U1/DataPath1/ID_EX/EX_MEM_zero_i_4_n_5
    SLICE_X4Y104         LUT6 (Prop_lut6_I2_O)        0.124    17.361 r  U1/DataPath1/ID_EX/EX_MEM_zero_i_1/O
                         net (fo=1, routed)           0.000    17.361    U1/DataPath1/EX_MEM/zero
    SLICE_X4Y104         FDCE                                         r  U1/DataPath1/EX_MEM/EX_MEM_zero_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/MEM_WB/MEM_WB_Wt_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.012ns  (logic 1.860ns (11.616%)  route 14.152ns (88.384%))
  Logic Levels:           10  (FDCE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDCE                         0.000     0.000 r  U1/DataPath1/MEM_WB/MEM_WB_Wt_addr_reg[2]/C
    SLICE_X30Y102        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U1/DataPath1/MEM_WB/MEM_WB_Wt_addr_reg[2]/Q
                         net (fo=36, routed)          1.066     1.584    U1/DataPath1/MEM_WB/MEM_WB_Wt_addr[2]
    SLICE_X29Y102        LUT6 (Prop_lut6_I4_O)        0.124     1.708 f  U1/DataPath1/MEM_WB/EX_MEM_ALU_out[31]_i_48/O
                         net (fo=2, routed)           1.031     2.740    U1/DataPath1/ID_EX/EX_MEM_ALU_out[0]_i_11_2
    SLICE_X28Y104        LUT6 (Prop_lut6_I5_O)        0.124     2.864 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[31]_i_28/O
                         net (fo=32, routed)          1.662     4.526    U1/DataPath1/ID_EX/EX_MEM_ALU_out[31]_i_28_n_5
    SLICE_X13Y106        LUT6 (Prop_lut6_I0_O)        0.124     4.650 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[4]_i_11/O
                         net (fo=4, routed)           1.175     5.825    U1/DataPath1/ID_EX/p_0_in__0[4]
    SLICE_X13Y115        LUT3 (Prop_lut3_I2_O)        0.124     5.949 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[4]_i_6/O
                         net (fo=111, routed)         4.252    10.201    U1/DataPath1/ID_EX/Ior2[4]
    SLICE_X12Y111        LUT5 (Prop_lut5_I3_O)        0.146    10.347 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[27]_i_12/O
                         net (fo=4, routed)           0.980    11.326    U1/DataPath1/ID_EX/EX_MEM_ALU_out[27]_i_12_n_5
    SLICE_X11Y112        LUT6 (Prop_lut6_I5_O)        0.328    11.654 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[21]_i_8/O
                         net (fo=2, routed)           1.265    12.920    U1/DataPath1/ID_EX/EX_MEM_ALU_out[21]_i_8_n_5
    SLICE_X6Y112         LUT6 (Prop_lut6_I4_O)        0.124    13.044 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[20]_i_3/O
                         net (fo=1, routed)           0.774    13.817    U1/DataPath1/ID_EX/EX_MEM_ALU_out[20]_i_3_n_5
    SLICE_X5Y112         LUT6 (Prop_lut6_I0_O)        0.124    13.941 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[20]_i_2/O
                         net (fo=1, routed)           1.040    14.981    U1/DataPath1/ID_EX/U3/tem[20]
    SLICE_X6Y108         LUT4 (Prop_lut4_I3_O)        0.124    15.105 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[20]_i_1/O
                         net (fo=2, routed)           0.907    16.012    U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[31]_1[20]
    SLICE_X8Y105         FDCE                                         r  U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/DataPath1/EX_MEM/EX_MEM_Wt_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.851ns  (logic 1.852ns (11.684%)  route 13.999ns (88.316%))
  Logic Levels:           10  (FDCE=1 LUT3=3 LUT4=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE                         0.000     0.000 r  U1/DataPath1/EX_MEM/EX_MEM_Wt_addr_reg[0]/C
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/DataPath1/EX_MEM/EX_MEM_Wt_addr_reg[0]/Q
                         net (fo=4, routed)           1.018     1.474    U1/DataPath1/ID_EX/D[0]
    SLICE_X28Y101        LUT4 (Prop_lut4_I1_O)        0.124     1.598 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[31]_i_45/O
                         net (fo=3, routed)           1.117     2.716    U1/DataPath1/EX_MEM/EX_MEM_ALU_out[31]_i_14
    SLICE_X28Y104        LUT3 (Prop_lut3_I0_O)        0.124     2.840 r  U1/DataPath1/EX_MEM/EX_MEM_ALU_out[31]_i_29/O
                         net (fo=32, routed)          2.066     4.906    U1/DataPath1/ID_EX/EX_MEM_ALU_out[31]_i_6_2
    SLICE_X15Y108        LUT6 (Prop_lut6_I2_O)        0.124     5.030 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[2]_i_14/O
                         net (fo=1, routed)           0.867     5.897    U1/DataPath1/ID_EX/p_0_in__0[2]
    SLICE_X14Y108        LUT3 (Prop_lut3_I2_O)        0.124     6.021 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[2]_i_7/O
                         net (fo=116, routed)         4.586    10.607    U1/DataPath1/ID_EX/Ior2[2]
    SLICE_X12Y112        LUT6 (Prop_lut6_I1_O)        0.124    10.731 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[14]_i_13/O
                         net (fo=2, routed)           1.253    11.984    U1/DataPath1/ID_EX/EX_MEM_ALU_out[14]_i_13_n_5
    SLICE_X6Y109         LUT3 (Prop_lut3_I2_O)        0.152    12.136 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[12]_i_8/O
                         net (fo=2, routed)           0.746    12.882    U1/DataPath1/ID_EX/EX_MEM_ALU_out[12]_i_8_n_5
    SLICE_X6Y108         LUT6 (Prop_lut6_I4_O)        0.348    13.230 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[11]_i_3/O
                         net (fo=1, routed)           0.810    14.040    U1/DataPath1/ID_EX/EX_MEM_ALU_out[11]_i_3_n_5
    SLICE_X6Y109         LUT6 (Prop_lut6_I0_O)        0.124    14.164 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[11]_i_2/O
                         net (fo=1, routed)           1.001    15.164    U1/DataPath1/ID_EX/U3/tem[11]
    SLICE_X4Y106         LUT4 (Prop_lut4_I3_O)        0.152    15.316 r  U1/DataPath1/ID_EX/EX_MEM_ALU_out[11]_i_1/O
                         net (fo=2, routed)           0.534    15.851    U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[31]_1[11]
    SLICE_X4Y104         FDCE                                         r  U1/DataPath1/EX_MEM/EX_MEM_ALU_out_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/DataPath1/IF_ID/IF_ID_PC_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/DataPath1/ID_EX/ID_EX_PC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDCE                         0.000     0.000 r  U1/DataPath1/IF_ID/IF_ID_PC_reg[1]/C
    SLICE_X14Y89         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  U1/DataPath1/IF_ID/IF_ID_PC_reg[1]/Q
                         net (fo=1, routed)           0.057     0.205    U1/DataPath1/ID_EX/ID_EX_PC_reg[31]_1[1]
    SLICE_X14Y89         FDCE                                         r  U1/DataPath1/ID_EX/ID_EX_PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[0]/C
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter2_Lock_reg[0]/Q
                         net (fo=1, routed)           0.052     0.193    U10/counter2_Lock_reg_n_0_[0]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.045     0.238 r  U10/counter2[0]_i_1/O
                         net (fo=1, routed)           0.000     0.238    U10/counter2[0]_i_1_n_0
    SLICE_X2Y96          FDCE                                         r  U10/counter2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.148ns (61.471%)  route 0.093ns (38.529%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y124        FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[10]/C
    SLICE_X38Y124        FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart_inst/uart_display/FSM_onehot_print_state_reg[10]/Q
                         net (fo=2, routed)           0.093     0.241    uart_inst/uart_display/FSM_onehot_print_state_reg_n_5_[10]
    SLICE_X38Y124        FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[2]/C
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[2]/Q
                         net (fo=2, routed)           0.062     0.203    U10/counter0_Lock_reg_n_0_[2]
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.045     0.248 r  U10/counter0[1]_i_1/O
                         net (fo=1, routed)           0.000     0.248    U10/counter0[1]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  U10/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.636%)  route 0.063ns (25.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[1]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[1]/Q
                         net (fo=2, routed)           0.063     0.204    U10/counter1_Lock_reg_n_0_[1]
    SLICE_X2Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.249 r  U10/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.249    U10/p_1_in[0]
    SLICE_X2Y94          FDCE                                         r  U10/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[22]/C
    SLICE_X4Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[22]/Q
                         net (fo=2, routed)           0.064     0.205    U10/counter0_Lock_reg_n_0_[22]
    SLICE_X5Y96          LUT6 (Prop_lut6_I3_O)        0.045     0.250 r  U10/counter0[21]_i_1/O
                         net (fo=1, routed)           0.000     0.250    U10/counter0[21]_i_1_n_0
    SLICE_X5Y96          FDCE                                         r  U10/counter0_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[2]/C
    SLICE_X4Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter0_Lock_reg[2]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter0_Lock_reg_n_0_[2]
    SLICE_X5Y91          LUT6 (Prop_lut6_I0_O)        0.045     0.251 r  U10/counter0[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter0[2]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  U10/counter0_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[2]/C
    SLICE_X3Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[2]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter1_Lock_reg_n_0_[2]
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/p_1_in[2]
    SLICE_X2Y94          FDCE                                         r  U10/counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[6]/C
    SLICE_X3Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[6]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter1_Lock_reg_n_0_[6]
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/p_1_in[6]
    SLICE_X2Y95          FDCE                                         r  U10/counter1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[3]/C
    SLICE_X3Y96          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter2_Lock_reg[3]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter2_Lock_reg_n_0_[3]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter2[3]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/counter2[3]_i_1_n_0
    SLICE_X2Y96          FDCE                                         r  U10/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------





