$date
	Mon Dec 11 04:37:05 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Machine_tb $end
$scope module computer $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # rx $end
$var wire 1 $ writeEnable $end
$var wire 1 % tx $end
$var wire 8 & WriteDataBus [7:0] $end
$var wire 8 ' ReadDataBus [7:0] $end
$var wire 8 ( AddressBus [7:0] $end
$scope module cpu $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 ) zero_flag $end
$var wire 4 * opCode [3:0] $end
$var wire 8 + WriteDataBus [7:0] $end
$var wire 1 , Reg_const4 $end
$var wire 1 - Reg_Imm $end
$var wire 2 . Reg_4_PC [1:0] $end
$var wire 1 / RegWrite_Enable $end
$var wire 8 0 ReadDataBus [7:0] $end
$var wire 1 1 RA_Enable $end
$var wire 2 2 PC_RA_ALU_REG [1:0] $end
$var wire 1 3 PC_Enable $end
$var wire 1 $ MemwriteEnable $end
$var wire 2 4 Alu_Move_Mem [1:0] $end
$var wire 8 5 AddressBus [7:0] $end
$var wire 3 6 ALUOP [2:0] $end
$var reg 1 7 MemWrite_Enable $end
$scope module ctrl $end
$var wire 1 ) zero_flag $end
$var wire 4 8 opCode [3:0] $end
$var reg 3 9 ALUOP [2:0] $end
$var reg 2 : Alu_Move_Mem [1:0] $end
$var reg 1 $ MemWrite_Enable $end
$var reg 1 3 PC_Enable $end
$var reg 2 ; PC_RA_ALU_REG [1:0] $end
$var reg 1 1 RA_Enable $end
$var reg 1 / RegWrite_Enable $end
$var reg 2 < Reg_4_PC [1:0] $end
$var reg 1 - Reg_Imm $end
$var reg 1 , Reg_const4 $end
$upscope $end
$scope module dp $end
$var wire 3 = ALUOP [2:0] $end
$var wire 8 > Address [7:0] $end
$var wire 2 ? Alu_Move_Mem [1:0] $end
$var wire 1 7 MemWrite_Enable $end
$var wire 8 @ Memout [7:0] $end
$var wire 1 3 PC_Enable $end
$var wire 2 A PC_RA_ALU_REG [1:0] $end
$var wire 1 1 RA_Enable $end
$var wire 1 / RegWrite_Enable $end
$var wire 2 B Reg_4_PC [1:0] $end
$var wire 1 - Reg_Imm $end
$var wire 1 , Reg_const4 $end
$var wire 8 C WriteData [7:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 ) zero_flag $end
$var wire 2 D toRd2 [1:0] $end
$var wire 8 E result [7:0] $end
$var wire 8 F pc_plus_one [7:0] $end
$var wire 4 G opCode [3:0] $end
$var wire 8 H instruction [7:0] $end
$var wire 4 I imm [3:0] $end
$var wire 8 J ReadData [7:0] $end
$var wire 8 K RAval [7:0] $end
$var wire 8 L PCval [7:0] $end
$var wire 8 M D2 [7:0] $end
$var wire 8 N D1 [7:0] $end
$var reg 8 O IN1 [7:0] $end
$var reg 8 P IN2 [7:0] $end
$var reg 8 Q toPC [7:0] $end
$var reg 2 R toRd1 [1:0] $end
$var reg 8 S toWriteData [7:0] $end
$scope module Inst $end
$var wire 8 T Address [7:0] $end
$var reg 8 U Instruction [7:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 V i [31:0] $end
$upscope $end
$upscope $end
$scope module PC $end
$var wire 8 W In [7:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 3 writeEnable $end
$var reg 8 X Data [7:0] $end
$var reg 8 Y Out [7:0] $end
$upscope $end
$scope module RA $end
$var wire 8 Z In [7:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 1 writeEnable $end
$var reg 8 [ Data [7:0] $end
$var reg 8 \ Out [7:0] $end
$upscope $end
$scope module RegFile $end
$var wire 1 / RegWrite_Enable $end
$var wire 2 ] RegisterData1 [1:0] $end
$var wire 2 ^ RegisterData2 [1:0] $end
$var wire 8 _ WriteData [7:0] $end
$var wire 2 ` WriteRegister [1:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 8 a Data1 [7:0] $end
$var reg 8 b Data2 [7:0] $end
$var integer 32 c i [31:0] $end
$upscope $end
$scope module alu $end
$var wire 8 d input1 [7:0] $end
$var wire 8 e input2 [7:0] $end
$var wire 3 f op [2:0] $end
$var reg 8 g result [7:0] $end
$var reg 1 ) zero $end
$upscope $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 8 h Address [7:0] $end
$var wire 8 i WriteData [7:0] $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 1 # rx $end
$var wire 1 $ writeEnable $end
$var wire 8 j uart1Data [7:0] $end
$var wire 1 % tx $end
$var wire 2 k regSelect [1:0] $end
$var wire 8 l ramData [7:0] $end
$var wire 1 m Io1WriteEnable $end
$var wire 1 n Io1ReadEnable $end
$var wire 1 o DataMemoryWriteEnable $end
$var wire 1 p DataMemoryReadEnable $end
$var reg 8 q Data [7:0] $end
$scope module controller $end
$var wire 8 r Address [7:0] $end
$var wire 1 $ writeEnable $end
$var reg 1 n Io1ReadEnable $end
$var reg 1 m Io1WriteEnable $end
$var reg 1 p memReadEnable $end
$var reg 1 o memWriteEnable $end
$var reg 2 s regSelect [1:0] $end
$upscope $end
$scope module ram $end
$var wire 8 t Address [7:0] $end
$var wire 8 u WriteData [7:0] $end
$var wire 1 ! clk $end
$var wire 1 p readEnable $end
$var wire 1 " reset $end
$var wire 1 o writeEnable $end
$var reg 8 v Data [7:0] $end
$var integer 32 w i [31:0] $end
$upscope $end
$scope module uart1 $end
$var wire 1 ! clk $end
$var wire 1 n readEnable $end
$var wire 2 x regSelect [1:0] $end
$var wire 1 " reset $end
$var wire 1 # rx $end
$var wire 8 y writeData [7:0] $end
$var wire 1 m writeEnable $end
$var parameter 2 z s_DATA $end
$var parameter 2 { s_IDLE $end
$var parameter 2 | s_START $end
$var parameter 2 } s_STOP $end
$var reg 8 ~ DIN [7:0] $end
$var reg 8 !" DOUT [7:0] $end
$var reg 8 "" Data [7:0] $end
$var reg 8 #" Status [7:0] $end
$var reg 4 $" r_Bit_Index [3:0] $end
$var reg 2 %" state [1:0] $end
$var reg 1 &" stop_Index $end
$var reg 1 % tx $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 }
b1 |
b0 {
b10 z
$end
#0
$dumpvars
x&"
bx %"
bx $"
bx #"
bz ""
bx !"
bx ~
bx y
b0 x
bx w
bx v
bx u
bx t
b0 s
bx r
bx q
1p
0o
0n
0m
bx l
b0 k
bz j
bx i
bx h
b0 g
b0 f
bx e
bx d
bx c
bx b
bx a
bx `
b0 _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
b100000000 V
bx U
bx T
b0 S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
b0 E
bx D
bx C
b0 B
b0 A
bx @
b0 ?
bx >
b0 =
b0 <
b0 ;
b0 :
b0 9
bx 8
x7
b0 6
bx 5
b0 4
13
b0 2
01
bx 0
0/
b0 .
0-
0,
bx +
bx *
1)
bx (
bx '
bx &
1%
0$
z#
x"
x!
$end
#15
0"
0!
#30
b0 @
b0 '
b0 0
b0 J
b0 q
b0 l
b0 v
b0 O
b0 d
b100 P
b100 e
b10 6
b10 9
b10 =
b10 f
b1 .
b1 <
b1 B
1,
1/
1-
b0 I
b0 (
b0 5
b0 >
b0 h
b0 r
b0 t
b0 M
b0 b
b0 &
b0 +
b0 C
b0 i
b0 u
b0 y
b0 N
b0 a
b1 *
b1 8
b1 G
b0 D
b0 ^
b11 R
b11 ]
b11 `
b10000 H
b10000 U
b1 Q
b1 W
b1 F
b1 Z
b0 L
b0 T
b0 Y
b0 K
b0 \
b0 X
b0 [
b0 $"
b0 #"
b0 ~
b0 !"
b0 %"
b100 c
b100000000 w
1"
1!
#45
0"
0!
#60
b1 S
b1 _
0)
b1 E
b1 g
b1 O
b1 d
b0 P
b0 e
b0 .
b0 <
b0 B
b101 6
b101 9
b101 =
b101 f
b1 I
b10 *
b10 8
b10 G
b1 D
b1 ^
b10 Q
b10 W
b100001 H
b100001 U
b10 F
b10 Z
b1 L
b1 T
b1 Y
b1 X
0&"
1!
#75
0!
#90
b0 R
b0 ]
b0 `
1)
b0 E
b0 g
0,
0-
b0 6
b0 9
b0 =
b0 f
b1 4
b1 :
b1 ?
b11 I
b1 (
b1 5
b1 >
b1 h
b1 r
b1 t
b1 M
b1 b
b101 *
b101 8
b101 G
b11 D
b11 ^
b11 Q
b11 W
b1010011 H
b1010011 U
b0 P
b0 e
b11 F
b11 Z
b10 L
b10 T
b10 Y
b0 &
b0 +
b0 C
b0 i
b0 u
b0 y
b0 N
b0 a
b10 X
1!
#105
0!
#120
b0 S
b0 _
b11 R
b11 ]
b11 `
b0 O
b0 d
b0 4
b0 :
b0 ?
b10 6
b10 9
b10 =
b10 f
b1 .
b1 <
b1 B
1,
1-
b0 I
b1 *
b1 8
b1 G
b0 D
b0 ^
b100 Q
b100 W
b100 P
b100 e
b10000 H
b10000 U
b1 &
b1 +
b1 C
b1 i
b1 u
b1 y
b1 N
b1 a
b100 F
b100 Z
b11 L
b11 T
b11 Y
b11 X
1!
#135
0!
#150
b1110 S
b1110 _
0)
b1110 E
b1110 g
b1110 O
b1110 d
b0 P
b0 e
b0 .
b0 <
b0 B
b101 6
b101 9
b101 =
b101 f
b1110 I
b0 (
b0 5
b0 >
b0 h
b0 r
b0 t
b0 M
b0 b
b10 *
b10 8
b10 G
b10 D
b10 ^
b101 Q
b101 W
b101110 H
b101110 U
b101 F
b101 Z
b100 L
b100 T
b100 Y
b0 &
b0 +
b0 C
b0 i
b0 u
b0 y
b0 N
b0 a
b100 X
1!
#165
0!
#180
b110 Q
b110 W
b1110 P
b1110 e
b1110 &
b1110 +
b1110 C
b1110 i
b1110 u
b1110 y
b1110 N
b1110 a
b110 F
b110 Z
b101 L
b101 T
b101 Y
b101 X
1!
#195
0!
#210
b1 S
b1 _
b1 E
b1 g
b1 P
b1 e
b1 &
b1 +
b1 C
b1 i
b1 u
b1 y
b1 N
b1 a
b0 R
b0 ]
b0 `
b0 O
b0 d
0,
0-
b1 6
b1 9
b1 =
b1 f
b1 I
b110 *
b110 8
b110 G
b1 D
b1 ^
b111 Q
b111 W
b1100001 H
b1100001 U
b111 F
b111 Z
b110 L
b110 T
b110 Y
b110 X
1!
#225
0!
#240
b0 S
b0 _
b1110 &
b1110 +
b1110 C
b1110 i
b1110 u
b1110 y
b1110 N
b1110 a
1)
b0 E
b0 g
b11 R
b11 ]
b11 `
b100 P
b100 e
b10 6
b10 9
b10 =
b10 f
b1 .
b1 <
b1 B
1,
1-
b0 I
b1 (
b1 5
b1 >
b1 h
b1 r
b1 t
b1 M
b1 b
b1 *
b1 8
b1 G
b0 D
b0 ^
b1000 Q
b1000 W
b10000 H
b10000 U
b1000 F
b1000 Z
b111 L
b111 T
b111 Y
b111 X
1!
#255
0!
#270
b0 S
b0 _
b0 P
b0 e
1)
b0 E
b0 g
b0 .
b0 <
b0 B
b101 6
b101 9
b101 =
b101 f
b10 *
b10 8
b10 G
b1001 Q
b1001 W
b100000 H
b100000 U
b1001 F
b1001 Z
b1000 L
b1000 T
b1000 Y
b0 &
b0 +
b0 C
b0 i
b0 u
b0 y
b0 N
b0 a
b1000 X
1!
#285
0!
#300
b1 P
b1 e
b1 &
b1 +
b1 C
b1 i
b1 u
b1 y
b1 N
b1 a
b0 R
b0 ]
b0 `
1o
0,
0/
0-
b0 6
b0 9
b0 =
b0 f
1$
b11 I
b0 (
b0 5
b0 >
b0 h
b0 r
b0 t
b0 M
b0 b
b100 *
b100 8
b100 G
b11 D
b11 ^
b1010 Q
b1010 W
b1000011 H
b1000011 U
b1010 F
b1010 Z
b1001 L
b1001 T
b1001 Y
b1001 X
1!
#315
0!
#330
b1010000 S
b1010000 _
0o
0)
b1010000 E
b1010000 g
b101 O
b101 d
b100 P
b100 e
0$
b10 6
b10 9
b10 =
b10 f
b1 .
b1 <
b1 B
1,
1/
1-
b101 I
b0 &
b0 +
b0 C
b0 i
b0 u
b0 y
b0 N
b0 a
b1 *
b1 8
b1 G
b1 D
b1 ^
b11 R
b11 ]
b11 `
b1011 Q
b1011 W
b10101 H
b10101 U
b1 @
b1 '
b1 0
b1 J
b1 q
b1011 F
b1011 Z
b1010 L
b1010 T
b1010 Y
b1 l
b1 v
b1010 X
1!
#345
0!
#360
b1011010 S
b1011010 _
b1011010 E
b1011010 g
b1010 O
b1010 d
b1010000 P
b1010000 e
b0 .
b0 <
b0 B
b101 6
b101 9
b101 =
b101 f
b1010 I
b10 *
b10 8
b10 G
b10 D
b10 ^
b1100 Q
b1100 W
b101010 H
b101010 U
b1010000 &
b1010000 +
b1010000 C
b1010000 i
b1010000 u
b1010000 y
b1010000 N
b1010000 a
b1100 F
b1100 Z
b1011 L
b1011 T
b1011 Y
b1011 X
1!
#375
0!
#390
b0 @
b0 '
b0 0
b0 J
b0 q
b0 R
b0 ]
b0 `
1)
b0 E
b0 g
b1011010 O
b1011010 d
b0 l
b0 v
0,
0-
b0 6
b0 9
b0 =
b0 f
b1 4
b1 :
b1 ?
b11 I
b1011010 (
b1011010 5
b1011010 >
b1011010 h
b1011010 r
b1011010 t
b1011010 M
b1011010 b
b101 *
b101 8
b101 G
b11 D
b11 ^
b1101 Q
b1101 W
b1010011 H
b1010011 U
b1 P
b1 e
b1101 F
b1101 Z
b1100 L
b1100 T
b1100 Y
b1 &
b1 +
b1 C
b1 i
b1 u
b1 y
b1 N
b1 a
b1100 X
1!
#405
0!
#420
b11110000 S
b11110000 _
0)
b11110000 E
b11110000 g
b1111 O
b1111 d
b0 4
b0 :
b0 ?
b10 6
b10 9
b10 =
b10 f
b1 .
b1 <
b1 B
1,
1-
b1111 I
b1 *
b1 8
b1 G
b11 R
b11 ]
b11 `
b1110 Q
b1110 W
b100 P
b100 e
b11111 H
b11111 U
b1011010 &
b1011010 +
b1011010 C
b1011010 i
b1011010 u
b1011010 y
b1011010 N
b1011010 a
b1110 F
b1110 Z
b1101 L
b1101 T
b1101 Y
b1101 X
1!
#435
0!
#450
b11111101 S
b11111101 _
b1 @
b1 '
b1 0
b1 J
b1 q
b11111101 E
b11111101 g
b1101 O
b1101 d
b11110000 P
b11110000 e
b1 l
b1 v
b0 .
b0 <
b0 B
b101 6
b101 9
b101 =
b101 f
b1101 I
b10 *
b10 8
b10 G
b1 D
b1 ^
b101101 H
b101101 U
b1111 Q
b1111 W
b1111 F
b1111 Z
b1110 L
b1110 T
b1110 Y
b0 (
b0 5
b0 >
b0 h
b0 r
b0 t
b0 M
b0 b
b11110000 &
b11110000 +
b11110000 C
b11110000 i
b11110000 u
b11110000 y
b11110000 N
b11110000 a
b1110 X
1!
#465
0!
#480
b0 S
b0 _
b0 j
b0 ""
b0 @
b0 '
b0 0
b0 J
b0 q
b0 R
b0 ]
b0 `
1)
b0 E
b0 g
b11111101 O
b11111101 d
0p
1m
1n
bz l
bz v
0,
0/
0-
b0 6
b0 9
b0 =
b0 f
1$
b11 I
b11111101 (
b11111101 5
b11111101 >
b11111101 h
b11111101 r
b11111101 t
b11111101 M
b11111101 b
b100 *
b100 8
b100 G
b11 D
b11 ^
b10000 Q
b10000 W
b1011010 P
b1011010 e
b1000011 H
b1000011 U
b1011010 &
b1011010 +
b1011010 C
b1011010 i
b1011010 u
b1011010 y
b1011010 N
b1011010 a
b10000 F
b10000 Z
b1111 L
b1111 T
b1111 Y
b1111 X
1!
#495
0!
#510
b11111101 &
b11111101 +
b11111101 C
b11111101 i
b11111101 u
b11111101 y
b11111101 N
b11111101 a
b0 l
b0 v
b11 R
b11 ]
b11 `
b0 O
b0 d
b100 P
b100 e
0m
0n
1p
0$
b10 6
b10 9
b10 =
b10 f
b1 .
b1 <
b1 B
1,
1/
1-
b0 I
b1011010 (
b1011010 5
b1011010 >
b1011010 h
b1011010 r
b1011010 t
b1011010 M
b1011010 b
b1 *
b1 8
b1 G
b0 D
b0 ^
b10001 Q
b10001 W
b10000 H
b10000 U
b0 @
b0 '
b0 0
b0 J
b0 q
b10001 F
b10001 Z
b10000 L
b10000 T
b10000 Y
bz j
bz ""
b10000 X
b1011010 !"
1!
#525
0!
#540
b1 S
b1 _
b1 @
b1 '
b1 0
b1 J
b1 q
0)
b1 E
b1 g
b1 O
b1 d
b0 P
b0 e
b1 l
b1 v
b0 .
b0 <
b0 B
b101 6
b101 9
b101 =
b101 f
b1 I
b0 (
b0 5
b0 >
b0 h
b0 r
b0 t
b0 M
b0 b
b10 *
b10 8
b10 G
b1 D
b1 ^
b10010 Q
b10010 W
b100001 H
b100001 U
b0 &
b0 +
b0 C
b0 i
b0 u
b0 y
b0 N
b0 a
b10010 F
b10010 Z
b10001 L
b10001 T
b10001 Y
b10001 X
1!
#555
0!
#570
b0 @
b0 '
b0 0
b0 J
b0 q
b0 R
b0 ]
b0 `
1)
b0 E
b0 g
b0 l
b0 v
0,
0-
b0 6
b0 9
b0 =
b0 f
b1 4
b1 :
b1 ?
b11 I
b1 (
b1 5
b1 >
b1 h
b1 r
b1 t
b1 M
b1 b
b101 *
b101 8
b101 G
b11 D
b11 ^
b10011 Q
b10011 W
b1010011 H
b1010011 U
b1011010 P
b1011010 e
b10011 F
b10011 Z
b10010 L
b10010 T
b10010 Y
b1011010 &
b1011010 +
b1011010 C
b1011010 i
b1011010 u
b1011010 y
b1011010 N
b1011010 a
b10010 X
1!
#585
0!
#600
b11110000 S
b11110000 _
0)
b11110000 E
b11110000 g
b1111 O
b1111 d
b0 4
b0 :
b0 ?
b10 6
b10 9
b10 =
b10 f
b1 .
b1 <
b1 B
1,
1-
b1111 I
b1 *
b1 8
b1 G
b11 R
b11 ]
b11 `
b10100 Q
b10100 W
b100 P
b100 e
b11111 H
b11111 U
b1 &
b1 +
b1 C
b1 i
b1 u
b1 y
b1 N
b1 a
b10100 F
b10100 Z
b10011 L
b10011 T
b10011 Y
b10011 X
1!
#615
0!
#630
b11111111 S
b11111111 _
b11110000 P
b11110000 e
b11111111 E
b11111111 g
b0 .
b0 <
b0 B
b101 6
b101 9
b101 =
b101 f
b10 *
b10 8
b10 G
b101111 H
b101111 U
b10101 Q
b10101 W
b10101 F
b10101 Z
b10100 L
b10100 T
b10100 Y
b11110000 (
b11110000 5
b11110000 >
b11110000 h
b11110000 r
b11110000 t
b11110000 M
b11110000 b
b11110000 &
b11110000 +
b11110000 C
b11110000 i
b11110000 u
b11110000 y
b11110000 N
b11110000 a
b10100 X
1!
#645
0!
#660
b0 S
b0 _
b0 R
b0 ]
b0 `
1)
b0 E
b0 g
1m
b11111111 O
b11111111 d
0,
0/
0-
b0 6
b0 9
b0 =
b0 f
1$
b11 I
bz l
bz v
b0 j
b0 ""
b100 *
b100 8
b100 G
0p
1n
b10 k
b10 s
b10 x
b10110 Q
b10110 W
b1 P
b1 e
b1000011 H
b1000011 U
b11111111 (
b11111111 5
b11111111 >
b11111111 h
b11111111 r
b11111111 t
b11111111 M
b11111111 b
b1 &
b1 +
b1 C
b1 i
b1 u
b1 y
b1 N
b1 a
b10110 F
b10110 Z
b10101 L
b10101 T
b10101 Y
b10101 X
1!
#675
0!
#690
bx l
bx v
0m
0n
b0 k
b0 s
b0 x
1p
bx O
bx d
bx P
bx e
0$
bx I
bx (
bx 5
bx >
bx h
bx r
bx t
bx M
bx b
bx &
bx +
bx C
bx i
bx u
bx y
bx N
bx a
bx *
bx 8
bx G
bx D
bx ^
bx R
bx ]
bx `
b10111 Q
b10111 W
bx H
bx U
bx @
bx '
bx 0
bx J
bx q
b10111 F
b10111 Z
b10110 L
b10110 T
b10110 Y
bz j
bz ""
b10110 X
b1 #"
1!
#705
0!
#720
b11000 Q
b11000 W
b11000 F
b11000 Z
b10111 L
b10111 T
b10111 Y
0%
b10111 X
b1 %"
1!
#735
0!
#750
b11001 Q
b11001 W
b11001 F
b11001 Z
b11000 L
b11000 T
b11000 Y
b11000 X
b10 %"
b11 #"
1!
#765
0!
#780
b11010 Q
b11010 W
b11010 F
b11010 Z
b11001 L
b11001 T
b11001 Y
1%
b11001 X
b1 $"
1!
#795
0!
#810
b11011 Q
b11011 W
b11011 F
b11011 Z
b11010 L
b11010 T
b11010 Y
0%
b11010 X
b10 $"
1!
#825
0!
#840
b11100 Q
b11100 W
b11100 F
b11100 Z
b11011 L
b11011 T
b11011 Y
1%
b11011 X
b11 $"
1!
#855
0!
#870
b11101 Q
b11101 W
b11101 F
b11101 Z
b11100 L
b11100 T
b11100 Y
b11100 X
b100 $"
1!
#885
0!
#900
b11110 Q
b11110 W
b11110 F
b11110 Z
b11101 L
b11101 T
b11101 Y
0%
b11101 X
b101 $"
1!
#915
0!
#930
b11111 Q
b11111 W
b11111 F
b11111 Z
b11110 L
b11110 T
b11110 Y
1%
b11110 X
b110 $"
1!
#945
0!
#960
b100000 Q
b100000 W
b100000 F
b100000 Z
b11111 L
b11111 T
b11111 Y
0%
b11111 X
b111 $"
1!
#975
0!
#990
b100001 Q
b100001 W
b100001 F
b100001 Z
b100000 L
b100000 T
b100000 Y
1%
b100000 X
b1000 $"
b11 %"
1!
#1005
0!
#1020
b100010 Q
b100010 W
b100010 F
b100010 Z
b100001 L
b100001 T
b100001 Y
b100001 X
1&"
1!
#1035
0!
#1050
b100011 Q
b100011 W
b100011 F
b100011 Z
b100010 L
b100010 T
b100010 Y
b100010 X
b0 !"
b0 #"
b0 $"
b0 %"
1!
#1065
0!
#1080
b100100 Q
b100100 W
b100100 F
b100100 Z
b100011 L
b100011 T
b100011 Y
b100011 X
0&"
1!
#1095
0!
#1110
b100101 Q
b100101 W
b100101 F
b100101 Z
b100100 L
b100100 T
b100100 Y
b100100 X
1!
#1125
0!
#1140
b100110 Q
b100110 W
b100110 F
b100110 Z
b100101 L
b100101 T
b100101 Y
b100101 X
1!
#1155
0!
#1170
b100111 Q
b100111 W
b100111 F
b100111 Z
b100110 L
b100110 T
b100110 Y
b100110 X
1!
#1185
0!
#1200
b101000 Q
b101000 W
b101000 F
b101000 Z
b100111 L
b100111 T
b100111 Y
b100111 X
1!
#1215
0!
#1230
b101001 Q
b101001 W
b101001 F
b101001 Z
b101000 L
b101000 T
b101000 Y
b101000 X
1!
#1245
0!
#1260
b101010 Q
b101010 W
b101010 F
b101010 Z
b101001 L
b101001 T
b101001 Y
b101001 X
1!
#1275
0!
#1290
b101011 Q
b101011 W
b101011 F
b101011 Z
b101010 L
b101010 T
b101010 Y
b101010 X
1!
#1305
0!
#1320
b101100 Q
b101100 W
b101100 F
b101100 Z
b101011 L
b101011 T
b101011 Y
b101011 X
1!
#1335
0!
#1350
b101101 Q
b101101 W
b101101 F
b101101 Z
b101100 L
b101100 T
b101100 Y
b101100 X
1!
#1365
0!
#1380
b101110 Q
b101110 W
b101110 F
b101110 Z
b101101 L
b101101 T
b101101 Y
b101101 X
1!
#1395
0!
#1410
b101111 Q
b101111 W
b101111 F
b101111 Z
b101110 L
b101110 T
b101110 Y
b101110 X
1!
#1425
0!
#1440
b110000 Q
b110000 W
b110000 F
b110000 Z
b101111 L
b101111 T
b101111 Y
b101111 X
1!
#1455
0!
#1470
b110001 Q
b110001 W
b110001 F
b110001 Z
b110000 L
b110000 T
b110000 Y
b110000 X
1!
#1485
0!
