#Single_Cycle_processor
In this assignment I have designed a single cycle processor that follows MIPS ISA using Verilog on Xilinx ISE.
There various components in this project:
