Classic Timing Analyzer report for LAB_5
Wed Nov 21 20:15:02 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'request_length0[0]'
  8. Clock Setup: 'pause_length0[0]'
  9. Clock Setup: 'request_length0[2]'
 10. Clock Setup: 'pause_length0[2]'
 11. Clock Setup: 'request_length0[1]'
 12. Clock Setup: 'pause_length0[1]'
 13. Clock Setup: 'pause_length1[1]'
 14. Clock Setup: 'request_length1[1]'
 15. Clock Setup: 'pause_length1[2]'
 16. Clock Setup: 'request_length1[2]'
 17. Clock Setup: 'pause_length1[0]'
 18. Clock Setup: 'request_length1[0]'
 19. Clock Setup: 'request_length3[2]'
 20. Clock Setup: 'pause_length3[2]'
 21. Clock Setup: 'pause_length3[0]'
 22. Clock Setup: 'request_length3[0]'
 23. Clock Setup: 'pause_length3[1]'
 24. Clock Setup: 'request_length3[1]'
 25. Clock Setup: 'request_length2[0]'
 26. Clock Setup: 'pause_length2[0]'
 27. Clock Setup: 'pause_length2[1]'
 28. Clock Setup: 'request_length2[1]'
 29. Clock Setup: 'pause_length2[2]'
 30. Clock Setup: 'request_length2[2]'
 31. Clock Hold: 'clk'
 32. tsu
 33. tco
 34. th
 35. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+
; Type                              ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                                               ; To                                                                                                   ; From Clock         ; To Clock           ; Failed Paths ;
+-----------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+
; Worst-case tsu                    ; N/A                                      ; None          ; 1.382 ns                                       ; request_length3[1]                                                                                 ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; --                 ; clk                ; 0            ;
; Worst-case tco                    ; N/A                                      ; None          ; 10.383 ns                                      ; Device:inst6|inst2                                                                                 ; enable_device1                                                                                       ; clk                ; --                 ; 0            ;
; Worst-case th                     ; N/A                                      ; None          ; 2.873 ns                                       ; request_length2[0]                                                                                 ; Device:inst7|inst2                                                                                   ; --                 ; clk                ; 0            ;
; Clock Setup: 'clk'                ; N/A                                      ; None          ; 198.57 MHz ( period = 5.036 ns )               ; Device:inst6|inst2                                                                                 ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; clk                ; clk                ; 0            ;
; Clock Setup: 'request_length2[2]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2                                                                                 ; Device:inst7|inst2                                                                                   ; request_length2[2] ; request_length2[2] ; 0            ;
; Clock Setup: 'pause_length2[2]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2                                                                                 ; Device:inst7|inst2                                                                                   ; pause_length2[2]   ; pause_length2[2]   ; 0            ;
; Clock Setup: 'request_length2[1]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2                                                                                 ; Device:inst7|inst2                                                                                   ; request_length2[1] ; request_length2[1] ; 0            ;
; Clock Setup: 'pause_length2[1]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2                                                                                 ; Device:inst7|inst2                                                                                   ; pause_length2[1]   ; pause_length2[1]   ; 0            ;
; Clock Setup: 'pause_length2[0]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2                                                                                 ; Device:inst7|inst2                                                                                   ; pause_length2[0]   ; pause_length2[0]   ; 0            ;
; Clock Setup: 'request_length2[0]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2                                                                                 ; Device:inst7|inst2                                                                                   ; request_length2[0] ; request_length2[0] ; 0            ;
; Clock Setup: 'request_length3[1]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2                                                                                 ; Device:inst8|inst2                                                                                   ; request_length3[1] ; request_length3[1] ; 0            ;
; Clock Setup: 'pause_length3[1]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2                                                                                 ; Device:inst8|inst2                                                                                   ; pause_length3[1]   ; pause_length3[1]   ; 0            ;
; Clock Setup: 'request_length3[0]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2                                                                                 ; Device:inst8|inst2                                                                                   ; request_length3[0] ; request_length3[0] ; 0            ;
; Clock Setup: 'pause_length3[0]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2                                                                                 ; Device:inst8|inst2                                                                                   ; pause_length3[0]   ; pause_length3[0]   ; 0            ;
; Clock Setup: 'pause_length3[2]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2                                                                                 ; Device:inst8|inst2                                                                                   ; pause_length3[2]   ; pause_length3[2]   ; 0            ;
; Clock Setup: 'request_length3[2]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2                                                                                 ; Device:inst8|inst2                                                                                   ; request_length3[2] ; request_length3[2] ; 0            ;
; Clock Setup: 'request_length1[0]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2                                                                                 ; Device:inst6|inst2                                                                                   ; request_length1[0] ; request_length1[0] ; 0            ;
; Clock Setup: 'pause_length1[0]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2                                                                                 ; Device:inst6|inst2                                                                                   ; pause_length1[0]   ; pause_length1[0]   ; 0            ;
; Clock Setup: 'request_length1[2]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2                                                                                 ; Device:inst6|inst2                                                                                   ; request_length1[2] ; request_length1[2] ; 0            ;
; Clock Setup: 'pause_length1[2]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2                                                                                 ; Device:inst6|inst2                                                                                   ; pause_length1[2]   ; pause_length1[2]   ; 0            ;
; Clock Setup: 'request_length1[1]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2                                                                                 ; Device:inst6|inst2                                                                                   ; request_length1[1] ; request_length1[1] ; 0            ;
; Clock Setup: 'pause_length1[1]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2                                                                                 ; Device:inst6|inst2                                                                                   ; pause_length1[1]   ; pause_length1[1]   ; 0            ;
; Clock Setup: 'pause_length0[1]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2                                                                                  ; Device:inst|inst2                                                                                    ; pause_length0[1]   ; pause_length0[1]   ; 0            ;
; Clock Setup: 'request_length0[1]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2                                                                                  ; Device:inst|inst2                                                                                    ; request_length0[1] ; request_length0[1] ; 0            ;
; Clock Setup: 'pause_length0[2]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2                                                                                  ; Device:inst|inst2                                                                                    ; pause_length0[2]   ; pause_length0[2]   ; 0            ;
; Clock Setup: 'request_length0[2]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2                                                                                  ; Device:inst|inst2                                                                                    ; request_length0[2] ; request_length0[2] ; 0            ;
; Clock Setup: 'pause_length0[0]'   ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2                                                                                  ; Device:inst|inst2                                                                                    ; pause_length0[0]   ; pause_length0[0]   ; 0            ;
; Clock Setup: 'request_length0[0]' ; N/A                                      ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2                                                                                  ; Device:inst|inst2                                                                                    ; request_length0[0] ; request_length0[0] ; 0            ;
; Clock Hold: 'clk'                 ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst|inst2                                                                                    ; clk                ; clk                ; 12           ;
; Total number of failed paths      ;                                          ;               ;                                                ;                                                                                                    ;                                                                                                      ;                    ;                    ; 12           ;
+-----------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------------+--------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name    ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length0[0] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length0[0]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length0[2] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length0[2]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length0[1] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length0[1]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length1[1]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length1[1] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length1[2]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length1[2] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length1[0]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length1[0] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length3[2] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length3[2]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length3[0]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length3[0] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length3[1]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length3[1] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length2[0] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length2[0]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length2[1]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length2[1] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; pause_length2[2]   ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; request_length2[2] ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+--------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                 ; To                                                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 198.57 MHz ( period = 5.036 ns )               ; Device:inst6|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A   ; 198.57 MHz ( period = 5.036 ns )               ; Device:inst6|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A   ; 198.57 MHz ( period = 5.036 ns )               ; Device:inst6|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.216 ns                ;
; N/A   ; 199.20 MHz ( period = 5.020 ns )               ; Device:inst7|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 199.20 MHz ( period = 5.020 ns )               ; Device:inst7|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 199.20 MHz ( period = 5.020 ns )               ; Device:inst7|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A   ; 205.55 MHz ( period = 4.865 ns )               ; Device:inst8|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 205.55 MHz ( period = 4.865 ns )               ; Device:inst8|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 205.55 MHz ( period = 4.865 ns )               ; Device:inst8|inst2                                                                                   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.063 ns                ;
; N/A   ; 207.99 MHz ( period = 4.808 ns )               ; Device:inst7|inst2                                                                                   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; 207.99 MHz ( period = 4.808 ns )               ; Device:inst7|inst2                                                                                   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; 207.99 MHz ( period = 4.808 ns )               ; Device:inst7|inst2                                                                                   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.651 ns                ;
; N/A   ; 214.82 MHz ( period = 4.655 ns )               ; Device:inst6|inst2                                                                                   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 214.82 MHz ( period = 4.655 ns )               ; Device:inst6|inst2                                                                                   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 214.82 MHz ( period = 4.655 ns )               ; Device:inst6|inst2                                                                                   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.769 ns                ;
; N/A   ; 219.01 MHz ( period = 4.566 ns )               ; Device:inst|inst2                                                                                    ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; 219.01 MHz ( period = 4.566 ns )               ; Device:inst|inst2                                                                                    ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; 219.01 MHz ( period = 4.566 ns )               ; Device:inst|inst2                                                                                    ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A   ; 237.30 MHz ( period = 4.214 ns )               ; Device:inst8|inst2                                                                                   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A   ; 237.30 MHz ( period = 4.214 ns )               ; Device:inst8|inst2                                                                                   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A   ; 237.30 MHz ( period = 4.214 ns )               ; Device:inst8|inst2                                                                                   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A   ; 241.95 MHz ( period = 4.133 ns )               ; Device:inst7|inst2                                                                                   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 241.95 MHz ( period = 4.133 ns )               ; Device:inst7|inst2                                                                                   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 241.95 MHz ( period = 4.133 ns )               ; Device:inst7|inst2                                                                                   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns )               ; Device:inst|inst2                                                                                    ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns )               ; Device:inst|inst2                                                                                    ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A   ; 243.49 MHz ( period = 4.107 ns )               ; Device:inst|inst2                                                                                    ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 345.54 MHz ( period = 2.894 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.710 ns                ;
; N/A   ; 347.58 MHz ( period = 2.877 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; 347.58 MHz ( period = 2.877 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; 347.58 MHz ( period = 2.877 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.693 ns                ;
; N/A   ; 349.16 MHz ( period = 2.864 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.680 ns                ;
; N/A   ; 349.16 MHz ( period = 2.864 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.680 ns                ;
; N/A   ; 349.16 MHz ( period = 2.864 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.680 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.677 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.677 ns                ;
; N/A   ; 349.53 MHz ( period = 2.861 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.677 ns                ;
; N/A   ; 350.88 MHz ( period = 2.850 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.666 ns                ;
; N/A   ; 350.88 MHz ( period = 2.850 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.666 ns                ;
; N/A   ; 350.88 MHz ( period = 2.850 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.666 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 362.06 MHz ( period = 2.762 ns )               ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 362.32 MHz ( period = 2.760 ns )               ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.576 ns                ;
; N/A   ; 401.93 MHz ( period = 2.488 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 401.93 MHz ( period = 2.488 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 401.93 MHz ( period = 2.488 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.304 ns                ;
; N/A   ; 404.37 MHz ( period = 2.473 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; clk        ; clk      ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; 404.37 MHz ( period = 2.473 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; clk        ; clk      ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; 404.37 MHz ( period = 2.473 ns )               ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; clk        ; clk      ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; 438.21 MHz ( period = 2.282 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; 438.21 MHz ( period = 2.282 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; 438.21 MHz ( period = 2.282 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.098 ns                ;
; N/A   ; 444.05 MHz ( period = 2.252 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 444.05 MHz ( period = 2.252 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 444.05 MHz ( period = 2.252 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 461.89 MHz ( period = 2.165 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; 461.89 MHz ( period = 2.165 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; 461.89 MHz ( period = 2.165 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A   ; 464.47 MHz ( period = 2.153 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; 464.47 MHz ( period = 2.153 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; 464.47 MHz ( period = 2.153 ns )               ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.969 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 470.81 MHz ( period = 2.124 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A   ; 493.83 MHz ( period = 2.025 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; 493.83 MHz ( period = 2.025 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; 493.83 MHz ( period = 2.025 ns )               ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.712 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.510 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2                                                                                    ; Device:inst|inst2                                                                                    ; clk        ; clk      ; None                        ; None                      ; 1.423 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2                                                                                   ; Device:inst8|inst2                                                                                   ; clk        ; clk      ; None                        ; None                      ; 1.412 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2                                                                                   ; Device:inst7|inst2                                                                                   ; clk        ; clk      ; None                        ; None                      ; 1.410 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.339 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.324 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.324 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.324 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2                                                                                   ; Device:inst6|inst2                                                                                   ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.226 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.207 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.207 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.207 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 2.055 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 2.055 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 2.055 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.565 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]   ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]   ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]   ; clk        ; clk      ; None                        ; None                      ; 1.535 ns                ;
+-------+------------------------------------------------+------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length0[0]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2 ; Device:inst|inst2 ; request_length0[0] ; request_length0[0] ; None                        ; None                      ; 1.423 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length0[0]'                                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2 ; Device:inst|inst2 ; pause_length0[0] ; pause_length0[0] ; None                        ; None                      ; 1.423 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length0[2]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2 ; Device:inst|inst2 ; request_length0[2] ; request_length0[2] ; None                        ; None                      ; 1.423 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length0[2]'                                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2 ; Device:inst|inst2 ; pause_length0[2] ; pause_length0[2] ; None                        ; None                      ; 1.423 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length0[1]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2 ; Device:inst|inst2 ; request_length0[1] ; request_length0[1] ; None                        ; None                      ; 1.423 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length0[1]'                                                                                                                                                                                          ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From              ; To                ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst|inst2 ; Device:inst|inst2 ; pause_length0[1] ; pause_length0[1] ; None                        ; None                      ; 1.423 ns                ;
+-------+------------------------------------------------+-------------------+-------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length1[1]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2 ; Device:inst6|inst2 ; pause_length1[1] ; pause_length1[1] ; None                        ; None                      ; 1.239 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length1[1]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2 ; Device:inst6|inst2 ; request_length1[1] ; request_length1[1] ; None                        ; None                      ; 1.239 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length1[2]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2 ; Device:inst6|inst2 ; pause_length1[2] ; pause_length1[2] ; None                        ; None                      ; 1.239 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length1[2]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2 ; Device:inst6|inst2 ; request_length1[2] ; request_length1[2] ; None                        ; None                      ; 1.239 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length1[0]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2 ; Device:inst6|inst2 ; pause_length1[0] ; pause_length1[0] ; None                        ; None                      ; 1.239 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length1[0]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst6|inst2 ; Device:inst6|inst2 ; request_length1[0] ; request_length1[0] ; None                        ; None                      ; 1.239 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length3[2]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2 ; Device:inst8|inst2 ; request_length3[2] ; request_length3[2] ; None                        ; None                      ; 1.412 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length3[2]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2 ; Device:inst8|inst2 ; pause_length3[2] ; pause_length3[2] ; None                        ; None                      ; 1.412 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length3[0]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2 ; Device:inst8|inst2 ; pause_length3[0] ; pause_length3[0] ; None                        ; None                      ; 1.412 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length3[0]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2 ; Device:inst8|inst2 ; request_length3[0] ; request_length3[0] ; None                        ; None                      ; 1.412 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length3[1]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2 ; Device:inst8|inst2 ; pause_length3[1] ; pause_length3[1] ; None                        ; None                      ; 1.412 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length3[1]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst8|inst2 ; Device:inst8|inst2 ; request_length3[1] ; request_length3[1] ; None                        ; None                      ; 1.412 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length2[0]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2 ; Device:inst7|inst2 ; request_length2[0] ; request_length2[0] ; None                        ; None                      ; 1.410 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length2[0]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2 ; Device:inst7|inst2 ; pause_length2[0] ; pause_length2[0] ; None                        ; None                      ; 1.410 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length2[1]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2 ; Device:inst7|inst2 ; pause_length2[1] ; pause_length2[1] ; None                        ; None                      ; 1.410 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length2[1]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2 ; Device:inst7|inst2 ; request_length2[1] ; request_length2[1] ; None                        ; None                      ; 1.410 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'pause_length2[2]'                                                                                                                                                                                            ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock       ; To Clock         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2 ; Device:inst7|inst2 ; pause_length2[2] ; pause_length2[2] ; None                        ; None                      ; 1.410 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------------+------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'request_length2[2]'                                                                                                                                                                                              ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock         ; To Clock           ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; Device:inst7|inst2 ; Device:inst7|inst2 ; request_length2[2] ; request_length2[2] ; None                        ; None                      ; 1.410 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+--------------------+--------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                 ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; Device:inst|inst2  ; clk        ; clk      ; None                       ; None                       ; 1.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst6|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst8|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst7|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; Device:inst|inst2  ; clk        ; clk      ; None                       ; None                       ; 1.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst6|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; Device:inst8|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst7|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.425 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; Device:inst6|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst7|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; Device:inst8|inst2 ; clk        ; clk      ; None                       ; None                       ; 1.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; Device:inst|inst2  ; clk        ; clk      ; None                       ; None                       ; 1.177 ns                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------+-----------------------------------------------------------------------------------------------------+--------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From               ; To                                                                                                  ; To Clock           ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------+-----------------------------------------------------------------------------------------------------+--------------------+
; N/A                                     ; None                                                ; 1.382 ns   ; request_length3[1] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 1.382 ns   ; request_length3[1] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 1.382 ns   ; request_length3[1] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 1.110 ns   ; request_length1[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 1.110 ns   ; request_length1[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 1.110 ns   ; request_length1[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 1.083 ns   ; request_length1[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 1.083 ns   ; request_length1[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 1.083 ns   ; request_length1[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 1.076 ns   ; pause_length2[2]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 1.076 ns   ; pause_length2[2]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 1.076 ns   ; pause_length2[2]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 1.000 ns   ; pause_length1[2]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 1.000 ns   ; pause_length1[2]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 1.000 ns   ; pause_length1[2]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.972 ns   ; request_length1[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.972 ns   ; request_length1[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.972 ns   ; request_length1[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.961 ns   ; request_length2[1] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.961 ns   ; request_length2[1] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.961 ns   ; request_length2[1] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.940 ns   ; pause_length1[0]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.940 ns   ; pause_length1[0]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.940 ns   ; pause_length1[0]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.927 ns   ; pause_length1[1]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.927 ns   ; pause_length1[1]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.927 ns   ; pause_length1[1]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.909 ns   ; pause_length0[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.909 ns   ; pause_length0[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.909 ns   ; pause_length0[1]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.891 ns   ; pause_length2[1]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.891 ns   ; pause_length2[1]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.891 ns   ; pause_length2[1]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.843 ns   ; request_length0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.843 ns   ; request_length0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.843 ns   ; request_length0[1] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.826 ns   ; request_length2[2] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.826 ns   ; request_length2[2] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.826 ns   ; request_length2[2] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.732 ns   ; pause_length3[1]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.732 ns   ; pause_length3[1]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.732 ns   ; pause_length3[1]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.721 ns   ; request_length3[1] ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; 0.634 ns   ; pause_length0[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.634 ns   ; pause_length0[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.634 ns   ; pause_length0[0]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.624 ns   ; pause_length2[0]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.624 ns   ; pause_length2[0]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.624 ns   ; pause_length2[0]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.609 ns   ; request_length3[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.609 ns   ; request_length3[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.609 ns   ; request_length3[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.580 ns   ; request_length2[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.580 ns   ; request_length2[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.580 ns   ; request_length2[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.549 ns   ; request_length0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.549 ns   ; request_length0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.549 ns   ; request_length0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.526 ns   ; pause_length3[0]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.526 ns   ; pause_length3[0]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.526 ns   ; pause_length3[0]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.525 ns   ; pause_length3[2]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.525 ns   ; pause_length3[2]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.525 ns   ; pause_length3[2]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.521 ns   ; request_length3[1] ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; 0.520 ns   ; request_length3[1] ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; 0.511 ns   ; request_length0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.511 ns   ; request_length0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.511 ns   ; request_length0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.486 ns   ; pause_length0[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.486 ns   ; pause_length0[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.486 ns   ; pause_length0[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.437 ns   ; request_length3[1] ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; 0.325 ns   ; request_length3[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.325 ns   ; request_length3[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.325 ns   ; request_length3[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.314 ns   ; request_length3[1] ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; 0.159 ns   ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; 0.115 ns   ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; 0.088 ns   ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; 0.071 ns   ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; 0.063 ns   ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; 0.044 ns   ; request_length2[1] ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; 0.025 ns   ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; 0.022 ns   ; request_length0[1] ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; 0.000 ns   ; request_length2[1] ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; -0.003 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; -0.026 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; -0.041 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; -0.052 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; -0.060 ns  ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; -0.070 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; -0.087 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; -0.091 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; -0.126 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; -0.129 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; -0.130 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; -0.135 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; -0.135 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; -0.136 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; -0.152 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; -0.155 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; -0.168 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; -0.182 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; -0.187 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; -0.195 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; -0.200 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; -0.202 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; -0.212 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; -0.213 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; -0.222 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; -0.227 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; -0.228 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; -0.250 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; -0.252 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; -0.253 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; -0.255 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; -0.265 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; -0.267 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; -0.269 ns  ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; -0.272 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; -0.272 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; -0.278 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; -0.293 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; -0.293 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; -0.297 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; -0.306 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; -0.310 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; -0.310 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; -0.311 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; -0.325 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; -0.335 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; -0.335 ns  ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; -0.335 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; -0.335 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; -0.335 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; -0.335 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; -0.335 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; -0.336 ns  ; request_length3[1] ; Device:inst8|inst2                                                                                  ; request_length3[1] ;
; N/A                                     ; None                                                ; -0.336 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; -0.336 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; -0.336 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; -0.336 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; -0.336 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; -0.337 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; -0.337 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; -0.337 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; -0.337 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; -0.337 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; -0.337 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; -0.337 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; -0.338 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; -0.338 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; -0.338 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; -0.338 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; -0.338 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; -0.338 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; -0.351 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; -0.360 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; -0.365 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; -0.366 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; -0.370 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; -0.373 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; -0.381 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; -0.383 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; -0.398 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; -0.398 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; -0.401 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; -0.402 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; -0.407 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; -0.411 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; -0.419 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; -0.420 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; -0.420 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; -0.421 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; -0.448 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; -0.449 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; -0.452 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; -0.458 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; -0.459 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; -0.472 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; -0.476 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; -0.481 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; -0.483 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; -0.494 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; -0.508 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; -0.521 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; -0.522 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; -0.536 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; -0.537 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; -0.539 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; -0.542 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; -0.543 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; -0.544 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; -0.583 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; -0.587 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; -0.604 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; -0.610 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; -0.620 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; -0.629 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                    ;                                                                                                     ;                    ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------+-----------------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+----------------+--------------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                 ; To             ; From Clock         ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+----------------+--------------------+
; N/A   ; None         ; 10.383 ns  ; Device:inst6|inst2                                                                                   ; enable_device1 ; clk                ;
; N/A   ; None         ; 10.095 ns  ; Device:inst|inst2                                                                                    ; request0       ; clk                ;
; N/A   ; None         ; 9.738 ns   ; Device:inst8|inst2                                                                                   ; request3       ; clk                ;
; N/A   ; None         ; 9.431 ns   ; Device:inst7|inst2                                                                                   ; enable_device2 ; clk                ;
; N/A   ; None         ; 8.973 ns   ; Device:inst|inst2                                                                                    ; enable_device0 ; clk                ;
; N/A   ; None         ; 8.839 ns   ; Device:inst|inst2                                                                                    ; request0       ; pause_length0[1]   ;
; N/A   ; None         ; 8.838 ns   ; Device:inst8|inst2                                                                                   ; request3       ; request_length3[1] ;
; N/A   ; None         ; 8.773 ns   ; Device:inst|inst2                                                                                    ; request0       ; request_length0[1] ;
; N/A   ; None         ; 8.599 ns   ; Device:inst6|inst2                                                                                   ; enable_device1 ; request_length1[2] ;
; N/A   ; None         ; 8.572 ns   ; Device:inst6|inst2                                                                                   ; enable_device1 ; request_length1[0] ;
; N/A   ; None         ; 8.564 ns   ; Device:inst|inst2                                                                                    ; request0       ; pause_length0[0]   ;
; N/A   ; None         ; 8.489 ns   ; Device:inst6|inst2                                                                                   ; enable_device1 ; pause_length1[2]   ;
; N/A   ; None         ; 8.479 ns   ; Device:inst|inst2                                                                                    ; request0       ; request_length0[0] ;
; N/A   ; None         ; 8.461 ns   ; Device:inst6|inst2                                                                                   ; enable_device1 ; request_length1[1] ;
; N/A   ; None         ; 8.441 ns   ; Device:inst|inst2                                                                                    ; request0       ; request_length0[2] ;
; N/A   ; None         ; 8.440 ns   ; Device:inst8|inst2                                                                                   ; enable_device3 ; clk                ;
; N/A   ; None         ; 8.429 ns   ; Device:inst6|inst2                                                                                   ; enable_device1 ; pause_length1[0]   ;
; N/A   ; None         ; 8.416 ns   ; Device:inst|inst2                                                                                    ; request0       ; pause_length0[2]   ;
; N/A   ; None         ; 8.416 ns   ; Device:inst6|inst2                                                                                   ; enable_device1 ; pause_length1[1]   ;
; N/A   ; None         ; 8.188 ns   ; Device:inst8|inst2                                                                                   ; request3       ; pause_length3[1]   ;
; N/A   ; None         ; 8.065 ns   ; Device:inst8|inst2                                                                                   ; request3       ; request_length3[0] ;
; N/A   ; None         ; 8.015 ns   ; Device:inst7|inst2                                                                                   ; request2       ; clk                ;
; N/A   ; None         ; 7.982 ns   ; Device:inst8|inst2                                                                                   ; request3       ; pause_length3[0]   ;
; N/A   ; None         ; 7.981 ns   ; Device:inst8|inst2                                                                                   ; request3       ; pause_length3[2]   ;
; N/A   ; None         ; 7.949 ns   ; Device:inst6|inst2                                                                                   ; request1       ; clk                ;
; N/A   ; None         ; 7.781 ns   ; Device:inst8|inst2                                                                                   ; request3       ; request_length3[2] ;
; N/A   ; None         ; 7.717 ns   ; Device:inst|inst2                                                                                    ; enable_device0 ; pause_length0[1]   ;
; N/A   ; None         ; 7.702 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; enable_device1 ; clk                ;
; N/A   ; None         ; 7.651 ns   ; Device:inst|inst2                                                                                    ; enable_device0 ; request_length0[1] ;
; N/A   ; None         ; 7.630 ns   ; Device:inst7|inst2                                                                                   ; enable_device2 ; pause_length2[2]   ;
; N/A   ; None         ; 7.540 ns   ; Device:inst8|inst2                                                                                   ; enable_device3 ; request_length3[1] ;
; N/A   ; None         ; 7.533 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; enable_device1 ; clk                ;
; N/A   ; None         ; 7.515 ns   ; Device:inst7|inst2                                                                                   ; enable_device2 ; request_length2[1] ;
; N/A   ; None         ; 7.488 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; enable_device1 ; clk                ;
; N/A   ; None         ; 7.445 ns   ; Device:inst7|inst2                                                                                   ; enable_device2 ; pause_length2[1]   ;
; N/A   ; None         ; 7.442 ns   ; Device:inst|inst2                                                                                    ; enable_device0 ; pause_length0[0]   ;
; N/A   ; None         ; 7.380 ns   ; Device:inst7|inst2                                                                                   ; enable_device2 ; request_length2[2] ;
; N/A   ; None         ; 7.357 ns   ; Device:inst|inst2                                                                                    ; enable_device0 ; request_length0[0] ;
; N/A   ; None         ; 7.319 ns   ; Device:inst|inst2                                                                                    ; enable_device0 ; request_length0[2] ;
; N/A   ; None         ; 7.294 ns   ; Device:inst|inst2                                                                                    ; enable_device0 ; pause_length0[2]   ;
; N/A   ; None         ; 7.272 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; enable_device2 ; clk                ;
; N/A   ; None         ; 7.178 ns   ; Device:inst7|inst2                                                                                   ; enable_device2 ; pause_length2[0]   ;
; N/A   ; None         ; 7.134 ns   ; Device:inst7|inst2                                                                                   ; enable_device2 ; request_length2[0] ;
; N/A   ; None         ; 6.899 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; enable_device2 ; clk                ;
; N/A   ; None         ; 6.890 ns   ; Device:inst8|inst2                                                                                   ; enable_device3 ; pause_length3[1]   ;
; N/A   ; None         ; 6.889 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; enable_device0 ; clk                ;
; N/A   ; None         ; 6.884 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; enable_device2 ; clk                ;
; N/A   ; None         ; 6.767 ns   ; Device:inst8|inst2                                                                                   ; enable_device3 ; request_length3[0] ;
; N/A   ; None         ; 6.721 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; enable_device0 ; clk                ;
; N/A   ; None         ; 6.684 ns   ; Device:inst8|inst2                                                                                   ; enable_device3 ; pause_length3[0]   ;
; N/A   ; None         ; 6.683 ns   ; Device:inst8|inst2                                                                                   ; enable_device3 ; pause_length3[2]   ;
; N/A   ; None         ; 6.676 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; enable_device0 ; clk                ;
; N/A   ; None         ; 6.483 ns   ; Device:inst8|inst2                                                                                   ; enable_device3 ; request_length3[2] ;
; N/A   ; None         ; 6.214 ns   ; Device:inst7|inst2                                                                                   ; request2       ; pause_length2[2]   ;
; N/A   ; None         ; 6.165 ns   ; Device:inst6|inst2                                                                                   ; request1       ; request_length1[2] ;
; N/A   ; None         ; 6.138 ns   ; Device:inst6|inst2                                                                                   ; request1       ; request_length1[0] ;
; N/A   ; None         ; 6.099 ns   ; Device:inst7|inst2                                                                                   ; request2       ; request_length2[1] ;
; N/A   ; None         ; 6.055 ns   ; Device:inst6|inst2                                                                                   ; request1       ; pause_length1[2]   ;
; N/A   ; None         ; 6.029 ns   ; Device:inst7|inst2                                                                                   ; request2       ; pause_length2[1]   ;
; N/A   ; None         ; 6.027 ns   ; Device:inst6|inst2                                                                                   ; request1       ; request_length1[1] ;
; N/A   ; None         ; 5.997 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0] ; enable_device3 ; clk                ;
; N/A   ; None         ; 5.995 ns   ; Device:inst6|inst2                                                                                   ; request1       ; pause_length1[0]   ;
; N/A   ; None         ; 5.982 ns   ; Device:inst6|inst2                                                                                   ; request1       ; pause_length1[1]   ;
; N/A   ; None         ; 5.964 ns   ; Device:inst7|inst2                                                                                   ; request2       ; request_length2[2] ;
; N/A   ; None         ; 5.828 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[2] ; enable_device3 ; clk                ;
; N/A   ; None         ; 5.783 ns   ; Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[1] ; enable_device3 ; clk                ;
; N/A   ; None         ; 5.762 ns   ; Device:inst7|inst2                                                                                   ; request2       ; pause_length2[0]   ;
; N/A   ; None         ; 5.718 ns   ; Device:inst7|inst2                                                                                   ; request2       ; request_length2[0] ;
+-------+--------------+------------+------------------------------------------------------------------------------------------------------+----------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+-----------------------------------------------------------------------------------------------------+--------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From               ; To                                                                                                  ; To Clock           ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+-----------------------------------------------------------------------------------------------------+--------------------+
; N/A                                     ; None                                                ; 2.873 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.829 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.627 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.562 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.544 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.532 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.531 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.499 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.492 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.471 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.388 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.377 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.361 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.332 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.331 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.253 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; clk                ;
; N/A                                     ; None                                                ; 2.248 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.228 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; clk                ;
; N/A                                     ; None                                                ; 2.190 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; clk                ;
; N/A                                     ; None                                                ; 2.125 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 2.105 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; clk                ;
; N/A                                     ; None                                                ; 1.896 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; clk                ;
; N/A                                     ; None                                                ; 1.830 ns  ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; clk                ;
; N/A                                     ; None                                                ; 1.632 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; request_length3[1] ;
; N/A                                     ; None                                                ; 1.475 ns  ; request_length3[1] ; Device:inst8|inst2                                                                                  ; clk                ;
; N/A                                     ; None                                                ; 1.432 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; request_length3[1] ;
; N/A                                     ; None                                                ; 1.431 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; request_length3[1] ;
; N/A                                     ; None                                                ; 1.348 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; request_length3[1] ;
; N/A                                     ; None                                                ; 1.225 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; request_length3[1] ;
; N/A                                     ; None                                                ; 1.072 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; 1.028 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; 0.997 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; 0.982 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; 0.972 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; 0.957 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; 0.934 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; 0.931 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; 0.913 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; 0.906 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; 0.887 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; 0.868 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; 0.859 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; 0.849 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; 0.843 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; 0.826 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; 0.822 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; 0.783 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; 0.782 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; 0.781 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; 0.778 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; 0.776 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; 0.775 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; 0.761 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; 0.760 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; 0.747 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; 0.733 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; 0.722 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; 0.720 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; 0.715 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; 0.711 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; 0.698 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; 0.697 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; 0.691 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; 0.688 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; 0.687 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; 0.660 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; 0.659 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; 0.659 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; 0.658 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; 0.650 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; 0.646 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; 0.641 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; 0.640 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; 0.637 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; 0.637 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; 0.622 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; 0.620 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; 0.612 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; 0.609 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; 0.605 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; 0.604 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; 0.599 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; 0.590 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; 0.577 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; 0.577 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; 0.577 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; request_length1[2] ;
; N/A                                     ; None                                                ; 0.577 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; 0.577 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; 0.577 ns  ; pause_length1[1]   ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; 0.576 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; 0.576 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; pause_length2[2]   ;
; N/A                                     ; None                                                ; 0.576 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; 0.576 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; 0.576 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; 0.576 ns  ; request_length2[0] ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; 0.576 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; 0.575 ns  ; request_length3[1] ; Device:inst8|inst2                                                                                  ; request_length3[1] ;
; N/A                                     ; None                                                ; 0.575 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; pause_length3[1]   ;
; N/A                                     ; None                                                ; 0.575 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; 0.575 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; 0.575 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; 0.575 ns  ; request_length3[2] ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; 0.574 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; 0.574 ns  ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; pause_length0[1]   ;
; N/A                                     ; None                                                ; 0.574 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; 0.574 ns  ; pause_length0[2]   ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; 0.574 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; 0.574 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; 0.574 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; 0.564 ns  ; pause_length1[0]   ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; 0.550 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; request_length1[0] ;
; N/A                                     ; None                                                ; 0.549 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; 0.549 ns  ; request_length0[2] ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; 0.545 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; 0.536 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; 0.532 ns  ; pause_length2[0]   ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; 0.532 ns  ; request_length1[1] ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; 0.524 ns  ; request_length3[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.524 ns  ; request_length3[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.524 ns  ; request_length3[2] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.517 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; 0.511 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; 0.511 ns  ; request_length0[0] ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; 0.508 ns  ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; request_length0[1] ;
; N/A                                     ; None                                                ; 0.506 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; 0.504 ns  ; pause_length1[2]   ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; 0.494 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; 0.492 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; 0.491 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; 0.489 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; 0.467 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; pause_length1[2]   ;
; N/A                                     ; None                                                ; 0.466 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; 0.461 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; request_length2[1] ;
; N/A                                     ; None                                                ; 0.452 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; request_length3[0] ;
; N/A                                     ; None                                                ; 0.451 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; 0.443 ns  ; pause_length1[1]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.443 ns  ; pause_length1[1]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.443 ns  ; pause_length1[1]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.441 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; 0.439 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; request_length1[1] ;
; N/A                                     ; None                                                ; 0.434 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; 0.430 ns  ; pause_length1[0]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.430 ns  ; pause_length1[0]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.430 ns  ; pause_length1[0]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.426 ns  ; pause_length0[0]   ; Device:inst|inst2                                                                                   ; pause_length0[2]   ;
; N/A                                     ; None                                                ; 0.421 ns  ; request_length1[0] ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; 0.407 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; pause_length1[0]   ;
; N/A                                     ; None                                                ; 0.404 ns  ; request_length2[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.404 ns  ; request_length2[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.404 ns  ; request_length2[0] ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.398 ns  ; request_length1[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.398 ns  ; request_length1[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.398 ns  ; request_length1[1] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.394 ns  ; request_length1[2] ; Device:inst6|inst2                                                                                  ; pause_length1[1]   ;
; N/A                                     ; None                                                ; 0.391 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; pause_length2[1]   ;
; N/A                                     ; None                                                ; 0.375 ns  ; pause_length3[2]   ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; 0.374 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; 0.374 ns  ; pause_length3[0]   ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; 0.370 ns  ; pause_length1[2]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.370 ns  ; pause_length1[2]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.370 ns  ; pause_length1[2]   ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.369 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; pause_length3[0]   ;
; N/A                                     ; None                                                ; 0.368 ns  ; pause_length3[1]   ; Device:inst8|inst2                                                                                  ; pause_length3[2]   ;
; N/A                                     ; None                                                ; 0.365 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; 0.360 ns  ; pause_length2[0]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.360 ns  ; pause_length2[0]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.360 ns  ; pause_length2[0]   ; Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.342 ns  ; pause_length0[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.342 ns  ; pause_length0[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.342 ns  ; pause_length0[2]   ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.330 ns  ; request_length2[2] ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; 0.326 ns  ; pause_length2[2]   ; Device:inst7|inst2                                                                                  ; request_length2[2] ;
; N/A                                     ; None                                                ; 0.324 ns  ; pause_length3[2]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.324 ns  ; pause_length3[2]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.324 ns  ; pause_length3[2]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.323 ns  ; pause_length3[0]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.323 ns  ; pause_length3[0]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.323 ns  ; pause_length3[0]   ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.317 ns  ; request_length0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.317 ns  ; request_length0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.317 ns  ; request_length0[2] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.309 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; N/A                                     ; None                                                ; 0.299 ns  ; pause_length0[1]   ; Device:inst|inst2                                                                                   ; pause_length0[0]   ;
; N/A                                     ; None                                                ; 0.291 ns  ; request_length3[0] ; Device:inst8|inst2                                                                                  ; request_length3[2] ;
; N/A                                     ; None                                                ; 0.287 ns  ; request_length1[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.287 ns  ; request_length1[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.287 ns  ; request_length1[0] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.280 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; request_length0[0] ;
; N/A                                     ; None                                                ; 0.279 ns  ; request_length0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]  ; clk                ;
; N/A                                     ; None                                                ; 0.279 ns  ; request_length0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]  ; clk                ;
; N/A                                     ; None                                                ; 0.279 ns  ; request_length0[0] ; Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]  ; clk                ;
; N/A                                     ; None                                                ; 0.265 ns  ; pause_length2[1]   ; Device:inst7|inst2                                                                                  ; request_length2[0] ;
; N/A                                     ; None                                                ; 0.260 ns  ; request_length1[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.260 ns  ; request_length1[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.260 ns  ; request_length1[2] ; Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.242 ns  ; request_length0[1] ; Device:inst|inst2                                                                                   ; request_length0[2] ;
; N/A                                     ; None                                                ; 0.240 ns  ; request_length3[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0] ; clk                ;
; N/A                                     ; None                                                ; 0.240 ns  ; request_length3[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1] ; clk                ;
; N/A                                     ; None                                                ; 0.240 ns  ; request_length3[0] ; Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2] ; clk                ;
; N/A                                     ; None                                                ; 0.239 ns  ; request_length2[1] ; Device:inst7|inst2                                                                                  ; pause_length2[0]   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                    ;                                                                                                     ;                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------------------+-----------------------------------------------------------------------------------------------------+--------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed Nov 21 20:15:01 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB_5 -c LAB_5 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "request_length0[0]" is an undefined clock
    Info: Assuming node "pause_length0[0]" is an undefined clock
    Info: Assuming node "request_length0[2]" is an undefined clock
    Info: Assuming node "pause_length0[2]" is an undefined clock
    Info: Assuming node "request_length0[1]" is an undefined clock
    Info: Assuming node "pause_length0[1]" is an undefined clock
    Info: Assuming node "pause_length1[1]" is an undefined clock
    Info: Assuming node "request_length1[1]" is an undefined clock
    Info: Assuming node "pause_length1[2]" is an undefined clock
    Info: Assuming node "request_length1[2]" is an undefined clock
    Info: Assuming node "pause_length1[0]" is an undefined clock
    Info: Assuming node "request_length1[0]" is an undefined clock
    Info: Assuming node "request_length3[2]" is an undefined clock
    Info: Assuming node "pause_length3[2]" is an undefined clock
    Info: Assuming node "pause_length3[0]" is an undefined clock
    Info: Assuming node "request_length3[0]" is an undefined clock
    Info: Assuming node "pause_length3[1]" is an undefined clock
    Info: Assuming node "request_length3[1]" is an undefined clock
    Info: Assuming node "request_length2[0]" is an undefined clock
    Info: Assuming node "pause_length2[0]" is an undefined clock
    Info: Assuming node "pause_length2[1]" is an undefined clock
    Info: Assuming node "request_length2[1]" is an undefined clock
    Info: Assuming node "pause_length2[2]" is an undefined clock
    Info: Assuming node "request_length2[2]" is an undefined clock
Warning: Found 32 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0" as buffer
    Info: Detected gated clock "Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]" as buffer
    Info: Detected gated clock "Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0" as buffer
    Info: Detected ripple clock "Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]" as buffer
    Info: Detected gated clock "Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected gated clock "Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]" as buffer
    Info: Detected ripple clock "Device:inst7|inst2" as buffer
    Info: Detected ripple clock "Device:inst8|inst2" as buffer
    Info: Detected ripple clock "Device:inst6|inst2" as buffer
    Info: Detected ripple clock "Device:inst|inst2" as buffer
Info: Clock "clk" has Internal fmax of 198.57 MHz between source register "Device:inst6|inst2" and destination register "Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0]" (period= 5.036 ns)
    Info: + Longest register to register delay is 2.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
        Info: 2: + IC(0.720 ns) + CELL(0.053 ns) = 0.773 ns; Loc. = LCCOMB_X27_Y2_N30; Fanout = 2; COMB Node = 'Control:inst13|inst4~0'
        Info: 3: + IC(0.249 ns) + CELL(0.228 ns) = 1.250 ns; Loc. = LCCOMB_X27_Y2_N24; Fanout = 3; COMB Node = 'Control:inst13|inst1'
        Info: 4: + IC(0.220 ns) + CELL(0.746 ns) = 2.216 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 9; REG Node = 'Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.027 ns ( 46.34 % )
        Info: Total interconnect delay = 1.189 ns ( 53.66 % )
    Info: - Smallest clock skew is -2.636 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.495 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X27_Y2_N17; Fanout = 9; REG Node = 'Control:inst13|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_gai:auto_generated|safe_q[0]'
            Info: Total cell delay = 1.472 ns ( 59.00 % )
            Info: Total interconnect delay = 1.023 ns ( 41.00 % )
        Info: - Longest clock path from clock "clk" to source register is 5.131 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'
            Info: 2: + IC(1.957 ns) + CELL(0.712 ns) = 3.523 ns; Loc. = LCFF_X34_Y2_N19; Fanout = 2; REG Node = 'Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]'
            Info: 3: + IC(0.367 ns) + CELL(0.378 ns) = 4.268 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 5.131 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: Total cell delay = 2.562 ns ( 49.93 % )
            Info: Total interconnect delay = 2.569 ns ( 50.07 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length0[0]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst|inst2" and destination register "Device:inst|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: Total cell delay = 0.533 ns ( 37.46 % )
            Info: Total interconnect delay = 0.890 ns ( 62.54 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length0[0]" to destination register is 3.315 ns
                Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 1; CLK Node = 'request_length0[0]'
                Info: 2: + IC(1.100 ns) + CELL(0.225 ns) = 2.105 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.361 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.315 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.676 ns ( 50.56 % )
                Info: Total interconnect delay = 1.639 ns ( 49.44 % )
            Info: - Longest clock path from clock "request_length0[0]" to source register is 3.315 ns
                Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R8; Fanout = 1; CLK Node = 'request_length0[0]'
                Info: 2: + IC(1.100 ns) + CELL(0.225 ns) = 2.105 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.361 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.315 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.676 ns ( 50.56 % )
                Info: Total interconnect delay = 1.639 ns ( 49.44 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length0[0]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst|inst2" and destination register "Device:inst|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: Total cell delay = 0.533 ns ( 37.46 % )
            Info: Total interconnect delay = 0.890 ns ( 62.54 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length0[0]" to destination register is 3.400 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 1; CLK Node = 'pause_length0[0]'
                Info: 2: + IC(1.152 ns) + CELL(0.228 ns) = 2.190 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.446 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.709 ns ( 50.26 % )
                Info: Total interconnect delay = 1.691 ns ( 49.74 % )
            Info: - Longest clock path from clock "pause_length0[0]" to source register is 3.400 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U4; Fanout = 1; CLK Node = 'pause_length0[0]'
                Info: 2: + IC(1.152 ns) + CELL(0.228 ns) = 2.190 ns; Loc. = LCCOMB_X27_Y2_N26; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.203 ns) + CELL(0.053 ns) = 2.446 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.400 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.709 ns ( 50.26 % )
                Info: Total interconnect delay = 1.691 ns ( 49.74 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length0[2]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst|inst2" and destination register "Device:inst|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: Total cell delay = 0.533 ns ( 37.46 % )
            Info: Total interconnect delay = 0.890 ns ( 62.54 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length0[2]" to destination register is 3.277 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 1; CLK Node = 'request_length0[2]'
                Info: 2: + IC(0.878 ns) + CELL(0.225 ns) = 1.960 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.323 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.277 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.854 ns ( 56.58 % )
                Info: Total interconnect delay = 1.423 ns ( 43.42 % )
            Info: - Longest clock path from clock "request_length0[2]" to source register is 3.277 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 1; CLK Node = 'request_length0[2]'
                Info: 2: + IC(0.878 ns) + CELL(0.225 ns) = 1.960 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.323 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.277 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.854 ns ( 56.58 % )
                Info: Total interconnect delay = 1.423 ns ( 43.42 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length0[2]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst|inst2" and destination register "Device:inst|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: Total cell delay = 0.533 ns ( 37.46 % )
            Info: Total interconnect delay = 0.890 ns ( 62.54 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length0[2]" to destination register is 3.252 ns
                Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; CLK Node = 'pause_length0[2]'
                Info: 2: + IC(0.908 ns) + CELL(0.228 ns) = 1.935 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.298 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.252 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.799 ns ( 55.32 % )
                Info: Total interconnect delay = 1.453 ns ( 44.68 % )
            Info: - Longest clock path from clock "pause_length0[2]" to source register is 3.252 ns
                Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; CLK Node = 'pause_length0[2]'
                Info: 2: + IC(0.908 ns) + CELL(0.228 ns) = 1.935 ns; Loc. = LCCOMB_X27_Y2_N28; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.209 ns) + CELL(0.154 ns) = 2.298 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.252 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.799 ns ( 55.32 % )
                Info: Total interconnect delay = 1.453 ns ( 44.68 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length0[1]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst|inst2" and destination register "Device:inst|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: Total cell delay = 0.533 ns ( 37.46 % )
            Info: Total interconnect delay = 0.890 ns ( 62.54 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length0[1]" to destination register is 3.609 ns
                Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'request_length0[1]'
                Info: 2: + IC(1.134 ns) + CELL(0.225 ns) = 2.139 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.655 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.609 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.895 ns ( 52.51 % )
                Info: Total interconnect delay = 1.714 ns ( 47.49 % )
            Info: - Longest clock path from clock "request_length0[1]" to source register is 3.609 ns
                Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R7; Fanout = 1; CLK Node = 'request_length0[1]'
                Info: 2: + IC(1.134 ns) + CELL(0.225 ns) = 2.139 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.655 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.609 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.895 ns ( 52.51 % )
                Info: Total interconnect delay = 1.714 ns ( 47.49 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length0[1]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst|inst2" and destination register "Device:inst|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.423 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: 2: + IC(0.325 ns) + CELL(0.053 ns) = 0.378 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.894 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.321 ns) + CELL(0.053 ns) = 1.268 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.423 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: Total cell delay = 0.533 ns ( 37.46 % )
            Info: Total interconnect delay = 0.890 ns ( 62.54 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length0[1]" to destination register is 3.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'pause_length0[1]'
                Info: 2: + IC(1.147 ns) + CELL(0.228 ns) = 2.205 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.721 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.675 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.948 ns ( 53.01 % )
                Info: Total interconnect delay = 1.727 ns ( 46.99 % )
            Info: - Longest clock path from clock "pause_length0[1]" to source register is 3.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'pause_length0[1]'
                Info: 2: + IC(1.147 ns) + CELL(0.228 ns) = 2.205 ns; Loc. = LCCOMB_X27_Y2_N12; Fanout = 1; COMB Node = 'Device:inst|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.721 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.675 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
                Info: Total cell delay = 1.948 ns ( 53.01 % )
                Info: Total interconnect delay = 1.727 ns ( 46.99 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length1[1]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst6|inst2" and destination register "Device:inst6|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: Total cell delay = 0.533 ns ( 43.02 % )
            Info: Total interconnect delay = 0.706 ns ( 56.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length1[1]" to destination register is 3.164 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'pause_length1[1]'
                Info: 2: + IC(1.083 ns) + CELL(0.154 ns) = 2.047 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 2.301 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.164 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.635 ns ( 51.68 % )
                Info: Total interconnect delay = 1.529 ns ( 48.32 % )
            Info: - Longest clock path from clock "pause_length1[1]" to source register is 3.164 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R4; Fanout = 1; CLK Node = 'pause_length1[1]'
                Info: 2: + IC(1.083 ns) + CELL(0.154 ns) = 2.047 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 2.301 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.164 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.635 ns ( 51.68 % )
                Info: Total interconnect delay = 1.529 ns ( 48.32 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length1[1]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst6|inst2" and destination register "Device:inst6|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: Total cell delay = 0.533 ns ( 43.02 % )
            Info: Total interconnect delay = 0.706 ns ( 56.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length1[1]" to destination register is 3.209 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 1; CLK Node = 'request_length1[1]'
                Info: 2: + IC(1.010 ns) + CELL(0.272 ns) = 2.092 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.209 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.753 ns ( 54.63 % )
                Info: Total interconnect delay = 1.456 ns ( 45.37 % )
            Info: - Longest clock path from clock "request_length1[1]" to source register is 3.209 ns
                Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U5; Fanout = 1; CLK Node = 'request_length1[1]'
                Info: 2: + IC(1.010 ns) + CELL(0.272 ns) = 2.092 ns; Loc. = LCCOMB_X35_Y2_N20; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 2.346 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.209 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.753 ns ( 54.63 % )
                Info: Total interconnect delay = 1.456 ns ( 45.37 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length1[2]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst6|inst2" and destination register "Device:inst6|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: Total cell delay = 0.533 ns ( 43.02 % )
            Info: Total interconnect delay = 0.706 ns ( 56.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length1[2]" to destination register is 3.237 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'pause_length1[2]'
                Info: 2: + IC(1.030 ns) + CELL(0.154 ns) = 2.014 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.374 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.237 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.756 ns ( 54.25 % )
                Info: Total interconnect delay = 1.481 ns ( 45.75 % )
            Info: - Longest clock path from clock "pause_length1[2]" to source register is 3.237 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_Y2; Fanout = 1; CLK Node = 'pause_length1[2]'
                Info: 2: + IC(1.030 ns) + CELL(0.154 ns) = 2.014 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.374 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.237 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.756 ns ( 54.25 % )
                Info: Total interconnect delay = 1.481 ns ( 45.75 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length1[2]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst6|inst2" and destination register "Device:inst6|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: Total cell delay = 0.533 ns ( 43.02 % )
            Info: Total interconnect delay = 0.706 ns ( 56.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length1[2]" to destination register is 3.347 ns
                Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y1; Fanout = 1; CLK Node = 'request_length1[2]'
                Info: 2: + IC(1.012 ns) + CELL(0.272 ns) = 2.124 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.484 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.347 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.884 ns ( 56.29 % )
                Info: Total interconnect delay = 1.463 ns ( 43.71 % )
            Info: - Longest clock path from clock "request_length1[2]" to source register is 3.347 ns
                Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_Y1; Fanout = 1; CLK Node = 'request_length1[2]'
                Info: 2: + IC(1.012 ns) + CELL(0.272 ns) = 2.124 ns; Loc. = LCCOMB_X35_Y2_N18; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.484 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.347 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.884 ns ( 56.29 % )
                Info: Total interconnect delay = 1.463 ns ( 43.71 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length1[0]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst6|inst2" and destination register "Device:inst6|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: Total cell delay = 0.533 ns ( 43.02 % )
            Info: Total interconnect delay = 0.706 ns ( 56.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length1[0]" to destination register is 3.177 ns
                Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 1; CLK Node = 'pause_length1[0]'
                Info: 2: + IC(0.835 ns) + CELL(0.154 ns) = 1.806 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 2.314 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.177 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.861 ns ( 58.58 % )
                Info: Total interconnect delay = 1.316 ns ( 41.42 % )
            Info: - Longest clock path from clock "pause_length1[0]" to source register is 3.177 ns
                Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U8; Fanout = 1; CLK Node = 'pause_length1[0]'
                Info: 2: + IC(0.835 ns) + CELL(0.154 ns) = 1.806 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 2.314 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.177 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.861 ns ( 58.58 % )
                Info: Total interconnect delay = 1.316 ns ( 41.42 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length1[0]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst6|inst2" and destination register "Device:inst6|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: 2: + IC(0.243 ns) + CELL(0.053 ns) = 0.296 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
            Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.227 ns) + CELL(0.053 ns) = 1.084 ns; Loc. = LCCOMB_X35_Y2_N4; Fanout = 1; COMB Node = 'Device:inst6|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.239 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
            Info: Total cell delay = 0.533 ns ( 43.02 % )
            Info: Total interconnect delay = 0.706 ns ( 56.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length1[0]" to destination register is 3.320 ns
                Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 1; CLK Node = 'request_length1[0]'
                Info: 2: + IC(0.870 ns) + CELL(0.272 ns) = 1.949 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 2.457 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.320 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.969 ns ( 59.31 % )
                Info: Total interconnect delay = 1.351 ns ( 40.69 % )
            Info: - Longest clock path from clock "request_length1[0]" to source register is 3.320 ns
                Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T8; Fanout = 1; CLK Node = 'request_length1[0]'
                Info: 2: + IC(0.870 ns) + CELL(0.272 ns) = 1.949 ns; Loc. = LCCOMB_X35_Y2_N24; Fanout = 1; COMB Node = 'Device:inst6|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.236 ns) + CELL(0.272 ns) = 2.457 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 3.320 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
                Info: Total cell delay = 1.969 ns ( 59.31 % )
                Info: Total interconnect delay = 1.351 ns ( 40.69 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length3[2]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst8|inst2" and destination register "Device:inst8|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: Total cell delay = 0.533 ns ( 37.75 % )
            Info: Total interconnect delay = 0.879 ns ( 62.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length3[2]" to destination register is 3.156 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 1; CLK Node = 'request_length3[2]'
                Info: 2: + IC(0.863 ns) + CELL(0.225 ns) = 1.945 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 2.202 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.156 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.753 ns ( 55.54 % )
                Info: Total interconnect delay = 1.403 ns ( 44.46 % )
            Info: - Longest clock path from clock "request_length3[2]" to source register is 3.156 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AA6; Fanout = 1; CLK Node = 'request_length3[2]'
                Info: 2: + IC(0.863 ns) + CELL(0.225 ns) = 1.945 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 2.202 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.156 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.753 ns ( 55.54 % )
                Info: Total interconnect delay = 1.403 ns ( 44.46 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length3[2]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst8|inst2" and destination register "Device:inst8|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: Total cell delay = 0.533 ns ( 37.75 % )
            Info: Total interconnect delay = 0.879 ns ( 62.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length3[2]" to destination register is 3.356 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W1; Fanout = 1; CLK Node = 'pause_length3[2]'
                Info: 2: + IC(1.087 ns) + CELL(0.228 ns) = 2.145 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 2.402 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.356 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.729 ns ( 51.52 % )
                Info: Total interconnect delay = 1.627 ns ( 48.48 % )
            Info: - Longest clock path from clock "pause_length3[2]" to source register is 3.356 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W1; Fanout = 1; CLK Node = 'pause_length3[2]'
                Info: 2: + IC(1.087 ns) + CELL(0.228 ns) = 2.145 ns; Loc. = LCCOMB_X30_Y2_N26; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 2.402 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.356 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.729 ns ( 51.52 % )
                Info: Total interconnect delay = 1.627 ns ( 48.48 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length3[0]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst8|inst2" and destination register "Device:inst8|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: Total cell delay = 0.533 ns ( 37.75 % )
            Info: Total interconnect delay = 0.879 ns ( 62.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length3[0]" to destination register is 3.357 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W2; Fanout = 1; CLK Node = 'pause_length3[0]'
                Info: 2: + IC(0.989 ns) + CELL(0.225 ns) = 2.044 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.403 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.357 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.827 ns ( 54.42 % )
                Info: Total interconnect delay = 1.530 ns ( 45.58 % )
            Info: - Longest clock path from clock "pause_length3[0]" to source register is 3.357 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_W2; Fanout = 1; CLK Node = 'pause_length3[0]'
                Info: 2: + IC(0.989 ns) + CELL(0.225 ns) = 2.044 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.403 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.357 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.827 ns ( 54.42 % )
                Info: Total interconnect delay = 1.530 ns ( 45.58 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length3[0]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst8|inst2" and destination register "Device:inst8|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: Total cell delay = 0.533 ns ( 37.75 % )
            Info: Total interconnect delay = 0.879 ns ( 62.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length3[0]" to destination register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V4; Fanout = 1; CLK Node = 'request_length3[0]'
                Info: 2: + IC(1.079 ns) + CELL(0.228 ns) = 2.127 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.486 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.440 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.820 ns ( 52.91 % )
                Info: Total interconnect delay = 1.620 ns ( 47.09 % )
            Info: - Longest clock path from clock "request_length3[0]" to source register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V4; Fanout = 1; CLK Node = 'request_length3[0]'
                Info: 2: + IC(1.079 ns) + CELL(0.228 ns) = 2.127 ns; Loc. = LCCOMB_X30_Y2_N12; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.154 ns) = 2.486 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.440 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.820 ns ( 52.91 % )
                Info: Total interconnect delay = 1.620 ns ( 47.09 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length3[1]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst8|inst2" and destination register "Device:inst8|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: Total cell delay = 0.533 ns ( 37.75 % )
            Info: Total interconnect delay = 0.879 ns ( 62.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length3[1]" to destination register is 3.563 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'pause_length3[1]'
                Info: 2: + IC(1.043 ns) + CELL(0.225 ns) = 2.098 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.609 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.563 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.945 ns ( 54.59 % )
                Info: Total interconnect delay = 1.618 ns ( 45.41 % )
            Info: - Longest clock path from clock "pause_length3[1]" to source register is 3.563 ns
                Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'pause_length3[1]'
                Info: 2: + IC(1.043 ns) + CELL(0.225 ns) = 2.098 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 2.609 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 3.563 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.945 ns ( 54.59 % )
                Info: Total interconnect delay = 1.618 ns ( 45.41 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length3[1]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst8|inst2" and destination register "Device:inst8|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.412 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: 2: + IC(0.320 ns) + CELL(0.053 ns) = 0.373 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
            Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 0.884 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.320 ns) + CELL(0.053 ns) = 1.257 ns; Loc. = LCCOMB_X29_Y2_N16; Fanout = 1; COMB Node = 'Device:inst8|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.412 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
            Info: Total cell delay = 0.533 ns ( 37.75 % )
            Info: Total interconnect delay = 0.879 ns ( 62.25 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length3[1]" to destination register is 4.213 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 1; CLK Node = 'request_length3[1]'
                Info: 2: + IC(1.663 ns) + CELL(0.228 ns) = 2.748 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 3.259 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 4.213 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.975 ns ( 46.88 % )
                Info: Total interconnect delay = 2.238 ns ( 53.12 % )
            Info: - Longest clock path from clock "request_length3[1]" to source register is 4.213 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 1; CLK Node = 'request_length3[1]'
                Info: 2: + IC(1.663 ns) + CELL(0.228 ns) = 2.748 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 3.259 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 4.213 ns; Loc. = LCFF_X29_Y2_N17; Fanout = 7; REG Node = 'Device:inst8|inst2'
                Info: Total cell delay = 1.975 ns ( 46.88 % )
                Info: Total interconnect delay = 2.238 ns ( 53.12 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length2[0]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst7|inst2" and destination register "Device:inst7|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.410 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: Total cell delay = 0.533 ns ( 37.80 % )
            Info: Total interconnect delay = 0.877 ns ( 62.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length2[0]" to destination register is 3.117 ns
                Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; CLK Node = 'request_length2[0]'
                Info: 2: + IC(0.872 ns) + CELL(0.225 ns) = 1.914 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.172 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.713 ns ( 54.96 % )
                Info: Total interconnect delay = 1.404 ns ( 45.04 % )
            Info: - Longest clock path from clock "request_length2[0]" to source register is 3.117 ns
                Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; CLK Node = 'request_length2[0]'
                Info: 2: + IC(0.872 ns) + CELL(0.225 ns) = 1.914 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.172 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.117 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.713 ns ( 54.96 % )
                Info: Total interconnect delay = 1.404 ns ( 45.04 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length2[0]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst7|inst2" and destination register "Device:inst7|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.410 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: Total cell delay = 0.533 ns ( 37.80 % )
            Info: Total interconnect delay = 0.877 ns ( 62.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length2[0]" to destination register is 3.161 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 1; CLK Node = 'pause_length2[0]'
                Info: 2: + IC(0.873 ns) + CELL(0.228 ns) = 1.958 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.216 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.161 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.756 ns ( 55.55 % )
                Info: Total interconnect delay = 1.405 ns ( 44.45 % )
            Info: - Longest clock path from clock "pause_length2[0]" to source register is 3.161 ns
                Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB6; Fanout = 1; CLK Node = 'pause_length2[0]'
                Info: 2: + IC(0.873 ns) + CELL(0.228 ns) = 1.958 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
                Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.216 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.161 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.756 ns ( 55.55 % )
                Info: Total interconnect delay = 1.405 ns ( 44.45 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length2[1]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst7|inst2" and destination register "Device:inst7|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.410 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: Total cell delay = 0.533 ns ( 37.80 % )
            Info: Total interconnect delay = 0.877 ns ( 62.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length2[1]" to destination register is 3.428 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 1; CLK Node = 'pause_length2[1]'
                Info: 2: + IC(1.078 ns) + CELL(0.225 ns) = 2.123 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.483 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.428 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.817 ns ( 53.00 % )
                Info: Total interconnect delay = 1.611 ns ( 47.00 % )
            Info: - Longest clock path from clock "pause_length2[1]" to source register is 3.428 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_V3; Fanout = 1; CLK Node = 'pause_length2[1]'
                Info: 2: + IC(1.078 ns) + CELL(0.225 ns) = 2.123 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.483 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.428 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.817 ns ( 53.00 % )
                Info: Total interconnect delay = 1.611 ns ( 47.00 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length2[1]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst7|inst2" and destination register "Device:inst7|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.410 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: Total cell delay = 0.533 ns ( 37.80 % )
            Info: Total interconnect delay = 0.877 ns ( 62.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length2[1]" to destination register is 3.498 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 1; CLK Node = 'request_length2[1]'
                Info: 2: + IC(1.145 ns) + CELL(0.228 ns) = 2.193 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.553 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.498 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.820 ns ( 52.03 % )
                Info: Total interconnect delay = 1.678 ns ( 47.97 % )
            Info: - Longest clock path from clock "request_length2[1]" to source register is 3.498 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 1; CLK Node = 'request_length2[1]'
                Info: 2: + IC(1.145 ns) + CELL(0.228 ns) = 2.193 ns; Loc. = LCCOMB_X30_Y2_N8; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
                Info: 3: + IC(0.206 ns) + CELL(0.154 ns) = 2.553 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.498 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.820 ns ( 52.03 % )
                Info: Total interconnect delay = 1.678 ns ( 47.97 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "pause_length2[2]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst7|inst2" and destination register "Device:inst7|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.410 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: Total cell delay = 0.533 ns ( 37.80 % )
            Info: Total interconnect delay = 0.877 ns ( 62.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "pause_length2[2]" to destination register is 3.613 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 1; CLK Node = 'pause_length2[2]'
                Info: 2: + IC(1.107 ns) + CELL(0.225 ns) = 2.152 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.668 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.613 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.935 ns ( 53.56 % )
                Info: Total interconnect delay = 1.678 ns ( 46.44 % )
            Info: - Longest clock path from clock "pause_length2[2]" to source register is 3.613 ns
                Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W4; Fanout = 1; CLK Node = 'pause_length2[2]'
                Info: 2: + IC(1.107 ns) + CELL(0.225 ns) = 2.152 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.668 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.613 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.935 ns ( 53.56 % )
                Info: Total interconnect delay = 1.678 ns ( 46.44 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: Clock "request_length2[2]" Internal fmax is restricted to 500.0 MHz between source register "Device:inst7|inst2" and destination register "Device:inst7|inst2"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.410 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: 2: + IC(0.323 ns) + CELL(0.053 ns) = 0.376 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
            Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 0.892 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 1.255 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7|inst2~0'
            Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 1.410 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
            Info: Total cell delay = 0.533 ns ( 37.80 % )
            Info: Total interconnect delay = 0.877 ns ( 62.20 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "request_length2[2]" to destination register is 3.363 ns
                Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; CLK Node = 'request_length2[2]'
                Info: 2: + IC(0.867 ns) + CELL(0.228 ns) = 1.902 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.418 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.363 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.925 ns ( 57.24 % )
                Info: Total interconnect delay = 1.438 ns ( 42.76 % )
            Info: - Longest clock path from clock "request_length2[2]" to source register is 3.363 ns
                Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T10; Fanout = 1; CLK Node = 'request_length2[2]'
                Info: 2: + IC(0.867 ns) + CELL(0.228 ns) = 1.902 ns; Loc. = LCCOMB_X30_Y2_N2; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w2_n0_mux_dataout~0'
                Info: 3: + IC(0.244 ns) + CELL(0.272 ns) = 2.418 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
                Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 3.363 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
                Info: Total cell delay = 1.925 ns ( 57.24 % )
                Info: Total interconnect delay = 1.438 ns ( 42.76 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]" and destination pin or register "Device:inst|inst2" for clock "clk" (Hold time is 714 ps)
    Info: + Largest clock skew is 1.696 ns
        Info: + Longest clock path from clock "clk" to destination register is 4.931 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'
            Info: 2: + IC(1.763 ns) + CELL(0.712 ns) = 3.329 ns; Loc. = LCFF_X27_Y2_N3; Fanout = 3; REG Node = 'Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[1]'
            Info: 3: + IC(0.270 ns) + CELL(0.378 ns) = 3.977 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
            Info: 4: + IC(0.336 ns) + CELL(0.618 ns) = 4.931 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
            Info: Total cell delay = 2.562 ns ( 51.96 % )
            Info: Total interconnect delay = 2.369 ns ( 48.04 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.235 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'
            Info: 2: + IC(1.763 ns) + CELL(0.618 ns) = 3.235 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 2; REG Node = 'Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]'
            Info: Total cell delay = 1.472 ns ( 45.50 % )
            Info: Total interconnect delay = 1.763 ns ( 54.50 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.037 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y2_N5; Fanout = 2; REG Node = 'Device:inst|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]'
        Info: 2: + IC(0.236 ns) + CELL(0.272 ns) = 0.508 ns; Loc. = LCCOMB_X27_Y2_N8; Fanout = 6; COMB Node = 'Device:inst|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 3: + IC(0.321 ns) + CELL(0.053 ns) = 0.882 ns; Loc. = LCCOMB_X26_Y2_N16; Fanout = 1; COMB Node = 'Device:inst|inst2~0'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 1.037 ns; Loc. = LCFF_X26_Y2_N17; Fanout = 7; REG Node = 'Device:inst|inst2'
        Info: Total cell delay = 0.480 ns ( 46.29 % )
        Info: Total interconnect delay = 0.557 ns ( 53.71 % )
    Info: + Micro hold delay of destination is 0.149 ns
Info: tsu for register "Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]" (data pin = "request_length3[1]", clock pin = "clk") is 1.382 ns
    Info: + Longest pin to register delay is 4.709 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_B6; Fanout = 1; CLK Node = 'request_length3[1]'
        Info: 2: + IC(1.663 ns) + CELL(0.228 ns) = 2.748 ns; Loc. = LCCOMB_X30_Y2_N24; Fanout = 1; COMB Node = 'Device:inst8|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w1_n0_mux_dataout~0'
        Info: 3: + IC(0.239 ns) + CELL(0.272 ns) = 3.259 ns; Loc. = LCCOMB_X30_Y2_N4; Fanout = 6; COMB Node = 'Device:inst8|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.260 ns) + CELL(0.228 ns) = 3.747 ns; Loc. = LCCOMB_X30_Y2_N22; Fanout = 3; COMB Node = 'Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|_~0'
        Info: 5: + IC(0.216 ns) + CELL(0.746 ns) = 4.709 ns; Loc. = LCFF_X30_Y2_N17; Fanout = 3; REG Node = 'Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]'
        Info: Total cell delay = 2.331 ns ( 49.50 % )
        Info: Total interconnect delay = 2.378 ns ( 50.50 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.417 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.945 ns) + CELL(0.618 ns) = 3.417 ns; Loc. = LCFF_X30_Y2_N17; Fanout = 3; REG Node = 'Device:inst8|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]'
        Info: Total cell delay = 1.472 ns ( 43.08 % )
        Info: Total interconnect delay = 1.945 ns ( 56.92 % )
Info: tco from clock "clk" to destination pin "enable_device1" through register "Device:inst6|inst2" is 10.383 ns
    Info: + Longest clock path from clock "clk" to source register is 5.131 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.957 ns) + CELL(0.712 ns) = 3.523 ns; Loc. = LCFF_X34_Y2_N19; Fanout = 2; REG Node = 'Device:inst6|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[2]'
        Info: 3: + IC(0.367 ns) + CELL(0.378 ns) = 4.268 ns; Loc. = LCCOMB_X35_Y2_N0; Fanout = 6; COMB Node = 'Device:inst6|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.245 ns) + CELL(0.618 ns) = 5.131 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
        Info: Total cell delay = 2.562 ns ( 49.93 % )
        Info: Total interconnect delay = 2.569 ns ( 50.07 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.158 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y2_N5; Fanout = 7; REG Node = 'Device:inst6|inst2'
        Info: 2: + IC(0.720 ns) + CELL(0.053 ns) = 0.773 ns; Loc. = LCCOMB_X27_Y2_N30; Fanout = 2; COMB Node = 'Control:inst13|inst4~0'
        Info: 3: + IC(2.339 ns) + CELL(2.046 ns) = 5.158 ns; Loc. = PIN_B9; Fanout = 0; PIN Node = 'enable_device1'
        Info: Total cell delay = 2.099 ns ( 40.69 % )
        Info: Total interconnect delay = 3.059 ns ( 59.31 % )
Info: th for register "Device:inst7|inst2" (data pin = "request_length2[0]", clock pin = "clk") is 2.873 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.414 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 13; CLK Node = 'clk'
        Info: 2: + IC(1.969 ns) + CELL(0.712 ns) = 3.535 ns; Loc. = LCFF_X33_Y2_N13; Fanout = 3; REG Node = 'Device:inst7|lpm_counter4:inst4|lpm_counter:lpm_counter_component|cntr_kvj:auto_generated|safe_q[0]'
        Info: 3: + IC(0.556 ns) + CELL(0.378 ns) = 4.469 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.327 ns) + CELL(0.618 ns) = 5.414 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
        Info: Total cell delay = 2.562 ns ( 47.32 % )
        Info: Total interconnect delay = 2.852 ns ( 52.68 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.690 ns
        Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_U10; Fanout = 1; CLK Node = 'request_length2[0]'
        Info: 2: + IC(0.872 ns) + CELL(0.225 ns) = 1.914 ns; Loc. = LCCOMB_X30_Y2_N0; Fanout = 1; COMB Node = 'Device:inst7|lpm_mux1:inst8|lpm_mux:lpm_mux_component|mux_pnc:auto_generated|l1_w0_n0_mux_dataout~0'
        Info: 3: + IC(0.205 ns) + CELL(0.053 ns) = 2.172 ns; Loc. = LCCOMB_X30_Y2_N28; Fanout = 6; COMB Node = 'Device:inst7|lpm_compare0:inst3|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0]'
        Info: 4: + IC(0.310 ns) + CELL(0.053 ns) = 2.535 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'Device:inst7|inst2~0'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.690 ns; Loc. = LCFF_X31_Y2_N17; Fanout = 7; REG Node = 'Device:inst7|inst2'
        Info: Total cell delay = 1.303 ns ( 48.44 % )
        Info: Total interconnect delay = 1.387 ns ( 51.56 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Wed Nov 21 20:15:02 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


