`timescale 1ns / 1ps

module d_ff_tb;

	// Inputs
	reg D;
	reg clk;
	reg reset;

	// Outputs
	wire Q;

	// Instantiate the Unit Under Test (UUT)
	d_ff uut (
		.D(D), 
		.clk(clk), 
		.reset(reset), 
		.Q(Q)
	);

	initial begin
		// Initialize Inputs
		D = 1'b0;
		reset = 1'b1;
		
		#1 reset = 1'b0;
		   D = 1'b1;
		#1 D = 1'b0;
            

	end
always 
begin

clk = 1'b0;
#1; 
clk = 1'b1;
#1;

end     
endmodule
