
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
  **** SW Build 3854077 on May  4 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2023.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2023.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'coder' on host 'coder-hftsoi-hls1' (Linux_x86_64 version 5.15.0-141-generic) on Mon Jul 21 17:08:57 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-1510] Running: open_project -reset hls_dummy_prj 
INFO: [HLS 200-10] Creating and opening project '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj'.
INFO: [HLS 200-1510] Running: set_top hls_dummy 
INFO: [HLS 200-1510] Running: add_files firmware/hls_dummy.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding design file 'firmware/hls_dummy.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb hls_dummy_test.cpp -cflags -std=c++0x 
INFO: [HLS 200-10] Adding test bench file 'hls_dummy_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb firmware/weights 
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb_data 
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
***** C/RTL SYNTHESIS *****
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.449 GB.
INFO: [HLS 200-10] Analyzing design file 'firmware/hls_dummy.cpp' ... 
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:372:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:162)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/hls_dummy.cpp:376:166)
Resolution: For help on HLS 214-113 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-113.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/hls_dummy.cpp:345:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 5 issue(s) in file firmware/hls_dummy.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.11 seconds. CPU system time: 1.31 seconds. Elapsed time: 9.24 seconds; current allocated memory: 1.454 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 21,498 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 107,571 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,938 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 37,292 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 2, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 8, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 16, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 32, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 4, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 64, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:15)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 36, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' (firmware/hls_dummy.cpp:49:63)
INFO: [HLS 214-131] Inlining function 'value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> > find_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, 100, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >(value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >*, Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*)' (firmware/hls_dummy.cpp:97:32)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 2, 15, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-131] Inlining function 'ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> mult_for_sparse_conv_kernel<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, 1, 15, 3>(int, int, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, int, int)' into 'void sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>(ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_uint<10>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (firmware/hls_dummy.cpp:194:24)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_378_1' (firmware/hls_dummy.cpp:378:23) in function 'hls_dummy' completely with a factor of 15 (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputPixelLoop' (firmware/hls_dummy.cpp:170:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'OutputFilterLoop' (firmware/hls_dummy.cpp:181:9) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 2 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'InputPixelLoop' (firmware/hls_dummy.cpp:187:13) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 15 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoopPerFilter' (firmware/hls_dummy.cpp:146:5) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_174_1' (firmware/hls_dummy.cpp:174:27) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' completely with a factor of 1 (firmware/hls_dummy.cpp:158:0)
INFO: [HLS 214-186] Unrolling loop 'DataPrepareLoop' (firmware/hls_dummy.cpp:74:5) in function 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>' completely with a factor of 100 (firmware/hls_dummy.cpp:57:0)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.value': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'pair_arr.index': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:65:28)
INFO: [HLS 214-248] Applying array_partition to 'j_h_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:66:9)
INFO: [HLS 214-248] Applying array_partition to 'j_w_arr': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:67:9)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:364:13)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_hash_reduce_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:365:17)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv1_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:370:14)
INFO: [HLS 214-248] Applying array_partition to 'sparse_arr_feat_conv2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:374:14)
INFO: [HLS 214-248] Applying array_partition to 'layer2_out': Complete partitioning on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 214-248] Applying array_reshape to 'x_in': Complete reshaping on dimension 1. (firmware/hls_dummy.cpp:339:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 26.07 seconds. CPU system time: 1.21 seconds. Elapsed time: 33.2 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.504 GB.
INFO: [XFORM 203-712] Applying dataflow to function 'hls_dummy' (firmware/hls_dummy.cpp:364:1), detected/extracted 4 process function(s): 
	 'sparse_input_reduce<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, 10, 10, 1, 15>4'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>'
	 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>'
	 'Block_entry28_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>'... converting 421 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/hls_dummy.cpp:203:1) in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>'... converting 841 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/hls_dummy.cpp:14:21) to (firmware/hls_dummy.cpp:22:7) in function 'Op_active<value_idx_pair<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 2, 1, 3>' (firmware/hls_dummy.cpp:134:47)...405 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'sparse_conv<ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<10>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 2, (ap_q_mode)5, (ap_o_mode)3, 0>, 15, 1, 2, 3>' (firmware/hls_dummy.cpp:134:6)...810 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 4.5 seconds; current allocated memory: 1.575 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5.48 seconds. CPU system time: 0.07 seconds. Elapsed time: 5.55 seconds; current allocated memory: 1.654 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hls_dummy' ...
WARNING: [SYN 201-103] Legalizing function name 'operator()' to 'operator_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_input_reduce<ap_fixed<8, 2, 5, 3, 0>, ap_uint<10>, 10, 10, 1, 15>4' to 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,1,2,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'sparse_conv<ap_fixed,ap_fixed,ap_uint,ap_fixed,ap_fixed,15,2,1,3>' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'operator()'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'operator()'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.658 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MaxPixelsLoop'.
WARNING: [HLS 200-880] The II Violation in module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (loop 'MaxPixelsLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('pair_arr_value_write_ln115', firmware/hls_dummy.cpp:115) of constant 0 on local variable 'pair_arr.value' and 'load' operation ('pair_arr_value_load', firmware/hls_dummy.cpp:47->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:49->firmware/hls_dummy.cpp:97) on local variable 'pair_arr.value'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'MaxPixelsLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.673 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 21.49 seconds. CPU system time: 0.1 seconds. Elapsed time: 21.72 seconds; current allocated memory: 1.742 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.7 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.89 seconds; current allocated memory: 1.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.674 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s' consists of the following:
	'mul' operation of DSP[572] ('mul_ln148_21', firmware/hls_dummy.cpp:148->firmware/hls_dummy.cpp:194) [571]  (0.494 ns)
	'add' operation of DSP[572] ('add_ln148_11', firmware/hls_dummy.cpp:148->firmware/hls_dummy.cpp:194) [572]  (2.039 ns)
	'select' operation ('select_ln134_10', firmware/hls_dummy.cpp:134->firmware/hls_dummy.cpp:194) [574]  (0.303 ns)
	'add' operation ('add_ln194', firmware/hls_dummy.cpp:194) [686]  (0.000 ns)
	'add' operation ('add_ln194_1', firmware/hls_dummy.cpp:194) [687]  (0.838 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.78 seconds. CPU system time: 0.13 seconds. Elapsed time: 21.11 seconds; current allocated memory: 1.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.15 seconds; current allocated memory: 1.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.799 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'operator_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'operator_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.07 seconds; current allocated memory: 1.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_100_7_4_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.808 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_8s_7s_14_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 420 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.26 seconds. Elapsed time: 2.23 seconds; current allocated memory: 1.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTO_1R' to 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_14ns_14_1_1': 210 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_8s_14_1_1': 210 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s'.
INFO: [RTMG 210-279] Implementing memory 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 21.22 seconds. CPU system time: 1.22 seconds. Elapsed time: 22.66 seconds; current allocated memory: 2.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry28_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry28_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.77 seconds. CPU system time: 1.17 seconds. Elapsed time: 20.28 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_dummy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/x_in' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_dummy/layer2_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_dummy' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_dummy'.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_reduce_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c12_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c13_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c14_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c15_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c16_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c17_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c18_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c19_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c20_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c21_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c22_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c23_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c24_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c25_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c26_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c27_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c28_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c29_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c30_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c31_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c32_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c33_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c34_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c35_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c36_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c37_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c38_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c39_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c40_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c41_channel_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_1_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_2_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_3_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_4_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_5_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_6_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_7_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_8_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_9_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_10_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_11_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_12_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_13_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_14_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_15_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_16_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_17_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_18_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_19_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_20_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_21_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_22_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_23_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_24_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_25_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_26_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_27_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_28_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_hash_reduce_out_29_c_U(hls_dummy_fifo_w4_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_15_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_16_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_17_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_18_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_19_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_20_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_21_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_22_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_23_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_24_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_25_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_26_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_27_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_28_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv1_out_29_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_1_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_2_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_3_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_4_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_5_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_6_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_7_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_8_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_9_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_10_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_11_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_12_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_13_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sparse_arr_feat_conv2_out_14_U(hls_dummy_fifo_w8_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.15 seconds. Elapsed time: 14.75 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 23.92 seconds. CPU system time: 0.18 seconds. Elapsed time: 24.21 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.51 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.59 seconds; current allocated memory: 2.250 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_dummy.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_dummy.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 272.18 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 169.85 seconds. CPU system time: 6.38 seconds. Elapsed time: 202.94 seconds; current allocated memory: 820.664 MB.
***** C/RTL SYNTHESIS COMPLETED IN 0h3m22s *****
***** VIVADO SYNTHESIS *****

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2409.004 ; gain = 114.992 ; free physical = 555226 ; free virtual = 764078
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 155701
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2828.492 ; gain = 395.598 ; free physical = 552340 ; free virtual = 761192
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2452]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2453]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2454]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2455]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2456]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2457]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2458]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2459]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2460]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2461]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2462]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2463]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2464]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2465]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2466]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2467]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2468]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2469]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2470]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2471]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2472]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2473]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2474]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2475]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2476]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2477]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2478]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2479]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2480]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2481]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2482]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2483]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2484]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2485]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2486]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2487]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2488]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2489]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2490]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2491]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2492]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2493]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2494]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2495]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2496]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2497]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2498]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2499]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2500]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2501]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2502]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2503]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2504]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2505]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2506]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2507]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2508]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2509]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2510]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2511]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2512]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2513]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2514]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2515]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2516]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2517]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2518]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2519]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2520]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2521]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2522]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2523]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2524]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2525]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2526]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2527]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2528]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2529]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2530]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2531]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2532]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2533]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2534]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2535]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2536]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2537]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2538]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2539]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2540]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2541]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2542]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2543]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2544]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2545]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2546]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2547]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2548]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2549]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2550]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:2551]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_20_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_21_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_22_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_23_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_24_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3152.414 ; gain = 719.520 ; free physical = 553903 ; free virtual = 762761
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3152.414 ; gain = 719.520 ; free physical = 553715 ; free virtual = 762572
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3160.418 ; gain = 727.523 ; free physical = 553689 ; free virtual = 762547
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4089.043 ; gain = 1656.148 ; free physical = 550818 ; free virtual = 759680
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 30    
	   3 Input   14 Bit       Adders := 15    
	   3 Input    8 Bit       Adders := 59    
	   2 Input    8 Bit       Adders := 224   
	   7 Input    8 Bit       Adders := 15    
	   9 Input    8 Bit       Adders := 30    
	   4 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 840   
	   3 Input    5 Bit       Adders := 840   
	   4 Input    4 Bit       Adders := 420   
	   2 Input    4 Bit       Adders := 421   
	   2 Input    2 Bit       Adders := 240   
+---XORs : 
	   2 Input      1 Bit         XORs := 181   
+---Registers : 
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 1806  
	                7 Bit    Registers := 15    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 288   
	                2 Bit    Registers := 120   
	                1 Bit    Registers := 1000  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 801   
	   2 Input    7 Bit        Muxes := 154   
	   2 Input    5 Bit        Muxes := 75    
	   6 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 258   
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 123   
	   2 Input    1 Bit        Muxes := 500   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'sext_ln148_522_reg_45195_reg' and it is trimmed from '14' to '8' bits. [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s.v:15636]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln191_reg_43836_reg[4] )
INFO: [Synth 8-3886] merging instance 'or_ln134_404_reg_44944_reg[0]' (FDE) to 'or_ln134_418_reg_44960_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_399_reg_48071_reg[0]' (FDE) to 'or_ln134_333_reg_46995_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_394_reg_48016_reg[0]' (FDE) to 'or_ln134_263_reg_45875_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_400_reg_48082_reg[0]' (FDE) to 'or_ln134_347_reg_47219_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_386_reg_47858_reg[0]' (FDE) to 'or_ln134_346_reg_47208_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_355_reg_47377_reg[0]' (FDE) to 'or_ln134_302_reg_46514_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_354_reg_47366_reg[0]' (FDE) to 'or_ln134_288_reg_46290_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_350_reg_47322_reg[0]' (FDE) to 'or_ln134_232_reg_45394_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_356_reg_47388_reg[0]' (FDE) to 'or_ln134_316_reg_46738_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_340_reg_47142_reg[0]' (FDE) to 'or_ln134_287_reg_46279_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_343_reg_47175_reg[0]' (FDE) to 'or_ln134_329_reg_46951_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_339_reg_47131_reg[0]' (FDE) to 'or_ln134_273_reg_46055_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_326_reg_46918_reg[0]' (FDE) to 'or_ln134_286_reg_46268_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_321_reg_46863_reg[0]' (FDE) to 'or_ln134_216_reg_45129_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_322_reg_46874_reg[0]' (FDE) to 'or_ln134_230_reg_45372_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_311_reg_46683_reg[0]' (FDE) to 'or_ln134_271_reg_46033_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_293_reg_46415_reg[0]' (FDE) to 'or_ln134_214_reg_45107_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_297_reg_46459_reg[0]' (FDE) to 'or_ln134_270_reg_46022_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_283_reg_46235_reg[0]' (FDE) to 'or_ln134_269_reg_46011_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_280_reg_46202_reg[0]' (FDE) to 'or_ln134_227_reg_45339_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_265_reg_45967_reg[0]' (FDE) to 'or_ln134_212_reg_45085_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_268_reg_46000_reg[0]' (FDE) to 'or_ln134_254_reg_45776_reg[0]'
INFO: [Synth 8-3886] merging instance 'or_ln134_266_reg_45978_reg[0]' (FDE) to 'or_ln134_226_reg_45328_reg[0]'
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_48040_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16529]
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_48070_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16521]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_48080_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16522]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_48090_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16523]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_48100_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16524]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_47990_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16530]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_47980_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16528]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_48030_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16527]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_48000_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16532]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_48010_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16534]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_48050_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16531]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_48060_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16533]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_48110_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16525]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_48020_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16535]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_48185_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16608]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_48215_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16611]
WARNING: [Synth 8-6014] Unused sequential element tmp_26_reg_48225_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16612]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_48235_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16613]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_48245_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16614]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_48135_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16603]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_48120_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16601]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_48175_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16607]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_48145_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16604]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_48155_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16605]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_48195_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16609]
WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_48205_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16610]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_48255_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16615]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_48165_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16606]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_48330_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16708]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_48360_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16711]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_48370_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16712]
WARNING: [Synth 8-6014] Unused sequential element tmp_42_reg_48380_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16713]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_48390_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16714]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_48275_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16702]
WARNING: [Synth 8-6014] Unused sequential element tmp_30_reg_48265_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16701]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_48320_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16707]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_48290_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16704]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_reg_48300_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16705]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_48340_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16709]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_48350_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16710]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_48400_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16715]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_48310_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16706]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_48475_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16728]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_48505_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16731]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_48515_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16732]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_48525_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16733]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_48535_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16734]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_48420_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16722]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_48410_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16721]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_48465_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16727]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_48430_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16723]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_48445_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16725]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_48485_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16729]
WARNING: [Synth 8-6014] Unused sequential element tmp_54_reg_48495_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16730]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_48545_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16735]
WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_48455_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16726]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_48620_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16748]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_48650_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16751]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_48660_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16752]
WARNING: [Synth 8-6014] Unused sequential element tmp_72_reg_48670_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16753]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_48680_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16754]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_48565_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16742]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_48555_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16741]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_48610_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16747]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_48575_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16743]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_48585_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16744]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_48630_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16749]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_48640_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16750]
WARNING: [Synth 8-6014] Unused sequential element tmp_74_reg_48690_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16755]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_48600_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16746]
WARNING: [Synth 8-6014] Unused sequential element tmp_82_reg_48765_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16768]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_48795_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16771]
WARNING: [Synth 8-6014] Unused sequential element tmp_86_reg_48805_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16772]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_48815_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16773]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_48825_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16774]
WARNING: [Synth 8-6014] Unused sequential element tmp_76_reg_48710_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16762]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_48700_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16761]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_48755_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16767]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_48720_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16763]
WARNING: [Synth 8-6014] Unused sequential element tmp_78_reg_48730_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16764]
WARNING: [Synth 8-6014] Unused sequential element tmp_83_reg_48775_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16769]
WARNING: [Synth 8-6014] Unused sequential element tmp_84_reg_48785_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16770]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_48835_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16775]
WARNING: [Synth 8-6014] Unused sequential element tmp_79_reg_48740_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16765]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_48910_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16493]
WARNING: [Synth 8-6014] Unused sequential element tmp_100_reg_48940_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16481]
WARNING: [Synth 8-6014] Unused sequential element tmp_101_reg_48950_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16482]
WARNING: [Synth 8-6014] Unused sequential element tmp_102_reg_48960_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16483]
WARNING: [Synth 8-6014] Unused sequential element tmp_103_reg_48970_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16484]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_48855_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16487]
WARNING: [Synth 8-6014] Unused sequential element tmp_90_reg_48845_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16486]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_48895_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16491]
WARNING: [Synth 8-6014] Unused sequential element tmp_92_reg_48865_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16488]
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_48875_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16489]
WARNING: [Synth 8-6014] Unused sequential element tmp_98_reg_48920_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16494]
WARNING: [Synth 8-6014] Unused sequential element tmp_99_reg_48930_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16495]
WARNING: [Synth 8-6014] Unused sequential element tmp_104_reg_48980_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16485]
WARNING: [Synth 8-6014] Unused sequential element tmp_94_reg_48885_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16490]
WARNING: [Synth 8-6014] Unused sequential element tmp_111_reg_49050_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16507]
WARNING: [Synth 8-6014] Unused sequential element tmp_115_reg_49085_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker3/conv-c2-f1/conv-p15-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s.v:16511]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U739/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q56_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U742/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q342_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_21_reg_48085_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U743/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q340_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_23_reg_48095_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U744/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q338_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_25_reg_48105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U745/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q356_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_3_reg_47995_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U734/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q358_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_1_reg_47985_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U733/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q58_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U738/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U735/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q353_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_7_reg_48015_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U736/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q347_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_15_reg_48055_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U740/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q345_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_17_reg_48065_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U741/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q336_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_27_reg_48115_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U746/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q351_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_9_reg_48025_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U737/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U753/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U756/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q318_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_49_reg_48230_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U757/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q316_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_51_reg_48240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U758/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q314_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_53_reg_48250_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U759/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q332_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_31_reg_48140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U748/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q334_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_29_reg_48125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U747/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U752/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U749/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q329_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_35_reg_48160_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U750/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q323_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_43_reg_48200_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U754/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q321_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_45_reg_48210_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U755/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q312_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_55_reg_48260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U760/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_37_reg_48170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U751/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q49_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U767/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U770/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q294_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_77_reg_48375_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U771/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q292_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_79_reg_48385_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U772/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q290_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_81_reg_48395_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U773/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q308_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_59_reg_48280_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U762/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q310_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_57_reg_48270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U761/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U766/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U763/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_63_reg_48305_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U764/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q299_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_71_reg_48345_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U768/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_73_reg_48355_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U769/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q288_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_83_reg_48405_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U774/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q303_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_65_reg_48315_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U765/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q45_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U781/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U784/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q270_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_105_reg_48520_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U785/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q268_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_107_reg_48530_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U786/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q266_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_109_reg_48540_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U787/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q284_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_87_reg_48425_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U776/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q286_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_85_reg_48415_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U775/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U780/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q47_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U777/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q281_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_91_reg_48450_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U778/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_99_reg_48490_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U782/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q273_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_101_reg_48500_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U783/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q264_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_111_reg_48550_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U788/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q279_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_93_reg_48460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U779/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U795/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U798/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q246_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_133_reg_48665_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U799/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q244_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_135_reg_48675_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U800/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q242_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_137_reg_48685_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U801/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q260_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_115_reg_48570_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U790/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q262_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_113_reg_48560_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U789/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U794/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q43_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U791/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q257_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_119_reg_48590_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U792/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q251_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_127_reg_48635_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U796/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q249_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_129_reg_48645_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U797/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q240_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_139_reg_48695_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U802/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q255_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_121_reg_48605_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U793/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q37_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U809/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U812/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q222_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_161_reg_48810_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U813/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q220_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_163_reg_48820_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U814/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q218_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_165_reg_48830_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U815/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q236_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_143_reg_48715_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U804/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q238_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_141_reg_48705_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U803/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U808/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U805/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q233_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_147_reg_48735_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U806/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q227_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_155_reg_48780_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U810/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_157_reg_48790_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U811/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q216_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_167_reg_48840_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U816/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q231_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_149_reg_48745_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U807/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U823/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q32_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U826/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q198_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_189_reg_48955_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U827/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q196_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_191_reg_48965_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U828/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q194_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_193_reg_48975_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U829/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q212_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_171_reg_48860_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U818/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q214_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_169_reg_48850_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U817/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U822/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U819/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q209_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_175_reg_48880_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U820/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q203_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_183_reg_48925_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U824/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q201_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_185_reg_48935_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U825/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q192_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_195_reg_48985_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U830/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q207_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_177_reg_48890_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U821/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U837/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U840/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q174_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_217_reg_49100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U841/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q172_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_219_reg_49110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U842/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_221_reg_49120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U843/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q188_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_199_reg_49005_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U832/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q190_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_197_reg_48995_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U831/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U836/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U833/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q185_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_203_reg_49025_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U834/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q179_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_211_reg_49070_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U838/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q177_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_213_reg_49080_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U839/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q168_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_223_reg_49130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U844/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q183_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_205_reg_49035_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U835/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U851/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U854/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_245_reg_49245_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U855/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_247_reg_49255_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U856/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_249_reg_49265_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U857/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q164_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_227_reg_49150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U846/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q166_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_225_reg_49140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U845/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U850/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U847/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_231_reg_49170_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U848/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_239_reg_49210_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U852/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_241_reg_49225_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U853/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_251_reg_49275_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U858/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_233_reg_49180_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U849/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U865/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U868/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q126_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_273_reg_49390_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U869/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q124_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_275_reg_49400_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U870/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q122_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_277_reg_49410_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U871/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_255_reg_49295_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U860/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_253_reg_49285_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U859/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U864/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U861/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_259_reg_49315_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U862/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_267_reg_49355_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U866/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_269_reg_49365_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U867/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_279_reg_49420_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U872/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q135_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_261_reg_49325_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U863/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U879/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q16_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U882/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_301_reg_49535_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U883/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q100_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_303_reg_49545_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U884/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q98_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_305_reg_49555_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U885/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_283_reg_49440_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U874/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q118_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_281_reg_49430_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U873/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q18_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U878/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U875/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q113_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_287_reg_49460_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U876/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_295_reg_49500_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U880/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q105_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_297_reg_49510_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U881/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q96_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_307_reg_49565_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U886/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q111_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_289_reg_49470_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U877/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q13_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U893/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U896/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_329_reg_49675_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U897/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_331_reg_49690_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U898/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_333_reg_49700_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U899/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q92_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_311_reg_49585_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U888/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q94_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_309_reg_49575_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U887/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U892/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U889/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_315_reg_49605_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U890/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q83_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_323_reg_49645_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U894/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q81_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_325_reg_49655_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U895/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_335_reg_49710_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U900/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_317_reg_49615_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U891/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U907/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U910/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q54_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_357_reg_49820_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U911/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q52_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_359_reg_49830_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U912/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q50_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_361_reg_49845_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U913/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_339_reg_49730_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U902/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_337_reg_49720_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U901/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U906/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U903/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_343_reg_49750_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U904/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_351_reg_49790_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U908/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_353_reg_49800_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U909/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_363_reg_49855_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U914/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_345_reg_49760_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U905/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U921/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U924/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q30_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_385_reg_49965_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U925/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q28_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_387_reg_49975_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U926/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q26_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_389_reg_49985_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U927/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_367_reg_49875_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U916/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_365_reg_49865_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U915/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U920/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U917/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q41_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_371_reg_49895_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U918/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q35_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_379_reg_49935_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U922/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q33_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_381_reg_49945_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U923/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q24_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_391_reg_50000_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U928/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q39_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_373_reg_49905_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U919/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U935/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U938/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_413_reg_50110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U939/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_415_reg_50120_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U940/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_417_reg_50130_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U941/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q20_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_395_reg_50020_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U930/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q22_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_393_reg_50010_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U929/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U934/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U931/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_399_reg_50040_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U932/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q11_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_407_reg_50080_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U936/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_409_reg_50090_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U937/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_419_reg_50140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U942/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q15_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: register w4_load_401_reg_50050_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U933/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U/p.
INFO: [Synth 8-3886] merging instance 'w_idx_145_reg_46640_reg[1]' (FDE) to 'w_idx_79_reg_45275_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_idx_103_reg_45770_reg[1]' (FDE) to 'w_idx_76_reg_45215_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_idx_100_reg_45710_reg[1]' (FDE) to 'w_idx_34_reg_44345_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_idx_89_reg_45480_reg[1]' (FDE) to 'w_idx_75_reg_45195_reg[1]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_402_reg_47790_reg[0]' (FDE) to 'icmp_ln134_166_reg_45345_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_403_reg_47795_reg[0]' (FDE) to 'icmp_ln134_167_reg_45350_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_396_reg_47730_reg[0]' (FDE) to 'icmp_ln134_82_reg_44475_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_397_reg_47735_reg[0]' (FDE) to 'icmp_ln134_83_reg_44480_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_419_reg_47955_reg[0]' (FDE) to 'icmp_ln134_391_reg_47670_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_418_reg_47950_reg[0]' (FDE) to 'icmp_ln134_390_reg_47665_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_417_reg_47935_reg[0]' (FDE) to 'icmp_ln134_363_reg_47380_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_416_reg_47930_reg[0]' (FDE) to 'icmp_ln134_362_reg_47375_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_413_reg_47895_reg[0]' (FDE) to 'icmp_ln134_307_reg_46800_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_412_reg_47890_reg[0]' (FDE) to 'icmp_ln134_306_reg_46795_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_374_reg_47500_reg[0]' (FDE) to 'icmp_ln134_164_reg_45325_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_375_reg_47505_reg[0]' (FDE) to 'icmp_ln134_165_reg_45330_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_368_reg_47440_reg[0]' (FDE) to 'icmp_ln134_80_reg_44455_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_369_reg_47445_reg[0]' (FDE) to 'icmp_ln134_81_reg_44460_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_365_reg_47405_reg[0]' (FDE) to 'icmp_ln134_25_reg_43880_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_364_reg_47400_reg[0]' (FDE) to 'icmp_ln134_24_reg_43875_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_367_reg_47425_reg[0]' (FDE) to 'icmp_ln134_53_reg_44170_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_366_reg_47420_reg[0]' (FDE) to 'icmp_ln134_52_reg_44165_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_382_reg_47580_reg[0]' (FDE) to 'icmp_ln134_276_reg_46485_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_383_reg_47585_reg[0]' (FDE) to 'icmp_ln134_277_reg_46490_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_389_reg_47645_reg[0]' (FDE) to 'icmp_ln134_361_reg_47360_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_388_reg_47640_reg[0]' (FDE) to 'icmp_ln134_360_reg_47355_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_387_reg_47625_reg[0]' (FDE) to 'icmp_ln134_333_reg_47070_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_386_reg_47620_reg[0]' (FDE) to 'icmp_ln134_332_reg_47065_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_385_reg_47605_reg[0]' (FDE) to 'icmp_ln134_305_reg_46780_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_384_reg_47600_reg[0]' (FDE) to 'icmp_ln134_304_reg_46775_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_376_reg_47520_reg[0]' (FDE) to 'icmp_ln134_192_reg_45615_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_377_reg_47525_reg[0]' (FDE) to 'icmp_ln134_193_reg_45620_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_381_reg_47565_reg[0]' (FDE) to 'icmp_ln134_249_reg_46200_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_380_reg_47560_reg[0]' (FDE) to 'icmp_ln134_248_reg_46195_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_379_reg_47545_reg[0]' (FDE) to 'icmp_ln134_221_reg_45910_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_378_reg_47540_reg[0]' (FDE) to 'icmp_ln134_220_reg_45905_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_373_reg_47485_reg[0]' (FDE) to 'icmp_ln134_137_reg_45040_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_372_reg_47480_reg[0]' (FDE) to 'icmp_ln134_136_reg_45035_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_371_reg_47465_reg[0]' (FDE) to 'icmp_ln134_109_reg_44750_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_370_reg_47460_reg[0]' (FDE) to 'icmp_ln134_108_reg_44745_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_346_reg_47210_reg[0]' (FDE) to 'icmp_ln134_162_reg_45305_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_347_reg_47215_reg[0]' (FDE) to 'icmp_ln134_163_reg_45310_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_351_reg_47255_reg[0]' (FDE) to 'icmp_ln134_219_reg_45890_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_350_reg_47250_reg[0]' (FDE) to 'icmp_ln134_218_reg_45885_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_326_reg_47000_reg[0]' (FDE) to 'icmp_ln134_272_reg_46445_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_327_reg_47005_reg[0]' (FDE) to 'icmp_ln134_273_reg_46450_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_318_reg_46920_reg[0]' (FDE) to 'icmp_ln134_160_reg_45285_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_319_reg_46925_reg[0]' (FDE) to 'icmp_ln134_161_reg_45290_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_290_reg_46630_reg[0]' (FDE) to 'icmp_ln134_158_reg_45265_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_291_reg_46635_reg[0]' (FDE) to 'icmp_ln134_159_reg_45270_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_287_reg_46595_reg[0]' (FDE) to 'icmp_ln134_103_reg_44690_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_286_reg_46590_reg[0]' (FDE) to 'icmp_ln134_102_reg_44685_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_289_reg_46615_reg[0]' (FDE) to 'icmp_ln134_131_reg_44980_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_288_reg_46610_reg[0]' (FDE) to 'icmp_ln134_130_reg_44975_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_256_reg_46280_reg[0]' (FDE) to 'icmp_ln134_72_reg_44375_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_257_reg_46285_reg[0]' (FDE) to 'icmp_ln134_73_reg_44380_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_262_reg_46340_reg[0]' (FDE) to 'icmp_ln134_156_reg_45245_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_263_reg_46345_reg[0]' (FDE) to 'icmp_ln134_157_reg_45250_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_259_reg_46305_reg[0]' (FDE) to 'icmp_ln134_101_reg_44670_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_258_reg_46300_reg[0]' (FDE) to 'icmp_ln134_100_reg_44665_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_234_reg_46050_reg[0]' (FDE) to 'icmp_ln134_154_reg_45225_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_235_reg_46055_reg[0]' (FDE) to 'icmp_ln134_155_reg_45230_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_228_reg_45990_reg[0]' (FDE) to 'icmp_ln134_70_reg_44355_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_229_reg_45995_reg[0]' (FDE) to 'icmp_ln134_71_reg_44360_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_206_reg_45760_reg[0]' (FDE) to 'icmp_ln134_152_reg_45205_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_207_reg_45765_reg[0]' (FDE) to 'icmp_ln134_153_reg_45210_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_197_reg_45665_reg[0]' (FDE) to 'icmp_ln134_13_reg_43760_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_196_reg_45660_reg[0]' (FDE) to 'icmp_ln134_12_reg_43755_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_200_reg_45700_reg[0]' (FDE) to 'icmp_ln134_68_reg_44335_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_201_reg_45705_reg[0]' (FDE) to 'icmp_ln134_69_reg_44340_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_179_reg_45475_reg[0]' (FDE) to 'icmp_ln134_151_reg_45190_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_178_reg_45470_reg[0]' (FDE) to 'icmp_ln134_150_reg_45185_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_149_reg_45165_reg[0]' (FDE) to 'icmp_ln134_121_reg_44880_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_148_reg_45160_reg[0]' (FDE) to 'icmp_ln134_120_reg_44875_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_147_reg_45145_reg[0]' (FDE) to 'icmp_ln134_93_reg_44590_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_146_reg_45140_reg[0]' (FDE) to 'icmp_ln134_92_reg_44585_reg[0]'
INFO: [Synth 8-3886] merging instance 'icmp_ln134_144_reg_45120_reg[0]' (FDE) to 'icmp_ln134_64_reg_44295_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port if_fifo_cap[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O50[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O50[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O53[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O53[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O56[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O56[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O59[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O59[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O62[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O62[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O65[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O65[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O68[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O68[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O71[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O71[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O74[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O74[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O77[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O77[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O80[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O80[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O83[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O83[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O86[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O86[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O89[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O89[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O92[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O92[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O95[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O95[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O98[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O98[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O101[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O101[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O104[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O104[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O107[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O107[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O110[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O110[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O113[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O113[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O116[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O116[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O119[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O119[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O122[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O122[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O125[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O125[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O128[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O128[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O131[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O131[0] driven by constant 0
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O134[1] driven by constant 1
WARNING: [Synth 8-3917] design hls_dummy__GC0 has port O134[0] driven by constant 0
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i139_i_i_reg_8038_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_i_i_i_reg_7978_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\reg_2578_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\agg_tmp_i_i_reg_8198_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_15_fu_1318_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_14_fu_1314_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_13_fu_1310_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_12_fu_1306_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_11_fu_1302_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_10_fu_1298_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_9_fu_1294_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_8_fu_1290_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_7_fu_1286_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_6_fu_1282_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_5_fu_1278_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_4_fu_1274_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_3_fu_1270_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_2_fu_1266_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0/\pair_value_1_fu_1262_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_entry28_proc_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_entry28_proc_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_14_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_13_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_12_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_11_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_10_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_9_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_8_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_7_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_6_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_5_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_4_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_3_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_2_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_1_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_reduce_out_U/U_hls_dummy_fifo_w8_d2_S_ShiftReg/SRL_SIG_reg[1][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:02:05 . Memory (MB): peak = 4147.961 ; gain = 1715.066 ; free physical = 537932 ; free virtual = 746866
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom180     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom181     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom182     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom183     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom184     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom185     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom186     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom187     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom188     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom189     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom190     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom191     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom192     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom193     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom194     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom195     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom196     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom197     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom198     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom199     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom200     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom201     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | rom202     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom90      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom91      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom92      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom93      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom94      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom95      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom96      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom97      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom98      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom99      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom100     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom101     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom102     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom103     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom104     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom105     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom106     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom107     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom108     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom109     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom110     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom111     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom112     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom113     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom114     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom115     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom116     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom117     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom118     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom119     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom120     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom121     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom122     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom123     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom124     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom125     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom126     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom127     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom128     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom129     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom130     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom131     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom132     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom133     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom134     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom135     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom136     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom137     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom138     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom139     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom140     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom141     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom142     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom143     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom144     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom145     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom146     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom147     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom148     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom149     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom150     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom151     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom152     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom153     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom154     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom155     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom156     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom157     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom158     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom159     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom160     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom161     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom162     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom163     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom164     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom165     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom166     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom167     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom168     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom169     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom170     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom171     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom172     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom173     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom174     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom175     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom176     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom177     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom178     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom179     | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | rom179     | 32x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B2     | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A2*B     | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:17 ; elapsed = 00:02:58 . Memory (MB): peak = 4190.344 ; gain = 1757.449 ; free physical = 538422 ; free virtual = 747432
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:28 ; elapsed = 00:03:09 . Memory (MB): peak = 4218.277 ; gain = 1785.383 ; free physical = 535359 ; free virtual = 744390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:41 ; elapsed = 00:03:23 . Memory (MB): peak = 4256.793 ; gain = 1823.898 ; free physical = 528914 ; free virtual = 738003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:41 ; elapsed = 00:03:23 . Memory (MB): peak = 4256.793 ; gain = 1823.898 ; free physical = 528404 ; free virtual = 737492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:48 ; elapsed = 00:03:30 . Memory (MB): peak = 4256.793 ; gain = 1823.898 ; free physical = 538293 ; free virtual = 747382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:03:32 . Memory (MB): peak = 4256.793 ; gain = 1823.898 ; free physical = 538291 ; free virtual = 747380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:53 ; elapsed = 00:03:34 . Memory (MB): peak = 4256.793 ; gain = 1823.898 ; free physical = 534788 ; free virtual = 743877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:53 ; elapsed = 00:03:35 . Memory (MB): peak = 4256.793 ; gain = 1823.898 ; free physical = 534787 ; free virtual = 743875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s__GB0 | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
+----------------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  4604|
|3     |DSP48E2 |   210|
|4     |LUT1    |   137|
|5     |LUT2    | 16213|
|6     |LUT3    |  7486|
|7     |LUT4    | 22264|
|8     |LUT5    |  5625|
|9     |LUT6    | 25943|
|10    |MUXF7   |    14|
|11    |FDRE    | 11908|
|12    |FDSE    |   363|
|13    |IBUF    |   804|
|14    |OBUF    |   138|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 95710|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |   120|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |   400|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1296                                                       |   390|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |    67|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1295                                                       |    57|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |   412|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1294                                                       |   402|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |    68|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1293                                                       |    58|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |   427|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1292                                                       |   415|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |    70|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1291                                                       |    59|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |   448|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1290                                                       |   439|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |    68|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1289                                                       |    59|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |   481|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1288                                                       |   471|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |    70|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1287                                                       |    60|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |    55|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1286                                                       |    45|
|25    |  sparse_arr_feat_conv1_out_20_U                                      |hls_dummy_fifo_w8_d2_S_10                                                                  |   468|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1285                                                       |   458|
|27    |  sparse_arr_feat_conv1_out_21_U                                      |hls_dummy_fifo_w8_d2_S_11                                                                  |    71|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1284                                                       |    60|
|29    |  sparse_arr_feat_conv1_out_22_U                                      |hls_dummy_fifo_w8_d2_S_12                                                                  |   479|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1283                                                       |   470|
|31    |  sparse_arr_feat_conv1_out_23_U                                      |hls_dummy_fifo_w8_d2_S_13                                                                  |    71|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1282                                                       |    58|
|33    |  sparse_arr_feat_conv1_out_24_U                                      |hls_dummy_fifo_w8_d2_S_14                                                                  |   489|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1281                                                       |   480|
|35    |  sparse_arr_feat_conv1_out_25_U                                      |hls_dummy_fifo_w8_d2_S_15                                                                  |    67|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1280                                                       |    58|
|37    |  sparse_arr_feat_conv1_out_26_U                                      |hls_dummy_fifo_w8_d2_S_16                                                                  |   497|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1279                                                       |   487|
|39    |  sparse_arr_feat_conv1_out_27_U                                      |hls_dummy_fifo_w8_d2_S_17                                                                  |    68|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1278                                                       |    57|
|41    |  sparse_arr_feat_conv1_out_28_U                                      |hls_dummy_fifo_w8_d2_S_18                                                                  |   509|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1277                                                       |   499|
|43    |  sparse_arr_feat_conv1_out_29_U                                      |hls_dummy_fifo_w8_d2_S_19                                                                  |    67|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1276                                                       |    57|
|45    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                  |   362|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1275                                                       |   352|
|47    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_21                                                                  |    55|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1274                                                       |    46|
|49    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_22                                                                  |   377|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1273                                                       |   368|
|51    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_23                                                                  |    58|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1272                                                       |    46|
|53    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_24                                                                  |   375|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1271                                                       |   366|
|55    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_25                                                                  |    56|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1270                                                       |    47|
|57    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_26                                                                  |   389|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1269                                                       |   378|
|59    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_27                                                                  |    57|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1268                                                       |    47|
|61    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_28                                                                  |   338|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1267                                                       |   328|
|63    |  sparse_arr_feat_conv2_out_10_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                  |    44|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1266                                                       |    33|
|65    |  sparse_arr_feat_conv2_out_11_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                  |    41|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1265                                                       |    33|
|67    |  sparse_arr_feat_conv2_out_12_U                                      |hls_dummy_fifo_w8_d2_S_31                                                                  |    42|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1264                                                       |    33|
|69    |  sparse_arr_feat_conv2_out_13_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                  |    58|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1263                                                       |    33|
|71    |  sparse_arr_feat_conv2_out_14_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                  |    43|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1262                                                       |    33|
|73    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_34                                                                  |    41|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1261                                                       |    33|
|75    |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_35                                                                  |    43|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1260                                                       |    33|
|77    |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_36                                                                  |    44|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1259                                                       |    33|
|79    |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_37                                                                  |    42|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1258                                                       |    33|
|81    |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_38                                                                  |    44|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1257                                                       |    33|
|83    |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_39                                                                  |    43|
|84    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1256                                                       |    33|
|85    |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_40                                                                  |    42|
|86    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1255                                                       |    33|
|87    |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_41                                                                  |    42|
|88    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1254                                                       |    33|
|89    |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_42                                                                  |    43|
|90    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1253                                                       |    33|
|91    |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_43                                                                  |    44|
|92    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1252                                                       |    33|
|93    |  sparse_arr_feat_reduce_out_10_U                                     |hls_dummy_fifo_w8_d2_S_44                                                                  |   833|
|94    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1251                                                       |   824|
|95    |  sparse_arr_feat_reduce_out_11_U                                     |hls_dummy_fifo_w8_d2_S_45                                                                  |   800|
|96    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1250                                                       |   791|
|97    |  sparse_arr_feat_reduce_out_12_U                                     |hls_dummy_fifo_w8_d2_S_46                                                                  |   771|
|98    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1249                                                       |   762|
|99    |  sparse_arr_feat_reduce_out_13_U                                     |hls_dummy_fifo_w8_d2_S_47                                                                  |   744|
|100   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1248                                                       |   735|
|101   |  sparse_arr_feat_reduce_out_14_U                                     |hls_dummy_fifo_w8_d2_S_48                                                                  |   360|
|102   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1247                                                       |   351|
|103   |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_49                                                                  |  1077|
|104   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1246                                                       |  1068|
|105   |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_50                                                                  |  1049|
|106   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1245                                                       |  1040|
|107   |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_51                                                                  |  1021|
|108   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1244                                                       |  1012|
|109   |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_52                                                                  |   994|
|110   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1243                                                       |   984|
|111   |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_53                                                                  |   968|
|112   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1242                                                       |   957|
|113   |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_54                                                                  |   938|
|114   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1241                                                       |   928|
|115   |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_55                                                                  |   911|
|116   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1240                                                       |   900|
|117   |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_56                                                                  |   882|
|118   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1239                                                       |   872|
|119   |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_57                                                                  |   853|
|120   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_1238                                                       |   844|
|121   |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_58                                                                  |  1106|
|122   |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |  1096|
|123   |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |    27|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1237                                                       |    18|
|125   |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                                  |    22|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1236                                                       |    13|
|127   |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                                  |    29|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1235                                                       |    20|
|129   |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                                  |    23|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1234                                                       |    14|
|131   |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                                  |    25|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1233                                                       |    16|
|133   |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                                  |    23|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1232                                                       |    14|
|135   |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                                  |    28|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1231                                                       |    19|
|137   |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                                  |    23|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1230                                                       |    14|
|139   |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                                  |    26|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1229                                                       |    17|
|141   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                                  |    22|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1228                                                       |    13|
|143   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_68                                                                  |    29|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1227                                                       |    20|
|145   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_69                                                                  |    23|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1226                                                       |    14|
|147   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_70                                                                  |    26|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1225                                                       |    16|
|149   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_71                                                                  |    23|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1224                                                       |    13|
|151   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_72                                                                  |    28|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1223                                                       |    19|
|153   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_73                                                                  |    24|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1222                                                       |    15|
|155   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_74                                                                  |    26|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1221                                                       |    17|
|157   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_75                                                                  |    22|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1220                                                       |    13|
|159   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_76                                                                  |    29|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1219                                                       |    20|
|161   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_77                                                                  |    24|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1218                                                       |    14|
|163   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_78                                                                  |    29|
|164   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1217                                                       |    20|
|165   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_79                                                                  |    23|
|166   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1216                                                       |    14|
|167   |  sparse_arr_hash_reduce_out_20_c32_channel_U                         |hls_dummy_fifo_w4_d2_S_80                                                                  |    25|
|168   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1215                                                       |    16|
|169   |  sparse_arr_hash_reduce_out_20_c_U                                   |hls_dummy_fifo_w4_d2_S_81                                                                  |    22|
|170   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1214                                                       |    13|
|171   |  sparse_arr_hash_reduce_out_21_c33_channel_U                         |hls_dummy_fifo_w4_d2_S_82                                                                  |    28|
|172   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1213                                                       |    19|
|173   |  sparse_arr_hash_reduce_out_21_c_U                                   |hls_dummy_fifo_w4_d2_S_83                                                                  |    23|
|174   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1212                                                       |    14|
|175   |  sparse_arr_hash_reduce_out_22_c34_channel_U                         |hls_dummy_fifo_w4_d2_S_84                                                                  |    25|
|176   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1211                                                       |    16|
|177   |  sparse_arr_hash_reduce_out_22_c_U                                   |hls_dummy_fifo_w4_d2_S_85                                                                  |    23|
|178   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1210                                                       |    14|
|179   |  sparse_arr_hash_reduce_out_23_c35_channel_U                         |hls_dummy_fifo_w4_d2_S_86                                                                  |    28|
|180   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1209                                                       |    19|
|181   |  sparse_arr_hash_reduce_out_23_c_U                                   |hls_dummy_fifo_w4_d2_S_87                                                                  |    25|
|182   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1208                                                       |    16|
|183   |  sparse_arr_hash_reduce_out_24_c36_channel_U                         |hls_dummy_fifo_w4_d2_S_88                                                                  |    29|
|184   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1207                                                       |    20|
|185   |  sparse_arr_hash_reduce_out_24_c_U                                   |hls_dummy_fifo_w4_d2_S_89                                                                  |    22|
|186   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1206                                                       |    13|
|187   |  sparse_arr_hash_reduce_out_25_c37_channel_U                         |hls_dummy_fifo_w4_d2_S_90                                                                  |    24|
|188   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1205                                                       |    15|
|189   |  sparse_arr_hash_reduce_out_25_c_U                                   |hls_dummy_fifo_w4_d2_S_91                                                                  |    24|
|190   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1204                                                       |    15|
|191   |  sparse_arr_hash_reduce_out_26_c38_channel_U                         |hls_dummy_fifo_w4_d2_S_92                                                                  |    28|
|192   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1203                                                       |    19|
|193   |  sparse_arr_hash_reduce_out_26_c_U                                   |hls_dummy_fifo_w4_d2_S_93                                                                  |    22|
|194   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1202                                                       |    13|
|195   |  sparse_arr_hash_reduce_out_27_c39_channel_U                         |hls_dummy_fifo_w4_d2_S_94                                                                  |    25|
|196   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1201                                                       |    15|
|197   |  sparse_arr_hash_reduce_out_27_c_U                                   |hls_dummy_fifo_w4_d2_S_95                                                                  |    26|
|198   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1200                                                       |    15|
|199   |  sparse_arr_hash_reduce_out_28_c40_channel_U                         |hls_dummy_fifo_w4_d2_S_96                                                                  |   104|
|200   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1199                                                       |    95|
|201   |  sparse_arr_hash_reduce_out_28_c_U                                   |hls_dummy_fifo_w4_d2_S_97                                                                  |    23|
|202   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1198                                                       |    14|
|203   |  sparse_arr_hash_reduce_out_29_c41_channel_U                         |hls_dummy_fifo_w4_d2_S_98                                                                  |    76|
|204   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1197                                                       |    67|
|205   |  sparse_arr_hash_reduce_out_29_c_U                                   |hls_dummy_fifo_w4_d2_S_99                                                                  |    24|
|206   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1196                                                       |    15|
|207   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_100                                                                 |    28|
|208   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1195                                                       |    19|
|209   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_101                                                                 |    23|
|210   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1194                                                       |    14|
|211   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_102                                                                 |    31|
|212   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1193                                                       |    20|
|213   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_103                                                                 |    23|
|214   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1192                                                       |    14|
|215   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_104                                                                 |    26|
|216   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1191                                                       |    17|
|217   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_105                                                                 |    22|
|218   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1190                                                       |    13|
|219   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_106                                                                 |    29|
|220   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1189                                                       |    20|
|221   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_107                                                                 |    23|
|222   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1188                                                       |    14|
|223   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_108                                                                 |    28|
|224   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1187                                                       |    19|
|225   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_109                                                                 |    22|
|226   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1186                                                       |    13|
|227   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_110                                                                 |    30|
|228   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1185                                                       |    21|
|229   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_111                                                                 |    25|
|230   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1184                                                       |    15|
|231   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_112                                                                 |    32|
|232   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1183                                                       |    23|
|233   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_113                                                                 |    22|
|234   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1182                                                       |    13|
|235   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_114                                                                 |    30|
|236   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1181                                                       |    21|
|237   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_115                                                                 |    24|
|238   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1180                                                       |    14|
|239   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_116                                                                 |    28|
|240   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_1179                                                       |    19|
|241   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_117                                                                 |    22|
|242   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    13|
|243   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s               | 42028|
|244   |    mul_8s_7s_14_1_1_U124                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |     4|
|245   |    mul_8s_7s_14_1_1_U153                                             |hls_dummy_mul_8s_7s_14_1_1_745                                                             |     4|
|246   |    mul_8s_7s_14_1_1_U182                                             |hls_dummy_mul_8s_7s_14_1_1_746                                                             |     4|
|247   |    mul_8s_7s_14_1_1_U211                                             |hls_dummy_mul_8s_7s_14_1_1_747                                                             |     4|
|248   |    mul_8s_7s_14_1_1_U240                                             |hls_dummy_mul_8s_7s_14_1_1_748                                                             |     4|
|249   |    mul_8s_7s_14_1_1_U269                                             |hls_dummy_mul_8s_7s_14_1_1_749                                                             |     4|
|250   |    mul_8s_7s_14_1_1_U298                                             |hls_dummy_mul_8s_7s_14_1_1_750                                                             |     4|
|251   |    mul_8s_7s_14_1_1_U327                                             |hls_dummy_mul_8s_7s_14_1_1_751                                                             |     4|
|252   |    mul_8s_7s_14_1_1_U356                                             |hls_dummy_mul_8s_7s_14_1_1_752                                                             |     4|
|253   |    mul_8s_7s_14_1_1_U37                                              |hls_dummy_mul_8s_7s_14_1_1_753                                                             |     4|
|254   |    mul_8s_7s_14_1_1_U385                                             |hls_dummy_mul_8s_7s_14_1_1_754                                                             |     4|
|255   |    mul_8s_7s_14_1_1_U414                                             |hls_dummy_mul_8s_7s_14_1_1_755                                                             |     4|
|256   |    mul_8s_7s_14_1_1_U444                                             |hls_dummy_mul_8s_7s_14_1_1_756                                                             |    16|
|257   |    mul_8s_7s_14_1_1_U66                                              |hls_dummy_mul_8s_7s_14_1_1_757                                                             |     4|
|258   |    mul_8s_7s_14_1_1_U95                                              |hls_dummy_mul_8s_7s_14_1_1_758                                                             |     4|
|259   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1_759                                                             |    28|
|260   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_760                                                             |    16|
|261   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_761                                                             |    25|
|262   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_762                                                             |    20|
|263   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_763                                                             |    16|
|264   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_764                                                             |    33|
|265   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_765                                                             |    16|
|266   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_766                                                             |    17|
|267   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_767                                                             |    25|
|268   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_768                                                             |    27|
|269   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_769                                                             |    28|
|270   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_770                                                             |    28|
|271   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_771                                                             |    21|
|272   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_772                                                             |    25|
|273   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_773                                                             |    20|
|274   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_774                                                             |    29|
|275   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_775                                                             |    16|
|276   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_776                                                             |    16|
|277   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_777                                                             |    20|
|278   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_778                                                             |    16|
|279   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_779                                                             |    33|
|280   |    mul_8s_8s_14_1_1_U119                                             |hls_dummy_mul_8s_8s_14_1_1_780                                                             |    17|
|281   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_781                                                             |    28|
|282   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_782                                                             |    16|
|283   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_783                                                             |    21|
|284   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_784                                                             |    28|
|285   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_785                                                             |    17|
|286   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_786                                                             |    24|
|287   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_787                                                             |    20|
|288   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_788                                                             |    16|
|289   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_789                                                             |    16|
|290   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_790                                                             |    25|
|291   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_791                                                             |    28|
|292   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_792                                                             |    20|
|293   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_793                                                             |    16|
|294   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_794                                                             |    33|
|295   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_795                                                             |    16|
|296   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_796                                                             |    17|
|297   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_797                                                             |    25|
|298   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_798                                                             |    27|
|299   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_799                                                             |    28|
|300   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_800                                                             |    21|
|301   |    mul_8s_8s_14_1_1_U139                                             |hls_dummy_mul_8s_8s_14_1_1_801                                                             |    27|
|302   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_802                                                             |    28|
|303   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_803                                                             |    20|
|304   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_804                                                             |    29|
|305   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_805                                                             |    16|
|306   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_806                                                             |    16|
|307   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_807                                                             |    20|
|308   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_808                                                             |    16|
|309   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_809                                                             |    33|
|310   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_810                                                             |    17|
|311   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_811                                                             |    16|
|312   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_812                                                             |    21|
|313   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_813                                                             |    28|
|314   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_814                                                             |    28|
|315   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_815                                                             |    17|
|316   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_816                                                             |    26|
|317   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_817                                                             |    20|
|318   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_818                                                             |    16|
|319   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_819                                                             |    16|
|320   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_820                                                             |    25|
|321   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_821                                                             |    20|
|322   |    mul_8s_8s_14_1_1_U159                                             |hls_dummy_mul_8s_8s_14_1_1_822                                                             |    16|
|323   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_823                                                             |    28|
|324   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_824                                                             |    33|
|325   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_825                                                             |    16|
|326   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_826                                                             |    17|
|327   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_827                                                             |    25|
|328   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_828                                                             |    27|
|329   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_829                                                             |    28|
|330   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_830                                                             |    21|
|331   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_831                                                             |    28|
|332   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_832                                                             |    21|
|333   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_833                                                             |    29|
|334   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_834                                                             |    28|
|335   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_835                                                             |    16|
|336   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_836                                                             |    16|
|337   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_837                                                             |    20|
|338   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_838                                                             |    16|
|339   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_839                                                             |    33|
|340   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_840                                                             |    17|
|341   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_841                                                             |    16|
|342   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_842                                                             |    21|
|343   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_843                                                             |    28|
|344   |    mul_8s_8s_14_1_1_U179                                             |hls_dummy_mul_8s_8s_14_1_1_844                                                             |    17|
|345   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_845                                                             |    28|
|346   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_846                                                             |    26|
|347   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_847                                                             |    21|
|348   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_848                                                             |    16|
|349   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_849                                                             |    16|
|350   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_850                                                             |    25|
|351   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_851                                                             |    20|
|352   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_852                                                             |    16|
|353   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_853                                                             |    33|
|354   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_854                                                             |    16|
|355   |    mul_8s_8s_14_1_1_U19                                              |hls_dummy_mul_8s_8s_14_1_1_855                                                             |    28|
|356   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_856                                                             |    17|
|357   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_857                                                             |    26|
|358   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_858                                                             |    27|
|359   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_859                                                             |    28|
|360   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_860                                                             |    21|
|361   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_861                                                             |    28|
|362   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_862                                                             |    21|
|363   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_863                                                             |    31|
|364   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_864                                                             |    16|
|365   |    mul_8s_8s_14_1_1_U199                                             |hls_dummy_mul_8s_8s_14_1_1_865                                                             |    16|
|366   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_866                                                             |    28|
|367   |    mul_8s_8s_14_1_1_U200                                             |hls_dummy_mul_8s_8s_14_1_1_867                                                             |    20|
|368   |    mul_8s_8s_14_1_1_U201                                             |hls_dummy_mul_8s_8s_14_1_1_868                                                             |    16|
|369   |    mul_8s_8s_14_1_1_U202                                             |hls_dummy_mul_8s_8s_14_1_1_869                                                             |    33|
|370   |    mul_8s_8s_14_1_1_U203                                             |hls_dummy_mul_8s_8s_14_1_1_870                                                             |    17|
|371   |    mul_8s_8s_14_1_1_U204                                             |hls_dummy_mul_8s_8s_14_1_1_871                                                             |    16|
|372   |    mul_8s_8s_14_1_1_U205                                             |hls_dummy_mul_8s_8s_14_1_1_872                                                             |    21|
|373   |    mul_8s_8s_14_1_1_U206                                             |hls_dummy_mul_8s_8s_14_1_1_873                                                             |    28|
|374   |    mul_8s_8s_14_1_1_U207                                             |hls_dummy_mul_8s_8s_14_1_1_874                                                             |    17|
|375   |    mul_8s_8s_14_1_1_U208                                             |hls_dummy_mul_8s_8s_14_1_1_875                                                             |    26|
|376   |    mul_8s_8s_14_1_1_U209                                             |hls_dummy_mul_8s_8s_14_1_1_876                                                             |    21|
|377   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_877                                                             |    28|
|378   |    mul_8s_8s_14_1_1_U210                                             |hls_dummy_mul_8s_8s_14_1_1_878                                                             |    17|
|379   |    mul_8s_8s_14_1_1_U212                                             |hls_dummy_mul_8s_8s_14_1_1_879                                                             |    16|
|380   |    mul_8s_8s_14_1_1_U213                                             |hls_dummy_mul_8s_8s_14_1_1_880                                                             |    25|
|381   |    mul_8s_8s_14_1_1_U214                                             |hls_dummy_mul_8s_8s_14_1_1_881                                                             |    20|
|382   |    mul_8s_8s_14_1_1_U215                                             |hls_dummy_mul_8s_8s_14_1_1_882                                                             |    16|
|383   |    mul_8s_8s_14_1_1_U216                                             |hls_dummy_mul_8s_8s_14_1_1_883                                                             |    33|
|384   |    mul_8s_8s_14_1_1_U217                                             |hls_dummy_mul_8s_8s_14_1_1_884                                                             |    16|
|385   |    mul_8s_8s_14_1_1_U218                                             |hls_dummy_mul_8s_8s_14_1_1_885                                                             |    17|
|386   |    mul_8s_8s_14_1_1_U219                                             |hls_dummy_mul_8s_8s_14_1_1_886                                                             |    26|
|387   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_887                                                             |    28|
|388   |    mul_8s_8s_14_1_1_U220                                             |hls_dummy_mul_8s_8s_14_1_1_888                                                             |    27|
|389   |    mul_8s_8s_14_1_1_U221                                             |hls_dummy_mul_8s_8s_14_1_1_889                                                             |    28|
|390   |    mul_8s_8s_14_1_1_U222                                             |hls_dummy_mul_8s_8s_14_1_1_890                                                             |    21|
|391   |    mul_8s_8s_14_1_1_U223                                             |hls_dummy_mul_8s_8s_14_1_1_891                                                             |    28|
|392   |    mul_8s_8s_14_1_1_U224                                             |hls_dummy_mul_8s_8s_14_1_1_892                                                             |    21|
|393   |    mul_8s_8s_14_1_1_U225                                             |hls_dummy_mul_8s_8s_14_1_1_893                                                             |    31|
|394   |    mul_8s_8s_14_1_1_U226                                             |hls_dummy_mul_8s_8s_14_1_1_894                                                             |    17|
|395   |    mul_8s_8s_14_1_1_U227                                             |hls_dummy_mul_8s_8s_14_1_1_895                                                             |    16|
|396   |    mul_8s_8s_14_1_1_U228                                             |hls_dummy_mul_8s_8s_14_1_1_896                                                             |    20|
|397   |    mul_8s_8s_14_1_1_U229                                             |hls_dummy_mul_8s_8s_14_1_1_897                                                             |    16|
|398   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_898                                                             |    28|
|399   |    mul_8s_8s_14_1_1_U230                                             |hls_dummy_mul_8s_8s_14_1_1_899                                                             |    33|
|400   |    mul_8s_8s_14_1_1_U231                                             |hls_dummy_mul_8s_8s_14_1_1_900                                                             |    17|
|401   |    mul_8s_8s_14_1_1_U232                                             |hls_dummy_mul_8s_8s_14_1_1_901                                                             |    16|
|402   |    mul_8s_8s_14_1_1_U233                                             |hls_dummy_mul_8s_8s_14_1_1_902                                                             |    21|
|403   |    mul_8s_8s_14_1_1_U234                                             |hls_dummy_mul_8s_8s_14_1_1_903                                                             |    28|
|404   |    mul_8s_8s_14_1_1_U235                                             |hls_dummy_mul_8s_8s_14_1_1_904                                                             |    17|
|405   |    mul_8s_8s_14_1_1_U236                                             |hls_dummy_mul_8s_8s_14_1_1_905                                                             |    26|
|406   |    mul_8s_8s_14_1_1_U237                                             |hls_dummy_mul_8s_8s_14_1_1_906                                                             |    21|
|407   |    mul_8s_8s_14_1_1_U238                                             |hls_dummy_mul_8s_8s_14_1_1_907                                                             |    17|
|408   |    mul_8s_8s_14_1_1_U239                                             |hls_dummy_mul_8s_8s_14_1_1_908                                                             |    17|
|409   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_909                                                             |    25|
|410   |    mul_8s_8s_14_1_1_U241                                             |hls_dummy_mul_8s_8s_14_1_1_910                                                             |    25|
|411   |    mul_8s_8s_14_1_1_U242                                             |hls_dummy_mul_8s_8s_14_1_1_911                                                             |    20|
|412   |    mul_8s_8s_14_1_1_U243                                             |hls_dummy_mul_8s_8s_14_1_1_912                                                             |    16|
|413   |    mul_8s_8s_14_1_1_U244                                             |hls_dummy_mul_8s_8s_14_1_1_913                                                             |    33|
|414   |    mul_8s_8s_14_1_1_U245                                             |hls_dummy_mul_8s_8s_14_1_1_914                                                             |    16|
|415   |    mul_8s_8s_14_1_1_U246                                             |hls_dummy_mul_8s_8s_14_1_1_915                                                             |    17|
|416   |    mul_8s_8s_14_1_1_U247                                             |hls_dummy_mul_8s_8s_14_1_1_916                                                             |    26|
|417   |    mul_8s_8s_14_1_1_U248                                             |hls_dummy_mul_8s_8s_14_1_1_917                                                             |    27|
|418   |    mul_8s_8s_14_1_1_U249                                             |hls_dummy_mul_8s_8s_14_1_1_918                                                             |    28|
|419   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_919                                                             |    25|
|420   |    mul_8s_8s_14_1_1_U250                                             |hls_dummy_mul_8s_8s_14_1_1_920                                                             |    21|
|421   |    mul_8s_8s_14_1_1_U251                                             |hls_dummy_mul_8s_8s_14_1_1_921                                                             |    28|
|422   |    mul_8s_8s_14_1_1_U252                                             |hls_dummy_mul_8s_8s_14_1_1_922                                                             |    21|
|423   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1_923                                                             |    31|
|424   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_924                                                             |    17|
|425   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_925                                                             |    17|
|426   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_926                                                             |    20|
|427   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_927                                                             |    16|
|428   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_928                                                             |    33|
|429   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_929                                                             |    17|
|430   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_930                                                             |    20|
|431   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_931                                                             |    16|
|432   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_932                                                             |    21|
|433   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_933                                                             |    28|
|434   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_934                                                             |    17|
|435   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_935                                                             |    26|
|436   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_936                                                             |    21|
|437   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_937                                                             |    17|
|438   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_938                                                             |    17|
|439   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_939                                                             |    27|
|440   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_940                                                             |    25|
|441   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_941                                                             |    20|
|442   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_942                                                             |    16|
|443   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_943                                                             |    33|
|444   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_944                                                             |    16|
|445   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_945                                                             |    17|
|446   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_946                                                             |    26|
|447   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_947                                                             |    28|
|448   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_948                                                             |    28|
|449   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_949                                                             |    21|
|450   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_950                                                             |    28|
|451   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_951                                                             |    20|
|452   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_952                                                             |    21|
|453   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_953                                                             |    31|
|454   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_954                                                             |    17|
|455   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_955                                                             |    17|
|456   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_956                                                             |    21|
|457   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_957                                                             |    16|
|458   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_958                                                             |    33|
|459   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_959                                                             |    17|
|460   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_960                                                             |    16|
|461   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_961                                                             |    21|
|462   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_962                                                             |    29|
|463   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_963                                                             |    28|
|464   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_964                                                             |    17|
|465   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_965                                                             |    26|
|466   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_966                                                             |    21|
|467   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_967                                                             |    17|
|468   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_968                                                             |    17|
|469   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_969                                                             |    28|
|470   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_970                                                             |    21|
|471   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_971                                                             |    16|
|472   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_972                                                             |    16|
|473   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_973                                                             |    33|
|474   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_974                                                             |    16|
|475   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_975                                                             |    17|
|476   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_976                                                             |    26|
|477   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_977                                                             |    28|
|478   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_978                                                             |    28|
|479   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_979                                                             |    21|
|480   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_980                                                             |    28|
|481   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_981                                                             |    21|
|482   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_982                                                             |    31|
|483   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_983                                                             |    16|
|484   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_984                                                             |    17|
|485   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_985                                                             |    17|
|486   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_986                                                             |    21|
|487   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_987                                                             |    17|
|488   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_988                                                             |    33|
|489   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_989                                                             |    17|
|490   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_990                                                             |    16|
|491   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_991                                                             |    21|
|492   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_992                                                             |    28|
|493   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_993                                                             |    17|
|494   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_994                                                             |    20|
|495   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_995                                                             |    26|
|496   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_996                                                             |    21|
|497   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_997                                                             |    17|
|498   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_998                                                             |    17|
|499   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_999                                                             |    28|
|500   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_1000                                                            |    21|
|501   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_1001                                                            |    17|
|502   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_1002                                                            |    33|
|503   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_1003                                                            |    16|
|504   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_1004                                                            |    16|
|505   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_1005                                                            |    17|
|506   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_1006                                                            |    26|
|507   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_1007                                                            |    28|
|508   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_1008                                                            |    28|
|509   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_1009                                                            |    21|
|510   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_1010                                                            |    28|
|511   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_1011                                                            |    21|
|512   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_1012                                                            |    31|
|513   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_1013                                                            |    17|
|514   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_1014                                                            |    17|
|515   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_1015                                                            |    33|
|516   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_1016                                                            |    21|
|517   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_1017                                                            |    17|
|518   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_1018                                                            |    34|
|519   |    mul_8s_8s_14_1_1_U343                                             |hls_dummy_mul_8s_8s_14_1_1_1019                                                            |    17|
|520   |    mul_8s_8s_14_1_1_U344                                             |hls_dummy_mul_8s_8s_14_1_1_1020                                                            |    16|
|521   |    mul_8s_8s_14_1_1_U345                                             |hls_dummy_mul_8s_8s_14_1_1_1021                                                            |    21|
|522   |    mul_8s_8s_14_1_1_U346                                             |hls_dummy_mul_8s_8s_14_1_1_1022                                                            |    28|
|523   |    mul_8s_8s_14_1_1_U347                                             |hls_dummy_mul_8s_8s_14_1_1_1023                                                            |    17|
|524   |    mul_8s_8s_14_1_1_U348                                             |hls_dummy_mul_8s_8s_14_1_1_1024                                                            |    26|
|525   |    mul_8s_8s_14_1_1_U349                                             |hls_dummy_mul_8s_8s_14_1_1_1025                                                            |    21|
|526   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_1026                                                            |    17|
|527   |    mul_8s_8s_14_1_1_U350                                             |hls_dummy_mul_8s_8s_14_1_1_1027                                                            |    17|
|528   |    mul_8s_8s_14_1_1_U351                                             |hls_dummy_mul_8s_8s_14_1_1_1028                                                            |    17|
|529   |    mul_8s_8s_14_1_1_U352                                             |hls_dummy_mul_8s_8s_14_1_1_1029                                                            |    28|
|530   |    mul_8s_8s_14_1_1_U353                                             |hls_dummy_mul_8s_8s_14_1_1_1030                                                            |    21|
|531   |    mul_8s_8s_14_1_1_U354                                             |hls_dummy_mul_8s_8s_14_1_1_1031                                                            |    17|
|532   |    mul_8s_8s_14_1_1_U355                                             |hls_dummy_mul_8s_8s_14_1_1_1032                                                            |    34|
|533   |    mul_8s_8s_14_1_1_U357                                             |hls_dummy_mul_8s_8s_14_1_1_1033                                                            |    16|
|534   |    mul_8s_8s_14_1_1_U358                                             |hls_dummy_mul_8s_8s_14_1_1_1034                                                            |    17|
|535   |    mul_8s_8s_14_1_1_U359                                             |hls_dummy_mul_8s_8s_14_1_1_1035                                                            |    26|
|536   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_1036                                                            |    16|
|537   |    mul_8s_8s_14_1_1_U360                                             |hls_dummy_mul_8s_8s_14_1_1_1037                                                            |    28|
|538   |    mul_8s_8s_14_1_1_U361                                             |hls_dummy_mul_8s_8s_14_1_1_1038                                                            |    28|
|539   |    mul_8s_8s_14_1_1_U362                                             |hls_dummy_mul_8s_8s_14_1_1_1039                                                            |    21|
|540   |    mul_8s_8s_14_1_1_U363                                             |hls_dummy_mul_8s_8s_14_1_1_1040                                                            |    28|
|541   |    mul_8s_8s_14_1_1_U364                                             |hls_dummy_mul_8s_8s_14_1_1_1041                                                            |    21|
|542   |    mul_8s_8s_14_1_1_U365                                             |hls_dummy_mul_8s_8s_14_1_1_1042                                                            |    31|
|543   |    mul_8s_8s_14_1_1_U366                                             |hls_dummy_mul_8s_8s_14_1_1_1043                                                            |    17|
|544   |    mul_8s_8s_14_1_1_U367                                             |hls_dummy_mul_8s_8s_14_1_1_1044                                                            |    17|
|545   |    mul_8s_8s_14_1_1_U368                                             |hls_dummy_mul_8s_8s_14_1_1_1045                                                            |    21|
|546   |    mul_8s_8s_14_1_1_U369                                             |hls_dummy_mul_8s_8s_14_1_1_1046                                                            |    17|
|547   |    mul_8s_8s_14_1_1_U370                                             |hls_dummy_mul_8s_8s_14_1_1_1047                                                            |    35|
|548   |    mul_8s_8s_14_1_1_U371                                             |hls_dummy_mul_8s_8s_14_1_1_1048                                                            |    18|
|549   |    mul_8s_8s_14_1_1_U372                                             |hls_dummy_mul_8s_8s_14_1_1_1049                                                            |    16|
|550   |    mul_8s_8s_14_1_1_U373                                             |hls_dummy_mul_8s_8s_14_1_1_1050                                                            |    21|
|551   |    mul_8s_8s_14_1_1_U374                                             |hls_dummy_mul_8s_8s_14_1_1_1051                                                            |    28|
|552   |    mul_8s_8s_14_1_1_U375                                             |hls_dummy_mul_8s_8s_14_1_1_1052                                                            |    17|
|553   |    mul_8s_8s_14_1_1_U376                                             |hls_dummy_mul_8s_8s_14_1_1_1053                                                            |    26|
|554   |    mul_8s_8s_14_1_1_U377                                             |hls_dummy_mul_8s_8s_14_1_1_1054                                                            |    21|
|555   |    mul_8s_8s_14_1_1_U378                                             |hls_dummy_mul_8s_8s_14_1_1_1055                                                            |    17|
|556   |    mul_8s_8s_14_1_1_U379                                             |hls_dummy_mul_8s_8s_14_1_1_1056                                                            |    17|
|557   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_1057                                                            |    20|
|558   |    mul_8s_8s_14_1_1_U380                                             |hls_dummy_mul_8s_8s_14_1_1_1058                                                            |    28|
|559   |    mul_8s_8s_14_1_1_U381                                             |hls_dummy_mul_8s_8s_14_1_1_1059                                                            |    21|
|560   |    mul_8s_8s_14_1_1_U382                                             |hls_dummy_mul_8s_8s_14_1_1_1060                                                            |    17|
|561   |    mul_8s_8s_14_1_1_U383                                             |hls_dummy_mul_8s_8s_14_1_1_1061                                                            |    35|
|562   |    mul_8s_8s_14_1_1_U384                                             |hls_dummy_mul_8s_8s_14_1_1_1062                                                            |    17|
|563   |    mul_8s_8s_14_1_1_U386                                             |hls_dummy_mul_8s_8s_14_1_1_1063                                                            |    17|
|564   |    mul_8s_8s_14_1_1_U387                                             |hls_dummy_mul_8s_8s_14_1_1_1064                                                            |    26|
|565   |    mul_8s_8s_14_1_1_U388                                             |hls_dummy_mul_8s_8s_14_1_1_1065                                                            |    28|
|566   |    mul_8s_8s_14_1_1_U389                                             |hls_dummy_mul_8s_8s_14_1_1_1066                                                            |    28|
|567   |    mul_8s_8s_14_1_1_U39                                              |hls_dummy_mul_8s_8s_14_1_1_1067                                                            |    25|
|568   |    mul_8s_8s_14_1_1_U390                                             |hls_dummy_mul_8s_8s_14_1_1_1068                                                            |    21|
|569   |    mul_8s_8s_14_1_1_U391                                             |hls_dummy_mul_8s_8s_14_1_1_1069                                                            |    28|
|570   |    mul_8s_8s_14_1_1_U392                                             |hls_dummy_mul_8s_8s_14_1_1_1070                                                            |    21|
|571   |    mul_8s_8s_14_1_1_U393                                             |hls_dummy_mul_8s_8s_14_1_1_1071                                                            |    31|
|572   |    mul_8s_8s_14_1_1_U394                                             |hls_dummy_mul_8s_8s_14_1_1_1072                                                            |    17|
|573   |    mul_8s_8s_14_1_1_U395                                             |hls_dummy_mul_8s_8s_14_1_1_1073                                                            |    17|
|574   |    mul_8s_8s_14_1_1_U396                                             |hls_dummy_mul_8s_8s_14_1_1_1074                                                            |    21|
|575   |    mul_8s_8s_14_1_1_U397                                             |hls_dummy_mul_8s_8s_14_1_1_1075                                                            |    17|
|576   |    mul_8s_8s_14_1_1_U398                                             |hls_dummy_mul_8s_8s_14_1_1_1076                                                            |    35|
|577   |    mul_8s_8s_14_1_1_U399                                             |hls_dummy_mul_8s_8s_14_1_1_1077                                                            |    18|
|578   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_1078                                                            |    16|
|579   |    mul_8s_8s_14_1_1_U400                                             |hls_dummy_mul_8s_8s_14_1_1_1079                                                            |    17|
|580   |    mul_8s_8s_14_1_1_U401                                             |hls_dummy_mul_8s_8s_14_1_1_1080                                                            |    21|
|581   |    mul_8s_8s_14_1_1_U402                                             |hls_dummy_mul_8s_8s_14_1_1_1081                                                            |    28|
|582   |    mul_8s_8s_14_1_1_U403                                             |hls_dummy_mul_8s_8s_14_1_1_1082                                                            |    17|
|583   |    mul_8s_8s_14_1_1_U404                                             |hls_dummy_mul_8s_8s_14_1_1_1083                                                            |    26|
|584   |    mul_8s_8s_14_1_1_U405                                             |hls_dummy_mul_8s_8s_14_1_1_1084                                                            |    21|
|585   |    mul_8s_8s_14_1_1_U406                                             |hls_dummy_mul_8s_8s_14_1_1_1085                                                            |    17|
|586   |    mul_8s_8s_14_1_1_U407                                             |hls_dummy_mul_8s_8s_14_1_1_1086                                                            |    17|
|587   |    mul_8s_8s_14_1_1_U408                                             |hls_dummy_mul_8s_8s_14_1_1_1087                                                            |    28|
|588   |    mul_8s_8s_14_1_1_U409                                             |hls_dummy_mul_8s_8s_14_1_1_1088                                                            |    21|
|589   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_1089                                                            |    24|
|590   |    mul_8s_8s_14_1_1_U410                                             |hls_dummy_mul_8s_8s_14_1_1_1090                                                            |    17|
|591   |    mul_8s_8s_14_1_1_U411                                             |hls_dummy_mul_8s_8s_14_1_1_1091                                                            |    35|
|592   |    mul_8s_8s_14_1_1_U412                                             |hls_dummy_mul_8s_8s_14_1_1_1092                                                            |    17|
|593   |    mul_8s_8s_14_1_1_U413                                             |hls_dummy_mul_8s_8s_14_1_1_1093                                                            |    18|
|594   |    mul_8s_8s_14_1_1_U415                                             |hls_dummy_mul_8s_8s_14_1_1_1094                                                            |    26|
|595   |    mul_8s_8s_14_1_1_U416                                             |hls_dummy_mul_8s_8s_14_1_1_1095                                                            |    28|
|596   |    mul_8s_8s_14_1_1_U417                                             |hls_dummy_mul_8s_8s_14_1_1_1096                                                            |    28|
|597   |    mul_8s_8s_14_1_1_U418                                             |hls_dummy_mul_8s_8s_14_1_1_1097                                                            |    21|
|598   |    mul_8s_8s_14_1_1_U419                                             |hls_dummy_mul_8s_8s_14_1_1_1098                                                            |    28|
|599   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_1099                                                            |    20|
|600   |    mul_8s_8s_14_1_1_U420                                             |hls_dummy_mul_8s_8s_14_1_1_1100                                                            |    21|
|601   |    mul_8s_8s_14_1_1_U421                                             |hls_dummy_mul_8s_8s_14_1_1_1101                                                            |    21|
|602   |    mul_8s_8s_14_1_1_U422                                             |hls_dummy_mul_8s_8s_14_1_1_1102                                                            |    37|
|603   |    mul_8s_8s_14_1_1_U423                                             |hls_dummy_mul_8s_8s_14_1_1_1103                                                            |    17|
|604   |    mul_8s_8s_14_1_1_U424                                             |hls_dummy_mul_8s_8s_14_1_1_1104                                                            |    21|
|605   |    mul_8s_8s_14_1_1_U425                                             |hls_dummy_mul_8s_8s_14_1_1_1105                                                            |    17|
|606   |    mul_8s_8s_14_1_1_U426                                             |hls_dummy_mul_8s_8s_14_1_1_1106                                                            |    35|
|607   |    mul_8s_8s_14_1_1_U427                                             |hls_dummy_mul_8s_8s_14_1_1_1107                                                            |    18|
|608   |    mul_8s_8s_14_1_1_U428                                             |hls_dummy_mul_8s_8s_14_1_1_1108                                                            |    17|
|609   |    mul_8s_8s_14_1_1_U429                                             |hls_dummy_mul_8s_8s_14_1_1_1109                                                            |    49|
|610   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_1110                                                            |    16|
|611   |    mul_8s_8s_14_1_1_U430                                             |hls_dummy_mul_8s_8s_14_1_1_1111                                                            |    21|
|612   |    mul_8s_8s_14_1_1_U431                                             |hls_dummy_mul_8s_8s_14_1_1_1112                                                            |    28|
|613   |    mul_8s_8s_14_1_1_U432                                             |hls_dummy_mul_8s_8s_14_1_1_1113                                                            |    17|
|614   |    mul_8s_8s_14_1_1_U433                                             |hls_dummy_mul_8s_8s_14_1_1_1114                                                            |    25|
|615   |    mul_8s_8s_14_1_1_U434                                             |hls_dummy_mul_8s_8s_14_1_1_1115                                                            |    21|
|616   |    mul_8s_8s_14_1_1_U435                                             |hls_dummy_mul_8s_8s_14_1_1_1116                                                            |    17|
|617   |    mul_8s_8s_14_1_1_U436                                             |hls_dummy_mul_8s_8s_14_1_1_1117                                                            |    17|
|618   |    mul_8s_8s_14_1_1_U437                                             |hls_dummy_mul_8s_8s_14_1_1_1118                                                            |    28|
|619   |    mul_8s_8s_14_1_1_U438                                             |hls_dummy_mul_8s_8s_14_1_1_1119                                                            |    21|
|620   |    mul_8s_8s_14_1_1_U439                                             |hls_dummy_mul_8s_8s_14_1_1_1120                                                            |    17|
|621   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_1121                                                            |    16|
|622   |    mul_8s_8s_14_1_1_U440                                             |hls_dummy_mul_8s_8s_14_1_1_1122                                                            |    35|
|623   |    mul_8s_8s_14_1_1_U441                                             |hls_dummy_mul_8s_8s_14_1_1_1123                                                            |    17|
|624   |    mul_8s_8s_14_1_1_U442                                             |hls_dummy_mul_8s_8s_14_1_1_1124                                                            |    18|
|625   |    mul_8s_8s_14_1_1_U443                                             |hls_dummy_mul_8s_8s_14_1_1_1125                                                            |    28|
|626   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_1126                                                            |    25|
|627   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_1127                                                            |    20|
|628   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_1128                                                            |    16|
|629   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_1129                                                            |    33|
|630   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_1130                                                            |    16|
|631   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_1131                                                            |    17|
|632   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_1132                                                            |    25|
|633   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_1133                                                            |    27|
|634   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_1134                                                            |    25|
|635   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_1135                                                            |    20|
|636   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_1136                                                            |    25|
|637   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_1137                                                            |    20|
|638   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_1138                                                            |    29|
|639   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_1139                                                            |    16|
|640   |    mul_8s_8s_14_1_1_U59                                              |hls_dummy_mul_8s_8s_14_1_1_1140                                                            |    16|
|641   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_1141                                                            |    20|
|642   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_1142                                                            |    16|
|643   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_1143                                                            |    33|
|644   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_1144                                                            |    17|
|645   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_1145                                                            |    16|
|646   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_1146                                                            |    21|
|647   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_1147                                                            |    26|
|648   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_1148                                                            |    16|
|649   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_1149                                                            |    24|
|650   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_1150                                                            |    20|
|651   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_1151                                                            |    16|
|652   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_1152                                                            |    16|
|653   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_1153                                                            |    25|
|654   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_1154                                                            |    20|
|655   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_1155                                                            |    16|
|656   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_1156                                                            |    33|
|657   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_1157                                                            |    16|
|658   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_1158                                                            |    17|
|659   |    mul_8s_8s_14_1_1_U79                                              |hls_dummy_mul_8s_8s_14_1_1_1159                                                            |    25|
|660   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_1160                                                            |    27|
|661   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_1161                                                            |    27|
|662   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_1162                                                            |    20|
|663   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_1163                                                            |    25|
|664   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_1164                                                            |    20|
|665   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_1165                                                            |    29|
|666   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_1166                                                            |    16|
|667   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_1167                                                            |    16|
|668   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_1168                                                            |    20|
|669   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_1169                                                            |    16|
|670   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_1170                                                            |    33|
|671   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_1171                                                            |    17|
|672   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_1172                                                            |    16|
|673   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_1173                                                            |    21|
|674   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_1174                                                            |    28|
|675   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_1175                                                            |    16|
|676   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_1176                                                            |    24|
|677   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_1177                                                            |    20|
|678   |    mul_8s_8s_14_1_1_U99                                              |hls_dummy_mul_8s_8s_14_1_1_1178                                                            |    16|
|679   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_1_2_3_s_w2_ROM_AUTbkb | 23141|
|680   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s               | 25621|
|681   |    mac_muladd_8s_8s_14ns_14_1_1_U733                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                     |    32|
|682   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_744                                         |    32|
|683   |    mac_muladd_8s_8s_14ns_14_1_1_U734                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_118                                                 |    16|
|684   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_743                                         |    16|
|685   |    mac_muladd_8s_8s_14ns_14_1_1_U735                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_119                                                 |    20|
|686   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_742                                         |    20|
|687   |    mac_muladd_8s_8s_14ns_14_1_1_U736                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_120                                                 |    25|
|688   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_741                                         |    25|
|689   |    mac_muladd_8s_8s_14ns_14_1_1_U737                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_121                                                 |    29|
|690   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_740                                         |    29|
|691   |    mac_muladd_8s_8s_14ns_14_1_1_U738                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_122                                                 |    15|
|692   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_739                                         |    15|
|693   |    mac_muladd_8s_8s_14ns_14_1_1_U739                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_123                                                 |    39|
|694   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_738                                         |    39|
|695   |    mac_muladd_8s_8s_14ns_14_1_1_U740                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_124                                                 |    15|
|696   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_737                                         |    15|
|697   |    mac_muladd_8s_8s_14ns_14_1_1_U741                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_125                                                 |    35|
|698   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_736                                         |    35|
|699   |    mac_muladd_8s_8s_14ns_14_1_1_U742                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_126                                                 |    35|
|700   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_735                                         |    35|
|701   |    mac_muladd_8s_8s_14ns_14_1_1_U743                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_127                                                 |    31|
|702   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_734                                         |    31|
|703   |    mac_muladd_8s_8s_14ns_14_1_1_U744                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_128                                                 |    16|
|704   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_733                                         |    16|
|705   |    mac_muladd_8s_8s_14ns_14_1_1_U745                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_129                                                 |    26|
|706   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_732                                         |    26|
|707   |    mac_muladd_8s_8s_14ns_14_1_1_U746                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_130                                                 |    16|
|708   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_731                                         |    16|
|709   |    mac_muladd_8s_8s_14ns_14_1_1_U747                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_131                                                 |    33|
|710   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_730                                         |    33|
|711   |    mac_muladd_8s_8s_14ns_14_1_1_U748                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_132                                                 |    16|
|712   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_729                                         |    16|
|713   |    mac_muladd_8s_8s_14ns_14_1_1_U749                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_133                                                 |    25|
|714   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_728                                         |    25|
|715   |    mac_muladd_8s_8s_14ns_14_1_1_U750                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_134                                                 |    27|
|716   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_727                                         |    27|
|717   |    mac_muladd_8s_8s_14ns_14_1_1_U751                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_135                                                 |    34|
|718   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_726                                         |    34|
|719   |    mac_muladd_8s_8s_14ns_14_1_1_U752                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_136                                                 |    26|
|720   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_725                                         |    26|
|721   |    mac_muladd_8s_8s_14ns_14_1_1_U753                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_137                                                 |    30|
|722   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_724                                         |    30|
|723   |    mac_muladd_8s_8s_14ns_14_1_1_U754                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_138                                                 |    19|
|724   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_723                                         |    19|
|725   |    mac_muladd_8s_8s_14ns_14_1_1_U755                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_139                                                 |    32|
|726   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_722                                         |    32|
|727   |    mac_muladd_8s_8s_14ns_14_1_1_U756                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_140                                                 |    34|
|728   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_721                                         |    34|
|729   |    mac_muladd_8s_8s_14ns_14_1_1_U757                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_141                                                 |    31|
|730   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_720                                         |    31|
|731   |    mac_muladd_8s_8s_14ns_14_1_1_U758                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_142                                                 |    15|
|732   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_719                                         |    15|
|733   |    mac_muladd_8s_8s_14ns_14_1_1_U759                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_143                                                 |    25|
|734   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_718                                         |    25|
|735   |    mac_muladd_8s_8s_14ns_14_1_1_U760                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_144                                                 |    17|
|736   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_717                                         |    17|
|737   |    mac_muladd_8s_8s_14ns_14_1_1_U761                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_145                                                 |    32|
|738   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_716                                         |    32|
|739   |    mac_muladd_8s_8s_14ns_14_1_1_U762                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_146                                                 |    14|
|740   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_715                                         |    14|
|741   |    mac_muladd_8s_8s_14ns_14_1_1_U763                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_147                                                 |    30|
|742   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_714                                         |    30|
|743   |    mac_muladd_8s_8s_14ns_14_1_1_U764                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_148                                                 |    27|
|744   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_713                                         |    27|
|745   |    mac_muladd_8s_8s_14ns_14_1_1_U765                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_149                                                 |    30|
|746   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_712                                         |    30|
|747   |    mac_muladd_8s_8s_14ns_14_1_1_U766                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_150                                                 |     9|
|748   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_711                                         |     9|
|749   |    mac_muladd_8s_8s_14ns_14_1_1_U767                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_151                                                 |    43|
|750   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_710                                         |    43|
|751   |    mac_muladd_8s_8s_14ns_14_1_1_U768                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_152                                                 |    16|
|752   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_709                                         |    16|
|753   |    mac_muladd_8s_8s_14ns_14_1_1_U769                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_153                                                 |    30|
|754   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_708                                         |    30|
|755   |    mac_muladd_8s_8s_14ns_14_1_1_U770                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_154                                                 |    16|
|756   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_707                                         |    16|
|757   |    mac_muladd_8s_8s_14ns_14_1_1_U771                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_155                                                 |    31|
|758   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_706                                         |    31|
|759   |    mac_muladd_8s_8s_14ns_14_1_1_U772                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_156                                                 |    16|
|760   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_705                                         |    16|
|761   |    mac_muladd_8s_8s_14ns_14_1_1_U773                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_157                                                 |    22|
|762   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_704                                         |    22|
|763   |    mac_muladd_8s_8s_14ns_14_1_1_U774                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_158                                                 |    15|
|764   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_703                                         |    15|
|765   |    mac_muladd_8s_8s_14ns_14_1_1_U775                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_159                                                 |    32|
|766   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_702                                         |    32|
|767   |    mac_muladd_8s_8s_14ns_14_1_1_U776                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_160                                                 |    18|
|768   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_701                                         |    18|
|769   |    mac_muladd_8s_8s_14ns_14_1_1_U777                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_161                                                 |    30|
|770   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_700                                         |    30|
|771   |    mac_muladd_8s_8s_14ns_14_1_1_U778                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_162                                                 |    22|
|772   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_699                                         |    22|
|773   |    mac_muladd_8s_8s_14ns_14_1_1_U779                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_163                                                 |    30|
|774   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_698                                         |    30|
|775   |    mac_muladd_8s_8s_14ns_14_1_1_U780                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_164                                                 |     9|
|776   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_697                                         |     9|
|777   |    mac_muladd_8s_8s_14ns_14_1_1_U781                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_165                                                 |    55|
|778   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_696                                         |    55|
|779   |    mac_muladd_8s_8s_14ns_14_1_1_U782                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_166                                                 |    12|
|780   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_695                                         |    12|
|781   |    mac_muladd_8s_8s_14ns_14_1_1_U783                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_167                                                 |    31|
|782   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_694                                         |    31|
|783   |    mac_muladd_8s_8s_14ns_14_1_1_U784                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_168                                                 |    16|
|784   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_693                                         |    16|
|785   |    mac_muladd_8s_8s_14ns_14_1_1_U785                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_169                                                 |    29|
|786   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_692                                         |    29|
|787   |    mac_muladd_8s_8s_14ns_14_1_1_U786                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_170                                                 |    23|
|788   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_691                                         |    23|
|789   |    mac_muladd_8s_8s_14ns_14_1_1_U787                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_171                                                 |    20|
|790   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_690                                         |    20|
|791   |    mac_muladd_8s_8s_14ns_14_1_1_U788                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_172                                                 |    17|
|792   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_689                                         |    17|
|793   |    mac_muladd_8s_8s_14ns_14_1_1_U789                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_173                                                 |    31|
|794   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_688                                         |    31|
|795   |    mac_muladd_8s_8s_14ns_14_1_1_U790                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_174                                                 |    13|
|796   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_687                                         |    13|
|797   |    mac_muladd_8s_8s_14ns_14_1_1_U791                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_175                                                 |    43|
|798   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_686                                         |    43|
|799   |    mac_muladd_8s_8s_14ns_14_1_1_U792                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_176                                                 |    24|
|800   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_685                                         |    24|
|801   |    mac_muladd_8s_8s_14ns_14_1_1_U793                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_177                                                 |    33|
|802   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_684                                         |    33|
|803   |    mac_muladd_8s_8s_14ns_14_1_1_U794                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_178                                                 |    20|
|804   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_683                                         |    20|
|805   |    mac_muladd_8s_8s_14ns_14_1_1_U795                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_179                                                 |     8|
|806   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_682                                         |     8|
|807   |    mac_muladd_8s_8s_14ns_14_1_1_U796                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_180                                                 |    15|
|808   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_681                                         |    15|
|809   |    mac_muladd_8s_8s_14ns_14_1_1_U797                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_181                                                 |    32|
|810   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_680                                         |    32|
|811   |    mac_muladd_8s_8s_14ns_14_1_1_U798                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_182                                                 |    62|
|812   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_679                                         |    62|
|813   |    mac_muladd_8s_8s_14ns_14_1_1_U799                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_183                                                 |    29|
|814   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_678                                         |    29|
|815   |    mac_muladd_8s_8s_14ns_14_1_1_U800                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_184                                                 |    22|
|816   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_677                                         |    22|
|817   |    mac_muladd_8s_8s_14ns_14_1_1_U801                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_185                                                 |    21|
|818   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_676                                         |    21|
|819   |    mac_muladd_8s_8s_14ns_14_1_1_U802                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_186                                                 |    15|
|820   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_675                                         |    15|
|821   |    mac_muladd_8s_8s_14ns_14_1_1_U803                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_187                                                 |    31|
|822   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_674                                         |    31|
|823   |    mac_muladd_8s_8s_14ns_14_1_1_U804                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_188                                                 |    17|
|824   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_673                                         |    17|
|825   |    mac_muladd_8s_8s_14ns_14_1_1_U805                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_189                                                 |    23|
|826   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_672                                         |    23|
|827   |    mac_muladd_8s_8s_14ns_14_1_1_U806                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_190                                                 |    23|
|828   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_671                                         |    23|
|829   |    mac_muladd_8s_8s_14ns_14_1_1_U807                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_191                                                 |    32|
|830   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_670                                         |    32|
|831   |    mac_muladd_8s_8s_14ns_14_1_1_U808                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_192                                                 |    38|
|832   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_669                                         |    38|
|833   |    mac_muladd_8s_8s_14ns_14_1_1_U809                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_193                                                 |    37|
|834   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_668                                         |    37|
|835   |    mac_muladd_8s_8s_14ns_14_1_1_U810                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_194                                                 |    14|
|836   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_667                                         |    14|
|837   |    mac_muladd_8s_8s_14ns_14_1_1_U811                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_195                                                 |    32|
|838   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_666                                         |    32|
|839   |    mac_muladd_8s_8s_14ns_14_1_1_U812                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_196                                                 |    41|
|840   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_665                                         |    41|
|841   |    mac_muladd_8s_8s_14ns_14_1_1_U813                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_197                                                 |    35|
|842   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_664                                         |    35|
|843   |    mac_muladd_8s_8s_14ns_14_1_1_U814                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_198                                                 |    17|
|844   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_663                                         |    17|
|845   |    mac_muladd_8s_8s_14ns_14_1_1_U815                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_199                                                 |    15|
|846   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_662                                         |    15|
|847   |    mac_muladd_8s_8s_14ns_14_1_1_U816                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_200                                                 |    14|
|848   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_661                                         |    14|
|849   |    mac_muladd_8s_8s_14ns_14_1_1_U817                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_201                                                 |    30|
|850   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_660                                         |    30|
|851   |    mac_muladd_8s_8s_14ns_14_1_1_U818                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_202                                                 |    16|
|852   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_659                                         |    16|
|853   |    mac_muladd_8s_8s_14ns_14_1_1_U819                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_203                                                 |    20|
|854   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_658                                         |    20|
|855   |    mac_muladd_8s_8s_14ns_14_1_1_U820                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_204                                                 |    24|
|856   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_657                                         |    24|
|857   |    mac_muladd_8s_8s_14ns_14_1_1_U821                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_205                                                 |    32|
|858   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_656                                         |    32|
|859   |    mac_muladd_8s_8s_14ns_14_1_1_U822                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_206                                                 |    18|
|860   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_655                                         |    18|
|861   |    mac_muladd_8s_8s_14ns_14_1_1_U823                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_207                                                 |    39|
|862   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_654                                         |    39|
|863   |    mac_muladd_8s_8s_14ns_14_1_1_U824                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_208                                                 |    19|
|864   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_653                                         |    19|
|865   |    mac_muladd_8s_8s_14ns_14_1_1_U825                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_209                                                 |    29|
|866   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_652                                         |    29|
|867   |    mac_muladd_8s_8s_14ns_14_1_1_U826                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_210                                                 |    33|
|868   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_651                                         |    33|
|869   |    mac_muladd_8s_8s_14ns_14_1_1_U827                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_211                                                 |    30|
|870   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_650                                         |    30|
|871   |    mac_muladd_8s_8s_14ns_14_1_1_U828                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_212                                                 |    13|
|872   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_649                                         |    13|
|873   |    mac_muladd_8s_8s_14ns_14_1_1_U829                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_213                                                 |    24|
|874   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_648                                         |    24|
|875   |    mac_muladd_8s_8s_14ns_14_1_1_U830                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_214                                                 |    18|
|876   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_647                                         |    18|
|877   |    mac_muladd_8s_8s_14ns_14_1_1_U831                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_215                                                 |    29|
|878   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_646                                         |    29|
|879   |    mac_muladd_8s_8s_14ns_14_1_1_U832                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_216                                                 |    17|
|880   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_645                                         |    17|
|881   |    mac_muladd_8s_8s_14ns_14_1_1_U833                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_217                                                 |    38|
|882   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_644                                         |    38|
|883   |    mac_muladd_8s_8s_14ns_14_1_1_U834                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_218                                                 |    26|
|884   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_643                                         |    26|
|885   |    mac_muladd_8s_8s_14ns_14_1_1_U835                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_219                                                 |    33|
|886   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_642                                         |    33|
|887   |    mac_muladd_8s_8s_14ns_14_1_1_U836                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_220                                                 |    19|
|888   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_641                                         |    19|
|889   |    mac_muladd_8s_8s_14ns_14_1_1_U837                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_221                                                 |    59|
|890   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_640                                         |    59|
|891   |    mac_muladd_8s_8s_14ns_14_1_1_U838                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_222                                                 |    13|
|892   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_639                                         |    13|
|893   |    mac_muladd_8s_8s_14ns_14_1_1_U839                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_223                                                 |    28|
|894   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_638                                         |    28|
|895   |    mac_muladd_8s_8s_14ns_14_1_1_U840                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_224                                                 |     8|
|896   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_637                                         |     8|
|897   |    mac_muladd_8s_8s_14ns_14_1_1_U841                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_225                                                 |    29|
|898   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_636                                         |    29|
|899   |    mac_muladd_8s_8s_14ns_14_1_1_U842                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_226                                                 |    20|
|900   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_635                                         |    20|
|901   |    mac_muladd_8s_8s_14ns_14_1_1_U843                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_227                                                 |    18|
|902   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_634                                         |    18|
|903   |    mac_muladd_8s_8s_14ns_14_1_1_U844                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_228                                                 |    16|
|904   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_633                                         |    16|
|905   |    mac_muladd_8s_8s_14ns_14_1_1_U845                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_229                                                 |    33|
|906   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_632                                         |    33|
|907   |    mac_muladd_8s_8s_14ns_14_1_1_U846                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_230                                                 |    12|
|908   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_631                                         |    12|
|909   |    mac_muladd_8s_8s_14ns_14_1_1_U847                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_231                                                 |    29|
|910   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_630                                         |    29|
|911   |    mac_muladd_8s_8s_14ns_14_1_1_U848                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_232                                                 |    27|
|912   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_629                                         |    27|
|913   |    mac_muladd_8s_8s_14ns_14_1_1_U849                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_233                                                 |    31|
|914   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_628                                         |    31|
|915   |    mac_muladd_8s_8s_14ns_14_1_1_U850                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_234                                                 |    25|
|916   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_627                                         |    25|
|917   |    mac_muladd_8s_8s_14ns_14_1_1_U851                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_235                                                 |    33|
|918   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_626                                         |    33|
|919   |    mac_muladd_8s_8s_14ns_14_1_1_U852                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_236                                                 |    18|
|920   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_625                                         |    18|
|921   |    mac_muladd_8s_8s_14ns_14_1_1_U853                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_237                                                 |    33|
|922   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_624                                         |    33|
|923   |    mac_muladd_8s_8s_14ns_14_1_1_U854                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_238                                                 |    27|
|924   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_623                                         |    27|
|925   |    mac_muladd_8s_8s_14ns_14_1_1_U855                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_239                                                 |    30|
|926   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_622                                         |    30|
|927   |    mac_muladd_8s_8s_14ns_14_1_1_U856                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_240                                                 |    15|
|928   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_621                                         |    15|
|929   |    mac_muladd_8s_8s_14ns_14_1_1_U857                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_241                                                 |    24|
|930   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_620                                         |    24|
|931   |    mac_muladd_8s_8s_14ns_14_1_1_U858                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_242                                                 |    15|
|932   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_619                                         |    15|
|933   |    mac_muladd_8s_8s_14ns_14_1_1_U859                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_243                                                 |    32|
|934   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_618                                         |    32|
|935   |    mac_muladd_8s_8s_14ns_14_1_1_U860                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_244                                                 |    15|
|936   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_617                                         |    15|
|937   |    mac_muladd_8s_8s_14ns_14_1_1_U861                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_245                                                 |    19|
|938   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_616                                         |    19|
|939   |    mac_muladd_8s_8s_14ns_14_1_1_U862                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_246                                                 |    23|
|940   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_615                                         |    23|
|941   |    mac_muladd_8s_8s_14ns_14_1_1_U863                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_247                                                 |    31|
|942   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_614                                         |    31|
|943   |    mac_muladd_8s_8s_14ns_14_1_1_U864                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_248                                                 |    42|
|944   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_613                                         |    42|
|945   |    mac_muladd_8s_8s_14ns_14_1_1_U865                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_249                                                 |    20|
|946   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_612                                         |    20|
|947   |    mac_muladd_8s_8s_14ns_14_1_1_U866                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_250                                                 |    17|
|948   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_611                                         |    17|
|949   |    mac_muladd_8s_8s_14ns_14_1_1_U867                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_251                                                 |    29|
|950   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_610                                         |    29|
|951   |    mac_muladd_8s_8s_14ns_14_1_1_U868                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_252                                                 |    27|
|952   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_609                                         |    27|
|953   |    mac_muladd_8s_8s_14ns_14_1_1_U869                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_253                                                 |    32|
|954   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_608                                         |    32|
|955   |    mac_muladd_8s_8s_14ns_14_1_1_U870                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_254                                                 |    16|
|956   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_607                                         |    16|
|957   |    mac_muladd_8s_8s_14ns_14_1_1_U871                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_255                                                 |    20|
|958   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_606                                         |    20|
|959   |    mac_muladd_8s_8s_14ns_14_1_1_U872                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_256                                                 |    17|
|960   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_605                                         |    17|
|961   |    mac_muladd_8s_8s_14ns_14_1_1_U873                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_257                                                 |    31|
|962   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_604                                         |    31|
|963   |    mac_muladd_8s_8s_14ns_14_1_1_U874                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_258                                                 |    16|
|964   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_603                                         |    16|
|965   |    mac_muladd_8s_8s_14ns_14_1_1_U875                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_259                                                 |    29|
|966   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_602                                         |    29|
|967   |    mac_muladd_8s_8s_14ns_14_1_1_U876                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_260                                                 |    23|
|968   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_601                                         |    23|
|969   |    mac_muladd_8s_8s_14ns_14_1_1_U877                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_261                                                 |    30|
|970   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_600                                         |    30|
|971   |    mac_muladd_8s_8s_14ns_14_1_1_U878                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_262                                                 |    40|
|972   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_599                                         |    40|
|973   |    mac_muladd_8s_8s_14ns_14_1_1_U879                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_263                                                 |    40|
|974   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_598                                         |    40|
|975   |    mac_muladd_8s_8s_14ns_14_1_1_U880                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_264                                                 |    17|
|976   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_597                                         |    17|
|977   |    mac_muladd_8s_8s_14ns_14_1_1_U881                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_265                                                 |    33|
|978   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_596                                         |    33|
|979   |    mac_muladd_8s_8s_14ns_14_1_1_U882                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_266                                                 |    19|
|980   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_595                                         |    19|
|981   |    mac_muladd_8s_8s_14ns_14_1_1_U883                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_267                                                 |    29|
|982   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_594                                         |    29|
|983   |    mac_muladd_8s_8s_14ns_14_1_1_U884                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_268                                                 |    19|
|984   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_593                                         |    19|
|985   |    mac_muladd_8s_8s_14ns_14_1_1_U885                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_269                                                 |    26|
|986   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_592                                         |    26|
|987   |    mac_muladd_8s_8s_14ns_14_1_1_U886                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_270                                                 |    15|
|988   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_591                                         |    15|
|989   |    mac_muladd_8s_8s_14ns_14_1_1_U887                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_271                                                 |    30|
|990   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_590                                         |    30|
|991   |    mac_muladd_8s_8s_14ns_14_1_1_U888                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_272                                                 |    16|
|992   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_589                                         |    16|
|993   |    mac_muladd_8s_8s_14ns_14_1_1_U889                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_273                                                 |    17|
|994   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_588                                         |    17|
|995   |    mac_muladd_8s_8s_14ns_14_1_1_U890                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_274                                                 |    23|
|996   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_587                                         |    23|
|997   |    mac_muladd_8s_8s_14ns_14_1_1_U891                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_275                                                 |    34|
|998   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_586                                         |    34|
|999   |    mac_muladd_8s_8s_14ns_14_1_1_U892                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_276                                                 |    44|
|1000  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_585                                         |    44|
|1001  |    mac_muladd_8s_8s_14ns_14_1_1_U893                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_277                                                 |    56|
|1002  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_584                                         |    56|
|1003  |    mac_muladd_8s_8s_14ns_14_1_1_U894                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_278                                                 |    17|
|1004  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_583                                         |    17|
|1005  |    mac_muladd_8s_8s_14ns_14_1_1_U895                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_279                                                 |    30|
|1006  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_582                                         |    30|
|1007  |    mac_muladd_8s_8s_14ns_14_1_1_U896                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_280                                                 |    30|
|1008  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_581                                         |    30|
|1009  |    mac_muladd_8s_8s_14ns_14_1_1_U897                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_281                                                 |    28|
|1010  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_580                                         |    28|
|1011  |    mac_muladd_8s_8s_14ns_14_1_1_U898                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_282                                                 |    17|
|1012  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_579                                         |    17|
|1013  |    mac_muladd_8s_8s_14ns_14_1_1_U899                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_283                                                 |    23|
|1014  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_578                                         |    23|
|1015  |    mac_muladd_8s_8s_14ns_14_1_1_U900                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_284                                                 |    16|
|1016  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_577                                         |    16|
|1017  |    mac_muladd_8s_8s_14ns_14_1_1_U901                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_285                                                 |    32|
|1018  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_576                                         |    32|
|1019  |    mac_muladd_8s_8s_14ns_14_1_1_U902                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_286                                                 |    16|
|1020  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_575                                         |    16|
|1021  |    mac_muladd_8s_8s_14ns_14_1_1_U903                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_287                                                 |    13|
|1022  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_574                                         |    13|
|1023  |    mac_muladd_8s_8s_14ns_14_1_1_U904                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_288                                                 |    25|
|1024  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_573                                         |    25|
|1025  |    mac_muladd_8s_8s_14ns_14_1_1_U905                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_289                                                 |    33|
|1026  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_572                                         |    33|
|1027  |    mac_muladd_8s_8s_14ns_14_1_1_U906                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_290                                                 |    41|
|1028  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_571                                         |    41|
|1029  |    mac_muladd_8s_8s_14ns_14_1_1_U907                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_291                                                 |    48|
|1030  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_570                                         |    48|
|1031  |    mac_muladd_8s_8s_14ns_14_1_1_U908                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_292                                                 |    14|
|1032  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_569                                         |    14|
|1033  |    mac_muladd_8s_8s_14ns_14_1_1_U909                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_293                                                 |    30|
|1034  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_568                                         |    30|
|1035  |    mac_muladd_8s_8s_14ns_14_1_1_U910                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_294                                                 |    27|
|1036  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_567                                         |    27|
|1037  |    mac_muladd_8s_8s_14ns_14_1_1_U911                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_295                                                 |    29|
|1038  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_566                                         |    29|
|1039  |    mac_muladd_8s_8s_14ns_14_1_1_U912                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_296                                                 |    15|
|1040  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_565                                         |    15|
|1041  |    mac_muladd_8s_8s_14ns_14_1_1_U913                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_297                                                 |    13|
|1042  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_564                                         |    13|
|1043  |    mac_muladd_8s_8s_14ns_14_1_1_U914                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_298                                                 |    18|
|1044  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_563                                         |    18|
|1045  |    mac_muladd_8s_8s_14ns_14_1_1_U915                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_299                                                 |    26|
|1046  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_562                                         |    26|
|1047  |    mac_muladd_8s_8s_14ns_14_1_1_U916                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_300                                                 |     5|
|1048  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_561                                         |     5|
|1049  |    mac_muladd_8s_8s_14ns_14_1_1_U917                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_301                                                 |    29|
|1050  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_560                                         |    29|
|1051  |    mac_muladd_8s_8s_14ns_14_1_1_U918                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_302                                                 |    17|
|1052  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_559                                         |    17|
|1053  |    mac_muladd_8s_8s_14ns_14_1_1_U919                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_303                                                 |    24|
|1054  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_558                                         |    24|
|1055  |    mac_muladd_8s_8s_14ns_14_1_1_U920                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_304                                                 |    31|
|1056  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_557                                         |    31|
|1057  |    mac_muladd_8s_8s_14ns_14_1_1_U921                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_305                                                 |    47|
|1058  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_556                                         |    47|
|1059  |    mac_muladd_8s_8s_14ns_14_1_1_U922                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_306                                                 |    13|
|1060  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_555                                         |    13|
|1061  |    mac_muladd_8s_8s_14ns_14_1_1_U923                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_307                                                 |    29|
|1062  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_554                                         |    29|
|1063  |    mac_muladd_8s_8s_14ns_14_1_1_U924                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_308                                                 |    11|
|1064  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_553                                         |    11|
|1065  |    mac_muladd_8s_8s_14ns_14_1_1_U925                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_309                                                 |    24|
|1066  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_552                                         |    24|
|1067  |    mac_muladd_8s_8s_14ns_14_1_1_U926                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_310                                                 |    11|
|1068  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_551                                         |    11|
|1069  |    mac_muladd_8s_8s_14ns_14_1_1_U927                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_311                                                 |    16|
|1070  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_550                                         |    16|
|1071  |    mac_muladd_8s_8s_14ns_14_1_1_U928                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_312                                                 |    11|
|1072  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_549                                         |    11|
|1073  |    mac_muladd_8s_8s_14ns_14_1_1_U929                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_313                                                 |    29|
|1074  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_548                                         |    29|
|1075  |    mac_muladd_8s_8s_14ns_14_1_1_U930                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_314                                                 |    17|
|1076  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_547                                         |    17|
|1077  |    mac_muladd_8s_8s_14ns_14_1_1_U931                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_315                                                 |    22|
|1078  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_546                                         |    22|
|1079  |    mac_muladd_8s_8s_14ns_14_1_1_U932                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_316                                                 |    24|
|1080  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_545                                         |    24|
|1081  |    mac_muladd_8s_8s_14ns_14_1_1_U933                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_317                                                 |    30|
|1082  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_544                                         |    30|
|1083  |    mac_muladd_8s_8s_14ns_14_1_1_U934                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_318                                                 |    35|
|1084  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_543                                         |    35|
|1085  |    mac_muladd_8s_8s_14ns_14_1_1_U935                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_319                                                 |    27|
|1086  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_542                                         |    27|
|1087  |    mac_muladd_8s_8s_14ns_14_1_1_U936                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_320                                                 |     6|
|1088  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_541                                         |     6|
|1089  |    mac_muladd_8s_8s_14ns_14_1_1_U937                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_321                                                 |    20|
|1090  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_540                                         |    20|
|1091  |    mac_muladd_8s_8s_14ns_14_1_1_U938                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_322                                                 |    47|
|1092  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_539                                         |    47|
|1093  |    mac_muladd_8s_8s_14ns_14_1_1_U939                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_323                                                 |    36|
|1094  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_538                                         |    36|
|1095  |    mac_muladd_8s_8s_14ns_14_1_1_U940                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_324                                                 |     6|
|1096  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_537                                         |     6|
|1097  |    mac_muladd_8s_8s_14ns_14_1_1_U941                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_325                                                 |     3|
|1098  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_536                                         |     3|
|1099  |    mac_muladd_8s_8s_14ns_14_1_1_U942                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_326                                                 |     5|
|1100  |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_0                                             |     5|
|1101  |    mul_8s_8s_14_1_1_U523                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    19|
|1102  |    mul_8s_8s_14_1_1_U524                                             |hls_dummy_mul_8s_8s_14_1_1_327                                                             |    19|
|1103  |    mul_8s_8s_14_1_1_U525                                             |hls_dummy_mul_8s_8s_14_1_1_328                                                             |    19|
|1104  |    mul_8s_8s_14_1_1_U526                                             |hls_dummy_mul_8s_8s_14_1_1_329                                                             |    19|
|1105  |    mul_8s_8s_14_1_1_U527                                             |hls_dummy_mul_8s_8s_14_1_1_330                                                             |    19|
|1106  |    mul_8s_8s_14_1_1_U528                                             |hls_dummy_mul_8s_8s_14_1_1_331                                                             |    19|
|1107  |    mul_8s_8s_14_1_1_U529                                             |hls_dummy_mul_8s_8s_14_1_1_332                                                             |    19|
|1108  |    mul_8s_8s_14_1_1_U530                                             |hls_dummy_mul_8s_8s_14_1_1_333                                                             |    19|
|1109  |    mul_8s_8s_14_1_1_U531                                             |hls_dummy_mul_8s_8s_14_1_1_334                                                             |    22|
|1110  |    mul_8s_8s_14_1_1_U532                                             |hls_dummy_mul_8s_8s_14_1_1_335                                                             |    22|
|1111  |    mul_8s_8s_14_1_1_U533                                             |hls_dummy_mul_8s_8s_14_1_1_336                                                             |    19|
|1112  |    mul_8s_8s_14_1_1_U534                                             |hls_dummy_mul_8s_8s_14_1_1_337                                                             |    19|
|1113  |    mul_8s_8s_14_1_1_U535                                             |hls_dummy_mul_8s_8s_14_1_1_338                                                             |    19|
|1114  |    mul_8s_8s_14_1_1_U536                                             |hls_dummy_mul_8s_8s_14_1_1_339                                                             |    19|
|1115  |    mul_8s_8s_14_1_1_U537                                             |hls_dummy_mul_8s_8s_14_1_1_340                                                             |    17|
|1116  |    mul_8s_8s_14_1_1_U538                                             |hls_dummy_mul_8s_8s_14_1_1_341                                                             |    17|
|1117  |    mul_8s_8s_14_1_1_U539                                             |hls_dummy_mul_8s_8s_14_1_1_342                                                             |    19|
|1118  |    mul_8s_8s_14_1_1_U540                                             |hls_dummy_mul_8s_8s_14_1_1_343                                                             |    19|
|1119  |    mul_8s_8s_14_1_1_U541                                             |hls_dummy_mul_8s_8s_14_1_1_344                                                             |    19|
|1120  |    mul_8s_8s_14_1_1_U542                                             |hls_dummy_mul_8s_8s_14_1_1_345                                                             |    19|
|1121  |    mul_8s_8s_14_1_1_U543                                             |hls_dummy_mul_8s_8s_14_1_1_346                                                             |    19|
|1122  |    mul_8s_8s_14_1_1_U544                                             |hls_dummy_mul_8s_8s_14_1_1_347                                                             |    19|
|1123  |    mul_8s_8s_14_1_1_U545                                             |hls_dummy_mul_8s_8s_14_1_1_348                                                             |    22|
|1124  |    mul_8s_8s_14_1_1_U546                                             |hls_dummy_mul_8s_8s_14_1_1_349                                                             |    22|
|1125  |    mul_8s_8s_14_1_1_U547                                             |hls_dummy_mul_8s_8s_14_1_1_350                                                             |    19|
|1126  |    mul_8s_8s_14_1_1_U548                                             |hls_dummy_mul_8s_8s_14_1_1_351                                                             |    19|
|1127  |    mul_8s_8s_14_1_1_U549                                             |hls_dummy_mul_8s_8s_14_1_1_352                                                             |    19|
|1128  |    mul_8s_8s_14_1_1_U550                                             |hls_dummy_mul_8s_8s_14_1_1_353                                                             |    19|
|1129  |    mul_8s_8s_14_1_1_U551                                             |hls_dummy_mul_8s_8s_14_1_1_354                                                             |    17|
|1130  |    mul_8s_8s_14_1_1_U552                                             |hls_dummy_mul_8s_8s_14_1_1_355                                                             |    17|
|1131  |    mul_8s_8s_14_1_1_U553                                             |hls_dummy_mul_8s_8s_14_1_1_356                                                             |    19|
|1132  |    mul_8s_8s_14_1_1_U554                                             |hls_dummy_mul_8s_8s_14_1_1_357                                                             |    19|
|1133  |    mul_8s_8s_14_1_1_U555                                             |hls_dummy_mul_8s_8s_14_1_1_358                                                             |    19|
|1134  |    mul_8s_8s_14_1_1_U556                                             |hls_dummy_mul_8s_8s_14_1_1_359                                                             |    19|
|1135  |    mul_8s_8s_14_1_1_U557                                             |hls_dummy_mul_8s_8s_14_1_1_360                                                             |    19|
|1136  |    mul_8s_8s_14_1_1_U558                                             |hls_dummy_mul_8s_8s_14_1_1_361                                                             |    19|
|1137  |    mul_8s_8s_14_1_1_U559                                             |hls_dummy_mul_8s_8s_14_1_1_362                                                             |    22|
|1138  |    mul_8s_8s_14_1_1_U560                                             |hls_dummy_mul_8s_8s_14_1_1_363                                                             |    22|
|1139  |    mul_8s_8s_14_1_1_U561                                             |hls_dummy_mul_8s_8s_14_1_1_364                                                             |    19|
|1140  |    mul_8s_8s_14_1_1_U562                                             |hls_dummy_mul_8s_8s_14_1_1_365                                                             |    19|
|1141  |    mul_8s_8s_14_1_1_U563                                             |hls_dummy_mul_8s_8s_14_1_1_366                                                             |    19|
|1142  |    mul_8s_8s_14_1_1_U564                                             |hls_dummy_mul_8s_8s_14_1_1_367                                                             |    19|
|1143  |    mul_8s_8s_14_1_1_U565                                             |hls_dummy_mul_8s_8s_14_1_1_368                                                             |    17|
|1144  |    mul_8s_8s_14_1_1_U566                                             |hls_dummy_mul_8s_8s_14_1_1_369                                                             |    17|
|1145  |    mul_8s_8s_14_1_1_U567                                             |hls_dummy_mul_8s_8s_14_1_1_370                                                             |    17|
|1146  |    mul_8s_8s_14_1_1_U568                                             |hls_dummy_mul_8s_8s_14_1_1_371                                                             |    19|
|1147  |    mul_8s_8s_14_1_1_U569                                             |hls_dummy_mul_8s_8s_14_1_1_372                                                             |    19|
|1148  |    mul_8s_8s_14_1_1_U570                                             |hls_dummy_mul_8s_8s_14_1_1_373                                                             |    19|
|1149  |    mul_8s_8s_14_1_1_U571                                             |hls_dummy_mul_8s_8s_14_1_1_374                                                             |    19|
|1150  |    mul_8s_8s_14_1_1_U572                                             |hls_dummy_mul_8s_8s_14_1_1_375                                                             |    19|
|1151  |    mul_8s_8s_14_1_1_U573                                             |hls_dummy_mul_8s_8s_14_1_1_376                                                             |    22|
|1152  |    mul_8s_8s_14_1_1_U574                                             |hls_dummy_mul_8s_8s_14_1_1_377                                                             |    22|
|1153  |    mul_8s_8s_14_1_1_U575                                             |hls_dummy_mul_8s_8s_14_1_1_378                                                             |    19|
|1154  |    mul_8s_8s_14_1_1_U576                                             |hls_dummy_mul_8s_8s_14_1_1_379                                                             |    19|
|1155  |    mul_8s_8s_14_1_1_U577                                             |hls_dummy_mul_8s_8s_14_1_1_380                                                             |    19|
|1156  |    mul_8s_8s_14_1_1_U578                                             |hls_dummy_mul_8s_8s_14_1_1_381                                                             |    19|
|1157  |    mul_8s_8s_14_1_1_U579                                             |hls_dummy_mul_8s_8s_14_1_1_382                                                             |    17|
|1158  |    mul_8s_8s_14_1_1_U580                                             |hls_dummy_mul_8s_8s_14_1_1_383                                                             |    17|
|1159  |    mul_8s_8s_14_1_1_U581                                             |hls_dummy_mul_8s_8s_14_1_1_384                                                             |    17|
|1160  |    mul_8s_8s_14_1_1_U582                                             |hls_dummy_mul_8s_8s_14_1_1_385                                                             |    17|
|1161  |    mul_8s_8s_14_1_1_U583                                             |hls_dummy_mul_8s_8s_14_1_1_386                                                             |    19|
|1162  |    mul_8s_8s_14_1_1_U584                                             |hls_dummy_mul_8s_8s_14_1_1_387                                                             |    19|
|1163  |    mul_8s_8s_14_1_1_U585                                             |hls_dummy_mul_8s_8s_14_1_1_388                                                             |    19|
|1164  |    mul_8s_8s_14_1_1_U586                                             |hls_dummy_mul_8s_8s_14_1_1_389                                                             |    19|
|1165  |    mul_8s_8s_14_1_1_U587                                             |hls_dummy_mul_8s_8s_14_1_1_390                                                             |    22|
|1166  |    mul_8s_8s_14_1_1_U588                                             |hls_dummy_mul_8s_8s_14_1_1_391                                                             |    22|
|1167  |    mul_8s_8s_14_1_1_U589                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |    19|
|1168  |    mul_8s_8s_14_1_1_U590                                             |hls_dummy_mul_8s_8s_14_1_1_393                                                             |    19|
|1169  |    mul_8s_8s_14_1_1_U591                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |    19|
|1170  |    mul_8s_8s_14_1_1_U592                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |    19|
|1171  |    mul_8s_8s_14_1_1_U593                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |    17|
|1172  |    mul_8s_8s_14_1_1_U594                                             |hls_dummy_mul_8s_8s_14_1_1_397                                                             |    17|
|1173  |    mul_8s_8s_14_1_1_U595                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |    17|
|1174  |    mul_8s_8s_14_1_1_U596                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |    17|
|1175  |    mul_8s_8s_14_1_1_U597                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |    17|
|1176  |    mul_8s_8s_14_1_1_U598                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |    19|
|1177  |    mul_8s_8s_14_1_1_U599                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |    19|
|1178  |    mul_8s_8s_14_1_1_U600                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |    19|
|1179  |    mul_8s_8s_14_1_1_U601                                             |hls_dummy_mul_8s_8s_14_1_1_404                                                             |    22|
|1180  |    mul_8s_8s_14_1_1_U602                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |    22|
|1181  |    mul_8s_8s_14_1_1_U603                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |    19|
|1182  |    mul_8s_8s_14_1_1_U604                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |    19|
|1183  |    mul_8s_8s_14_1_1_U605                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |    19|
|1184  |    mul_8s_8s_14_1_1_U606                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |    19|
|1185  |    mul_8s_8s_14_1_1_U607                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |    17|
|1186  |    mul_8s_8s_14_1_1_U608                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |    17|
|1187  |    mul_8s_8s_14_1_1_U609                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |    17|
|1188  |    mul_8s_8s_14_1_1_U610                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |    17|
|1189  |    mul_8s_8s_14_1_1_U611                                             |hls_dummy_mul_8s_8s_14_1_1_414                                                             |    17|
|1190  |    mul_8s_8s_14_1_1_U612                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |    17|
|1191  |    mul_8s_8s_14_1_1_U613                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |    19|
|1192  |    mul_8s_8s_14_1_1_U614                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |    19|
|1193  |    mul_8s_8s_14_1_1_U615                                             |hls_dummy_mul_8s_8s_14_1_1_418                                                             |    22|
|1194  |    mul_8s_8s_14_1_1_U616                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |    22|
|1195  |    mul_8s_8s_14_1_1_U617                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |    19|
|1196  |    mul_8s_8s_14_1_1_U618                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |    19|
|1197  |    mul_8s_8s_14_1_1_U619                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |    19|
|1198  |    mul_8s_8s_14_1_1_U620                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |    19|
|1199  |    mul_8s_8s_14_1_1_U621                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |    17|
|1200  |    mul_8s_8s_14_1_1_U622                                             |hls_dummy_mul_8s_8s_14_1_1_425                                                             |    17|
|1201  |    mul_8s_8s_14_1_1_U623                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |    17|
|1202  |    mul_8s_8s_14_1_1_U624                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |    17|
|1203  |    mul_8s_8s_14_1_1_U625                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |    17|
|1204  |    mul_8s_8s_14_1_1_U626                                             |hls_dummy_mul_8s_8s_14_1_1_429                                                             |    17|
|1205  |    mul_8s_8s_14_1_1_U627                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |    17|
|1206  |    mul_8s_8s_14_1_1_U628                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |    19|
|1207  |    mul_8s_8s_14_1_1_U629                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |    22|
|1208  |    mul_8s_8s_14_1_1_U630                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |    22|
|1209  |    mul_8s_8s_14_1_1_U631                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |    19|
|1210  |    mul_8s_8s_14_1_1_U632                                             |hls_dummy_mul_8s_8s_14_1_1_435                                                             |    19|
|1211  |    mul_8s_8s_14_1_1_U633                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |    19|
|1212  |    mul_8s_8s_14_1_1_U634                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |    19|
|1213  |    mul_8s_8s_14_1_1_U635                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |    17|
|1214  |    mul_8s_8s_14_1_1_U636                                             |hls_dummy_mul_8s_8s_14_1_1_439                                                             |    17|
|1215  |    mul_8s_8s_14_1_1_U637                                             |hls_dummy_mul_8s_8s_14_1_1_440                                                             |    17|
|1216  |    mul_8s_8s_14_1_1_U638                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |    17|
|1217  |    mul_8s_8s_14_1_1_U639                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |    17|
|1218  |    mul_8s_8s_14_1_1_U640                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |    17|
|1219  |    mul_8s_8s_14_1_1_U641                                             |hls_dummy_mul_8s_8s_14_1_1_444                                                             |    17|
|1220  |    mul_8s_8s_14_1_1_U642                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |    17|
|1221  |    mul_8s_8s_14_1_1_U643                                             |hls_dummy_mul_8s_8s_14_1_1_446                                                             |    22|
|1222  |    mul_8s_8s_14_1_1_U644                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |    22|
|1223  |    mul_8s_8s_14_1_1_U645                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |    19|
|1224  |    mul_8s_8s_14_1_1_U646                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |    19|
|1225  |    mul_8s_8s_14_1_1_U647                                             |hls_dummy_mul_8s_8s_14_1_1_450                                                             |    19|
|1226  |    mul_8s_8s_14_1_1_U648                                             |hls_dummy_mul_8s_8s_14_1_1_451                                                             |    19|
|1227  |    mul_8s_8s_14_1_1_U649                                             |hls_dummy_mul_8s_8s_14_1_1_452                                                             |    17|
|1228  |    mul_8s_8s_14_1_1_U650                                             |hls_dummy_mul_8s_8s_14_1_1_453                                                             |    17|
|1229  |    mul_8s_8s_14_1_1_U651                                             |hls_dummy_mul_8s_8s_14_1_1_454                                                             |    17|
|1230  |    mul_8s_8s_14_1_1_U652                                             |hls_dummy_mul_8s_8s_14_1_1_455                                                             |    17|
|1231  |    mul_8s_8s_14_1_1_U653                                             |hls_dummy_mul_8s_8s_14_1_1_456                                                             |    17|
|1232  |    mul_8s_8s_14_1_1_U654                                             |hls_dummy_mul_8s_8s_14_1_1_457                                                             |    17|
|1233  |    mul_8s_8s_14_1_1_U655                                             |hls_dummy_mul_8s_8s_14_1_1_458                                                             |    17|
|1234  |    mul_8s_8s_14_1_1_U656                                             |hls_dummy_mul_8s_8s_14_1_1_459                                                             |    17|
|1235  |    mul_8s_8s_14_1_1_U657                                             |hls_dummy_mul_8s_8s_14_1_1_460                                                             |    17|
|1236  |    mul_8s_8s_14_1_1_U658                                             |hls_dummy_mul_8s_8s_14_1_1_461                                                             |    22|
|1237  |    mul_8s_8s_14_1_1_U659                                             |hls_dummy_mul_8s_8s_14_1_1_462                                                             |    19|
|1238  |    mul_8s_8s_14_1_1_U660                                             |hls_dummy_mul_8s_8s_14_1_1_463                                                             |    19|
|1239  |    mul_8s_8s_14_1_1_U661                                             |hls_dummy_mul_8s_8s_14_1_1_464                                                             |    19|
|1240  |    mul_8s_8s_14_1_1_U662                                             |hls_dummy_mul_8s_8s_14_1_1_465                                                             |    19|
|1241  |    mul_8s_8s_14_1_1_U663                                             |hls_dummy_mul_8s_8s_14_1_1_466                                                             |    17|
|1242  |    mul_8s_8s_14_1_1_U664                                             |hls_dummy_mul_8s_8s_14_1_1_467                                                             |    17|
|1243  |    mul_8s_8s_14_1_1_U665                                             |hls_dummy_mul_8s_8s_14_1_1_468                                                             |    17|
|1244  |    mul_8s_8s_14_1_1_U666                                             |hls_dummy_mul_8s_8s_14_1_1_469                                                             |    17|
|1245  |    mul_8s_8s_14_1_1_U667                                             |hls_dummy_mul_8s_8s_14_1_1_470                                                             |    17|
|1246  |    mul_8s_8s_14_1_1_U668                                             |hls_dummy_mul_8s_8s_14_1_1_471                                                             |    17|
|1247  |    mul_8s_8s_14_1_1_U669                                             |hls_dummy_mul_8s_8s_14_1_1_472                                                             |    17|
|1248  |    mul_8s_8s_14_1_1_U670                                             |hls_dummy_mul_8s_8s_14_1_1_473                                                             |    17|
|1249  |    mul_8s_8s_14_1_1_U671                                             |hls_dummy_mul_8s_8s_14_1_1_474                                                             |    17|
|1250  |    mul_8s_8s_14_1_1_U672                                             |hls_dummy_mul_8s_8s_14_1_1_475                                                             |    17|
|1251  |    mul_8s_8s_14_1_1_U673                                             |hls_dummy_mul_8s_8s_14_1_1_476                                                             |    19|
|1252  |    mul_8s_8s_14_1_1_U674                                             |hls_dummy_mul_8s_8s_14_1_1_477                                                             |    19|
|1253  |    mul_8s_8s_14_1_1_U675                                             |hls_dummy_mul_8s_8s_14_1_1_478                                                             |    19|
|1254  |    mul_8s_8s_14_1_1_U676                                             |hls_dummy_mul_8s_8s_14_1_1_479                                                             |    19|
|1255  |    mul_8s_8s_14_1_1_U677                                             |hls_dummy_mul_8s_8s_14_1_1_480                                                             |    17|
|1256  |    mul_8s_8s_14_1_1_U678                                             |hls_dummy_mul_8s_8s_14_1_1_481                                                             |    17|
|1257  |    mul_8s_8s_14_1_1_U679                                             |hls_dummy_mul_8s_8s_14_1_1_482                                                             |    17|
|1258  |    mul_8s_8s_14_1_1_U680                                             |hls_dummy_mul_8s_8s_14_1_1_483                                                             |    17|
|1259  |    mul_8s_8s_14_1_1_U681                                             |hls_dummy_mul_8s_8s_14_1_1_484                                                             |    17|
|1260  |    mul_8s_8s_14_1_1_U682                                             |hls_dummy_mul_8s_8s_14_1_1_485                                                             |    17|
|1261  |    mul_8s_8s_14_1_1_U683                                             |hls_dummy_mul_8s_8s_14_1_1_486                                                             |    17|
|1262  |    mul_8s_8s_14_1_1_U684                                             |hls_dummy_mul_8s_8s_14_1_1_487                                                             |    17|
|1263  |    mul_8s_8s_14_1_1_U685                                             |hls_dummy_mul_8s_8s_14_1_1_488                                                             |    17|
|1264  |    mul_8s_8s_14_1_1_U686                                             |hls_dummy_mul_8s_8s_14_1_1_489                                                             |    17|
|1265  |    mul_8s_8s_14_1_1_U687                                             |hls_dummy_mul_8s_8s_14_1_1_490                                                             |    17|
|1266  |    mul_8s_8s_14_1_1_U688                                             |hls_dummy_mul_8s_8s_14_1_1_491                                                             |    19|
|1267  |    mul_8s_8s_14_1_1_U689                                             |hls_dummy_mul_8s_8s_14_1_1_492                                                             |    19|
|1268  |    mul_8s_8s_14_1_1_U690                                             |hls_dummy_mul_8s_8s_14_1_1_493                                                             |    19|
|1269  |    mul_8s_8s_14_1_1_U691                                             |hls_dummy_mul_8s_8s_14_1_1_494                                                             |    17|
|1270  |    mul_8s_8s_14_1_1_U692                                             |hls_dummy_mul_8s_8s_14_1_1_495                                                             |    17|
|1271  |    mul_8s_8s_14_1_1_U693                                             |hls_dummy_mul_8s_8s_14_1_1_496                                                             |    17|
|1272  |    mul_8s_8s_14_1_1_U694                                             |hls_dummy_mul_8s_8s_14_1_1_497                                                             |    17|
|1273  |    mul_8s_8s_14_1_1_U695                                             |hls_dummy_mul_8s_8s_14_1_1_498                                                             |    17|
|1274  |    mul_8s_8s_14_1_1_U696                                             |hls_dummy_mul_8s_8s_14_1_1_499                                                             |    17|
|1275  |    mul_8s_8s_14_1_1_U697                                             |hls_dummy_mul_8s_8s_14_1_1_500                                                             |    17|
|1276  |    mul_8s_8s_14_1_1_U698                                             |hls_dummy_mul_8s_8s_14_1_1_501                                                             |    17|
|1277  |    mul_8s_8s_14_1_1_U699                                             |hls_dummy_mul_8s_8s_14_1_1_502                                                             |    17|
|1278  |    mul_8s_8s_14_1_1_U700                                             |hls_dummy_mul_8s_8s_14_1_1_503                                                             |    17|
|1279  |    mul_8s_8s_14_1_1_U701                                             |hls_dummy_mul_8s_8s_14_1_1_504                                                             |    17|
|1280  |    mul_8s_8s_14_1_1_U702                                             |hls_dummy_mul_8s_8s_14_1_1_505                                                             |    17|
|1281  |    mul_8s_8s_14_1_1_U703                                             |hls_dummy_mul_8s_8s_14_1_1_506                                                             |    19|
|1282  |    mul_8s_8s_14_1_1_U704                                             |hls_dummy_mul_8s_8s_14_1_1_507                                                             |    19|
|1283  |    mul_8s_8s_14_1_1_U705                                             |hls_dummy_mul_8s_8s_14_1_1_508                                                             |    17|
|1284  |    mul_8s_8s_14_1_1_U706                                             |hls_dummy_mul_8s_8s_14_1_1_509                                                             |    17|
|1285  |    mul_8s_8s_14_1_1_U707                                             |hls_dummy_mul_8s_8s_14_1_1_510                                                             |    17|
|1286  |    mul_8s_8s_14_1_1_U708                                             |hls_dummy_mul_8s_8s_14_1_1_511                                                             |    17|
|1287  |    mul_8s_8s_14_1_1_U709                                             |hls_dummy_mul_8s_8s_14_1_1_512                                                             |    17|
|1288  |    mul_8s_8s_14_1_1_U710                                             |hls_dummy_mul_8s_8s_14_1_1_513                                                             |    17|
|1289  |    mul_8s_8s_14_1_1_U711                                             |hls_dummy_mul_8s_8s_14_1_1_514                                                             |    17|
|1290  |    mul_8s_8s_14_1_1_U712                                             |hls_dummy_mul_8s_8s_14_1_1_515                                                             |    17|
|1291  |    mul_8s_8s_14_1_1_U713                                             |hls_dummy_mul_8s_8s_14_1_1_516                                                             |    17|
|1292  |    mul_8s_8s_14_1_1_U714                                             |hls_dummy_mul_8s_8s_14_1_1_517                                                             |    17|
|1293  |    mul_8s_8s_14_1_1_U715                                             |hls_dummy_mul_8s_8s_14_1_1_518                                                             |    17|
|1294  |    mul_8s_8s_14_1_1_U716                                             |hls_dummy_mul_8s_8s_14_1_1_519                                                             |    17|
|1295  |    mul_8s_8s_14_1_1_U717                                             |hls_dummy_mul_8s_8s_14_1_1_520                                                             |    17|
|1296  |    mul_8s_8s_14_1_1_U718                                             |hls_dummy_mul_8s_8s_14_1_1_521                                                             |    19|
|1297  |    mul_8s_8s_14_1_1_U719                                             |hls_dummy_mul_8s_8s_14_1_1_522                                                             |    17|
|1298  |    mul_8s_8s_14_1_1_U720                                             |hls_dummy_mul_8s_8s_14_1_1_523                                                             |    17|
|1299  |    mul_8s_8s_14_1_1_U721                                             |hls_dummy_mul_8s_8s_14_1_1_524                                                             |    17|
|1300  |    mul_8s_8s_14_1_1_U722                                             |hls_dummy_mul_8s_8s_14_1_1_525                                                             |    17|
|1301  |    mul_8s_8s_14_1_1_U723                                             |hls_dummy_mul_8s_8s_14_1_1_526                                                             |    17|
|1302  |    mul_8s_8s_14_1_1_U724                                             |hls_dummy_mul_8s_8s_14_1_1_527                                                             |    17|
|1303  |    mul_8s_8s_14_1_1_U725                                             |hls_dummy_mul_8s_8s_14_1_1_528                                                             |    17|
|1304  |    mul_8s_8s_14_1_1_U726                                             |hls_dummy_mul_8s_8s_14_1_1_529                                                             |    17|
|1305  |    mul_8s_8s_14_1_1_U727                                             |hls_dummy_mul_8s_8s_14_1_1_530                                                             |    17|
|1306  |    mul_8s_8s_14_1_1_U728                                             |hls_dummy_mul_8s_8s_14_1_1_531                                                             |    17|
|1307  |    mul_8s_8s_14_1_1_U729                                             |hls_dummy_mul_8s_8s_14_1_1_532                                                             |    17|
|1308  |    mul_8s_8s_14_1_1_U730                                             |hls_dummy_mul_8s_8s_14_1_1_533                                                             |    17|
|1309  |    mul_8s_8s_14_1_1_U731                                             |hls_dummy_mul_8s_8s_14_1_1_534                                                             |    17|
|1310  |    mul_8s_8s_14_1_1_U732                                             |hls_dummy_mul_8s_8s_14_1_1_535                                                             |    17|
|1311  |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_15_2_1_3_s_w4_ROM_AUTcud | 11103|
|1312  |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_15_4                   |  3878|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:53 ; elapsed = 00:03:35 . Memory (MB): peak = 4256.793 ; gain = 1823.898 ; free physical = 534774 ; free virtual = 743863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 405 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:56 ; elapsed = 00:03:37 . Memory (MB): peak = 4260.703 ; gain = 1827.809 ; free physical = 548420 ; free virtual = 757510
Synthesis Optimization Complete : Time (s): cpu = 00:02:56 ; elapsed = 00:03:37 . Memory (MB): peak = 4260.703 ; gain = 1827.809 ; free physical = 548432 ; free virtual = 757497
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4275.801 ; gain = 0.000 ; free physical = 553053 ; free virtual = 762119
INFO: [Netlist 29-17] Analyzing 5633 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4569.098 ; gain = 0.000 ; free physical = 552646 ; free virtual = 761711
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1015 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 210 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 99039d0b
INFO: [Common 17-83] Releasing license: Synthesis
309 Infos, 261 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:04:01 . Memory (MB): peak = 4569.098 ; gain = 2160.094 ; free physical = 552646 ; free virtual = 761711
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 18140.532; main = 3859.574; forked = 14779.421
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 23180.508; main = 4569.102; forked = 18923.711
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4633.129 ; gain = 64.031 ; free physical = 552711 ; free virtual = 761776

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13112299c

Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 4809.520 ; gain = 176.391 ; free physical = 542518 ; free virtual = 751583

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 17 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fae9d852

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 547263 ; free virtual = 756328
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: eeeee025

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 552617 ; free virtual = 761682
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14db66aa2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 552532 ; free virtual = 761598
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 120cc8dad

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 552416 ; free virtual = 761481
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 120cc8dad

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 552265 ; free virtual = 761330
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 120cc8dad

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 552181 ; free virtual = 761247

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 120cc8dad

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 550908 ; free virtual = 759973

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 120cc8dad

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 550893 ; free virtual = 759958

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 550863 ; free virtual = 759928
Ending Netlist Obfuscation Task | Checksum: 120cc8dad

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4978.473 ; gain = 0.000 ; free physical = 550847 ; free virtual = 759912
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 4978.473 ; gain = 409.375 ; free physical = 550845 ; free virtual = 759910
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul 21 17:16:58 2025...
***** VIVADO SYNTHESIS COMPLETED IN 0h4m34s *****
INFO: [HLS 200-112] Total CPU user time: 425.94 seconds. Total CPU system time: 28.1 seconds. Total elapsed time: 483.13 seconds; peak allocated memory: 2.250 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Jul 21 17:17:00 2025...
