#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Feb 13 11:08:46 2019
# Process ID: 6948
# Current directory: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7416 C:\Users\Jesus Luciano\Desktop\Computer_Architecture\Register_File\Register_File.xpr
# Log file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/vivado.log
# Journal file: C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 790.434 ; gain = 59.586
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile32_TB' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim/IntReg_Lab2.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile32_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sources_1/new/regfile32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile32_TB
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v:110]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1ee95401b5e44d2ea5dedc28d9796c7a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot regfile32_TB_behav xil_defaultlib.regfile32_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.regfile32
Compiling module xil_defaultlib.regfile32_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile32_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jesus -notrace
couldn't read file "C:/Users/Jesus": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 13 11:13:17 2019...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 823.918 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile32_TB_behav -key {Behavioral:sim_1:Functional:regfile32_TB} -tclbatch {regfile32_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source regfile32_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*********************************************************
**       CECS 440 - Lab 2 Register File Testbench      **
*********************************************************
 
 ( 1 )   -   I n i t i a l   R e g d u m p    
 
Time:   36.0 ps  | S_Addr =  0  S = 00000000  |  T_Addr = 16 T = 000001ff
Time:   46.0 ps  | S_Addr =  1  S = ffffffff  |  T_Addr = 17 T = 000003ff
Time:   56.0 ps  | S_Addr =  2  S = 5a5a5a5a  |  T_Addr = 18 T = 000007ff
Time:   66.0 ps  | S_Addr =  3  S = a5a5a5a5  |  T_Addr = 19 T = 00000fff
Time:   76.0 ps  | S_Addr =  4  S = cccccccc  |  T_Addr = 20 T = 10000001
Time:   86.0 ps  | S_Addr =  5  S = 33333333  |  T_Addr = 21 T = 30000003
Time:   96.0 ps  | S_Addr =  6  S = c3c3c3c3  |  T_Addr = 22 T = 70000007
Time:  106.0 ps  | S_Addr =  7  S = 3c3c3c3c  |  T_Addr = 23 T = f000000f
Time:  116.0 ps  | S_Addr =  8  S = 00000001  |  T_Addr = 24 T = f800001f
Time:  126.0 ps  | S_Addr =  9  S = 00000003  |  T_Addr = 25 T = fc00003f
Time:  136.0 ps  | S_Addr = 10  S = 00000007  |  T_Addr = 26 T = fe00007f
Time:  146.0 ps  | S_Addr = 11  S = 0000000f  |  T_Addr = 27 T = ff0000ff
Time:  156.0 ps  | S_Addr = 12  S = 0000001f  |  T_Addr = 28 T = ff8001ff
Time:  166.0 ps  | S_Addr = 13  S = 0000003f  |  T_Addr = 29 T = ffc003ff
Time:  176.0 ps  | S_Addr = 14  S = 0000007f  |  T_Addr = 30 T = f0f0f0f0
Time:  186.0 ps  | S_Addr = 15  S = 000000ff  |  T_Addr = 31 T = 0f0f0f0f
 
 ( 2 )   -   W r i t i n g   t o   M e m o r y     
 
 ( 3 )   -   F i n a l   R e g d u m p      
 
Time:  536.0 ps  | S_Addr =  0  S = 00000000  |  T_Addr = 16 T = ffefef10
Time:  546.0 ps  | S_Addr =  1  S = fffefe01  |  T_Addr = 17 T = ffeeee11
Time:  556.0 ps  | S_Addr =  2  S = fffdfd02  |  T_Addr = 18 T = ffeded12
Time:  566.0 ps  | S_Addr =  3  S = fffcfc03  |  T_Addr = 19 T = ffecec13
Time:  576.0 ps  | S_Addr =  4  S = fffbfb04  |  T_Addr = 20 T = ffebeb14
Time:  586.0 ps  | S_Addr =  5  S = fffafa05  |  T_Addr = 21 T = ffeaea15
Time:  596.0 ps  | S_Addr =  6  S = fff9f906  |  T_Addr = 22 T = ffe9e916
Time:  606.0 ps  | S_Addr =  7  S = fff8f807  |  T_Addr = 23 T = ffe8e817
Time:  616.0 ps  | S_Addr =  8  S = fff7f708  |  T_Addr = 24 T = ffe7e718
Time:  626.0 ps  | S_Addr =  9  S = fff6f609  |  T_Addr = 25 T = ffe6e619
Time:  636.0 ps  | S_Addr = 10  S = fff5f50a  |  T_Addr = 26 T = ffe5e51a
Time:  646.0 ps  | S_Addr = 11  S = fff4f40b  |  T_Addr = 27 T = ffe4e41b
Time:  656.0 ps  | S_Addr = 12  S = fff3f30c  |  T_Addr = 28 T = ffe3e31c
Time:  666.0 ps  | S_Addr = 13  S = fff2f20d  |  T_Addr = 29 T = ffe2e21d
Time:  676.0 ps  | S_Addr = 14  S = fff1f10e  |  T_Addr = 30 T = ffe1e11e
Time:  686.0 ps  | S_Addr = 15  S = fff0f00f  |  T_Addr = 31 T = ffe0e01f
$finish called at time : 686 ns : File "C:/Users/Jesus Luciano/Desktop/Computer_Architecture/Register_File/Register_File.srcs/sim_1/new/regfile32_TB.v" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile32_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 839.219 ; gain = 16.828
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 13 12:03:38 2019...
