# VSD Hardware Design Program

Welcome to my journey through the VSD-HDP program! Below are links to my day-wise progress and learnings.

## ðŸ“… Day-wise Logs

- [Day 0 - Tools Installation & Setup](Day0/README.md)
- [Day 1 - Verilog RTL Design and Synthesis](Day1/README.md)
- [Day 2 - Liberty Format and Synthesis Techniques](Day2/README.md)
- [Day 3 - Combinational and Sequential Optimization](Day3/README.md)
- [Day 4 - Gate-Level Simulation and Synthesis-Simulation Mismatch](Day4/README.md)
