// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _jedi_dnn3_float_float_dense3_config_s_HH_
#define _jedi_dnn3_float_float_dense3_config_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dnn3_float_float_dense3_config_s.h"
#include "jedi_fadd_32ns_32ns_32_4_full_dsp_1.h"
#include "jedi_dnn3_float_float_dense3_config_s_O_sum.h"

namespace ap_rtl {

struct jedi_dnn3_float_float_dense3_config_s : public sc_module {
    // Port declarations 17
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<11> > O_address0;
    sc_out< sc_logic > O_ce0;
    sc_in< sc_lv<32> > O_q0;
    sc_out< sc_lv<3> > res_address0;
    sc_out< sc_logic > res_ce0;
    sc_out< sc_logic > res_we0;
    sc_out< sc_lv<32> > res_d0;
    sc_out< sc_lv<3> > res_address1;
    sc_out< sc_logic > res_ce1;
    sc_out< sc_logic > res_we1;
    sc_out< sc_lv<32> > res_d1;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    jedi_dnn3_float_float_dense3_config_s(sc_module_name name);
    SC_HAS_PROCESS(jedi_dnn3_float_float_dense3_config_s);

    ~jedi_dnn3_float_float_dense3_config_s();

    sc_trace_file* mVcdFile;

    jedi_dnn3_float_float_dense3_config_s_O_sum* O_sum_U;
    dnn3_float_float_dense3_config_s* grp_dnn3_float_float_dense3_config_s_fu_121;
    jedi_fadd_32ns_32ns_32_4_full_dsp_1<1,4,32,32,32>* jedi_fadd_32ns_32ns_32_4_full_dsp_1_U4578;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<4> > i_fu_144_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<11> > add_ln395_fu_155_p2;
    sc_signal< sc_lv<11> > add_ln395_reg_213;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<4> > rows_fu_167_p2;
    sc_signal< sc_lv<4> > rows_reg_221;
    sc_signal< sc_lv<4> > O_sum_addr_1_reg_226;
    sc_signal< sc_lv<1> > icmp_ln395_fu_161_p2;
    sc_signal< sc_lv<8> > cols_fu_184_p2;
    sc_signal< sc_lv<8> > cols_reg_234;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln396_fu_178_p2;
    sc_signal< sc_lv<32> > O_load_reg_244;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > O_sum_q0;
    sc_signal< sc_lv<32> > O_sum_load_reg_249;
    sc_signal< sc_lv<32> > grp_fu_134_p2;
    sc_signal< sc_lv<32> > tmp_reg_254;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<4> > O_sum_address0;
    sc_signal< sc_logic > O_sum_ce0;
    sc_signal< sc_logic > O_sum_we0;
    sc_signal< sc_lv<32> > O_sum_d0;
    sc_signal< sc_logic > O_sum_ce1;
    sc_signal< sc_lv<32> > O_sum_q1;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_ap_start;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_ap_done;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_ap_idle;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_ap_ready;
    sc_signal< sc_lv<4> > grp_dnn3_float_float_dense3_config_s_fu_121_input_r_address0;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_input_r_ce0;
    sc_signal< sc_lv<4> > grp_dnn3_float_float_dense3_config_s_fu_121_input_r_address1;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_input_r_ce1;
    sc_signal< sc_lv<3> > grp_dnn3_float_float_dense3_config_s_fu_121_res_address0;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_res_ce0;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_res_we0;
    sc_signal< sc_lv<32> > grp_dnn3_float_float_dense3_config_s_fu_121_res_d0;
    sc_signal< sc_lv<3> > grp_dnn3_float_float_dense3_config_s_fu_121_res_address1;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_res_ce1;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_res_we1;
    sc_signal< sc_lv<32> > grp_dnn3_float_float_dense3_config_s_fu_121_res_d1;
    sc_signal< sc_lv<4> > i_0_reg_76;
    sc_signal< sc_lv<1> > icmp_ln390_fu_138_p2;
    sc_signal< sc_lv<4> > rows_0_reg_87;
    sc_signal< sc_lv<11> > phi_mul_reg_98;
    sc_signal< sc_lv<8> > cols_0_reg_110;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_dnn3_float_float_dense3_config_s_fu_121_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<64> > zext_ln391_fu_150_p1;
    sc_signal< sc_lv<64> > zext_ln397_fu_173_p1;
    sc_signal< sc_lv<64> > zext_ln397_2_fu_200_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<11> > zext_ln397_1_fu_190_p1;
    sc_signal< sc_lv<11> > add_ln397_fu_194_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<11> ap_const_lv11_96;
    static const sc_lv<8> ap_const_lv8_96;
    static const sc_lv<8> ap_const_lv8_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_O_address0();
    void thread_O_ce0();
    void thread_O_sum_address0();
    void thread_O_sum_ce0();
    void thread_O_sum_ce1();
    void thread_O_sum_d0();
    void thread_O_sum_we0();
    void thread_add_ln395_fu_155_p2();
    void thread_add_ln397_fu_194_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_cols_fu_184_p2();
    void thread_grp_dnn3_float_float_dense3_config_s_fu_121_ap_start();
    void thread_i_fu_144_p2();
    void thread_icmp_ln390_fu_138_p2();
    void thread_icmp_ln395_fu_161_p2();
    void thread_icmp_ln396_fu_178_p2();
    void thread_res_address0();
    void thread_res_address1();
    void thread_res_ce0();
    void thread_res_ce1();
    void thread_res_d0();
    void thread_res_d1();
    void thread_res_we0();
    void thread_res_we1();
    void thread_rows_fu_167_p2();
    void thread_zext_ln391_fu_150_p1();
    void thread_zext_ln397_1_fu_190_p1();
    void thread_zext_ln397_2_fu_200_p1();
    void thread_zext_ln397_fu_173_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
