
---------- Begin Simulation Statistics ----------
final_tick                               98816454077501                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 876287                       # Simulator instruction rate (inst/s)
host_mem_usage                                1541808                       # Number of bytes of host memory used
host_op_rate                                   951700                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6995.65                       # Real time elapsed on the host
host_tick_rate                              134336206                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  6130192306                       # Number of instructions simulated
sim_ops                                    6657753845                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.939768                       # Number of seconds simulated
sim_ticks                                939768497001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       331776                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           81                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           81                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes       131072                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages           32                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs           32                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        5236    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         5236                      
system.ruby.DMA_Controller.I.allocI_store |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total         2048                      
system.ruby.DMA_Controller.I.deallocfwdfrom_in |        6260    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocfwdfrom_in::total         6260                      
system.ruby.DMA_Controller.M.MloadMEvent |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.MloadMEvent::total            3                      
system.ruby.DMA_Controller.M.allocTBE    |        6260    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total         6260                      
system.ruby.DMA_Controller.M.externalloadMrespfrom_in |        5236    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalloadMrespfrom_in::total         5236                      
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMrespfrom_in::total         2048                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |      361958    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total       361958                      
system.ruby.DMA_Controller.MloadMEvent   |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.MloadMEvent::total            3                      
system.ruby.DMA_Controller.Stallmandatory_in |      361958    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       361958                      
system.ruby.DMA_Controller.allocI_load   |        5236    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         5236                      
system.ruby.DMA_Controller.allocI_store  |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total         2048                      
system.ruby.DMA_Controller.allocTBE      |        6260    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total         6260                      
system.ruby.DMA_Controller.deallocfwdfrom_in |        6260    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocfwdfrom_in::total         6260                      
system.ruby.DMA_Controller.externalloadMrespfrom_in |        5236    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadMrespfrom_in::total         5236                      
system.ruby.DMA_Controller.externalstoreMrespfrom_in |        2048    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMrespfrom_in::total         2048                      
system.ruby.Directory_Controller.I.allocTBE |     1424138     25.23%     25.23% |     1448419     25.66%     50.88% |     1356080     24.02%     74.90% |     1416894     25.10%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total      5645531                      
system.ruby.Directory_Controller.I.deallocTBE |     1423233     25.23%     25.23% |     1447498     25.66%     50.88% |     1355185     24.02%     74.90% |     1415949     25.10%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total      5641865                      
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in |         365     20.21%     20.21% |         524     29.01%     49.22% |         525     29.07%     78.29% |         392     21.71%    100.00%
system.ruby.Directory_Controller.I_GetML1C1_0.Stallreqto_in::total         1806                      
system.ruby.Directory_Controller.M.allocTBE |     9229831     24.55%     24.55% |     9141986     24.32%     48.87% |     9666869     25.71%     74.58% |     9556418     25.42%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total     37595104                      
system.ruby.Directory_Controller.M.deallocTBE |     9230736     24.55%     24.55% |     9142907     24.32%     48.87% |     9667764     25.71%     74.58% |     9557363     25.42%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total     37598770                      
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in |         175     24.04%     24.04% |         164     22.53%     46.57% |         196     26.92%     73.49% |         193     26.51%    100.00%
system.ruby.Directory_Controller.M_PutML1C1_0.Stallreqto_in::total          728                      
system.ruby.Directory_Controller.Stallreqto_in |         540     21.31%     21.31% |         688     27.15%     48.46% |         721     28.45%     76.91% |         585     23.09%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         2534                      
system.ruby.Directory_Controller.allocTBE |    10653969     24.64%     24.64% |    10590405     24.49%     49.13% |    11022949     25.49%     74.62% |    10973312     25.38%    100.00%
system.ruby.Directory_Controller.allocTBE::total     43240635                      
system.ruby.Directory_Controller.deallocTBE |    10653969     24.64%     24.64% |    10590405     24.49%     49.13% |    11022949     25.49%     74.62% |    10973312     25.38%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     43240635                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   1001436789                      
system.ruby.IFETCH.hit_latency_hist_seqr |  1001436789    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   1001436789                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   1023986837                      
system.ruby.IFETCH.latency_hist_seqr     |  1023986837    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   1023986837                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples     22550048                      
system.ruby.IFETCH.miss_latency_hist_seqr |    22550048    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total     22550048                      
system.ruby.L1Cache_Controller.I.allocI_load |     9484737     25.60%     25.60% |     9394363     25.35%     50.95% |     9139066     24.66%     75.61% |     9036708     24.39%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     37054874                      
system.ruby.L1Cache_Controller.I.allocI_store |      279832     52.22%     52.22% |      107486     20.06%     72.27% |       71293     13.30%     85.58% |       77286     14.42%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total       535897                      
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in |     9764085     25.98%     25.98% |     9500881     25.28%     51.25% |     9210066     24.50%     75.76% |     9113097     24.24%    100.00%
system.ruby.L1Cache_Controller.I.deallocfwdfrom_in::total     37588129                      
system.ruby.L1Cache_Controller.I_load.Stallfwdfrom_in |       76527     24.99%     24.99% |       78348     25.58%     50.57% |       76651     25.03%     75.60% |       74738     24.40%    100.00%
system.ruby.L1Cache_Controller.I_load.Stallfwdfrom_in::total       306264                      
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallfwdfrom_in::total            2                      
system.ruby.L1Cache_Controller.I_x_M_evict.Progress |         188     26.29%     26.29% |         188     26.29%     52.59% |         158     22.10%     74.69% |         181     25.31%    100.00%
system.ruby.L1Cache_Controller.I_x_M_evict.Progress::total          715                      
system.ruby.L1Cache_Controller.I_x_M_evict.Stallmandatory_in |         741     26.83%     26.83% |         719     26.03%     52.86% |         622     22.52%     75.38% |         680     24.62%    100.00%
system.ruby.L1Cache_Controller.I_x_M_evict.Stallmandatory_in::total         2762                      
system.ruby.L1Cache_Controller.M.MloadMEvent |   376615196     33.44%     33.44% |   249077826     22.12%     55.56% |   245086359     21.76%     77.33% |   255339289     22.67%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total   1126118670                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    17697413     34.99%     34.99% |    11282171     22.31%     57.30% |    10546867     20.85%     78.15% |    11051364     21.85%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total     50577815                      
system.ruby.L1Cache_Controller.M.allocTBE |     9764085     25.98%     25.98% |     9500881     25.28%     51.25% |     9210066     24.50%     75.76% |     9113097     24.24%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total     37588129                      
system.ruby.L1Cache_Controller.M.externalloadMrespfrom_in |     9484737     25.60%     25.60% |     9394363     25.35%     50.95% |     9139066     24.66%     75.61% |     9036708     24.39%    100.00%
system.ruby.L1Cache_Controller.M.externalloadMrespfrom_in::total     37054874                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |      279832     52.22%     52.22% |      107486     20.06%     72.27% |       71293     13.30%     85.58% |       77286     14.42%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total       535897                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |      782384     24.58%     24.58% |      800379     25.15%     49.73% |      800001     25.13%     74.86% |      800176     25.14%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total      3182940                      
system.ruby.L1Cache_Controller.MloadMEvent |   376615196     33.44%     33.44% |   249077826     22.12%     55.56% |   245086359     21.76%     77.33% |   255339289     22.67%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total   1126118670                      
system.ruby.L1Cache_Controller.MstoreMEvent |    17697413     34.99%     34.99% |    11282171     22.31%     57.30% |    10546867     20.85%     78.15% |    11051364     21.85%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total     50577815                      
system.ruby.L1Cache_Controller.Progress  |         188     26.29%     26.29% |         188     26.29%     52.59% |         158     22.10%     74.69% |         181     25.31%    100.00%
system.ruby.L1Cache_Controller.Progress::total          715                      
system.ruby.L1Cache_Controller.Stallfwdfrom_in |       76527     24.99%     24.99% |       78348     25.58%     50.57% |       76651     25.03%     75.60% |       74740     24.40%    100.00%
system.ruby.L1Cache_Controller.Stallfwdfrom_in::total       306266                      
system.ruby.L1Cache_Controller.Stallmandatory_in |      783125     24.58%     24.58% |      801098     25.15%     49.73% |      800623     25.13%     74.86% |      800856     25.14%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total      3185702                      
system.ruby.L1Cache_Controller.allocI_load |     9484737     25.60%     25.60% |     9394363     25.35%     50.95% |     9139066     24.66%     75.61% |     9036708     24.39%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     37054874                      
system.ruby.L1Cache_Controller.allocI_store |      279832     52.22%     52.22% |      107486     20.06%     72.27% |       71293     13.30%     85.58% |       77286     14.42%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total       535897                      
system.ruby.L1Cache_Controller.allocTBE  |     9764085     25.98%     25.98% |     9500881     25.28%     51.25% |     9210066     24.50%     75.76% |     9113097     24.24%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     37588129                      
system.ruby.L1Cache_Controller.deallocfwdfrom_in |     9764085     25.98%     25.98% |     9500881     25.28%     51.25% |     9210066     24.50%     75.76% |     9113097     24.24%    100.00%
system.ruby.L1Cache_Controller.deallocfwdfrom_in::total     37588129                      
system.ruby.L1Cache_Controller.externalloadMrespfrom_in |     9484737     25.60%     25.60% |     9394363     25.35%     50.95% |     9139066     24.66%     75.61% |     9036708     24.39%    100.00%
system.ruby.L1Cache_Controller.externalloadMrespfrom_in::total     37054874                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |      279832     52.22%     52.22% |      107486     20.06%     72.27% |       71293     13.30%     85.58% |       77286     14.42%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total       535897                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    124681881                      
system.ruby.LD.hit_latency_hist_seqr     |   124681881    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    124681881                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    139186707                      
system.ruby.LD.latency_hist_seqr         |   139186707    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     139186707                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     14504826                      
system.ruby.LD.miss_latency_hist_seqr    |    14504826    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     14504826                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples        78544                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |       78544    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total        78544                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples        91790                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |       91790    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total        91790                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        13246                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       13246    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        13246                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples        91790                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |       91790    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total        91790                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples        91790                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |       91790    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total        91790                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples     11065209                      
system.ruby.RMW_Read.hit_latency_hist_seqr |    11065209    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total     11065209                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples     11102533                      
system.ruby.RMW_Read.latency_hist_seqr   |    11102533    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total     11102533                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples        37324                      
system.ruby.RMW_Read.miss_latency_hist_seqr |       37324    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total        37324                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     39342272                      
system.ruby.ST.hit_latency_hist_seqr     |    39342272    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     39342272                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples     39827599                      
system.ruby.ST.latency_hist_seqr         |    39827599    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      39827599                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples       485327                      
system.ruby.ST.miss_latency_hist_seqr    |      485327    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       485327                      
system.ruby.dir_cntrl0.fwdFrom.avg_buf_msgs     0.004911                       # Average number of messages in buffer
system.ruby.dir_cntrl0.fwdFrom.avg_stall_time   499.986046                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.005671                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time 13909.614664                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.007575                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time  2499.999956                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respFrom.avg_buf_msgs     0.000758                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respFrom.avg_stall_time   500.013709                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001516                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999946                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.fwdFrom.avg_buf_msgs     0.004864                       # Average number of messages in buffer
system.ruby.dir_cntrl1.fwdFrom.avg_stall_time   499.996904                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.005638                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time 14060.543302                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.007704                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time  2499.998073                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respFrom.avg_buf_msgs     0.000771                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respFrom.avg_stall_time   500.010594                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001542                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999570                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.fwdFrom.avg_buf_msgs     0.005143                       # Average number of messages in buffer
system.ruby.dir_cntrl2.fwdFrom.avg_stall_time   499.987546                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.005869                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time 14108.869118                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.007213                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time  2499.997455                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respFrom.avg_buf_msgs     0.000722                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respFrom.avg_stall_time   500.007625                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001444                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999446                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.fwdFrom.avg_buf_msgs     0.005084                       # Average number of messages in buffer
system.ruby.dir_cntrl3.fwdFrom.avg_stall_time   499.987625                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.005841                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time 14264.456865                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.007536                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time  2499.999648                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respFrom.avg_buf_msgs     0.000754                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respFrom.avg_stall_time   500.012359                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001509                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999885                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles        63984                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.fwdFrom.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.dma_cntrl0.fwdFrom.avg_stall_time 11846.493815                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.002271                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 570293.380059                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.006024                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time 479326.645031                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 11850.976984                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   422.534531                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   1176696485                      
system.ruby.hit_latency_hist_seqr        |  1176696485    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   1176696485                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles           474                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.fwdFrom.avg_buf_msgs     0.016705                       # Average number of messages in buffer
system.ruby.l1_cntrl0.fwdFrom.avg_stall_time 14460.149072                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.269521                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  3313.008610                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.006135                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.049001                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.005195                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14376.966853                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.004256                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   499.875727                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles           407                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.fwdFrom.avg_buf_msgs     0.005472                       # Average number of messages in buffer
system.ruby.l1_cntrl1.fwdFrom.avg_stall_time 14474.662153                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.188287                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2705.112736                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.005821                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.695198                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.005055                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14416.933951                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.004291                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   499.606743                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles           412                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.fwdFrom.avg_buf_msgs     0.005308                       # Average number of messages in buffer
system.ruby.l1_cntrl2.fwdFrom.avg_stall_time 14353.499122                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.178735                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2325.385745                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.005542                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.641055                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.004900                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14591.552719                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.004259                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   499.595559                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles           451                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.fwdFrom.avg_buf_msgs     0.005246                       # Average number of messages in buffer
system.ruby.l1_cntrl3.fwdFrom.avg_stall_time 14394.114068                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.185150                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2374.266350                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.005504                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.911635                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.004849                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14474.929947                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.004194                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   499.710275                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     1214287256                      
system.ruby.latency_hist_seqr            |  1214287256    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       1214287256                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     37590771                      
system.ruby.miss_latency_hist_seqr       |    37590771    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     37590771                      
system.ruby.network.average_flit_latency    16.790967                      
system.ruby.network.average_flit_network_latency    15.695422                      
system.ruby.network.average_flit_queueing_latency     1.095545                      
system.ruby.network.average_flit_vnet_latency |   16.041145                       |   16.082275                       |   15.058469                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_flit_vqueue_latency |    1.000046                       |    1.000000                       |    1.261653                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_hops             1.092828                      
system.ruby.network.average_packet_latency    26.818163                      
system.ruby.network.average_packet_network_latency    25.722618                      
system.ruby.network.average_packet_queueing_latency     1.095545                      
system.ruby.network.average_packet_vnet_latency |   26.073212                       |   26.103865                       |   25.086302                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.average_packet_vqueue_latency |    1.000046                       |    1.000000                       |    1.261653                       |         nan                       |         nan                       |         nan                       |         nan                       |         nan                      
system.ruby.network.avg_link_utilization     0.974430                      
system.ruby.network.avg_vc_load          |    0.252127     25.87%     25.87% |    0.027331      2.80%     28.68% |    0.025005      2.57%     31.25% |    0.025005      2.57%     33.81% |    0.213994     21.96%     55.77% |    0.035880      3.68%     59.45% |    0.025111      2.58%     62.03% |    0.025003      2.57%     64.60% |    0.243977     25.04%     89.64% |    0.042985      4.41%     94.05% |    0.029249      3.00%     97.05% |    0.028764      2.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.avg_vc_load::total       0.974430                      
system.ruby.network.ext_in_link_utilization    592168970                      
system.ruby.network.ext_out_link_utilization    592168970                      
system.ruby.network.flit_network_latency |  3015579202                       |  3023073952                       |  3255688800                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flit_queueing_latency |   187998930                       |   187975525                       |   272773345                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.flits_injected       |   187990275     31.75%     31.75% |   187975520     31.74%     63.49% |   216203175     36.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_injected::total    592168970                      
system.ruby.network.flits_received       |   187990275     31.75%     31.75% |   187975520     31.74%     63.49% |   216203175     36.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.flits_received::total    592168970                      
system.ruby.network.int_link_utilization    647138750                      
system.ruby.network.packet_network_latency |   980302057                       |   981377502                       |  1084747633                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packet_queueing_latency |    37599786                       |    37595105                       |    54554669                       |           0                       |           0                       |           0                       |           0                       |           0                      
system.ruby.network.packets_injected     |    37598055     31.75%     31.75% |    37595104     31.74%     63.49% |    43240635     36.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_injected::total    118433794                      
system.ruby.network.packets_received     |    37598055     31.75%     31.75% |    37595104     31.74%     63.49% |    43240635     36.51%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.network.packets_received::total    118433794                      
system.ruby.network.routers0.buffer_reads    315587935                      
system.ruby.network.routers0.buffer_writes    315587935                      
system.ruby.network.routers0.crossbar_activity    315587935                      
system.ruby.network.routers0.sw_input_arbiter_activity    318029392                      
system.ruby.network.routers0.sw_output_arbiter_activity    315587935                      
system.ruby.network.routers1.buffer_reads    311286480                      
system.ruby.network.routers1.buffer_writes    311286480                      
system.ruby.network.routers1.crossbar_activity    311286480                      
system.ruby.network.routers1.sw_input_arbiter_activity    313710536                      
system.ruby.network.routers1.sw_output_arbiter_activity    311286480                      
system.ruby.network.routers2.buffer_reads    307467170                      
system.ruby.network.routers2.buffer_writes    307467170                      
system.ruby.network.routers2.crossbar_activity    307467170                      
system.ruby.network.routers2.sw_input_arbiter_activity    309944378                      
system.ruby.network.routers2.sw_output_arbiter_activity    307467170                      
system.ruby.network.routers3.buffer_reads    304966135                      
system.ruby.network.routers3.buffer_writes    304966135                      
system.ruby.network.routers3.crossbar_activity    304966135                      
system.ruby.network.routers3.sw_input_arbiter_activity    307407903                      
system.ruby.network.routers3.sw_output_arbiter_activity    304966135                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   1214287256                      
system.ruby.outstanding_req_hist_seqr::mean     1.000461                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000320                      
system.ruby.outstanding_req_hist_seqr::stdev     0.021473                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  1213727078     99.95%     99.95% |      560178      0.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   1214287256                      
system.switch_cpus0.Branches                 22012900                       # Number of branches fetched
system.switch_cpus0.committedInsts          249228833                       # Number of instructions committed
system.switch_cpus0.committedOps            421275166                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses           48474675                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               277956                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           15352708                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses                14957                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.046132                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses          339532283                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                21112                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.953868                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              1878568899                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      1791906520.277516                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    138929992                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    118209578                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     19912542                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     178241874                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            178241874                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    337524151                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    164860365                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            1572506                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      86662378.722484                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses    276333069                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts           276333069                       # number of integer instructions
system.switch_cpus0.num_int_register_reads    534215808                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    220980804                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts           48046820                       # Number of load instructions
system.switch_cpus0.num_mem_refs             63374761                       # number of memory refs
system.switch_cpus0.num_store_insts          15327941                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      2586856      0.61%      0.61% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        218433034     51.82%     52.44% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         5246957      1.24%     53.68% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv            68250      0.02%     53.70% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       15400764      3.65%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt            752      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd             240      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     57.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        18828032      4.47%     61.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt             884      0.00%     61.82% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc       16324449      3.87%     65.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     65.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift           342      0.00%     65.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     65.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     65.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     65.69% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     35396056      8.40%     74.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.09% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp        13439      0.00%     74.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt     16863551      4.00%     78.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv       880305      0.21%     78.31% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.31% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     27789521      6.59%     84.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     84.90% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt       274808      0.07%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     84.96% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        32090740      7.61%     92.58% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       10742724      2.55%     95.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     15956080      3.79%     98.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite      4585217      1.09%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         421483001                       # Class of executed instruction
system.switch_cpus1.Branches                 15945863                       # Number of branches fetched
system.switch_cpus1.committedInsts          168117561                       # Number of instructions committed
system.switch_cpus1.committedOps            286937168                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses           33020488                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               249671                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses            8662713                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                 6850                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.217552                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses          227427516                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                15284                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.782448                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              1879536887                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      1470638989.260985                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    108301459                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes     85755156                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     14635241                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     121031658                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            121031658                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    223593996                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    111525537                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            1002096                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      408897897.739015                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses    186444166                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts           186444166                       # number of integer instructions
system.switch_cpus1.num_int_register_reads    363206860                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    153009112                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts           32635720                       # Number of load instructions
system.switch_cpus1.num_mem_refs             41282117                       # number of memory refs
system.switch_cpus1.num_store_insts           8646397                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2199405      0.77%      0.77% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        159478564     55.57%     56.34% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         5219158      1.82%     58.15% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv            62806      0.02%     58.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       14382490      5.01%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt           1120      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             460      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     63.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu         3726758      1.30%     64.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt            1064      0.00%     64.49% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc        6244329      2.18%     66.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift           125      0.00%     66.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     66.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     26979855      9.40%     76.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     76.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp         7464      0.00%     76.07% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt      6705708      2.34%     78.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv       883680      0.31%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     78.71% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     19540240      6.81%     85.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     85.52% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt       276608      0.10%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     85.62% # Class of executed instruction
system.switch_cpus1.op_class::MemRead        18752098      6.53%     92.15% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite        4957301      1.73%     93.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     13883622      4.84%     98.71% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite      3689096      1.29%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         286991951                       # Class of executed instruction
system.switch_cpus2.Branches                 15265236                       # Number of branches fetched
system.switch_cpus2.committedInsts          165648254                       # Number of instructions committed
system.switch_cpus2.committedOps            281587922                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses           32025094                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               238836                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses            7849092                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                 5188                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.245416                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses          224204164                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                12721                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.754584                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              1878991553                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      1417857525.781789                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    105611402                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes     84336018                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     14287739                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     121709522                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            121709522                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    225218609                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    112259514                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls             723990                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      461134027.218211                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses    180418851                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts           180418851                       # number of integer instructions
system.switch_cpus2.num_int_register_reads    350259706                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    148425618                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts           31675001                       # Number of load instructions
system.switch_cpus2.num_mem_refs             39512664                       # number of memory refs
system.switch_cpus2.num_store_insts           7837663                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2100286      0.75%      0.75% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        155333108     55.16%     55.91% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         5230397      1.86%     57.77% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv            48060      0.02%     57.78% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       14497686      5.15%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            592      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     62.93% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu         3734640      1.33%     64.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     64.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     64.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc        6293707      2.24%     66.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     66.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     27205714      9.66%     76.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     76.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp         7536      0.00%     76.16% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt      6749391      2.40%     78.55% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv       891144      0.32%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     78.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     19704790      7.00%     85.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     85.87% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt       278216      0.10%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     85.97% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        17817391      6.33%     92.30% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4242615      1.51%     93.80% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     13857610      4.92%     98.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite      3595048      1.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         281587931                       # Class of executed instruction
system.switch_cpus3.Branches                 16028902                       # Number of branches fetched
system.switch_cpus3.committedInsts          171604026                       # Number of instructions committed
system.switch_cpus3.committedOps            292359957                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses           33491040                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               242656                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses            8352128                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                 5238                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.236444                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses          232884886                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                12895                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.763556                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              1879192053                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      1434868446.212250                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    109141479                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes     86758134                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     14790215                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     126463636                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            126463636                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    232587458                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    116486592                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls             896462                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      444323606.787750                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses    187718665                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts           187718665                       # number of integer instructions
system.switch_cpus3.num_int_register_reads    364091689                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    153538585                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts           33121915                       # Number of load instructions
system.switch_cpus3.num_mem_refs             41460164                       # number of memory refs
system.switch_cpus3.num_store_insts           8338249                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2109065      0.72%      0.72% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        161346485     55.19%     55.91% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         5226371      1.79%     57.70% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv            48547      0.02%     57.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       15169804      5.19%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            672      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd              52      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.90% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu         3996691      1.37%     64.27% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     64.27% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt             104      0.00%     64.27% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc        6500825      2.22%     66.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             3      0.00%     66.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     66.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.49% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     27978485      9.57%     76.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     76.06% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp        11560      0.00%     76.07% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt      6999801      2.39%     78.46% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv       891734      0.31%     78.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     78.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     20342397      6.96%     85.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     85.72% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt       277208      0.09%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     85.82% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        18344756      6.27%     92.09% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite        4577142      1.57%     93.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     14777159      5.05%     98.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite      3761107      1.29%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         292359968                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          527                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          263                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 874098965.783270                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 296223607.479198                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          263    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value      1506500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    988809000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          263                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 709134553500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 229888028001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 97877431496000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          499                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          249                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 891412255.024096                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 272636274.257752                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          249    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value      1409500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    989884500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          249                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 717565914000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 221961651501                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 97876926512000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions          144                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           72                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 602132215.291667                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 425198866.705114                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           72    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      3031000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    986971000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           72                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 895378699000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  43353519501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 97877721859000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          540                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          269                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 757584018.620818                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 388478700.032591                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          269    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value       235500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    990353000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          269                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 735319536492                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 203790101009                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 97877344440000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 939768497001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 939768497001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 939768497001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 939768497001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      1687424                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           1687424                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2        26366                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total              26366                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      1795574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              1795574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      1795574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             1795574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples     26366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             294113                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                      26366                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                    26366                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             1817                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             1618                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             1765                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             1771                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             1495                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             1480                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             1673                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             1634                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             1758                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             1732                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            1544                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            1628                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            1600                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            1584                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            1751                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            1516                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                   229560251                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 131830000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat              723922751                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     8706.68                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               27456.68                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   18385                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                69.73                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6                26366                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  26230                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                     85                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                     14                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                     10                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                      9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples         7978                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   211.469541                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   131.438207                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   232.484102                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127         4350     54.52%     54.52% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         1349     16.91%     71.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383          584      7.32%     78.75% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511          446      5.59%     84.34% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639          398      4.99%     89.33% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          496      6.22%     95.55% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          240      3.01%     98.56% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           12      0.15%     98.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          103      1.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total         7978                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               1687424                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                1687424                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        1.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     1.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 939764399000                       # Total gap between requests
system.mem_ctrls2.avgGap                  35643040.24                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      1687424                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 1795574.128506038338                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2        26366                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2    723922751                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     27456.68                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   69.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      2684899                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      2684899                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      2684899                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      2684899                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2        26366                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total        26366                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2        26366                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total        26366                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   2075857134                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   2075857134                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   2075857134                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   2075857134                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      2711265                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      2711265                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      2711265                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      2711265                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.009725                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.009725                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.009725                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.009725                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 78732.349769                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 78732.349769                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 78732.349769                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 78732.349769                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2        26366                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total        26366                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2        26366                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total        26366                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   1539923886                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   1539923886                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   1539923886                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   1539923886                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.009725                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.009725                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.009725                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.009725                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 58405.669650                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 58405.669650                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 58405.669650                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 58405.669650                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      1329714                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      1329714                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2        26366                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total        26366                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   2075857134                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   2075857134                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      1356080                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      1356080                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.019443                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.019443                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 78732.349769                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 78732.349769                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2        26366                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total        26366                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   1539923886                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   1539923886                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.019443                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.019443                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 58405.669650                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 58405.669650                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1355185                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1355185                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1355185                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1355185                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse      7885.129168                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  97876686600500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2  7885.129168                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.030079                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.030079                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024        26366                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3         1697                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4        24238                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.100578                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses      43406606                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      2711265                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy            28681380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            15236925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy           93626820                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    74183974800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     20455441230                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    343644402720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      438421363875                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       466.520601                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 893208508750                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  31380700000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  15179288251                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy            28302960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            15039585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy           94626420                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    74183974800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     20463069540                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    343638672960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      438423686265                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       466.523072                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 893193504000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  31380700000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  15194293001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      1691456                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           1691456                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3        26429                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total              26429                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      1799865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              1799865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      1799865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             1799865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples     26429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             294242                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                      26429                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                    26429                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             1824                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             1633                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             1748                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             1765                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             1508                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             1478                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             1667                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             1619                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             1778                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             1730                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            1553                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            1637                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            1633                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            1599                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            1755                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            1502                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                   229988000                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 132145000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat              725531750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     8702.11                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               27452.11                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   18463                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                69.86                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6                26429                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  26292                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                     83                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                     14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                     12                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                     10                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                      8                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples         7962                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   212.376790                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   132.081413                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   232.544222                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127         4331     54.40%     54.40% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         1330     16.70%     71.10% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383          612      7.69%     78.79% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511          431      5.41%     84.20% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639          410      5.15%     89.35% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767          490      6.15%     95.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          245      3.08%     98.58% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023            8      0.10%     98.68% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          105      1.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total         7962                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               1691456                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                1691456                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        1.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     1.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 939764490000                       # Total gap between requests
system.mem_ctrls3.avgGap                  35558079.76                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      1691456                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 1799864.546851478750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3        26429                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3    725531750                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     27452.11                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   69.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      2806414                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      2806414                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      2806414                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      2806414                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3        26429                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total        26429                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3        26429                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total        26429                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   2080568071                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   2080568071                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   2080568071                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   2080568071                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      2832843                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      2832843                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      2832843                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      2832843                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.009329                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.009329                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.009329                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.009329                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 78722.920693                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 78722.920693                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 78722.920693                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 78722.920693                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3        26429                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total        26429                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3        26429                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total        26429                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   1543349821                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   1543349821                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   1543349821                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   1543349821                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.009329                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.009329                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.009329                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.009329                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 58396.073291                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 58396.073291                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 58396.073291                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 58396.073291                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      1390465                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      1390465                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3        26429                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total        26429                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   2080568071                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   2080568071                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      1416894                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      1416894                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.018653                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.018653                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 78722.920693                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 78722.920693                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3        26429                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total        26429                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   1543349821                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   1543349821                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.018653                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.018653                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 58396.073291                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 58396.073291                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1415949                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1415949                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1415949                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1415949                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse      7948.787397                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  97876685776500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3  7948.787397                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.030322                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.030322                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024        26429                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2          376                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3         1708                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4        24311                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.100819                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses      45351917                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      2832843                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy            28645680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            15217950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy           94155180                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    74183974800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     20421969690                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    343673238720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      438417202020                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       466.516172                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 893282432500                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  31380700000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  15105364501                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy            28231560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            14997840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy           94547880                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    74183974800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     20474597790                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    343629281280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      438425631150                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       466.525142                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 893168036500                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  31380700000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  15219760501                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      1694784                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1694784                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0        26481                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              26481                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      1803406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              1803406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      1803406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             1803406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples     26481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000579500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             294349                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                      26481                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                    26481                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             1814                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             1661                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1771                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             1793                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             1503                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1487                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             1692                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1649                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             1769                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1735                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            1540                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            1640                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1587                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            1583                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            1758                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1499                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                   229083750                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 132405000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat              725602500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     8650.87                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               27400.87                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   18462                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                69.72                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                26481                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  26338                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                     92                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     11                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         8017                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   211.374828                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   131.737013                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   231.633017                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127         4351     54.27%     54.27% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1385     17.28%     71.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383          562      7.01%     78.56% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          480      5.99%     84.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          392      4.89%     89.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          492      6.14%     95.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          243      3.03%     98.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           10      0.12%     98.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          102      1.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         8017                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               1694784                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                1694784                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        1.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     1.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 939767661000                       # Total gap between requests
system.mem_ctrls0.avgGap                  35488375.10                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      1694784                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 1803405.844533429481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0        26481                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0    725602500                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     27400.87                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   69.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      2820890                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      2820890                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      2820890                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      2820890                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0        26481                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total        26481                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0        26481                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total        26481                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   2083490019                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   2083490019                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   2083490019                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   2083490019                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      2847371                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      2847371                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      2847371                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      2847371                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.009300                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.009300                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.009300                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.009300                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 78678.675994                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 78678.675994                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 78678.675994                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 78678.675994                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0        26481                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total        26481                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0        26481                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total        26481                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   1545171519                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   1545171519                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   1545171519                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   1545171519                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.009300                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.009300                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.009300                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.009300                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 58350.195197                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 58350.195197                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 58350.195197                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 58350.195197                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      1397657                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      1397657                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0        26481                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total        26481                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   2083490019                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   2083490019                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      1424138                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      1424138                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.018594                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.018594                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 78678.675994                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 78678.675994                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0        26481                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total        26481                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   1545171519                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   1545171519                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.018594                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.018594                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 58350.195197                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 58350.195197                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1423233                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1423233                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1423233                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1423233                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse      7952.772238                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  97876685660500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0  7952.772238                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.030337                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.030337                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024        26481                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3         1692                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4        24375                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.101017                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses      45584417                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      2847371                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy            28245840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            15009225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy           93612540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    74183974800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     20297395620                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    343778460000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      438396698025                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       466.494354                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 893556511750                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  31380700000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  14831285251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy            29009820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            15415290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy           95461800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    74183974800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     20526349230                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    343585745760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      438435956700                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       466.536129                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 893054093500                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  31380700000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  15333703501                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      1689408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1689408                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1        26397                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              26397                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      1797685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              1797685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      1797685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             1797685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples     26397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000597500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             294181                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                      26397                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                    26397                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             1818                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             1623                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             1768                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             1777                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             1504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             1467                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             1657                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             1626                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             1752                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             1742                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            1540                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            1629                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            1630                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            1604                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            1754                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            1506                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                   225705750                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 131985000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat              720649500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     8550.43                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               27300.43                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   18473                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                69.98                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                26397                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  26260                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                     84                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      9                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         7921                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   213.249842                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   132.665243                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   232.928843                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         4275     53.97%     53.97% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         1366     17.25%     71.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          561      7.08%     78.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          461      5.82%     84.12% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639          407      5.14%     89.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767          495      6.25%     95.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          245      3.09%     98.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            9      0.11%     98.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          102      1.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         7921                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               1689408                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                1689408                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        1.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     1.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 939767630000                       # Total gap between requests
system.mem_ctrls1.avgGap                  35601304.31                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      1689408                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 1797685.286739509087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1        26397                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1    720649500                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     27300.43                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   69.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      2869520                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      2869520                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      2869520                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      2869520                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1        26397                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total        26397                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1        26397                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total        26397                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   2074063103                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   2074063103                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   2074063103                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   2074063103                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      2895917                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      2895917                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      2895917                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      2895917                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.009115                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.009115                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.009115                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.009115                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 78571.924954                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 78571.924954                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 78571.924954                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 78571.924954                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1        26397                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total        26397                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1        26397                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total        26397                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   1537508604                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   1537508604                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   1537508604                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   1537508604                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.009115                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.009115                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.009115                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.009115                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 58245.581089                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 58245.581089                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 58245.581089                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 58245.581089                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      1422022                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      1422022                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1        26397                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total        26397                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   2074063103                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   2074063103                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      1448419                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      1448419                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.018225                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.018225                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 78571.924954                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 78571.924954                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1        26397                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total        26397                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   1537508604                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   1537508604                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.018225                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.018225                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 58245.581089                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 58245.581089                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1447498                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1447498                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1447498                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1447498                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse      7949.726733                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  97876686368500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1  7949.726733                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.030326                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.030326                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024        26397                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2          371                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3         1686                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4        24309                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.100697                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses      46361069                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      2895917                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy            28402920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            15088920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy           93940980                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    74183974800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     20292785460                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    343781702400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      438395895480                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       466.493500                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 893565774500                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  31380700000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  14822022501                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy            28174440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            14971275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy           94533600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    74183974800.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     20364115830                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    343722091680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      438407861625                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       466.506233                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 893410644250                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  31380700000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  14977152751                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  901                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 901                       # Transaction distribution
system.iobus.trans_dist::WriteReq                5481                       # Transaction distribution
system.iobus.trans_dist::WriteResp               5481                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio         1666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         2284                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           62                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         4062                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          600                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         2234                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3800                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           26                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         2180                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2264                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         2188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         2308                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   12764                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          660                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          660                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          980                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         4568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          124                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         5772                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          300                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         4468                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           24                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         5323                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           52                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         4360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           56                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4525                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         4376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         4568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    20848                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy              2178000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 98816454077501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             2997746                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             3243070                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              590000                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             3555646                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1749500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             3027500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1716500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              269450                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             2865500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             3045233                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
em.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          898                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         1660                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         2630                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         1866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         2048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         1628                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         1694                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    8210                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         3132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           28                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         3218                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio            6                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          449                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           36                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         3320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         3895                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         3732                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         4048                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         3256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         3388                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    15001                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy                45000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 98590110852501                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             2637767                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             2240499                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              584500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             2552491                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             2100500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             1582500                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              164499                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             1217500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             2315480                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
