; generated by Norcroft RISC OS ARM C vsn 5.06 (Acorn Computers Ltd) [May 25 1995]

        AREA |C$$code|, CODE, READONLY
|x$codeseg|

        EXPORT  test
test
        LDR      a1,[pc, #L000048-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        LDRB     a2,[a1,#0]

        TEQ      a2,#0
        MOVNE    a1,#0
        MOVNES   pc,lr
        MOV      a2,#&63
        STRB     a2,[a1,#0]
        MOV      a2,#5

        LDR      a1,[pc, #L00004c-.-8]
        LDR      ip,[sl,#-0]
        ADD      a1,ip,a1
        STR      a2,[a1,#0]

        MOV      a2,#6
        STR      a2,[a1,#4]!
        MOV      a1,#1
        MOVS     pc,lr
L000048
        DCD     |x$bssseg|
L00004c
        DCD     |x$dataseg|

        AREA |C$$data|,DATA

|x$dataseg|
        DCD     &00000000
        DCD     &00000001

        AREA |C$$zidata|,NOINIT
|x$bssseg|
        % 256

        END
