OpenROAD v2.0-19149-g9ef9c213c 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/seaky/chip_design/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/tmp/placement/12-resizer.odb'…
Reading design constraints file at '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/src/CPU_constraints.sdc'…
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           17886.0 u
legalized HPWL          18257.8 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 370 instances
[INFO DPL-0021] HPWL before           18257.8 u
[INFO DPL-0022] HPWL after            17886.0 u
[INFO DPL-0023] HPWL delta               -2.0 %
Setting global connections for newly added cells…
Writing OpenROAD database to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/placement/CPU.odb'…
Writing netlist to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/placement/CPU.nl.v'…
Writing powered netlist to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/placement/CPU.pnl.v'…
Writing layout to '/home/seaky/chip_design/OpenLane/designs/CPU_16bit/runs/CPU/results/placement/CPU.def'…
