--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml mt9v034_top.twx mt9v034_top.ncd -o mt9v034_top.twr
mt9v034_top.pcf -ucf mt9v034_top.ucf

Design file:              mt9v034_top.ncd
Physical constraint file: mt9v034_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK_24MHz/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clk0" derived from  NET 
"CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 nS  
HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 102669 paths analyzed, 2854 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.849ns.
--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAMB16_X1Y2.ADDRA9), 135 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.459 - 0.495)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.CMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B2      net (fanout=1)        1.445   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<7>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X23Y36.A4      net (fanout=21)       0.963   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X23Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y2.ADDRA9   net (fanout=16)       4.140   mcs_0/U0/ilmb_M_ABus<21>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.678ns (2.127ns logic, 6.551ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.456ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.459 - 0.495)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.BMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B1      net (fanout=1)        1.223   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<6>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X23Y36.A4      net (fanout=21)       0.963   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X23Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y2.ADDRA9   net (fanout=16)       4.140   mcs_0/U0/ilmb_M_ABus<21>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.456ns (2.127ns logic, 6.329ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.459 - 0.495)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.DMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B4      net (fanout=1)        1.139   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<8>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X23Y36.A4      net (fanout=21)       0.963   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X23Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[21].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y2.ADDRA9   net (fanout=16)       4.140   mcs_0/U0/ilmb_M_ABus<21>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.372ns (2.127ns logic, 6.245ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAMB16_X1Y2.ADDRA13), 163 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.441ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.459 - 0.495)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.CMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B2      net (fanout=1)        1.445   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<7>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X22Y37.D1      net (fanout=21)       1.204   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X22Y37.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y2.ADDRA13  net (fanout=16)       3.665   mcs_0/U0/ilmb_M_ABus<17>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.388ns (2.071ns logic, 6.317ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.166ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.459 - 0.495)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.BMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B1      net (fanout=1)        1.223   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<6>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X22Y37.D1      net (fanout=21)       1.204   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X22Y37.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y2.ADDRA13  net (fanout=16)       3.665   mcs_0/U0/ilmb_M_ABus<17>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.166ns (2.071ns logic, 6.095ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.082ns (Levels of Logic = 3)
  Clock Path Skew:      -0.036ns (0.459 - 0.495)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.DMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B4      net (fanout=1)        1.139   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<8>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X22Y37.D1      net (fanout=21)       1.204   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X22Y37.D       Tilo                  0.203   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[17].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y2.ADDRA13  net (fanout=16)       3.665   mcs_0/U0/ilmb_M_ABus<17>
    RAMB16_X1Y2.CLKA     Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.082ns (2.071ns logic, 6.011ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAMB16_X1Y30.ADDRA6), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.522ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.318ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.378 - 0.403)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.CMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[7].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B2      net (fanout=1)        1.445   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<7>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X21Y36.A4      net (fanout=21)       1.047   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X21Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       3.696   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.318ns (2.127ns logic, 6.191ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.378 - 0.403)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.BMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[6].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B1      net (fanout=1)        1.223   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<6>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X21Y36.A4      net (fanout=21)       1.047   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X21Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       3.696   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.096ns (2.127ns logic, 5.969ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF (FF)
  Destination:          mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.378 - 0.403)
  Source Clock:         clk_100MHz rising at 0.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF to mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.DMUX    Tshcko                0.461   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/op1_i<8>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[8].Operand_Select_Bit_I/Op1_Reg_DFF
    SLICE_X26Y32.B4      net (fanout=1)        1.139   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/reg1<8>
    SLICE_X26Y32.COUT    Topcyb                0.380   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Zero_Detect_I/Using_FPGA.nibble_Zero<4>1
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY
    SLICE_X26Y33.CIN     net (fanout=1)        0.003   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY/O
    SLICE_X26Y33.BQ      Tito_logic            0.677   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2/O
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.iFetch_MuxCY_2
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O_rt
    SLICE_X21Y36.A4      net (fanout=21)       1.047   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/O
    SLICE_X21Y36.A       Tilo                  0.259   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[18].PC_Bit_I/pc_I
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/PC_Module_I/Using_FPGA.Not_All_Bits.PC_GEN[24].PC_Bit_I/NewPC_Mux
    RAMB16_X1Y30.ADDRA6  net (fanout=16)       3.696   mcs_0/U0/ilmb_M_ABus<24>
    RAMB16_X1Y30.CLKA    Trcck_ADDRA           0.350   mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
                                                       mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[13].RAMB16_S2_1
    -------------------------------------------------  ---------------------------
    Total                                      8.012ns (2.127ns logic, 5.885ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clk0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (SLICE_X22Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i (FF)
  Destination:          mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.256ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y17.CQ      Tcko                  0.234   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    SLICE_X22Y19.CE      net (fanout=1)        0.130   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART.UART_FIT_I/Implement_FIT.Using_SRL16s.SRL16s[2].Divide_I/Clk_En_Out_i
    SLICE_X22Y19.CLK     Tckce       (-Th)     0.108   mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/tx_Data_Enable
                                                       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_TX.UART_TX_I1/FDRE_I
    -------------------------------------------------  ---------------------------
    Total                                      0.256ns (0.126ns logic, 0.130ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (SLICE_X34Y30.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.BQ      Tcko                  0.234   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1
    SLICE_X34Y30.D2      net (fanout=36)       0.393   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<1>
    SLICE_X34Y30.CLK     Tah         (-Th)     0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<15>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (-0.061ns logic, 0.393ns route)
                                                       (-18.4% logic, 118.4% route)

--------------------------------------------------------------------------------

Paths for end point mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (SLICE_X34Y30.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.330ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 (FF)
  Destination:          mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.332ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_100MHz rising at 10.000ns
  Destination Clock:    clk_100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1 to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y31.BQ      Tcko                  0.234   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<2>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I_1
    SLICE_X34Y30.D2      net (fanout=36)       0.393   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/write_Addr_I<1>
    SLICE_X34Y30.CLK     Tah         (-Th)     0.295   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.raw_Data_Write<15>
                                                       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.332ns (-0.061ns logic, 0.393ns route)
                                                       (-18.4% logic, 118.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clk0" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKOUT)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLK0
  Logical resource: CLK_24MHz/dcm_sp_inst/CLK0
  Location pin: DCM_X0Y1.CLK0
  Clock network: CLK_24MHz/clk0
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X1Y2.CLKA
  Clock network: clk_100MHz
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs_0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X1Y2.CLKB
  Clock network: clk_100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "CLK_24MHz/clkfx" derived from  NET 
"CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;  multiplied by 4.17 to 41.667 nS 
and duty cycle corrected to HIGH 20.833 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1316 paths analyzed, 228 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.600ns.
--------------------------------------------------------------------------------

Paths for end point clks/seg_count_9 (SLICE_X26Y26.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_0 (FF)
  Destination:          clks/seg_count_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.036ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_0 to clks/seg_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_0
    SLICE_X27Y26.D2      net (fanout=11)       0.849   clks/fifo_count<0>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.442   clks/seg_count<11>
                                                       clks/seg_count_9
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (1.610ns logic, 2.426ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_11 (FF)
  Destination:          clks/seg_count_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.881ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_11 to clks/seg_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DQ      Tcko                  0.447   clks/seg_count<11>
                                                       clks/seg_count_11
    SLICE_X27Y26.D1      net (fanout=4)        0.638   clks/seg_count<11>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.442   clks/seg_count<11>
                                                       clks/seg_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.881ns (1.666ns logic, 2.215ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_12 (FF)
  Destination:          clks/seg_count_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.735ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_12 to clks/seg_count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   clks/seg_count<15>
                                                       clks/seg_count_12
    SLICE_X27Y26.D3      net (fanout=4)        0.492   clks/seg_count<12>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.442   clks/seg_count<11>
                                                       clks/seg_count_9
    -------------------------------------------------  ---------------------------
    Total                                      3.735ns (1.666ns logic, 2.069ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point clks/seg_count_11 (SLICE_X26Y26.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_0 (FF)
  Destination:          clks/seg_count_11 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_0 to clks/seg_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_0
    SLICE_X27Y26.D2      net (fanout=11)       0.849   clks/fifo_count<0>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.439   clks/seg_count<11>
                                                       clks/seg_count_11
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.607ns logic, 2.426ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_11 (FF)
  Destination:          clks/seg_count_11 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.878ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_11 to clks/seg_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DQ      Tcko                  0.447   clks/seg_count<11>
                                                       clks/seg_count_11
    SLICE_X27Y26.D1      net (fanout=4)        0.638   clks/seg_count<11>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.439   clks/seg_count<11>
                                                       clks/seg_count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (1.663ns logic, 2.215ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_12 (FF)
  Destination:          clks/seg_count_11 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.732ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_12 to clks/seg_count_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   clks/seg_count<15>
                                                       clks/seg_count_12
    SLICE_X27Y26.D3      net (fanout=4)        0.492   clks/seg_count<12>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.439   clks/seg_count<11>
                                                       clks/seg_count_11
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (1.663ns logic, 2.069ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point clks/seg_count_10 (SLICE_X26Y26.SR), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     37.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/fifo_count_0 (FF)
  Destination:          clks/seg_count_10 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/fifo_count_0 to clks/seg_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.AQ      Tcko                  0.391   clks/fifo_count<4>
                                                       clks/fifo_count_0
    SLICE_X27Y26.D2      net (fanout=11)       0.849   clks/fifo_count<0>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.431   clks/seg_count<11>
                                                       clks/seg_count_10
    -------------------------------------------------  ---------------------------
    Total                                      4.025ns (1.599ns logic, 2.426ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_11 (FF)
  Destination:          clks/seg_count_10 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.870ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_11 to clks/seg_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y26.DQ      Tcko                  0.447   clks/seg_count<11>
                                                       clks/seg_count_11
    SLICE_X27Y26.D1      net (fanout=4)        0.638   clks/seg_count<11>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.431   clks/seg_count<11>
                                                       clks/seg_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.870ns (1.655ns logic, 2.215ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/seg_count_12 (FF)
  Destination:          clks/seg_count_10 (FF)
  Requirement:          41.666ns
  Data Path Delay:      3.724ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 41.666ns
  Clock Uncertainty:    0.552ns

  Clock Uncertainty:          0.552ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.033ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/seg_count_12 to clks/seg_count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y27.AQ      Tcko                  0.447   clks/seg_count<15>
                                                       clks/seg_count_12
    SLICE_X27Y26.D3      net (fanout=4)        0.492   clks/seg_count<12>
    SLICE_X27Y26.D       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val1
    SLICE_X27Y26.B2      net (fanout=1)        0.438   clks/Mcount_seg_count_val1
    SLICE_X27Y26.B       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val3
    SLICE_X27Y26.A5      net (fanout=1)        0.187   clks/Mcount_seg_count_val3
    SLICE_X27Y26.A       Tilo                  0.259   clks/Mcount_seg_count_val1
                                                       clks/Mcount_seg_count_val4
    SLICE_X26Y26.SR      net (fanout=4)        0.952   clks/Mcount_seg_count_val
    SLICE_X26Y26.CLK     Tsrck                 0.431   clks/seg_count<11>
                                                       clks/seg_count_10
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (1.655ns logic, 2.069ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "CLK_24MHz/clkfx" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

--------------------------------------------------------------------------------

Paths for end point clks/fifo_count_2 (SLICE_X27Y27.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_4 (FF)
  Destination:          clks/fifo_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_4 to clks/fifo_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.DQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_4
    SLICE_X24Y27.B6      net (fanout=2)        0.129   clks/fifo_count<4>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.132   clks/fifo_count<4>
                                                       clks/fifo_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.208ns logic, 0.248ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_3 (FF)
  Destination:          clks/fifo_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_3 to clks/fifo_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_3
    SLICE_X24Y27.B5      net (fanout=3)        0.189   clks/fifo_count<3>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.132   clks/fifo_count<4>
                                                       clks/fifo_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.208ns logic, 0.308ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_1 (FF)
  Destination:          clks/fifo_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_1 to clks/fifo_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_1
    SLICE_X24Y27.B4      net (fanout=10)       0.256   clks/fifo_count<1>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.132   clks/fifo_count<4>
                                                       clks/fifo_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.208ns logic, 0.375ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point clks/fifo_count_0 (SLICE_X27Y27.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.457ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_4 (FF)
  Destination:          clks/fifo_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_4 to clks/fifo_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.DQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_4
    SLICE_X24Y27.B6      net (fanout=2)        0.129   clks/fifo_count<4>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.131   clks/fifo_count<4>
                                                       clks/fifo_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.209ns logic, 0.248ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_3 (FF)
  Destination:          clks/fifo_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_3 to clks/fifo_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_3
    SLICE_X24Y27.B5      net (fanout=3)        0.189   clks/fifo_count<3>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.131   clks/fifo_count<4>
                                                       clks/fifo_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.209ns logic, 0.308ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.584ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_1 (FF)
  Destination:          clks/fifo_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.584ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_1 to clks/fifo_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_1
    SLICE_X24Y27.B4      net (fanout=10)       0.256   clks/fifo_count<1>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.131   clks/fifo_count<4>
                                                       clks/fifo_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.584ns (0.209ns logic, 0.375ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point clks/fifo_count_1 (SLICE_X27Y27.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_4 (FF)
  Destination:          clks/fifo_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_4 to clks/fifo_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.DQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_4
    SLICE_X24Y27.B6      net (fanout=2)        0.129   clks/fifo_count<4>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.128   clks/fifo_count<4>
                                                       clks/fifo_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.212ns logic, 0.248ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_3 (FF)
  Destination:          clks/fifo_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.520ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_3 to clks/fifo_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.CQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_3
    SLICE_X24Y27.B5      net (fanout=3)        0.189   clks/fifo_count<3>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.128   clks/fifo_count<4>
                                                       clks/fifo_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.520ns (0.212ns logic, 0.308ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.587ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/fifo_count_1 (FF)
  Destination:          clks/fifo_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_24MHz rising at 0.000ns
  Destination Clock:    clk_24MHz rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/fifo_count_1 to clks/fifo_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y27.BQ      Tcko                  0.198   clks/fifo_count<4>
                                                       clks/fifo_count_1
    SLICE_X24Y27.B4      net (fanout=10)       0.256   clks/fifo_count<1>
    SLICE_X24Y27.B       Tilo                  0.142   mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/quadlet_Read_i
                                                       clks/Mcount_fifo_count_val11
    SLICE_X27Y27.SR      net (fanout=1)        0.119   clks/Mcount_fifo_count_val
    SLICE_X27Y27.CLK     Tcksr       (-Th)     0.128   clks/fifo_count<4>
                                                       clks/fifo_count_1
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.212ns logic, 0.375ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "CLK_24MHz/clkfx" derived from
 NET "CLK_24MHz/clkin1" PERIOD = 10 ns HIGH 50%;
 multiplied by 4.17 to 41.667 nS and duty cycle corrected to HIGH 20.833 nS 

--------------------------------------------------------------------------------
Slack: 38.996ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: CLK_24MHz/dcm_sp_inst/CLKFX
  Logical resource: CLK_24MHz/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: CLK_24MHz/clkfx
--------------------------------------------------------------------------------
Slack: 39.936ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLK_24MHz/clkout2_buf/I0
  Logical resource: CLK_24MHz/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: CLK_24MHz/clkfx
--------------------------------------------------------------------------------
Slack: 40.027ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: cam_sysclk_OBUF/CLK0
  Logical resource: clkfwd0/CK0
  Location pin: OLOGIC_X0Y24.CLK0
  Clock network: clk_24MHz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLK_24MHz/clkin1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLK_24MHz/clkin1               |     10.000ns|      5.340ns|      8.849ns|            0|            0|            0|       103985|
| CLK_24MHz/clk0                |     10.000ns|      8.849ns|          N/A|            0|            0|       102669|            0|
| CLK_24MHz/clkfx               |     41.667ns|      4.600ns|          N/A|            0|            0|         1316|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysclk         |    8.849|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 103985 paths, 0 nets, and 4468 connections

Design statistics:
   Minimum period:   8.849ns{1}   (Maximum frequency: 113.007MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 04 14:55:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 259 MB



