PPA Report for sliding_window_parity.v (Module: sliding_window_parity)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 5
FF Count: 9
IO Count: 9
Cell Count: 40

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 800.00 MHz
Reg-to-Reg Critical Path Delay: 1.113 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
