
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.243514                       # Number of seconds simulated
sim_ticks                                243513859500                       # Number of ticks simulated
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 130615                       # Simulator instruction rate (inst/s)
host_tick_rate                               96304560                       # Simulator tick rate (ticks/s)
host_mem_usage                                 311808                       # Number of bytes of host memory used
host_seconds                                  2528.58                       # Real time elapsed on the host
sim_insts                                   330270061                       # Number of instructions simulated
system.iocache.replacements                     15789                       # number of replacements
system.iocache.tagsinuse                           16                       # Cycle average of tags in use
system.iocache.total_refs                           0                       # Total number of references to valid blocks.
system.iocache.sampled_refs                     15805                       # Sample count of references to valid blocks.
system.iocache.avg_refs                             0                       # Average number of references to valid blocks.
system.iocache.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::1                       16                       # Average occupied blocks per context
system.iocache.occ_percent::1                       1                       # Average percentage of cache occupancy
system.iocache.demand_hits::0                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::1                       0                       # number of demand (read+write) hits
system.iocache.demand_hits::total                   0                       # number of demand (read+write) hits
system.iocache.overall_hits::0                      0                       # number of overall hits
system.iocache.overall_hits::1                      0                       # number of overall hits
system.iocache.overall_hits::total                  0                       # number of overall hits
system.iocache.ReadReq_misses::1                   45                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               45                       # number of ReadReq misses
system.iocache.WriteReq_misses::1               15744                       # number of WriteReq misses
system.iocache.WriteReq_misses::total           15744                       # number of WriteReq misses
system.iocache.demand_misses::0                     0                       # number of demand (read+write) misses
system.iocache.demand_misses::1                 15789                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15789                       # number of demand (read+write) misses
system.iocache.overall_misses::0                    0                       # number of overall misses
system.iocache.overall_misses::1                15789                       # number of overall misses
system.iocache.overall_misses::total            15789                       # number of overall misses
system.iocache.ReadReq_miss_latency           1125000                       # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency       1665883032                       # number of WriteReq miss cycles
system.iocache.demand_miss_latency         1667008032                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency        1667008032                       # number of overall miss cycles
system.iocache.ReadReq_accesses::1                 45                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             45                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::1             15744                       # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total         15744                       # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::0                   0                       # number of demand (read+write) accesses
system.iocache.demand_accesses::1               15789                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15789                       # number of demand (read+write) accesses
system.iocache.overall_accesses::0                  0                       # number of overall (read+write) accesses
system.iocache.overall_accesses::1              15789                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15789                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::1                 1                       # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::1                1                       # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::0           no_value                       # miss rate for demand accesses
system.iocache.demand_miss_rate::1                  1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total       no_value                       # miss rate for demand accesses
system.iocache.overall_miss_rate::0          no_value                       # miss rate for overall accesses
system.iocache.overall_miss_rate::1                 1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total      no_value                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::0          inf                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::1        25000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::0          inf                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::1 105810.660061                       # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.demand_avg_miss_latency::1 105580.342770                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::0          inf                       # average overall miss latency
system.iocache.overall_avg_miss_latency::1 105580.342770                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs      32750640                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                10980                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs  2982.754098                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks                       15744                       # number of writebacks
system.iocache.demand_mshr_hits                     0                       # number of demand (read+write) MSHR hits
system.iocache.overall_mshr_hits                    0                       # number of overall MSHR hits
system.iocache.ReadReq_mshr_misses                 45                       # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses             15744                       # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses               15789                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses              15789                       # number of overall MSHR misses
system.iocache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.iocache.ReadReq_mshr_miss_latency       585000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency   1476921672                       # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency    1477506672                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency   1477506672                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_mshr_miss_rate::0          inf                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::1            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::0          inf                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::1            1                       # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::0           inf                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::1             1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::0          inf                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::1            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency        13000                       # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency 93808.541159                       # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency 93578.229907                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency 93578.229907                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.iocache.mshr_cap_events                      0                       # number of times MSHR cap was activated
system.iocache.soft_prefetch_mshr_full              0                       # number of mshr full events for SW prefetching instrutions
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 120                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1007616                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        126                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.num_insts                               0                       # Number of instructions executed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    843728                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  331880     41.49%     41.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                  83671     10.46%     51.95% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    249      0.03%     51.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     11      0.00%     51.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 384123     48.02%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              799934                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   331880     44.39%     44.39% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                   83671     11.19%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     249      0.03%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      11      0.00%     55.61% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  331900     44.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               747711                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            105682104000     43.46%     43.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21            25065685000     10.31%     53.77% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               60294000      0.02%     53.79% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                5526500      0.00%     53.80% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           112354646500     46.20%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        243168256000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.864046                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      0.03%      0.03% # number of syscalls executed
system.cpu0.kern.syscall::2                         1      0.03%      0.06% # number of syscalls executed
system.cpu0.kern.syscall::3                         2      0.06%      0.11% # number of syscalls executed
system.cpu0.kern.syscall::4                      3595     99.83%     99.94% # number of syscalls executed
system.cpu0.kern.syscall::19                        1      0.03%     99.97% # number of syscalls executed
system.cpu0.kern.syscall::73                        1      0.03%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                  3601                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   15      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpipl               628512     82.75%     82.75% # number of callpals executed
system.cpu0.kern.callpal::rdps                   7503      0.99%     83.74% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.00%     83.74% # number of callpals executed
system.cpu0.kern.callpal::rti                   87520     11.52%     95.26% # number of callpals executed
system.cpu0.kern.callpal::callsys                3609      0.48%     95.74% # number of callpals executed
system.cpu0.kern.callpal::rdunique              32363      4.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                759526                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            87535                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               3635                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               3635                      
system.cpu0.kern.mode_good::user                 3635                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.041526                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle      no_value                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      224101644500     92.20%     92.20% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         18968594000      7.80%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      15                       # number of times the context was actually changed
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi         no_value                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle      no_value                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk        no_value                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc      no_value                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk        no_value                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle      no_value                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc      no_value                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn       no_value                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal       no_value                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.new0.dtb.fetch_hits                          0                       # ITB hits
system.new0.dtb.fetch_misses                        0                       # ITB misses
system.new0.dtb.fetch_acv                           0                       # ITB acv
system.new0.dtb.fetch_accesses                      0                       # ITB accesses
system.new0.dtb.read_hits                    32991144                       # DTB read hits
system.new0.dtb.read_misses                       621                       # DTB read misses
system.new0.dtb.read_acv                            1                       # DTB read access violations
system.new0.dtb.read_accesses                 4441894                       # DTB read accesses
system.new0.dtb.write_hits                   18062882                       # DTB write hits
system.new0.dtb.write_misses                     2393                       # DTB write misses
system.new0.dtb.write_acv                          14                       # DTB write access violations
system.new0.dtb.write_accesses                2310762                       # DTB write accesses
system.new0.dtb.data_hits                    51054026                       # DTB hits
system.new0.dtb.data_misses                      3014                       # DTB misses
system.new0.dtb.data_acv                           15                       # DTB access violations
system.new0.dtb.data_accesses                 6752656                       # DTB accesses
system.new0.itb.fetch_hits                    8041991                       # ITB hits
system.new0.itb.fetch_misses                      293                       # ITB misses
system.new0.itb.fetch_acv                       28827                       # ITB acv
system.new0.itb.fetch_accesses                8042284                       # ITB accesses
system.new0.itb.read_hits                           0                       # DTB read hits
system.new0.itb.read_misses                         0                       # DTB read misses
system.new0.itb.read_acv                            0                       # DTB read access violations
system.new0.itb.read_accesses                       0                       # DTB read accesses
system.new0.itb.write_hits                          0                       # DTB write hits
system.new0.itb.write_misses                        0                       # DTB write misses
system.new0.itb.write_acv                           0                       # DTB write access violations
system.new0.itb.write_accesses                      0                       # DTB write accesses
system.new0.itb.data_hits                           0                       # DTB hits
system.new0.itb.data_misses                         0                       # DTB misses
system.new0.itb.data_acv                            0                       # DTB access violations
system.new0.itb.data_accesses                       0                       # DTB accesses
system.new0.numCycles                       420976908                       # number of cpu cycles simulated
system.new0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.new0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.new0.BPredUnit.lookups                45877741                       # Number of BP lookups
system.new0.BPredUnit.condPredicted          29977717                       # Number of conditional branches predicted
system.new0.BPredUnit.condIncorrect            621108                       # Number of conditional branches incorrect
system.new0.BPredUnit.BTBLookups             36078588                       # Number of BTB lookups
system.new0.BPredUnit.BTBHits                16731593                       # Number of BTB hits
system.new0.BPredUnit.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.new0.BPredUnit.usedRAS                 7316717                       # Number of times the RAS was used to get a target.
system.new0.BPredUnit.RASInCorrect             152464                       # Number of incorrect RAS predictions.
system.new0.fetch.icacheStallCycles          34042085                       # Number of cycles fetch is stalled on an Icache miss
system.new0.fetch.Insts                     211343020                       # Number of instructions fetch has processed
system.new0.fetch.Branches                   45877741                       # Number of branches that fetch encountered
system.new0.fetch.predictedBranches          24048310                       # Number of branches that fetch has predicted taken
system.new0.fetch.Cycles                     43498304                       # Number of cycles fetch has run and was not squashing or blocked
system.new0.fetch.SquashCycles                1835385                       # Number of cycles fetch has spent squashing
system.new0.fetch.MiscStallCycles               29954                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.new0.fetch.CacheLines                 34042103                       # Number of cache lines fetched
system.new0.fetch.IcacheSquashes              1118415                       # Number of outstanding Icache misses that were squashed
system.new0.fetch.rateDist::samples         347269719                       # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::mean             0.608585                       # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::stdev            1.837635                       # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::0               303771415     87.47%     87.47% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::1                 3645152      1.05%     88.52% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::2                 6922815      1.99%     90.52% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::3                 5678120      1.64%     92.15% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::4                 5374741      1.55%     93.70% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::5                 3524702      1.01%     94.72% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::6                 3543657      1.02%     95.74% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::7                 2039474      0.59%     96.32% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::8                12769643      3.68%    100.00% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.new0.fetch.rateDist::total           347269719                       # Number of instructions fetched each cycle (Total)
system.new0.fetch.branchRate                 0.108979                       # Number of branch fetches per cycle
system.new0.fetch.rate                       0.502030                       # Number of inst fetches per cycle
system.new0.decode.IdleCycles                91247629                       # Number of cycles decode is idle
system.new0.decode.BlockedCycles            208601864                       # Number of cycles decode is blocked
system.new0.decode.RunCycles                 43056228                       # Number of cycles decode is running
system.new0.decode.UnblockCycles               275929                       # Number of cycles decode is unblocking
system.new0.decode.SquashCycles               4088067                       # Number of cycles decode is squashing
system.new0.decode.BranchResolved             3970515                       # Number of times decode resolved a branch
system.new0.decode.BranchMispred                52535                       # Number of times decode detected a branch misprediction
system.new0.decode.DecodedInsts             210010807                       # Number of instructions handled by decode
system.new0.decode.SquashedInsts                77896                       # Number of squashed instructions handled by decode
system.new0.rename.SquashCycles               4088067                       # Number of cycles rename is squashing
system.new0.rename.IdleCycles                94222633                       # Number of cycles rename is idle
system.new0.rename.BlockCycles               33029478                       # Number of cycles rename is blocking
system.new0.rename.serializeStallCycles     167415968                       # count of cycles rename stalled for serializing inst
system.new0.rename.RunCycles                 40392540                       # Number of cycles rename is running
system.new0.rename.UnblockCycles              8121031                       # Number of cycles rename is unblocking
system.new0.rename.RenamedInsts             193153862                       # Number of instructions processed by rename
system.new0.rename.ROBFullEvents                   15                       # Number of times rename has blocked due to ROB full
system.new0.rename.IQFullEvents               1658945                       # Number of times rename has blocked due to IQ full
system.new0.rename.LSQFullEvents               270884                       # Number of times rename has blocked due to LSQ full
system.new0.rename.RenamedOperands          136477402                       # Number of destination operands rename has renamed
system.new0.rename.RenameLookups            235102259                       # Number of register rename lookups that rename has made
system.new0.rename.int_rename_lookups       233842859                       # Number of integer rename lookups
system.new0.rename.fp_rename_lookups          1259400                       # Number of floating rename lookups
system.new0.rename.CommittedMaps            119586032                       # Number of HB maps that are committed
system.new0.rename.UndoneMaps                16891370                       # Number of HB maps that are undone due to squashing
system.new0.rename.serializingInsts           6983079                       # count of serializing insts renamed
system.new0.rename.tempSerializingInsts        746419                       # count of temporary serializing insts renamed
system.new0.rename.skidInsts                 27848849                       # count of insts added to the skid buffer
system.new0.memDep0.insertedLoads            35382149                       # Number of loads inserted to the mem dependence unit.
system.new0.memDep0.insertedStores           21419776                       # Number of stores inserted to the mem dependence unit.
system.new0.memDep0.conflictingLoads         13948267                       # Number of conflicting loads.
system.new0.memDep0.conflictingStores         6897125                       # Number of conflicting stores.
system.new0.iq.iqInstsAdded                 178009080                       # Number of instructions added to the IQ (excludes non-spec)
system.new0.iq.iqNonSpecInstsAdded            9459695                       # Number of non-speculative instructions added to the IQ
system.new0.iq.iqInstsIssued                172498354                       # Number of instructions issued
system.new0.iq.iqSquashedInstsIssued          1955619                       # Number of squashed instructions issued
system.new0.iq.iqSquashedInstsExamined       26771537                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.new0.iq.iqSquashedOperandsExamined     15603788                       # Number of squashed operands that are examined and possibly removed from graph
system.new0.iq.iqSquashedNonSpecRemoved       5723515                       # Number of squashed non-spec instructions that were removed
system.new0.iq.issued_per_cycle::samples    347269719                       # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::mean        0.496727                       # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::stdev       1.131366                       # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::0          264097923     76.05%     76.05% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::1           40752400     11.74%     87.78% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::2           20009017      5.76%     93.55% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::3            9160955      2.64%     96.18% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::4            6934513      2.00%     98.18% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::5            3053318      0.88%     99.06% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::6            1853494      0.53%     99.59% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::7            1145343      0.33%     99.92% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::8             262756      0.08%    100.00% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.new0.iq.issued_per_cycle::total      347269719                       # Number of insts issued each cycle
system.new0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.new0.iq.fu_full::IntAlu                 266241      8.15%      8.15% # attempts to use FU when none available
system.new0.iq.fu_full::IntMult                     0      0.00%      8.15% # attempts to use FU when none available
system.new0.iq.fu_full::IntDiv                      0      0.00%      8.15% # attempts to use FU when none available
system.new0.iq.fu_full::FloatAdd                   16      0.00%      8.15% # attempts to use FU when none available
system.new0.iq.fu_full::FloatCmp                    0      0.00%      8.15% # attempts to use FU when none available
system.new0.iq.fu_full::FloatCvt                  324      0.01%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::FloatMult                  39      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::FloatDiv                    0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::FloatSqrt                   2      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdAdd                     0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdAddAcc                  0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdAlu                     0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdCmp                     0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdCvt                     0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdMisc                    0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdMult                    0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdMultAcc                 0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdShift                   0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdShiftAcc                0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdSqrt                    0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatAdd                0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatAlu                0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatCmp                0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatCvt                0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatDiv                0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatMisc               0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatMult               0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::SimdFloatSqrt               0      0.00%      8.16% # attempts to use FU when none available
system.new0.iq.fu_full::MemRead               1640145     50.18%     58.34% # attempts to use FU when none available
system.new0.iq.fu_full::MemWrite              1361528     41.66%    100.00% # attempts to use FU when none available
system.new0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.new0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.new0.iq.FU_type_0::No_OpClass             3600      0.00%      0.00% # Type of FU issued
system.new0.iq.FU_type_0::IntAlu            113723497     65.93%     65.93% # Type of FU issued
system.new0.iq.FU_type_0::IntMult              232134      0.13%     66.06% # Type of FU issued
system.new0.iq.FU_type_0::IntDiv                    0      0.00%     66.06% # Type of FU issued
system.new0.iq.FU_type_0::FloatAdd             228736      0.13%     66.20% # Type of FU issued
system.new0.iq.FU_type_0::FloatCmp              28147      0.02%     66.21% # Type of FU issued
system.new0.iq.FU_type_0::FloatCvt              29632      0.02%     66.23% # Type of FU issued
system.new0.iq.FU_type_0::FloatMult             96552      0.06%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::FloatDiv               4108      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::FloatSqrt              1033      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdAdd                   0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdAlu                   0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdCmp                   0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdCvt                   0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdMisc                  0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdMult                  0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdShift                 0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.29% # Type of FU issued
system.new0.iq.FU_type_0::MemRead            35655706     20.67%     86.96% # Type of FU issued
system.new0.iq.FU_type_0::MemWrite           18465702     10.70%     97.66% # Type of FU issued
system.new0.iq.FU_type_0::IprAccess           4029507      2.34%    100.00% # Type of FU issued
system.new0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.new0.iq.FU_type_0::total             172498354                       # Type of FU issued
system.new0.iq.rate                          0.409757                       # Inst issue rate
system.new0.iq.fu_busy_cnt                    3268295                       # FU busy when requested
system.new0.iq.fu_busy_rate                  0.018947                       # FU busy rate (busy events/executed inst)
system.new0.iq.int_inst_queue_reads         695946469                       # Number of integer instruction queue reads
system.new0.iq.int_inst_queue_writes        213678485                       # Number of integer instruction queue writes
system.new0.iq.int_inst_queue_wakeup_accesses    169800519                       # Number of integer instruction queue wakeup accesses
system.new0.iq.fp_inst_queue_reads            1543872                       # Number of floating instruction queue reads
system.new0.iq.fp_inst_queue_writes            825310                       # Number of floating instruction queue writes
system.new0.iq.fp_inst_queue_wakeup_accesses       766554                       # Number of floating instruction queue wakeup accesses
system.new0.iq.int_alu_accesses             174987730                       # Number of integer alu accesses
system.new0.iq.fp_alu_accesses                 775319                       # Number of floating point alu accesses
system.new0.iew.lsq.thread0.forwLoads          626289                       # Number of loads that had data forwarded from stores
system.new0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.new0.iew.lsq.thread0.squashedLoads      4824478                       # Number of loads squashed
system.new0.iew.lsq.thread0.ignoredResponses        18815                       # Number of memory responses ignored because the instruction is squashed
system.new0.iew.lsq.thread0.memOrderViolation       263641                       # Number of memory ordering violations
system.new0.iew.lsq.thread0.squashedStores      4264506                       # Number of stores squashed
system.new0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.new0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.new0.iew.lsq.thread0.rescheduledLoads       545361                       # Number of loads that were rescheduled
system.new0.iew.lsq.thread0.cacheBlocked        41257                       # Number of times an access to memory failed due to the cache being blocked
system.new0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.new0.iew.iewSquashCycles               4088067                       # Number of cycles IEW is squashing
system.new0.iew.iewBlockCycles               29944994                       # Number of cycles IEW is blocking
system.new0.iew.iewUnblockCycles               529769                       # Number of cycles IEW is unblocking
system.new0.iew.iewDispatchedInsts          189010833                       # Number of instructions dispatched to IQ
system.new0.iew.iewDispSquashedInsts          1956624                       # Number of squashed instructions skipped by dispatch
system.new0.iew.iewDispLoadInsts             35382149                       # Number of dispatched load instructions
system.new0.iew.iewDispStoreInsts            21419776                       # Number of dispatched store instructions
system.new0.iew.iewDispNonSpecInsts           6782582                       # Number of dispatched non-speculative instructions
system.new0.iew.iewIQFullEvents                510843                       # Number of times the IQ has become full, causing a stall
system.new0.iew.iewLSQFullEvents                 1433                       # Number of times the LSQ has become full, causing a stall
system.new0.iew.memOrderViolationEvents        263641                       # Number of memory order violations
system.new0.iew.predictedTakenIncorrect        498890                       # Number of branches that were predicted taken incorrectly
system.new0.iew.predictedNotTakenIncorrect      1021273                       # Number of branches that were predicted not taken incorrectly
system.new0.iew.branchMispredicts             1520163                       # Number of branch mispredicts detected at execute
system.new0.iew.iewExecutedInsts            171726674                       # Number of executed instructions
system.new0.iew.iewExecLoadInsts             33362520                       # Number of load instructions executed
system.new0.iew.iewExecSquashedInsts           771680                       # Number of squashed instructions skipped in execute
system.new0.iew.exec_swp                            0                       # number of swp insts executed
system.new0.iew.exec_nop                      1542058                       # number of nop insts executed
system.new0.iew.exec_refs                    51431565                       # number of memory reference insts executed
system.new0.iew.exec_branches                27895205                       # Number of branches executed
system.new0.iew.exec_stores                  18069045                       # Number of stores executed
system.new0.iew.exec_rate                    0.407924                       # Inst execution rate
system.new0.iew.wb_sent                     171143086                       # cumulative count of insts sent to commit
system.new0.iew.wb_count                    170567073                       # cumulative count of insts written-back
system.new0.iew.wb_producers                 80142527                       # num instructions producing a value
system.new0.iew.wb_consumers                105627274                       # num instructions consuming a value
system.new0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.new0.iew.wb_rate                      0.405170                       # insts written-back per cycle
system.new0.iew.wb_fanout                    0.758729                       # average fanout of values written-back
system.new0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.new0.commit.commitCommittedInsts     161475214                       # The number of committed instructions
system.new0.commit.commitSquashedInsts       26532879                       # The number of squashed insts skipped by commit
system.new0.commit.commitNonSpecStalls        3736180                       # The number of times commit has been forced to stall to communicate backwards
system.new0.commit.branchMispredicts          1412331                       # The number of times a branch was mispredicted
system.new0.commit.committed_per_cycle::samples    343181652                       # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::mean     0.470524                       # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::stdev     1.275607                       # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::0    274010727     79.84%     79.84% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::1     32495448      9.47%     89.31% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::2     17591694      5.13%     94.44% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::3      6677641      1.95%     96.38% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::4      3697867      1.08%     97.46% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::5      2147561      0.63%     98.09% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::6      1232577      0.36%     98.45% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::7      1786376      0.52%     98.97% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::8      3541761      1.03%    100.00% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.new0.commit.committed_per_cycle::total    343181652                       # Number of insts commited each cycle
system.new0.commit.count                    161475214                       # Number of instructions committed
system.new0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.new0.commit.refs                      47712941                       # Number of memory references committed
system.new0.commit.loads                     30557671                       # Number of loads committed
system.new0.commit.membars                    2152060                       # Number of memory barriers committed
system.new0.commit.branches                  26297749                       # Number of branches committed
system.new0.commit.fp_insts                    749260                       # Number of committed floating point instructions.
system.new0.commit.int_insts                154834213                       # Number of committed integer instructions.
system.new0.commit.function_calls             6233617                       # Number of function calls committed.
system.new0.commit.bw_lim_events              3541761                       # number cycles where commit BW limit reached
system.new0.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.new0.rob.rob_reads                   526469456                       # The number of ROB reads
system.new0.rob.rob_writes                  380023866                       # The number of ROB writes
system.new0.timesIdled                        1151653                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.new0.idleCycles                       73707189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.new0.committedInsts                  160329810                       # Number of Instructions Simulated
system.new0.committedInsts_total            160329810                       # Number of Instructions Simulated
system.new0.cpi                              2.625693                       # CPI: Cycles Per Instruction
system.new0.cpi_total                        2.625693                       # CPI: Total CPI of All Threads
system.new0.ipc                              0.380852                       # IPC: Instructions Per Cycle
system.new0.ipc_total                        0.380852                       # IPC: Total IPC of All Threads
system.new0.int_regfile_reads               214018656                       # number of integer regfile reads
system.new0.int_regfile_writes              127020930                       # number of integer regfile writes
system.new0.fp_regfile_reads                   832127                       # number of floating regfile reads
system.new0.fp_regfile_writes                  585802                       # number of floating regfile writes
system.new0.misc_regfile_reads             1135079853                       # number of misc regfile reads
system.new0.misc_regfile_writes               3615066                       # number of misc regfile writes
system.new1.dtb.fetch_hits                          0                       # ITB hits
system.new1.dtb.fetch_misses                        0                       # ITB misses
system.new1.dtb.fetch_acv                           0                       # ITB acv
system.new1.dtb.fetch_accesses                      0                       # ITB accesses
system.new1.dtb.read_hits                      462925                       # DTB read hits
system.new1.dtb.read_misses                      1008                       # DTB read misses
system.new1.dtb.read_acv                           14                       # DTB read access violations
system.new1.dtb.read_accesses                  309432                       # DTB read accesses
system.new1.dtb.write_hits                     219401                       # DTB write hits
system.new1.dtb.write_misses                      185                       # DTB write misses
system.new1.dtb.write_acv                          31                       # DTB write access violations
system.new1.dtb.write_accesses                 136754                       # DTB write accesses
system.new1.dtb.data_hits                      682326                       # DTB hits
system.new1.dtb.data_misses                      1193                       # DTB misses
system.new1.dtb.data_acv                           45                       # DTB access violations
system.new1.dtb.data_accesses                  446186                       # DTB accesses
system.new1.itb.fetch_hits                     152983                       # ITB hits
system.new1.itb.fetch_misses                      401                       # ITB misses
system.new1.itb.fetch_acv                          87                       # ITB acv
system.new1.itb.fetch_accesses                 153384                       # ITB accesses
system.new1.itb.read_hits                           0                       # DTB read hits
system.new1.itb.read_misses                         0                       # DTB read misses
system.new1.itb.read_acv                            0                       # DTB read access violations
system.new1.itb.read_accesses                       0                       # DTB read accesses
system.new1.itb.write_hits                          0                       # DTB write hits
system.new1.itb.write_misses                        0                       # DTB write misses
system.new1.itb.write_acv                           0                       # DTB write access violations
system.new1.itb.write_accesses                      0                       # DTB write accesses
system.new1.itb.data_hits                           0                       # DTB hits
system.new1.itb.data_misses                         0                       # DTB misses
system.new1.itb.data_acv                            0                       # DTB access violations
system.new1.itb.data_accesses                       0                       # DTB accesses
system.new1.numCycles                         2127500                       # number of cpu cycles simulated
system.new1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.new1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.new1.BPredUnit.lookups                  291880                       # Number of BP lookups
system.new1.BPredUnit.condPredicted            220175                       # Number of conditional branches predicted
system.new1.BPredUnit.condIncorrect              9387                       # Number of conditional branches incorrect
system.new1.BPredUnit.BTBLookups               248481                       # Number of BTB lookups
system.new1.BPredUnit.BTBHits                  113515                       # Number of BTB hits
system.new1.BPredUnit.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.new1.BPredUnit.usedRAS                   28578                       # Number of times the RAS was used to get a target.
system.new1.BPredUnit.RASInCorrect                829                       # Number of incorrect RAS predictions.
system.new1.fetch.icacheStallCycles            257947                       # Number of cycles fetch is stalled on an Icache miss
system.new1.fetch.Insts                       2240108                       # Number of instructions fetch has processed
system.new1.fetch.Branches                     291880                       # Number of branches that fetch encountered
system.new1.fetch.predictedBranches            142093                       # Number of branches that fetch has predicted taken
system.new1.fetch.Cycles                       385901                       # Number of cycles fetch has run and was not squashing or blocked
system.new1.fetch.SquashCycles                  25440                       # Number of cycles fetch has spent squashing
system.new1.fetch.MiscStallCycles                 597                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.new1.fetch.CacheLines                   257975                       # Number of cache lines fetched
system.new1.fetch.IcacheSquashes                 9434                       # Number of outstanding Icache misses that were squashed
system.new1.fetch.rateDist::samples           1864977                       # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::mean             1.201145                       # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::stdev            2.615779                       # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::0                 1479076     79.31%     79.31% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::1                   26821      1.44%     80.75% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::2                   34805      1.87%     82.61% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::3                   27866      1.49%     84.11% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::4                   44224      2.37%     86.48% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::5                   25850      1.39%     87.86% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::6                   23256      1.25%     89.11% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::7                   10235      0.55%     89.66% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::8                  192844     10.34%    100.00% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.new1.fetch.rateDist::total             1864977                       # Number of instructions fetched each cycle (Total)
system.new1.fetch.branchRate                 0.137194                       # Number of branch fetches per cycle
system.new1.fetch.rate                       1.052930                       # Number of inst fetches per cycle
system.new1.decode.IdleCycles                  678407                       # Number of cycles decode is idle
system.new1.decode.BlockedCycles               756064                       # Number of cycles decode is blocked
system.new1.decode.RunCycles                   374841                       # Number of cycles decode is running
system.new1.decode.UnblockCycles                 6456                       # Number of cycles decode is unblocking
system.new1.decode.SquashCycles                 49208                       # Number of cycles decode is squashing
system.new1.decode.BranchResolved               30673                       # Number of times decode resolved a branch
system.new1.decode.BranchMispred                 1134                       # Number of times decode detected a branch misprediction
system.new1.decode.DecodedInsts               2202174                       # Number of instructions handled by decode
system.new1.decode.SquashedInsts                 4527                       # Number of squashed instructions handled by decode
system.new1.rename.SquashCycles                 49208                       # Number of cycles rename is squashing
system.new1.rename.IdleCycles                  707451                       # Number of cycles rename is idle
system.new1.rename.BlockCycles                 183965                       # Number of cycles rename is blocking
system.new1.rename.serializeStallCycles        420434                       # count of cycles rename stalled for serializing inst
system.new1.rename.RunCycles                   350847                       # Number of cycles rename is running
system.new1.rename.UnblockCycles               153071                       # Number of cycles rename is unblocking
system.new1.rename.RenamedInsts               2105020                       # Number of instructions processed by rename
system.new1.rename.ROBFullEvents                    7                       # Number of times rename has blocked due to ROB full
system.new1.rename.IQFullEvents                 10560                       # Number of times rename has blocked due to IQ full
system.new1.rename.LSQFullEvents               102967                       # Number of times rename has blocked due to LSQ full
system.new1.rename.RenamedOperands            1561159                       # Number of destination operands rename has renamed
system.new1.rename.RenameLookups              2790821                       # Number of register rename lookups that rename has made
system.new1.rename.int_rename_lookups         1659271                       # Number of integer rename lookups
system.new1.rename.fp_rename_lookups          1131550                       # Number of floating rename lookups
system.new1.rename.CommittedMaps              1348006                       # Number of HB maps that are committed
system.new1.rename.UndoneMaps                  213153                       # Number of HB maps that are undone due to squashing
system.new1.rename.serializingInsts             40363                       # count of serializing insts renamed
system.new1.rename.tempSerializingInsts          2421                       # count of temporary serializing insts renamed
system.new1.rename.skidInsts                   331360                       # count of insts added to the skid buffer
system.new1.memDep0.insertedLoads              475209                       # Number of loads inserted to the mem dependence unit.
system.new1.memDep0.insertedStores             266990                       # Number of stores inserted to the mem dependence unit.
system.new1.memDep0.conflictingLoads           132564                       # Number of conflicting loads.
system.new1.memDep0.conflictingStores           48972                       # Number of conflicting stores.
system.new1.iq.iqInstsAdded                   1941188                       # Number of instructions added to the IQ (excludes non-spec)
system.new1.iq.iqNonSpecInstsAdded              46706                       # Number of non-speculative instructions added to the IQ
system.new1.iq.iqInstsIssued                  1856368                       # Number of instructions issued
system.new1.iq.iqSquashedInstsIssued              873                       # Number of squashed instructions issued
system.new1.iq.iqSquashedInstsExamined         283636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.new1.iq.iqSquashedOperandsExamined       204912                       # Number of squashed operands that are examined and possibly removed from graph
system.new1.iq.iqSquashedNonSpecRemoved         35689                       # Number of squashed non-spec instructions that were removed
system.new1.iq.issued_per_cycle::samples      1864977                       # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::mean        0.995384                       # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::stdev       1.414228                       # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::0            1013812     54.36%     54.36% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::1             357930     19.19%     73.55% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::2             210111     11.27%     84.82% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::3             138932      7.45%     92.27% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::4              84410      4.53%     96.79% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::5              39630      2.12%     98.92% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::6              15909      0.85%     99.77% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::7               3768      0.20%     99.97% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::8                475      0.03%    100.00% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.new1.iq.issued_per_cycle::total        1864977                       # Number of insts issued each cycle
system.new1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.new1.iq.fu_full::IntAlu                    135      0.60%      0.60% # attempts to use FU when none available
system.new1.iq.fu_full::IntMult                     0      0.00%      0.60% # attempts to use FU when none available
system.new1.iq.fu_full::IntDiv                      0      0.00%      0.60% # attempts to use FU when none available
system.new1.iq.fu_full::FloatAdd                   31      0.14%      0.74% # attempts to use FU when none available
system.new1.iq.fu_full::FloatCmp                    0      0.00%      0.74% # attempts to use FU when none available
system.new1.iq.fu_full::FloatCvt                  326      1.46%      2.20% # attempts to use FU when none available
system.new1.iq.fu_full::FloatMult                  35      0.16%      2.36% # attempts to use FU when none available
system.new1.iq.fu_full::FloatDiv                    0      0.00%      2.36% # attempts to use FU when none available
system.new1.iq.fu_full::FloatSqrt                   2      0.01%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdAdd                     0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdAddAcc                  0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdAlu                     0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdCmp                     0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdCvt                     0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdMisc                    0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdMult                    0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdMultAcc                 0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdShift                   0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdShiftAcc                0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdSqrt                    0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatAdd                0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatAlu                0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatCmp                0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatCvt                0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatDiv                0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatMisc               0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatMult               0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::SimdFloatSqrt               0      0.00%      2.37% # attempts to use FU when none available
system.new1.iq.fu_full::MemRead                 13098     58.61%     60.98% # attempts to use FU when none available
system.new1.iq.fu_full::MemWrite                 8720     39.02%    100.00% # attempts to use FU when none available
system.new1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.new1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.new1.iq.FU_type_0::No_OpClass                4      0.00%      0.00% # Type of FU issued
system.new1.iq.FU_type_0::IntAlu               777587     41.89%     41.89% # Type of FU issued
system.new1.iq.FU_type_0::IntMult                1561      0.08%     41.97% # Type of FU issued
system.new1.iq.FU_type_0::IntDiv                    0      0.00%     41.97% # Type of FU issued
system.new1.iq.FU_type_0::FloatAdd             211170     11.38%     53.35% # Type of FU issued
system.new1.iq.FU_type_0::FloatCmp              24575      1.32%     54.67% # Type of FU issued
system.new1.iq.FU_type_0::FloatCvt              22585      1.22%     55.89% # Type of FU issued
system.new1.iq.FU_type_0::FloatMult             96700      5.21%     61.10% # Type of FU issued
system.new1.iq.FU_type_0::FloatDiv               4108      0.22%     61.32% # Type of FU issued
system.new1.iq.FU_type_0::FloatSqrt              1033      0.06%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdAdd                   0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdAddAcc                0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdAlu                   0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdCmp                   0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdCvt                   0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdMisc                  0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdMult                  0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdMultAcc               0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdShift                 0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdShiftAcc              0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdSqrt                  0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatAdd              0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatAlu              0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatCmp              0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatCvt              0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatDiv              0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatMisc             0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatMult             0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     61.37% # Type of FU issued
system.new1.iq.FU_type_0::MemRead              470378     25.34%     86.71% # Type of FU issued
system.new1.iq.FU_type_0::MemWrite             221039     11.91%     98.62% # Type of FU issued
system.new1.iq.FU_type_0::IprAccess             25628      1.38%    100.00% # Type of FU issued
system.new1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.new1.iq.FU_type_0::total               1856368                       # Type of FU issued
system.new1.iq.rate                          0.872558                       # Inst issue rate
system.new1.iq.fu_busy_cnt                      22347                       # FU busy when requested
system.new1.iq.fu_busy_rate                  0.012038                       # FU busy rate (busy events/executed inst)
system.new1.iq.int_inst_queue_reads           4215246                       # Number of integer instruction queue reads
system.new1.iq.int_inst_queue_writes          1520164                       # Number of integer instruction queue writes
system.new1.iq.int_inst_queue_wakeup_accesses      1126009                       # Number of integer instruction queue wakeup accesses
system.new1.iq.fp_inst_queue_reads            1385687                       # Number of floating instruction queue reads
system.new1.iq.fp_inst_queue_writes            752089                       # Number of floating instruction queue writes
system.new1.iq.fp_inst_queue_wakeup_accesses       689001                       # Number of floating instruction queue wakeup accesses
system.new1.iq.int_alu_accesses               1184250                       # Number of integer alu accesses
system.new1.iq.fp_alu_accesses                 694461                       # Number of floating point alu accesses
system.new1.iew.lsq.thread0.forwLoads          102899                       # Number of loads that had data forwarded from stores
system.new1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.new1.iew.lsq.thread0.squashedLoads        64815                       # Number of loads squashed
system.new1.iew.lsq.thread0.ignoredResponses          163                       # Number of memory responses ignored because the instruction is squashed
system.new1.iew.lsq.thread0.memOrderViolation          808                       # Number of memory ordering violations
system.new1.iew.lsq.thread0.squashedStores        62528                       # Number of stores squashed
system.new1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.new1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.new1.iew.lsq.thread0.rescheduledLoads           22                       # Number of loads that were rescheduled
system.new1.iew.lsq.thread0.cacheBlocked        28611                       # Number of times an access to memory failed due to the cache being blocked
system.new1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.new1.iew.iewSquashCycles                 49208                       # Number of cycles IEW is squashing
system.new1.iew.iewBlockCycles                  35761                       # Number of cycles IEW is blocking
system.new1.iew.iewUnblockCycles                 4262                       # Number of cycles IEW is unblocking
system.new1.iew.iewDispatchedInsts            2032829                       # Number of instructions dispatched to IQ
system.new1.iew.iewDispSquashedInsts            16643                       # Number of squashed instructions skipped by dispatch
system.new1.iew.iewDispLoadInsts               475209                       # Number of dispatched load instructions
system.new1.iew.iewDispStoreInsts              266990                       # Number of dispatched store instructions
system.new1.iew.iewDispNonSpecInsts             42192                       # Number of dispatched non-speculative instructions
system.new1.iew.iewIQFullEvents                  2447                       # Number of times the IQ has become full, causing a stall
system.new1.iew.iewLSQFullEvents                 1494                       # Number of times the LSQ has become full, causing a stall
system.new1.iew.memOrderViolationEvents           808                       # Number of memory order violations
system.new1.iew.predictedTakenIncorrect          3800                       # Number of branches that were predicted taken incorrectly
system.new1.iew.predictedNotTakenIncorrect        10475                       # Number of branches that were predicted not taken incorrectly
system.new1.iew.branchMispredicts               14275                       # Number of branch mispredicts detected at execute
system.new1.iew.iewExecutedInsts              1848826                       # Number of executed instructions
system.new1.iew.iewExecLoadInsts               464463                       # Number of load instructions executed
system.new1.iew.iewExecSquashedInsts             7542                       # Number of squashed instructions skipped in execute
system.new1.iew.exec_swp                            0                       # number of swp insts executed
system.new1.iew.exec_nop                        44935                       # number of nop insts executed
system.new1.iew.exec_refs                      684503                       # number of memory reference insts executed
system.new1.iew.exec_branches                  165631                       # Number of branches executed
system.new1.iew.exec_stores                    220040                       # Number of stores executed
system.new1.iew.exec_rate                    0.869013                       # Inst execution rate
system.new1.iew.wb_sent                       1817018                       # cumulative count of insts sent to commit
system.new1.iew.wb_count                      1815010                       # cumulative count of insts written-back
system.new1.iew.wb_producers                  1132013                       # num instructions producing a value
system.new1.iew.wb_consumers                  1424350                       # num instructions consuming a value
system.new1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.new1.iew.wb_rate                      0.853119                       # insts written-back per cycle
system.new1.iew.wb_fanout                    0.794758                       # average fanout of values written-back
system.new1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.new1.commit.commitCommittedInsts       1738426                       # The number of committed instructions
system.new1.commit.commitSquashedInsts         289901                       # The number of squashed insts skipped by commit
system.new1.commit.commitNonSpecStalls          11017                       # The number of times commit has been forced to stall to communicate backwards
system.new1.commit.branchMispredicts            13802                       # The number of times a branch was mispredicted
system.new1.commit.committed_per_cycle::samples      1815769                       # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::mean     0.957405                       # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::stdev     1.994752                       # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::0      1194430     65.78%     65.78% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::1       322304     17.75%     83.53% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::2        86322      4.75%     88.29% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::3        54031      2.98%     91.26% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::4        22791      1.26%     92.52% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::5        15167      0.84%     93.35% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::6        18218      1.00%     94.35% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::7        14970      0.82%     95.18% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::8        87536      4.82%    100.00% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.new1.commit.committed_per_cycle::total      1815769                       # Number of insts commited each cycle
system.new1.commit.count                      1738426                       # Number of instructions committed
system.new1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.new1.commit.refs                        614856                       # Number of memory references committed
system.new1.commit.loads                       410394                       # Number of loads committed
system.new1.commit.membars                       3320                       # Number of memory barriers committed
system.new1.commit.branches                    154040                       # Number of branches committed
system.new1.commit.fp_insts                    670308                       # Number of committed floating point instructions.
system.new1.commit.int_insts                  1342287                       # Number of committed integer instructions.
system.new1.commit.function_calls               25116                       # Number of function calls committed.
system.new1.commit.bw_lim_events                87536                       # number cycles where commit BW limit reached
system.new1.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.new1.rob.rob_reads                     3745353                       # The number of ROB reads
system.new1.rob.rob_writes                    4105681                       # The number of ROB writes
system.new1.timesIdled                           6466                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.new1.idleCycles                         262523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.new1.committedInsts                    1697180                       # Number of Instructions Simulated
system.new1.committedInsts_total              1697180                       # Number of Instructions Simulated
system.new1.cpi                              1.253550                       # CPI: Cycles Per Instruction
system.new1.cpi_total                        1.253550                       # CPI: Total CPI of All Threads
system.new1.ipc                              0.797734                       # IPC: Instructions Per Cycle
system.new1.ipc_total                        0.797734                       # IPC: Total IPC of All Threads
system.new1.int_regfile_reads                 1768631                       # number of integer regfile reads
system.new1.int_regfile_writes                 887350                       # number of integer regfile writes
system.new1.fp_regfile_reads                   750852                       # number of floating regfile reads
system.new1.fp_regfile_writes                  554638                       # number of floating regfile writes
system.new1.misc_regfile_reads               12782908                       # number of misc regfile reads
system.new1.misc_regfile_writes                 17448                       # number of misc regfile writes
system.new2.dtb.fetch_hits                          0                       # ITB hits
system.new2.dtb.fetch_misses                        0                       # ITB misses
system.new2.dtb.fetch_acv                           0                       # ITB acv
system.new2.dtb.fetch_accesses                      0                       # ITB accesses
system.new2.dtb.read_hits                    14318545                       # DTB read hits
system.new2.dtb.read_misses                      3577                       # DTB read misses
system.new2.dtb.read_acv                           19                       # DTB read access violations
system.new2.dtb.read_accesses                12693996                       # DTB read accesses
system.new2.dtb.write_hits                    5621844                       # DTB write hits
system.new2.dtb.write_misses                     4713                       # DTB write misses
system.new2.dtb.write_acv                          18                       # DTB write access violations
system.new2.dtb.write_accesses                5167688                       # DTB write accesses
system.new2.dtb.data_hits                    19940389                       # DTB hits
system.new2.dtb.data_misses                      8290                       # DTB misses
system.new2.dtb.data_acv                           37                       # DTB access violations
system.new2.dtb.data_accesses                17861684                       # DTB accesses
system.new2.itb.fetch_hits                   10707685                       # ITB hits
system.new2.itb.fetch_misses                     1828                       # ITB misses
system.new2.itb.fetch_acv                         257                       # ITB acv
system.new2.itb.fetch_accesses               10709513                       # ITB accesses
system.new2.itb.read_hits                           0                       # DTB read hits
system.new2.itb.read_misses                         0                       # DTB read misses
system.new2.itb.read_acv                            0                       # DTB read access violations
system.new2.itb.read_accesses                       0                       # DTB read accesses
system.new2.itb.write_hits                          0                       # DTB write hits
system.new2.itb.write_misses                        0                       # DTB write misses
system.new2.itb.write_acv                           0                       # DTB write access violations
system.new2.itb.write_accesses                      0                       # DTB write accesses
system.new2.itb.data_hits                           0                       # DTB hits
system.new2.itb.data_misses                         0                       # DTB misses
system.new2.itb.data_acv                            0                       # DTB access violations
system.new2.itb.data_accesses                       0                       # DTB accesses
system.new2.numCycles                        71857009                       # number of cpu cycles simulated
system.new2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.new2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.new2.BPredUnit.lookups                14681691                       # Number of BP lookups
system.new2.BPredUnit.condPredicted          11614713                       # Number of conditional branches predicted
system.new2.BPredUnit.condIncorrect            640201                       # Number of conditional branches incorrect
system.new2.BPredUnit.BTBLookups             13229292                       # Number of BTB lookups
system.new2.BPredUnit.BTBHits                 8737942                       # Number of BTB hits
system.new2.BPredUnit.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.new2.BPredUnit.usedRAS                  571902                       # Number of times the RAS was used to get a target.
system.new2.BPredUnit.RASInCorrect               4067                       # Number of incorrect RAS predictions.
system.new2.fetch.icacheStallCycles          11394978                       # Number of cycles fetch is stalled on an Icache miss
system.new2.fetch.Insts                      77063060                       # Number of instructions fetch has processed
system.new2.fetch.Branches                   14681691                       # Number of branches that fetch encountered
system.new2.fetch.predictedBranches           9309844                       # Number of branches that fetch has predicted taken
system.new2.fetch.Cycles                     16711031                       # Number of cycles fetch has run and was not squashing or blocked
system.new2.fetch.SquashCycles                 806721                       # Number of cycles fetch has spent squashing
system.new2.fetch.MiscStallCycles                2772                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.new2.fetch.CacheLines                 11395108                       # Number of cache lines fetched
system.new2.fetch.IcacheSquashes               323158                       # Number of outstanding Icache misses that were squashed
system.new2.fetch.rateDist::samples          54580706                       # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::mean             1.411910                       # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::stdev            2.599394                       # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::0                37869675     69.38%     69.38% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::1                 2637151      4.83%     74.21% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::2                 2961343      5.43%     79.64% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::3                 1531226      2.81%     82.45% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::4                 1390537      2.55%     84.99% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::5                 1443111      2.64%     87.64% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::6                  950621      1.74%     89.38% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::7                  948220      1.74%     91.12% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::8                 4848822      8.88%    100.00% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.new2.fetch.rateDist::total            54580706                       # Number of instructions fetched each cycle (Total)
system.new2.fetch.branchRate                 0.204318                       # Number of branch fetches per cycle
system.new2.fetch.rate                       1.072450                       # Number of inst fetches per cycle
system.new2.decode.IdleCycles                32027816                       # Number of cycles decode is idle
system.new2.decode.BlockedCycles              4675113                       # Number of cycles decode is blocked
system.new2.decode.RunCycles                 16414694                       # Number of cycles decode is running
system.new2.decode.UnblockCycles                26057                       # Number of cycles decode is unblocking
system.new2.decode.SquashCycles               1437024                       # Number of cycles decode is squashing
system.new2.decode.BranchResolved             2288179                       # Number of times decode resolved a branch
system.new2.decode.BranchMispred                42356                       # Number of times decode detected a branch misprediction
system.new2.decode.DecodedInsts              75515583                       # Number of instructions handled by decode
system.new2.decode.SquashedInsts                51633                       # Number of squashed instructions handled by decode
system.new2.rename.SquashCycles               1437024                       # Number of cycles rename is squashing
system.new2.rename.IdleCycles                32438090                       # Number of cycles rename is idle
system.new2.rename.BlockCycles                 665042                       # Number of cycles rename is blocking
system.new2.rename.serializeStallCycles       3281456                       # count of cycles rename stalled for serializing inst
system.new2.rename.RunCycles                 16029594                       # Number of cycles rename is running
system.new2.rename.UnblockCycles               729498                       # Number of cycles rename is unblocking
system.new2.rename.RenamedInsts              74206255                       # Number of instructions processed by rename
system.new2.rename.ROBFullEvents                   72                       # Number of times rename has blocked due to ROB full
system.new2.rename.IQFullEvents                138678                       # Number of times rename has blocked due to IQ full
system.new2.rename.LSQFullEvents               191496                       # Number of times rename has blocked due to LSQ full
system.new2.rename.RenamedOperands           53432742                       # Number of destination operands rename has renamed
system.new2.rename.RenameLookups             96625056                       # Number of register rename lookups that rename has made
system.new2.rename.int_rename_lookups        94910727                       # Number of integer rename lookups
system.new2.rename.fp_rename_lookups          1714329                       # Number of floating rename lookups
system.new2.rename.CommittedMaps             46336166                       # Number of HB maps that are committed
system.new2.rename.UndoneMaps                 7096574                       # Number of HB maps that are undone due to squashing
system.new2.rename.serializingInsts            359700                       # count of serializing insts renamed
system.new2.rename.tempSerializingInsts         35367                       # count of temporary serializing insts renamed
system.new2.rename.skidInsts                  2045397                       # count of insts added to the skid buffer
system.new2.memDep0.insertedLoads            14828440                       # Number of loads inserted to the mem dependence unit.
system.new2.memDep0.insertedStores            5984091                       # Number of stores inserted to the mem dependence unit.
system.new2.memDep0.conflictingLoads           470426                       # Number of conflicting loads.
system.new2.memDep0.conflictingStores          215126                       # Number of conflicting stores.
system.new2.iq.iqInstsAdded                  69474608                       # Number of instructions added to the IQ (excludes non-spec)
system.new2.iq.iqNonSpecInstsAdded             968121                       # Number of non-speculative instructions added to the IQ
system.new2.iq.iqInstsIssued                 67550721                       # Number of instructions issued
system.new2.iq.iqSquashedInstsIssued            42769                       # Number of squashed instructions issued
system.new2.iq.iqSquashedInstsExamined        8177909                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.new2.iq.iqSquashedOperandsExamined      3628960                       # Number of squashed operands that are examined and possibly removed from graph
system.new2.iq.iqSquashedNonSpecRemoved        816320                       # Number of squashed non-spec instructions that were removed
system.new2.iq.issued_per_cycle::samples     54580706                       # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::mean        1.237630                       # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::stdev       1.553234                       # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::0           25478832     46.68%     46.68% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::1           10288700     18.85%     65.53% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::2            8746019     16.02%     81.56% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::3            4686569      8.59%     90.14% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::4            2803145      5.14%     95.28% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::5            1292567      2.37%     97.65% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::6            1047204      1.92%     99.56% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::7             149723      0.27%     99.84% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::8              87947      0.16%    100.00% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.new2.iq.issued_per_cycle::total       54580706                       # Number of insts issued each cycle
system.new2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.new2.iq.fu_full::IntAlu                  11142      2.59%      2.59% # attempts to use FU when none available
system.new2.iq.fu_full::IntMult                     0      0.00%      2.59% # attempts to use FU when none available
system.new2.iq.fu_full::IntDiv                      0      0.00%      2.59% # attempts to use FU when none available
system.new2.iq.fu_full::FloatAdd                  373      0.09%      2.68% # attempts to use FU when none available
system.new2.iq.fu_full::FloatCmp                    8      0.00%      2.68% # attempts to use FU when none available
system.new2.iq.fu_full::FloatCvt                    0      0.00%      2.68% # attempts to use FU when none available
system.new2.iq.fu_full::FloatMult                1722      0.40%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::FloatDiv                    2      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::FloatSqrt                   0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdAdd                     0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdAddAcc                  0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdAlu                     0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdCmp                     0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdCvt                     0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdMisc                    0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdMult                    0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdMultAcc                 0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdShift                   0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdShiftAcc                0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdSqrt                    0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatAdd                0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatAlu                0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatCmp                0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatCvt                0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatDiv                0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatMisc               0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatMult               0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::SimdFloatSqrt               0      0.00%      3.08% # attempts to use FU when none available
system.new2.iq.fu_full::MemRead                223147     51.89%     54.97% # attempts to use FU when none available
system.new2.iq.fu_full::MemWrite               193625     45.03%    100.00% # attempts to use FU when none available
system.new2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.new2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.new2.iq.FU_type_0::No_OpClass              972      0.00%      0.00% # Type of FU issued
system.new2.iq.FU_type_0::IntAlu             46520186     68.87%     68.87% # Type of FU issued
system.new2.iq.FU_type_0::IntMult               49770      0.07%     68.94% # Type of FU issued
system.new2.iq.FU_type_0::IntDiv                    0      0.00%     68.94% # Type of FU issued
system.new2.iq.FU_type_0::FloatAdd             284547      0.42%     69.36% # Type of FU issued
system.new2.iq.FU_type_0::FloatCmp              25165      0.04%     69.40% # Type of FU issued
system.new2.iq.FU_type_0::FloatCvt              81449      0.12%     69.52% # Type of FU issued
system.new2.iq.FU_type_0::FloatMult             99377      0.15%     69.67% # Type of FU issued
system.new2.iq.FU_type_0::FloatDiv               4342      0.01%     69.67% # Type of FU issued
system.new2.iq.FU_type_0::FloatSqrt              1031      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdAdd                   0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdAddAcc                0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdAlu                   0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdCmp                   0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdCvt                   0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdMisc                  0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdMult                  0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdMultAcc               0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdShift                 0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdSqrt                  0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatMisc             0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatMult             0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.68% # Type of FU issued
system.new2.iq.FU_type_0::MemRead            14624324     21.65%     91.33% # Type of FU issued
system.new2.iq.FU_type_0::MemWrite            5691271      8.43%     99.75% # Type of FU issued
system.new2.iq.FU_type_0::IprAccess            168287      0.25%    100.00% # Type of FU issued
system.new2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.new2.iq.FU_type_0::total              67550721                       # Type of FU issued
system.new2.iq.rate                          0.940071                       # Inst issue rate
system.new2.iq.fu_busy_cnt                     430019                       # FU busy when requested
system.new2.iq.fu_busy_rate                  0.006366                       # FU busy rate (busy events/executed inst)
system.new2.iq.int_inst_queue_reads         188112032                       # Number of integer instruction queue reads
system.new2.iq.int_inst_queue_writes         77550879                       # Number of integer instruction queue writes
system.new2.iq.int_inst_queue_wakeup_accesses     65354774                       # Number of integer instruction queue wakeup accesses
system.new2.iq.fp_inst_queue_reads            2042902                       # Number of floating instruction queue reads
system.new2.iq.fp_inst_queue_writes           1116259                       # Number of floating instruction queue writes
system.new2.iq.fp_inst_queue_wakeup_accesses      1006048                       # Number of floating instruction queue wakeup accesses
system.new2.iq.int_alu_accesses              66954510                       # Number of integer alu accesses
system.new2.iq.fp_alu_accesses                1025258                       # Number of floating point alu accesses
system.new2.iew.lsq.thread0.forwLoads          872422                       # Number of loads that had data forwarded from stores
system.new2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.new2.iew.lsq.thread0.squashedLoads      1905853                       # Number of loads squashed
system.new2.iew.lsq.thread0.ignoredResponses         4749                       # Number of memory responses ignored because the instruction is squashed
system.new2.iew.lsq.thread0.memOrderViolation        46805                       # Number of memory ordering violations
system.new2.iew.lsq.thread0.squashedStores       670865                       # Number of stores squashed
system.new2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.new2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.new2.iew.lsq.thread0.rescheduledLoads         6363                       # Number of loads that were rescheduled
system.new2.iew.lsq.thread0.cacheBlocked       106287                       # Number of times an access to memory failed due to the cache being blocked
system.new2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.new2.iew.iewSquashCycles               1437024                       # Number of cycles IEW is squashing
system.new2.iew.iewBlockCycles                 348137                       # Number of cycles IEW is blocking
system.new2.iew.iewUnblockCycles                15281                       # Number of cycles IEW is unblocking
system.new2.iew.iewDispatchedInsts           71538594                       # Number of instructions dispatched to IQ
system.new2.iew.iewDispSquashedInsts           555462                       # Number of squashed instructions skipped by dispatch
system.new2.iew.iewDispLoadInsts             14828440                       # Number of dispatched load instructions
system.new2.iew.iewDispStoreInsts             5984091                       # Number of dispatched store instructions
system.new2.iew.iewDispNonSpecInsts            912731                       # Number of dispatched non-speculative instructions
system.new2.iew.iewIQFullEvents                  6386                       # Number of times the IQ has become full, causing a stall
system.new2.iew.iewLSQFullEvents                 2173                       # Number of times the LSQ has become full, causing a stall
system.new2.iew.memOrderViolationEvents         46805                       # Number of memory order violations
system.new2.iew.predictedTakenIncorrect        426820                       # Number of branches that were predicted taken incorrectly
system.new2.iew.predictedNotTakenIncorrect       274383                       # Number of branches that were predicted not taken incorrectly
system.new2.iew.branchMispredicts              701203                       # Number of branch mispredicts detected at execute
system.new2.iew.iewExecutedInsts             66843172                       # Number of executed instructions
system.new2.iew.iewExecLoadInsts             14373495                       # Number of load instructions executed
system.new2.iew.iewExecSquashedInsts           707547                       # Number of squashed instructions skipped in execute
system.new2.iew.exec_swp                            0                       # number of swp insts executed
system.new2.iew.exec_nop                      1095865                       # number of nop insts executed
system.new2.iew.exec_refs                    20000909                       # number of memory reference insts executed
system.new2.iew.exec_branches                11714278                       # Number of branches executed
system.new2.iew.exec_stores                   5627414                       # Number of stores executed
system.new2.iew.exec_rate                    0.930225                       # Inst execution rate
system.new2.iew.wb_sent                      66416696                       # cumulative count of insts sent to commit
system.new2.iew.wb_count                     66360822                       # cumulative count of insts written-back
system.new2.iew.wb_producers                 39962840                       # num instructions producing a value
system.new2.iew.wb_consumers                 53263346                       # num instructions consuming a value
system.new2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.new2.iew.wb_rate                      0.923512                       # insts written-back per cycle
system.new2.iew.wb_fanout                    0.750288                       # average fanout of values written-back
system.new2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.new2.commit.commitCommittedInsts      62981133                       # The number of committed instructions
system.new2.commit.commitSquashedInsts        8544703                       # The number of squashed insts skipped by commit
system.new2.commit.commitNonSpecStalls         151801                       # The number of times commit has been forced to stall to communicate backwards
system.new2.commit.branchMispredicts           673422                       # The number of times a branch was mispredicted
system.new2.commit.committed_per_cycle::samples     53143682                       # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::mean     1.185110                       # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::stdev     1.774192                       # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::0     26039486     49.00%     49.00% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::1     11967797     22.52%     71.52% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::2      8413991     15.83%     87.35% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::3      1558679      2.93%     90.28% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::4      1781496      3.35%     93.64% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::5      1074487      2.02%     95.66% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::6       487677      0.92%     96.58% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::7       475716      0.90%     97.47% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::8      1344353      2.53%    100.00% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.new2.commit.committed_per_cycle::total     53143682                       # Number of insts commited each cycle
system.new2.commit.count                     62981133                       # Number of instructions committed
system.new2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.new2.commit.refs                      18235813                       # Number of memory references committed
system.new2.commit.loads                     12922587                       # Number of loads committed
system.new2.commit.membars                      47878                       # Number of memory barriers committed
system.new2.commit.branches                  10675315                       # Number of branches committed
system.new2.commit.fp_insts                    965405                       # Number of committed floating point instructions.
system.new2.commit.int_insts                 60080474                       # Number of committed integer instructions.
system.new2.commit.function_calls              492795                       # Number of function calls committed.
system.new2.commit.bw_lim_events              1344353                       # number cycles where commit BW limit reached
system.new2.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.new2.rob.rob_reads                   123297920                       # The number of ROB reads
system.new2.rob.rob_writes                  144489812                       # The number of ROB writes
system.new2.timesIdled                         403798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.new2.idleCycles                       17276303                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.new2.committedInsts                   61967400                       # Number of Instructions Simulated
system.new2.committedInsts_total             61967400                       # Number of Instructions Simulated
system.new2.cpi                              1.159594                       # CPI: Cycles Per Instruction
system.new2.cpi_total                        1.159594                       # CPI: Total CPI of All Threads
system.new2.ipc                              0.862371                       # IPC: Instructions Per Cycle
system.new2.ipc_total                        0.862371                       # IPC: Total IPC of All Threads
system.new2.int_regfile_reads                88905762                       # number of integer regfile reads
system.new2.int_regfile_writes               48727274                       # number of integer regfile writes
system.new2.fp_regfile_reads                  1056971                       # number of floating regfile reads
system.new2.fp_regfile_writes                  748110                       # number of floating regfile writes
system.new2.misc_regfile_reads              415674860                       # number of misc regfile reads
system.new2.misc_regfile_writes                171146                       # number of misc regfile writes
system.new3.dtb.fetch_hits                          0                       # ITB hits
system.new3.dtb.fetch_misses                        0                       # ITB misses
system.new3.dtb.fetch_acv                           0                       # ITB acv
system.new3.dtb.fetch_accesses                      0                       # ITB accesses
system.new3.dtb.read_hits                      397548                       # DTB read hits
system.new3.dtb.read_misses                       357                       # DTB read misses
system.new3.dtb.read_acv                            0                       # DTB read access violations
system.new3.dtb.read_accesses                  291716                       # DTB read accesses
system.new3.dtb.write_hits                     182609                       # DTB write hits
system.new3.dtb.write_misses                       40                       # DTB write misses
system.new3.dtb.write_acv                           0                       # DTB write access violations
system.new3.dtb.write_accesses                 126601                       # DTB write accesses
system.new3.dtb.data_hits                      580157                       # DTB hits
system.new3.dtb.data_misses                       397                       # DTB misses
system.new3.dtb.data_acv                            0                       # DTB access violations
system.new3.dtb.data_accesses                  418317                       # DTB accesses
system.new3.itb.fetch_hits                     137171                       # ITB hits
system.new3.itb.fetch_misses                       66                       # ITB misses
system.new3.itb.fetch_acv                           5                       # ITB acv
system.new3.itb.fetch_accesses                 137237                       # ITB accesses
system.new3.itb.read_hits                           0                       # DTB read hits
system.new3.itb.read_misses                         0                       # DTB read misses
system.new3.itb.read_acv                            0                       # DTB read access violations
system.new3.itb.read_accesses                       0                       # DTB read accesses
system.new3.itb.write_hits                          0                       # DTB write hits
system.new3.itb.write_misses                        0                       # DTB write misses
system.new3.itb.write_acv                           0                       # DTB write access violations
system.new3.itb.write_accesses                      0                       # DTB write accesses
system.new3.itb.data_hits                           0                       # DTB hits
system.new3.itb.data_misses                         0                       # DTB misses
system.new3.itb.data_acv                            0                       # DTB access violations
system.new3.itb.data_accesses                       0                       # DTB accesses
system.new3.numCycles                         1742268                       # number of cpu cycles simulated
system.new3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.new3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.new3.BPredUnit.lookups                  239434                       # Number of BP lookups
system.new3.BPredUnit.condPredicted            175260                       # Number of conditional branches predicted
system.new3.BPredUnit.condIncorrect              6767                       # Number of conditional branches incorrect
system.new3.BPredUnit.BTBLookups               203123                       # Number of BTB lookups
system.new3.BPredUnit.BTBHits                   85309                       # Number of BTB hits
system.new3.BPredUnit.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.new3.BPredUnit.usedRAS                   25728                       # Number of times the RAS was used to get a target.
system.new3.BPredUnit.RASInCorrect                531                       # Number of incorrect RAS predictions.
system.new3.fetch.icacheStallCycles            206924                       # Number of cycles fetch is stalled on an Icache miss
system.new3.fetch.Insts                       1867583                       # Number of instructions fetch has processed
system.new3.fetch.Branches                     239434                       # Number of branches that fetch encountered
system.new3.fetch.predictedBranches            111037                       # Number of branches that fetch has predicted taken
system.new3.fetch.Cycles                       311663                       # Number of cycles fetch has run and was not squashing or blocked
system.new3.fetch.SquashCycles                  12392                       # Number of cycles fetch has spent squashing
system.new3.fetch.MiscStallCycles                 220                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.new3.fetch.CacheLines                   206930                       # Number of cache lines fetched
system.new3.fetch.IcacheSquashes                 6863                       # Number of outstanding Icache misses that were squashed
system.new3.fetch.rateDist::samples           1554022                       # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::mean             1.201774                       # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::stdev            2.648948                       # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::0                 1242359     79.94%     79.94% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::1                   22583      1.45%     81.40% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::2                   26393      1.70%     83.10% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::3                   18179      1.17%     84.27% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::4                   25280      1.63%     85.89% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::5                   24242      1.56%     87.45% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::6                   17787      1.14%     88.60% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::7                    8967      0.58%     89.17% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::8                  168232     10.83%    100.00% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.new3.fetch.rateDist::total             1554022                       # Number of instructions fetched each cycle (Total)
system.new3.fetch.branchRate                 0.137427                       # Number of branch fetches per cycle
system.new3.fetch.rate                       1.071926                       # Number of inst fetches per cycle
system.new3.decode.IdleCycles                  547718                       # Number of cycles decode is idle
system.new3.decode.BlockedCycles               670534                       # Number of cycles decode is blocked
system.new3.decode.RunCycles                   304757                       # Number of cycles decode is running
system.new3.decode.UnblockCycles                 4305                       # Number of cycles decode is unblocking
system.new3.decode.SquashCycles                 26706                       # Number of cycles decode is squashing
system.new3.decode.BranchResolved               28318                       # Number of times decode resolved a branch
system.new3.decode.BranchMispred                  716                       # Number of times decode detected a branch misprediction
system.new3.decode.DecodedInsts               1845042                       # Number of instructions handled by decode
system.new3.decode.SquashedInsts                 3214                       # Number of squashed instructions handled by decode
system.new3.rename.SquashCycles                 26706                       # Number of cycles rename is squashing
system.new3.rename.IdleCycles                  575091                       # Number of cycles rename is idle
system.new3.rename.BlockCycles                 189074                       # Number of cycles rename is blocking
system.new3.rename.serializeStallCycles        322607                       # count of cycles rename stalled for serializing inst
system.new3.rename.RunCycles                   280656                       # Number of cycles rename is running
system.new3.rename.UnblockCycles               159886                       # Number of cycles rename is unblocking
system.new3.rename.RenamedInsts               1763126                       # Number of instructions processed by rename
system.new3.rename.IQFullEvents                 21756                       # Number of times rename has blocked due to IQ full
system.new3.rename.LSQFullEvents               106349                       # Number of times rename has blocked due to LSQ full
system.new3.rename.RenamedOperands            1364448                       # Number of destination operands rename has renamed
system.new3.rename.RenameLookups              2341424                       # Number of register rename lookups that rename has made
system.new3.rename.int_rename_lookups         1194784                       # Number of integer rename lookups
system.new3.rename.fp_rename_lookups          1146640                       # Number of floating rename lookups
system.new3.rename.CommittedMaps              1229787                       # Number of HB maps that are committed
system.new3.rename.UndoneMaps                  134661                       # Number of HB maps that are undone due to squashing
system.new3.rename.serializingInsts             31609                       # count of serializing insts renamed
system.new3.rename.tempSerializingInsts          1323                       # count of temporary serializing insts renamed
system.new3.rename.skidInsts                   338708                       # count of insts added to the skid buffer
system.new3.memDep0.insertedLoads              407194                       # Number of loads inserted to the mem dependence unit.
system.new3.memDep0.insertedStores             188875                       # Number of stores inserted to the mem dependence unit.
system.new3.memDep0.conflictingLoads           133044                       # Number of conflicting loads.
system.new3.memDep0.conflictingStores           45305                       # Number of conflicting stores.
system.new3.iq.iqInstsAdded                   1655915                       # Number of instructions added to the IQ (excludes non-spec)
system.new3.iq.iqNonSpecInstsAdded              41941                       # Number of non-speculative instructions added to the IQ
system.new3.iq.iqInstsIssued                  1612727                       # Number of instructions issued
system.new3.iq.iqSquashedInstsIssued              805                       # Number of squashed instructions issued
system.new3.iq.iqSquashedInstsExamined         168373                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.new3.iq.iqSquashedOperandsExamined        93706                       # Number of squashed operands that are examined and possibly removed from graph
system.new3.iq.iqSquashedNonSpecRemoved         33248                       # Number of squashed non-spec instructions that were removed
system.new3.iq.issued_per_cycle::samples      1554022                       # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::mean        1.037776                       # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::stdev       1.399916                       # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::0             790611     50.88%     50.88% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::1             340762     21.93%     72.80% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::2             184364     11.86%     84.67% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::3             115253      7.42%     92.08% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::4              76486      4.92%     97.00% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::5              31938      2.06%     99.06% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::6              10916      0.70%     99.76% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::7               3188      0.21%     99.97% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::8                504      0.03%    100.00% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.new3.iq.issued_per_cycle::total        1554022                       # Number of insts issued each cycle
system.new3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.new3.iq.fu_full::IntAlu                    122      0.65%      0.65% # attempts to use FU when none available
system.new3.iq.fu_full::IntMult                     0      0.00%      0.65% # attempts to use FU when none available
system.new3.iq.fu_full::IntDiv                      0      0.00%      0.65% # attempts to use FU when none available
system.new3.iq.fu_full::FloatAdd                  399      2.14%      2.79% # attempts to use FU when none available
system.new3.iq.fu_full::FloatCmp                    1      0.01%      2.80% # attempts to use FU when none available
system.new3.iq.fu_full::FloatCvt                    0      0.00%      2.80% # attempts to use FU when none available
system.new3.iq.fu_full::FloatMult                2052     11.01%     13.81% # attempts to use FU when none available
system.new3.iq.fu_full::FloatDiv                    2      0.01%     13.82% # attempts to use FU when none available
system.new3.iq.fu_full::FloatSqrt                   2      0.01%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdAdd                     0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdAddAcc                  0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdAlu                     0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdCmp                     0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdCvt                     0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdMisc                    0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdMult                    0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdMultAcc                 0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdShift                   0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdShiftAcc                0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdSqrt                    0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatAdd                0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatAlu                0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatCmp                0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatCvt                0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatDiv                0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatMisc               0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatMult               0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::SimdFloatSqrt               0      0.00%     13.83% # attempts to use FU when none available
system.new3.iq.fu_full::MemRead                 10672     57.24%     71.07% # attempts to use FU when none available
system.new3.iq.fu_full::MemWrite                 5394     28.93%    100.00% # attempts to use FU when none available
system.new3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.new3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.new3.iq.FU_type_0::No_OpClass                4      0.00%      0.00% # Type of FU issued
system.new3.iq.FU_type_0::IntAlu               643226     39.88%     39.88% # Type of FU issued
system.new3.iq.FU_type_0::IntMult                1640      0.10%     39.99% # Type of FU issued
system.new3.iq.FU_type_0::IntDiv                    0      0.00%     39.99% # Type of FU issued
system.new3.iq.FU_type_0::FloatAdd             211842     13.14%     53.12% # Type of FU issued
system.new3.iq.FU_type_0::FloatCmp              24725      1.53%     54.66% # Type of FU issued
system.new3.iq.FU_type_0::FloatCvt              22676      1.41%     56.06% # Type of FU issued
system.new3.iq.FU_type_0::FloatMult             97092      6.02%     62.08% # Type of FU issued
system.new3.iq.FU_type_0::FloatDiv               4107      0.25%     62.34% # Type of FU issued
system.new3.iq.FU_type_0::FloatSqrt              1036      0.06%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdAdd                   0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdAddAcc                0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdAlu                   0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdCmp                   0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdCvt                   0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdMisc                  0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdMult                  0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdMultAcc               0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdShift                 0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdShiftAcc              0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdSqrt                  0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatAdd              0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatAlu              0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatCmp              0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatCvt              0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatDiv              0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatMisc             0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatMult             0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     62.40% # Type of FU issued
system.new3.iq.FU_type_0::MemRead              402751     24.97%     87.37% # Type of FU issued
system.new3.iq.FU_type_0::MemWrite             183514     11.38%     98.75% # Type of FU issued
system.new3.iq.FU_type_0::IprAccess             20114      1.25%    100.00% # Type of FU issued
system.new3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.new3.iq.FU_type_0::total               1612727                       # Type of FU issued
system.new3.iq.rate                          0.925648                       # Inst issue rate
system.new3.iq.fu_busy_cnt                      18644                       # FU busy when requested
system.new3.iq.fu_busy_rate                  0.011561                       # FU busy rate (busy events/executed inst)
system.new3.iq.int_inst_queue_reads           3405648                       # Number of integer instruction queue reads
system.new3.iq.int_inst_queue_writes          1095563                       # Number of integer instruction queue writes
system.new3.iq.int_inst_queue_wakeup_accesses       910349                       # Number of integer instruction queue wakeup accesses
system.new3.iq.fp_inst_queue_reads            1393277                       # Number of floating instruction queue reads
system.new3.iq.fp_inst_queue_writes            771025                       # Number of floating instruction queue writes
system.new3.iq.fp_inst_queue_wakeup_accesses       692076                       # Number of floating instruction queue wakeup accesses
system.new3.iq.int_alu_accesses                931955                       # Number of integer alu accesses
system.new3.iq.fp_alu_accesses                 699412                       # Number of floating point alu accesses
system.new3.iew.lsq.thread0.forwLoads           95145                       # Number of loads that had data forwarded from stores
system.new3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.new3.iew.lsq.thread0.squashedLoads        32246                       # Number of loads squashed
system.new3.iew.lsq.thread0.ignoredResponses          147                       # Number of memory responses ignored because the instruction is squashed
system.new3.iew.lsq.thread0.memOrderViolation          436                       # Number of memory ordering violations
system.new3.iew.lsq.thread0.squashedStores        13501                       # Number of stores squashed
system.new3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.new3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.new3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.new3.iew.lsq.thread0.cacheBlocked          673                       # Number of times an access to memory failed due to the cache being blocked
system.new3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.new3.iew.iewSquashCycles                 26706                       # Number of cycles IEW is squashing
system.new3.iew.iewBlockCycles                  29091                       # Number of cycles IEW is blocking
system.new3.iew.iewUnblockCycles                 7012                       # Number of cycles IEW is unblocking
system.new3.iew.iewDispatchedInsts            1736803                       # Number of instructions dispatched to IQ
system.new3.iew.iewDispSquashedInsts            11259                       # Number of squashed instructions skipped by dispatch
system.new3.iew.iewDispLoadInsts               407194                       # Number of dispatched load instructions
system.new3.iew.iewDispStoreInsts              188875                       # Number of dispatched store instructions
system.new3.iew.iewDispNonSpecInsts             38897                       # Number of dispatched non-speculative instructions
system.new3.iew.iewIQFullEvents                  4463                       # Number of times the IQ has become full, causing a stall
system.new3.iew.iewLSQFullEvents                 1985                       # Number of times the LSQ has become full, causing a stall
system.new3.iew.memOrderViolationEvents           436                       # Number of memory order violations
system.new3.iew.predictedTakenIncorrect          2685                       # Number of branches that were predicted taken incorrectly
system.new3.iew.predictedNotTakenIncorrect         8365                       # Number of branches that were predicted not taken incorrectly
system.new3.iew.branchMispredicts               11050                       # Number of branch mispredicts detected at execute
system.new3.iew.iewExecutedInsts              1607025                       # Number of executed instructions
system.new3.iew.iewExecLoadInsts               398040                       # Number of load instructions executed
system.new3.iew.iewExecSquashedInsts             5702                       # Number of squashed instructions skipped in execute
system.new3.iew.exec_swp                            0                       # number of swp insts executed
system.new3.iew.exec_nop                        38947                       # number of nop insts executed
system.new3.iew.exec_refs                      581015                       # number of memory reference insts executed
system.new3.iew.exec_branches                  138293                       # Number of branches executed
system.new3.iew.exec_stores                    182975                       # Number of stores executed
system.new3.iew.exec_rate                    0.922375                       # Inst execution rate
system.new3.iew.wb_sent                       1603314                       # cumulative count of insts sent to commit
system.new3.iew.wb_count                      1602425                       # cumulative count of insts written-back
system.new3.iew.wb_producers                  1055121                       # num instructions producing a value
system.new3.iew.wb_consumers                  1338524                       # num instructions consuming a value
system.new3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.new3.iew.wb_rate                      0.919735                       # insts written-back per cycle
system.new3.iew.wb_fanout                    0.788272                       # average fanout of values written-back
system.new3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.new3.commit.commitCommittedInsts       1561721                       # The number of committed instructions
system.new3.commit.commitSquashedInsts         171421                       # The number of squashed insts skipped by commit
system.new3.commit.commitNonSpecStalls           8693                       # The number of times commit has been forced to stall to communicate backwards
system.new3.commit.branchMispredicts            10831                       # The number of times a branch was mispredicted
system.new3.commit.committed_per_cycle::samples      1527316                       # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::mean     1.022526                       # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::stdev     2.035031                       # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::0       958170     62.74%     62.74% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::1       304820     19.96%     82.69% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::2        74305      4.87%     87.56% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::3        50404      3.30%     90.86% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::4        16945      1.11%     91.97% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::5        14548      0.95%     92.92% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::6        19057      1.25%     94.17% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::7        10319      0.68%     94.84% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::8        78748      5.16%    100.00% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.new3.commit.committed_per_cycle::total      1527316                       # Number of insts commited each cycle
system.new3.commit.count                      1561721                       # Number of instructions committed
system.new3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.new3.commit.refs                        550322                       # Number of memory references committed
system.new3.commit.loads                       374948                       # Number of loads committed
system.new3.commit.membars                       2535                       # Number of memory barriers committed
system.new3.commit.branches                    130736                       # Number of branches committed
system.new3.commit.fp_insts                    670018                       # Number of committed floating point instructions.
system.new3.commit.int_insts                  1172780                       # Number of committed integer instructions.
system.new3.commit.function_calls               23440                       # Number of function calls committed.
system.new3.commit.bw_lim_events                78748                       # number cycles where commit BW limit reached
system.new3.commit.bw_limited                       0                       # number of insts not committed due to BW limits
system.new3.rob.rob_reads                     3176318                       # The number of ROB reads
system.new3.rob.rob_writes                    3492781                       # The number of ROB writes
system.new3.timesIdled                           4637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.new3.idleCycles                         188246                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.new3.committedInsts                    1524918                       # Number of Instructions Simulated
system.new3.committedInsts_total              1524918                       # Number of Instructions Simulated
system.new3.cpi                              1.142532                       # CPI: Cycles Per Instruction
system.new3.cpi_total                        1.142532                       # CPI: Total CPI of All Threads
system.new3.ipc                              0.875249                       # IPC: Instructions Per Cycle
system.new3.ipc_total                        0.875249                       # IPC: Total IPC of All Threads
system.new3.int_regfile_reads                 1461804                       # number of integer regfile reads
system.new3.int_regfile_writes                 737269                       # number of integer regfile writes
system.new3.fp_regfile_reads                   753422                       # number of floating regfile reads
system.new3.fp_regfile_writes                  557533                       # number of floating regfile writes
system.new3.misc_regfile_reads               10894017                       # number of misc regfile reads
system.new3.misc_regfile_writes                 12899                       # number of misc regfile writes
system.cpu0.icache.replacements               1097845                       # number of replacements
system.cpu0.icache.tagsinuse               511.999870                       # Cycle average of tags in use
system.cpu0.icache.total_refs                32925445                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs               1098357                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs                 29.976997                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::0           511.999870                       # Average occupied blocks per context
system.cpu0.icache.occ_percent::0            1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::0           32897293                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       32897293                       # number of ReadReq hits
system.cpu0.icache.demand_hits::0            32897293                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::1                   0                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        32897293                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::0           32897293                       # number of overall hits
system.cpu0.icache.overall_hits::1                  0                       # number of overall hits
system.cpu0.icache.overall_hits::total       32897293                       # number of overall hits
system.cpu0.icache.ReadReq_misses::0          1144810                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      1144810                       # number of ReadReq misses
system.cpu0.icache.demand_misses::0           1144810                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::1                 0                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       1144810                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::0          1144810                       # number of overall misses
system.cpu0.icache.overall_misses::1                0                       # number of overall misses
system.cpu0.icache.overall_misses::total      1144810                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency   38779606000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency    38779606000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency   38779606000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::0       34042103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     34042103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::0        34042103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::1               0                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     34042103                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::0       34042103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::1              0                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     34042103                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::0      0.033629                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::0       0.033629                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::1       no_value                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::0      0.033629                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::1      no_value                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::0 33874.272587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::0 33874.272587                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::0 33874.272587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets       212000                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets  9217.391304                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks                       0                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits            46964                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits             46964                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits            46964                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses        1097846                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses         1097846                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses        1097846                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu0.icache.ReadReq_mshr_miss_latency  34065929000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency  34065929000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency  34065929000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::0     0.032250                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::0     0.032250                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::0     0.032250                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency 31029.788331                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency 31029.788331                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency 31029.788331                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu0.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu0.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 21237                       # number of replacements
system.cpu0.dcache.tagsinuse               945.048541                       # Cycle average of tags in use
system.cpu0.dcache.total_refs                48313126                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 22157                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2180.490409                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::0           945.048541                       # Average occupied blocks per context
system.cpu0.dcache.occ_percent::0            0.922899                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::0           30854925                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30854925                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::0          16051868                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      16051868                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::0       718698                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       718698                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::0        639527                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       639527                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::0            46906793                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::1                   0                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46906793                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::0           46906793                       # number of overall hits
system.cpu0.dcache.overall_hits::1                  0                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46906793                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::0            46921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        46921                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::0           17252                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17252                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::0         1013                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1013                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::0         2003                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2003                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::0             64173                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::1                 0                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         64173                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::0            64173                       # number of overall misses
system.cpu0.dcache.overall_misses::1                0                       # number of overall misses
system.cpu0.dcache.overall_misses::total        64173                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency    1272058500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency    534329998                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency     15150500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency     19972500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency     1806388498                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency    1806388498                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::0       30901846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30901846                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::0      16069120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     16069120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::0       719711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       719711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::0       641530                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       641530                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::0        46970966                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::1               0                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46970966                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::0       46970966                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::1              0                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46970966                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::0      0.001518                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::0     0.001074                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::0     0.001408                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::0     0.003122                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::0       0.001366                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::1       no_value                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::0      0.001366                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::1      no_value                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::0 27110.643422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::0 30972.061094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::0 14956.071076                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::0  9971.293060                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::0 28148.730743                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::0 28148.730743                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets    128219500                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6037                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 21238.943184                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks                    8117                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits            25135                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits            9064                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits          108                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits             34199                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits            34199                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses          21786                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses          8188                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses          905                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses         1992                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses           29974                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses          29974                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency    574935500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency    218931498                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency      9486000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency     13969000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency    793866998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency    793866998                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency  53722757000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency  36955284000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency  90678041000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::0     0.000705                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::0     0.000510                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::0     0.001257                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::0     0.003105                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::0     0.000638                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::0     0.000638                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency 26390.135867                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency 26738.092086                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency 10481.767956                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency  7012.550201                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency 26485.187095                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency 26485.187095                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu0.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.num_insts                               0                       # Number of instructions executed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     261                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      5531                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1283     29.36%     29.36% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    249      5.70%     35.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     13      0.30%     35.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   2825     64.65%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                4370                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1283     45.53%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     249      8.84%     54.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      13      0.46%     54.83% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1273     45.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2818                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            242684538000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               49987000      0.02%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                6956000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              268083500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        243009564500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.450619                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::2                         1     14.29%     28.57% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     14.29%     42.86% # number of syscalls executed
system.cpu1.kern.syscall::6                         1     14.29%     57.14% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     14.29%     71.43% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     14.29%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     14.29%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     7                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    2      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   52      1.11%      1.15% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.06%      1.22% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 3784     80.70%     81.92% # number of callpals executed
system.cpu1.kern.callpal::rdps                    499     10.64%     92.56% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.02%     92.58% # number of callpals executed
system.cpu1.kern.callpal::rti                     325      6.93%     99.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                  20      0.43%     99.94% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  3      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  4689                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              114                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 65                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                264                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   65                      
system.cpu1.kern.mode_good::idle                    3                      
system.cpu1.kern.mode_switch_good::kernel     0.596491                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.011364                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     1.607855                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         265594500      0.11%      0.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           473219000      0.19%      0.30% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        242146269000     99.70%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      52                       # number of times the context was actually changed
system.cpu1.icache.replacements                  6684                       # number of replacements
system.cpu1.icache.tagsinuse               511.999889                       # Cycle average of tags in use
system.cpu1.icache.total_refs                  490305                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                  7196                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs                 68.135770                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::0           511.999889                       # Average occupied blocks per context
system.cpu1.icache.occ_percent::0            1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::0             250218                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         250218                       # number of ReadReq hits
system.cpu1.icache.demand_hits::0              250218                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::1                   0                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          250218                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::0             250218                       # number of overall hits
system.cpu1.icache.overall_hits::1                  0                       # number of overall hits
system.cpu1.icache.overall_hits::total         250218                       # number of overall hits
system.cpu1.icache.ReadReq_misses::0             7757                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         7757                       # number of ReadReq misses
system.cpu1.icache.demand_misses::0              7757                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::1                 0                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          7757                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::0             7757                       # number of overall misses
system.cpu1.icache.overall_misses::1                0                       # number of overall misses
system.cpu1.icache.overall_misses::total         7757                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency     258381000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency      258381000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency     258381000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::0         257975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       257975                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::0          257975                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::1               0                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       257975                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::0         257975                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::1              0                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       257975                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::0      0.030069                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::0       0.030069                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::1       no_value                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::0      0.030069                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::1      no_value                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::0 33309.397963                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::0 33309.397963                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::0 33309.397963                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets       314000                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets             29                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets 10827.586207                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks                       0                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits             1071                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits              1071                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits             1071                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses           6686                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses            6686                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses           6686                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu1.icache.ReadReq_mshr_miss_latency    209810000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency    209810000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency    209810000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::0     0.025917                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::0     0.025917                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::0     0.025917                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency 31380.496560                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency 31380.496560                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency 31380.496560                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu1.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu1.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6731                       # number of replacements
system.cpu1.dcache.tagsinuse               911.528260                       # Cycle average of tags in use
system.cpu1.dcache.total_refs                  526812                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7557                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs                 69.711790                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::0           911.528260                       # Average occupied blocks per context
system.cpu1.dcache.occ_percent::0            0.890164                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::0             321406                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         321406                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::0            191984                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        191984                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::0         1681                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1681                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::0          1662                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1662                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::0              513390                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::1                   0                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          513390                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::0             513390                       # number of overall hits
system.cpu1.dcache.overall_hits::1                  0                       # number of overall hits
system.cpu1.dcache.overall_hits::total         513390                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::0            10312                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10312                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::0           10079                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10079                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::0          238                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          238                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::0          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::0             20391                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::1                 0                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20391                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::0            20391                       # number of overall misses
system.cpu1.dcache.overall_misses::1                0                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20391                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency     304704000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency    322923996                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency      6221000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency      2927000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency      627627996                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency     627627996                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::0         331718                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       331718                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::0        202063                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       202063                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::0         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::0         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1811                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::0          533781                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::1               0                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       533781                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::0         533781                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::1              0                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       533781                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::0      0.031087                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::0     0.049880                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::0     0.124023                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::0     0.082275                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::0       0.038201                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::1       no_value                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::0      0.038201                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::1      no_value                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::0 29548.487199                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::0 32039.289215                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::0 26138.655462                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::0 19644.295302                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::0 30779.657496                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::0 30779.657496                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     62063000                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2861                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 21692.764768                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks                    3418                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits             5163                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits            7549                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits           78                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits             12712                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits            12712                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses           5149                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses          2530                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses          160                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses            7679                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses           7679                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency    143355500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency     76459996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency      3645000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency      2465000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency         1000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency    219815496                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency    219815496                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency     27349500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency     27349500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::0     0.015522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::0     0.012521                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::0     0.083377                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::0     0.081723                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::0     0.014386                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::0     0.014386                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency 27841.425520                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency 30221.342292                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency 22781.250000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency 16655.405405                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency 28625.536658                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency 28625.536658                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu1.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.num_insts                               0                       # Number of instructions executed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     296                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     75494                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    9505     42.08%     42.08% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     26      0.12%     42.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    249      1.10%     43.30% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     13      0.06%     43.35% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  12795     56.65%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               22588                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     9501     49.26%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      26      0.13%     49.39% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     249      1.29%     50.68% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      13      0.07%     50.75% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    9500     49.25%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                19289                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            241377601000     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               17534000      0.01%     99.07% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               56853000      0.02%     99.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                6238500      0.00%     99.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2212724000      0.91%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        243670950500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999579                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.742478                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.16%      0.16% # number of syscalls executed
system.cpu2.kern.syscall::3                        65     10.69%     10.86% # number of syscalls executed
system.cpu2.kern.syscall::4                       506     83.22%     94.08% # number of syscalls executed
system.cpu2.kern.syscall::6                         3      0.49%     94.57% # number of syscalls executed
system.cpu2.kern.syscall::17                        5      0.82%     95.39% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      0.16%     95.56% # number of syscalls executed
system.cpu2.kern.syscall::45                        4      0.66%     96.22% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.16%     96.38% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.16%     96.55% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.16%     96.71% # number of syscalls executed
system.cpu2.kern.syscall::71                       11      1.81%     98.52% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      0.16%     98.68% # number of syscalls executed
system.cpu2.kern.syscall::74                        5      0.82%     99.51% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.16%     99.67% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.16%     99.84% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.16%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   608                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   20      0.03%      0.03% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  170      0.23%      0.26% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.26% # number of callpals executed
system.cpu2.kern.callpal::swpipl                21184     28.85%     29.12% # number of callpals executed
system.cpu2.kern.callpal::rdps                    629      0.86%     29.97% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     2      0.00%     29.98% # number of callpals executed
system.cpu2.kern.callpal::rti                    1121      1.53%     31.50% # number of callpals executed
system.cpu2.kern.callpal::callsys                 630      0.86%     32.36% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     32.36% # number of callpals executed
system.cpu2.kern.callpal::rdunique              49657     67.63%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 73420                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1290                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                866                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                865                      
system.cpu2.kern.mode_good::user                  866                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.670543                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle      no_value                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      213507143000     87.59%     87.59% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         30257851000     12.41%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     170                       # number of times the context was actually changed
system.cpu2.icache.replacements                465817                       # number of replacements
system.cpu2.icache.tagsinuse               511.997410                       # Cycle average of tags in use
system.cpu2.icache.total_refs                10914818                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                466326                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs                 23.405982                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::0           511.997410                       # Average occupied blocks per context
system.cpu2.icache.occ_percent::0            0.999995                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::0           10869153                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       10869153                       # number of ReadReq hits
system.cpu2.icache.demand_hits::0            10869153                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::1                   0                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        10869153                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::0           10869153                       # number of overall hits
system.cpu2.icache.overall_hits::1                  0                       # number of overall hits
system.cpu2.icache.overall_hits::total       10869153                       # number of overall hits
system.cpu2.icache.ReadReq_misses::0           525954                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       525954                       # number of ReadReq misses
system.cpu2.icache.demand_misses::0            525954                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::1                 0                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        525954                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::0           525954                       # number of overall misses
system.cpu2.icache.overall_misses::1                0                       # number of overall misses
system.cpu2.icache.overall_misses::total       525954                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency   16924654500                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency    16924654500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency   16924654500                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::0       11395107                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11395107                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::0        11395107                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::1               0                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11395107                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::0       11395107                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::1              0                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11395107                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::0      0.046156                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::0       0.046156                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::1       no_value                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::0      0.046156                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::1      no_value                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::0 32178.963369                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::0 32178.963369                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::0 32178.963369                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets      1725000                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets            136                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets 12683.823529                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks                       0                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits            60135                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits             60135                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits            60135                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses         465819                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses          465819                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses         465819                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu2.icache.ReadReq_mshr_miss_latency  14471593000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency  14471593000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency  14471593000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::0     0.040879                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::0     0.040879                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::0     0.040879                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency 31066.987392                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency 31066.987392                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency 31066.987392                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu2.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu2.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 42464                       # number of replacements
system.cpu2.dcache.tagsinuse               858.657722                       # Cycle average of tags in use
system.cpu2.dcache.total_refs                18576032                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 43488                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs                427.153054                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::0           858.657722                       # Average occupied blocks per context
system.cpu2.dcache.occ_percent::0            0.838533                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::0           13298593                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       13298593                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::0           5203575                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5203575                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::0        28245                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        28245                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::0         25303                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        25303                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::0            18502168                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::1                   0                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18502168                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::0           18502168                       # number of overall hits
system.cpu2.dcache.overall_hits::1                  0                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18502168                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::0            69361                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        69361                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::0           80440                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        80440                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::0         2386                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2386                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::0         2062                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2062                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::0            149801                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::1                 0                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        149801                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::0           149801                       # number of overall misses
system.cpu2.dcache.overall_misses::1                0                       # number of overall misses
system.cpu2.dcache.overall_misses::total       149801                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency    1992724500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency   2672508485                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency     32827000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency     19766500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency     4665232985                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency    4665232985                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::0       13367954                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     13367954                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::0       5284015                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5284015                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::0        30631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        30631                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::0        27365                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27365                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::0        18651969                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::1               0                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18651969                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::0       18651969                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::1              0                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18651969                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::0      0.005189                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::0     0.015223                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::0     0.077895                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::0     0.075352                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::0       0.008031                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::1       no_value                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::0      0.008031                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::1      no_value                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::0 28729.754473                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::0 33223.626119                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::0 13758.172674                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::0  9586.081474                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::0 31142.869440                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::0 31142.869440                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets    577086000                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          21625                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 26686.057803                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks                   21102                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits            39859                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits           59543                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits          232                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits             99402                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits            99402                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses          29502                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses         20897                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses         2154                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses         2054                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses           50399                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses          50399                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency    812242500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency    623281985                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency     19497000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency     13560500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency         1000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency   1435524485                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency   1435524485                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency     27763000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency     75867000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency    103630000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::0     0.002207                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::0     0.003955                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::0     0.070321                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::0     0.075059                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::0     0.002702                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::0     0.002702                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency 27531.777507                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency 29826.385845                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency  9051.532033                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency  6601.996105                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency 28483.193813                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency 28483.193813                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu2.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.num_insts                               0                       # Number of instructions executed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     258                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      4766                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    1098     26.87%     26.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    249      6.09%     32.96% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     12      0.29%     33.25% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   2728     66.75%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                4087                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     1098     44.73%     44.73% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     249     10.14%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      12      0.49%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    1096     44.64%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 2455                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            242851242000     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               51086000      0.02%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                6396500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              255938500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        243164663000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.401760                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   15      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   15      0.34%      0.69% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 3566     81.58%     82.27% # number of callpals executed
system.cpu3.kern.callpal::rdps                    506     11.58%     93.85% # number of callpals executed
system.cpu3.kern.callpal::rti                     264      6.04%     99.89% # number of callpals executed
system.cpu3.kern.callpal::callsys                   2      0.05%     99.93% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  3      0.07%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  4371                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              279                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  9                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  9                      
system.cpu3.kern.mode_good::user                    9                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.032258                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle      no_value                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       33352939500     98.78%     98.78% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           411991000      1.22%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      15                       # number of times the context was actually changed
system.cpu3.icache.replacements                  4882                       # number of replacements
system.cpu3.icache.tagsinuse                      512                       # Cycle average of tags in use
system.cpu3.icache.total_refs                  251288                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                  5394                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs                 46.586578                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::0                  512                       # Average occupied blocks per context
system.cpu3.icache.occ_percent::0                   1                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::0             201330                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         201330                       # number of ReadReq hits
system.cpu3.icache.demand_hits::0              201330                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::1                   0                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          201330                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::0             201330                       # number of overall hits
system.cpu3.icache.overall_hits::1                  0                       # number of overall hits
system.cpu3.icache.overall_hits::total         201330                       # number of overall hits
system.cpu3.icache.ReadReq_misses::0             5599                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5599                       # number of ReadReq misses
system.cpu3.icache.demand_misses::0              5599                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::1                 0                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5599                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::0             5599                       # number of overall misses
system.cpu3.icache.overall_misses::1                0                       # number of overall misses
system.cpu3.icache.overall_misses::total         5599                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency     188041000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency      188041000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency     188041000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::0         206929                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       206929                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::0          206929                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::1               0                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       206929                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::0         206929                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::1              0                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       206929                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::0      0.027058                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::0       0.027058                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::1       no_value                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::0      0.027058                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::1      no_value                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::0 33584.747276                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::0 33584.747276                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::0 33584.747276                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets        83500                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets  9277.777778                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks                       0                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits              717                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits               717                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits              717                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses           4882                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses            4882                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses           4882                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu3.icache.ReadReq_mshr_miss_latency    154093500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency    154093500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency    154093500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::0     0.023593                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::0     0.023593                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::0     0.023593                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency 31563.600983                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency 31563.600983                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency 31563.600983                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu3.icache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu3.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  2198                       # number of replacements
system.cpu3.dcache.tagsinuse               924.938440                       # Cycle average of tags in use
system.cpu3.dcache.total_refs                  372686                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  2800                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs                133.102143                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::0           924.938440                       # Average occupied blocks per context
system.cpu3.dcache.occ_percent::0            0.903260                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::0             297036                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         297036                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::0            172316                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        172316                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::0          918                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          918                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::0           869                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          869                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::0              469352                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::1                   0                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          469352                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::0             469352                       # number of overall hits
system.cpu3.dcache.overall_hits::1                  0                       # number of overall hits
system.cpu3.dcache.overall_hits::total         469352                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::0             3955                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3955                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::0            1540                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1540                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::0          108                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::0          100                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::0              5495                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::1                 0                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          5495                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::0             5495                       # number of overall misses
system.cpu3.dcache.overall_misses::1                0                       # number of overall misses
system.cpu3.dcache.overall_misses::total         5495                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency     102810000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency     44034996                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency      1784500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency      1435500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency      146844996                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency     146844996                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::0         300991                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       300991                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::0        173856                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       173856                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::0         1026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1026                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::0          969                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          969                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::0          474847                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::1               0                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       474847                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::0         474847                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::1              0                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       474847                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::0      0.013140                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::0     0.008858                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::0     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::0     0.103199                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::0       0.011572                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::1       no_value                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     no_value                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::0      0.011572                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::1      no_value                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     no_value                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::0 25994.943110                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::1          inf                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total          inf                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::0 28594.153247                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::1          inf                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total          inf                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::0 16523.148148                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::1          inf                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total          inf                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::0        14355                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::1          inf                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total          inf                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::0 26723.384167                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::0 26723.384167                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::1          inf                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total          inf                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5862000                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            211                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 27781.990521                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks                     635                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits              959                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits             897                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits           12                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits              1856                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits             1856                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses           2996                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses           643                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses           96                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses           99                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses            3639                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses           3639                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency     72179000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency     14648996                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency      1271500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency      1129500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency     86827996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency     86827996                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency       409500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency     30957000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency     31366500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::0     0.009954                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::1          inf                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total          inf                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::0     0.003698                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::1          inf                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total          inf                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::0     0.093567                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::1          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total          inf                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::0     0.102167                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::1          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total          inf                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::0     0.007664                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::1          inf                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total          inf                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::0     0.007664                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::1          inf                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total          inf                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency 24091.789052                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency 22782.264386                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency 13244.791667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency 11409.090909                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency 23860.400110                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency 23860.400110                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu3.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.new0.kern.inst.arm                           0                       # number of arm instructions executed
system.new0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.new0.kern.inst.hwrei                         0                       # number of hwrei instructions executed
system.new0.kern.mode_switch::kernel                0                       # number of protection mode switches
system.new0.kern.mode_switch::user                  0                       # number of protection mode switches
system.new0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.new0.kern.mode_good::kernel                  0                      
system.new0.kern.mode_good::user                    0                      
system.new0.kern.mode_good::idle                    0                      
system.new0.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.new0.kern.mode_switch_good::user      no_value                       # fraction of useful protection mode switches
system.new0.kern.mode_switch_good::idle      no_value                       # fraction of useful protection mode switches
system.new0.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.new0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.new0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.new0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.new0.kern.swap_context                       0                       # number of times the context was actually changed
system.new1.kern.inst.arm                           0                       # number of arm instructions executed
system.new1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.new1.kern.inst.hwrei                         0                       # number of hwrei instructions executed
system.new1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.new1.kern.mode_switch::user                  0                       # number of protection mode switches
system.new1.kern.mode_switch::idle                  0                       # number of protection mode switches
system.new1.kern.mode_good::kernel                  0                      
system.new1.kern.mode_good::user                    0                      
system.new1.kern.mode_good::idle                    0                      
system.new1.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.new1.kern.mode_switch_good::user      no_value                       # fraction of useful protection mode switches
system.new1.kern.mode_switch_good::idle      no_value                       # fraction of useful protection mode switches
system.new1.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.new1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.new1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.new1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.new1.kern.swap_context                       0                       # number of times the context was actually changed
system.new2.kern.inst.arm                           0                       # number of arm instructions executed
system.new2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.new2.kern.inst.hwrei                         0                       # number of hwrei instructions executed
system.new2.kern.mode_switch::kernel                0                       # number of protection mode switches
system.new2.kern.mode_switch::user                  0                       # number of protection mode switches
system.new2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.new2.kern.mode_good::kernel                  0                      
system.new2.kern.mode_good::user                    0                      
system.new2.kern.mode_good::idle                    0                      
system.new2.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.new2.kern.mode_switch_good::user      no_value                       # fraction of useful protection mode switches
system.new2.kern.mode_switch_good::idle      no_value                       # fraction of useful protection mode switches
system.new2.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.new2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.new2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.new2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.new2.kern.swap_context                       0                       # number of times the context was actually changed
system.new3.kern.inst.arm                           0                       # number of arm instructions executed
system.new3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.new3.kern.inst.hwrei                         0                       # number of hwrei instructions executed
system.new3.kern.mode_switch::kernel                0                       # number of protection mode switches
system.new3.kern.mode_switch::user                  0                       # number of protection mode switches
system.new3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.new3.kern.mode_good::kernel                  0                      
system.new3.kern.mode_good::user                    0                      
system.new3.kern.mode_good::idle                    0                      
system.new3.kern.mode_switch_good::kernel     no_value                       # fraction of useful protection mode switches
system.new3.kern.mode_switch_good::user      no_value                       # fraction of useful protection mode switches
system.new3.kern.mode_switch_good::idle      no_value                       # fraction of useful protection mode switches
system.new3.kern.mode_switch_good::total     no_value                       # fraction of useful protection mode switches
system.new3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.new3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.new3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.new3.kern.swap_context                       0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
