Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 29 04:13:28 2019
| Host         : GCS running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_design_analysis -file /home/gsaied/Desktop/verilog_rtl/relu/mennah/design.rpt
| Design       : relu
| Device       : xc7vx690t
------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------+
|      Characteristics      |      Path #1     |
+---------------------------+------------------+
| Requirement               |            0.000 |
| Path Delay                |            3.273 |
| Logic Delay               | 2.404(74%)       |
| Net Delay                 | 0.869(26%)       |
| Clock Skew                |            0.000 |
| Slack                     |              inf |
| Clock Relationship        | Safely Timed     |
| Logic Levels              |                3 |
| Routes                    |                0 |
| Logical Path              | IBUF LUT2 OBUF   |
| Start Point Clock         | input port clock |
| End Point Clock           |                  |
| DSP Block                 | None             |
| BRAM                      | None             |
| IO Crossings              |                0 |
| Config Crossings          |                0 |
| SLR Crossings             |                0 |
| PBlocks                   |                0 |
| High Fanout               |                1 |
| Dont Touch                |                0 |
| Mark Debug                |                0 |
| Start Point Pin Primitive | m[11]            |
| End Point Pin Primitive   | n[11]            |
| Start Point Pin           | m[11]            |
| End Point Pin             | n[11]            |
+---------------------------+------------------+
* Bounding box calculated as % of dimensions for the target device (620, 1000)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+
| End Point Clock | Requirement |  3 |
+-----------------+-------------+----+
| (none)          | 0.000ns     | 15 |
+-----------------+-------------+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 15 paths


