<stg><name>fir_Pipeline_loop</name>


<trans_list>

<trans id="54" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="37" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %acc_014 = alloca i32 1

]]></Node>
<StgValue><ssdm name="acc_014"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:2 %sext_ln44_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %sext_ln44

]]></Node>
<StgValue><ssdm name="sext_ln44_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="37" op_0_bw="25">
<![CDATA[
newFuncRoot:3 %sext_ln44_cast = sext i25 %sext_ln44_read

]]></Node>
<StgValue><ssdm name="sext_ln44_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="37" op_1_bw="37">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i37 %sext_ln44_cast, i37 %acc_014

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i6 57, i6 %i2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.split:0 %i2_load = load i6 %i2

]]></Node>
<StgValue><ssdm name="i2_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:2 %zext_ln48 = zext i6 %i2_load

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:6 %i = add i6 %i2_load, i6 63

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
for.inc.split:7 %zext_ln49 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %shift_reg_addr = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln49

]]></Node>
<StgValue><ssdm name="shift_reg_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="6">
<![CDATA[
for.inc.split:9 %shift_reg_load = load i6 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:11 %c_addr = getelementptr i16 %c, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="c_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="6">
<![CDATA[
for.inc.split:12 %c_load = load i6 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.split:20 %icmp_ln48 = icmp_eq  i6 %i, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:22 %store_ln49 = store i6 %i, i6 %i2

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:23 %br_ln48 = br i1 %icmp_ln48, void %for.inc.split, void %for.end.exitStub

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="6">
<![CDATA[
for.inc.split:9 %shift_reg_load = load i6 %shift_reg_addr

]]></Node>
<StgValue><ssdm name="shift_reg_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:10 %sext_ln49 = sext i16 %shift_reg_load

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="6">
<![CDATA[
for.inc.split:12 %c_load = load i6 %c_addr

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
for.inc.split:13 %sext_ln49_1 = sext i16 %c_load

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:18 %shift_reg_addr_1 = getelementptr i16 %shift_reg, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="shift_reg_addr_1"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
for.inc.split:19 %store_ln50 = store i16 %shift_reg_load, i6 %shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="37" op_0_bw="37" op_1_bw="0">
<![CDATA[
for.inc.split:1 %acc_014_load = load i37 %acc_014

]]></Node>
<StgValue><ssdm name="acc_014_load"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:14 %mul_ln49 = mul i32 %sext_ln49_1, i32 %sext_ln49

]]></Node>
<StgValue><ssdm name="mul_ln49"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="37" op_0_bw="32">
<![CDATA[
for.inc.split:15 %sext_ln49_2 = sext i32 %mul_ln49

]]></Node>
<StgValue><ssdm name="sext_ln49_2"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
for.inc.split:16 %acc = add i37 %sext_ln49_2, i37 %acc_014_load

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:3 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:4 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 57, i64 57, i64 57

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:5 %specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln48"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="37" op_0_bw="37" op_1_bw="37">
<![CDATA[
for.inc.split:16 %acc = add i37 %sext_ln49_2, i37 %acc_014_load

]]></Node>
<StgValue><ssdm name="acc"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="37">
<![CDATA[
for.inc.split:17 %trunc_ln50 = trunc i37 %acc

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="37" op_1_bw="37" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:21 %store_ln49 = store i37 %acc, i37 %acc_014

]]></Node>
<StgValue><ssdm name="store_ln49"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.end.exitStub:0 %write_ln50 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %acc_2_out, i31 %trunc_ln50

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
for.end.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="60" name="sext_ln44" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln44"/></StgValue>
</port>
<port id="61" name="acc_2_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="acc_2_out"/></StgValue>
</port>
<port id="62" name="shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="c" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="i2" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_64" to="acc_014" fromId="64" toId="9">
</dataflow>
<dataflow id="68" from="_ssdm_op_Read.ap_auto.i25" to="sext_ln44_read" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="sext_ln44" to="sext_ln44_read" fromId="60" toId="10">
</dataflow>
<dataflow id="70" from="sext_ln44_read" to="sext_ln44_cast" fromId="10" toId="11">
</dataflow>
<dataflow id="71" from="sext_ln44_cast" to="store_ln0" fromId="11" toId="12">
</dataflow>
<dataflow id="72" from="acc_014" to="store_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="75" from="i2" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="76" from="i2" to="i2_load" fromId="8" toId="15">
</dataflow>
<dataflow id="77" from="i2_load" to="zext_ln48" fromId="15" toId="16">
</dataflow>
<dataflow id="78" from="i2_load" to="i" fromId="15" toId="17">
</dataflow>
<dataflow id="80" from="StgValue_79" to="i" fromId="79" toId="17">
</dataflow>
<dataflow id="81" from="i" to="zext_ln49" fromId="17" toId="18">
</dataflow>
<dataflow id="82" from="shift_reg" to="shift_reg_addr" fromId="62" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_83" to="shift_reg_addr" fromId="83" toId="19">
</dataflow>
<dataflow id="85" from="zext_ln49" to="shift_reg_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="86" from="shift_reg_addr" to="shift_reg_load" fromId="19" toId="20">
</dataflow>
<dataflow id="87" from="c" to="c_addr" fromId="63" toId="21">
</dataflow>
<dataflow id="88" from="StgValue_83" to="c_addr" fromId="83" toId="21">
</dataflow>
<dataflow id="89" from="zext_ln48" to="c_addr" fromId="16" toId="21">
</dataflow>
<dataflow id="90" from="c_addr" to="c_load" fromId="21" toId="22">
</dataflow>
<dataflow id="91" from="i" to="icmp_ln48" fromId="17" toId="23">
</dataflow>
<dataflow id="93" from="StgValue_92" to="icmp_ln48" fromId="92" toId="23">
</dataflow>
<dataflow id="94" from="i" to="store_ln49" fromId="17" toId="24">
</dataflow>
<dataflow id="95" from="i2" to="store_ln49" fromId="8" toId="24">
</dataflow>
<dataflow id="96" from="icmp_ln48" to="br_ln48" fromId="23" toId="25">
</dataflow>
<dataflow id="97" from="shift_reg_addr" to="shift_reg_load" fromId="19" toId="26">
</dataflow>
<dataflow id="98" from="shift_reg_load" to="sext_ln49" fromId="26" toId="27">
</dataflow>
<dataflow id="99" from="c_addr" to="c_load" fromId="21" toId="28">
</dataflow>
<dataflow id="100" from="c_load" to="sext_ln49_1" fromId="28" toId="29">
</dataflow>
<dataflow id="101" from="sext_ln49_1" to="mul_ln49" fromId="29" toId="30">
</dataflow>
<dataflow id="102" from="sext_ln49" to="mul_ln49" fromId="27" toId="30">
</dataflow>
<dataflow id="103" from="shift_reg" to="shift_reg_addr_1" fromId="62" toId="31">
</dataflow>
<dataflow id="104" from="StgValue_83" to="shift_reg_addr_1" fromId="83" toId="31">
</dataflow>
<dataflow id="105" from="zext_ln48" to="shift_reg_addr_1" fromId="16" toId="31">
</dataflow>
<dataflow id="106" from="shift_reg_load" to="store_ln50" fromId="26" toId="32">
</dataflow>
<dataflow id="107" from="shift_reg_addr_1" to="store_ln50" fromId="31" toId="32">
</dataflow>
<dataflow id="108" from="sext_ln49_1" to="mul_ln49" fromId="29" toId="33">
</dataflow>
<dataflow id="109" from="sext_ln49" to="mul_ln49" fromId="27" toId="33">
</dataflow>
<dataflow id="110" from="acc_014" to="acc_014_load" fromId="9" toId="34">
</dataflow>
<dataflow id="111" from="sext_ln49_1" to="mul_ln49" fromId="29" toId="35">
</dataflow>
<dataflow id="112" from="sext_ln49" to="mul_ln49" fromId="27" toId="35">
</dataflow>
<dataflow id="113" from="mul_ln49" to="sext_ln49_2" fromId="35" toId="36">
</dataflow>
<dataflow id="114" from="sext_ln49_2" to="acc" fromId="36" toId="37">
</dataflow>
<dataflow id="115" from="acc_014_load" to="acc" fromId="34" toId="37">
</dataflow>
<dataflow id="117" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="116" toId="38">
</dataflow>
<dataflow id="119" from="StgValue_118" to="specpipeline_ln44" fromId="118" toId="38">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specpipeline_ln44" fromId="120" toId="38">
</dataflow>
<dataflow id="122" from="StgValue_120" to="specpipeline_ln44" fromId="120" toId="38">
</dataflow>
<dataflow id="123" from="StgValue_120" to="specpipeline_ln44" fromId="120" toId="38">
</dataflow>
<dataflow id="125" from="empty_3" to="specpipeline_ln44" fromId="124" toId="38">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="126" toId="39">
</dataflow>
<dataflow id="129" from="StgValue_128" to="speclooptripcount_ln44" fromId="128" toId="39">
</dataflow>
<dataflow id="130" from="StgValue_128" to="speclooptripcount_ln44" fromId="128" toId="39">
</dataflow>
<dataflow id="131" from="StgValue_128" to="speclooptripcount_ln44" fromId="128" toId="39">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecLoopName" to="specloopname_ln48" fromId="132" toId="40">
</dataflow>
<dataflow id="135" from="empty_7" to="specloopname_ln48" fromId="134" toId="40">
</dataflow>
<dataflow id="136" from="sext_ln49_2" to="acc" fromId="36" toId="41">
</dataflow>
<dataflow id="137" from="acc_014_load" to="acc" fromId="34" toId="41">
</dataflow>
<dataflow id="138" from="acc" to="trunc_ln50" fromId="41" toId="42">
</dataflow>
<dataflow id="139" from="acc" to="store_ln49" fromId="41" toId="43">
</dataflow>
<dataflow id="140" from="acc_014" to="store_ln49" fromId="9" toId="43">
</dataflow>
<dataflow id="142" from="_ssdm_op_Write.ap_auto.i31P0A" to="write_ln50" fromId="141" toId="44">
</dataflow>
<dataflow id="143" from="acc_2_out" to="write_ln50" fromId="61" toId="44">
</dataflow>
<dataflow id="144" from="trunc_ln50" to="write_ln50" fromId="42" toId="44">
</dataflow>
<dataflow id="145" from="icmp_ln48" to="StgValue_6" fromId="23" toId="6">
</dataflow>
</dataflows>


</stg>
