\doxysection{Memory Segmentation }
\hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n}{}\label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n}\index{Memory Segmentation@{Memory Segmentation}}


Base Addresses various memory and buses.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaf6863e7094aca292453684fa2af16686}{FLASH\+\_\+\+BASEADDR}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaec02cd8a7872b7816d2a838e6956f6a1}{SRAM1\+\_\+\+BASEADDR}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gad1c97617b06af2b0d93bae9642145bda}{SRAM}}~\mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaec02cd8a7872b7816d2a838e6956f6a1}{SRAM1\+\_\+\+BASEADDR}}
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gac14dea910dc75b8e90e51ea63eae373c}{SRAM2\+\_\+\+BASEADDR}}~0x2001\+C000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gab2d5f7db23f1768ce663d861b9a94678}{SRAM3\+\_\+\+BASEADDR}}~0x20020000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga548ca9ecc4b62f701800110d155a05dc}{ROM\+\_\+\+BASEADDR}}~0x1\+FFF0000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga95df3fce557ace28c41db3e339732425}{PERIPHERAL\+\_\+\+BASEADDR}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaa201b5bba152d22def028992b797fc79}{APB1\+\_\+\+PERIPHERAL\+\_\+\+BASEADDR}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga7d41d0b2b81444f4c843570bc187b973}{APB2\+\_\+\+PERIPHERAL\+\_\+\+BASEADDR}}~0x40010000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga2f924c4f6bf2a7050d3c6ccf69e33d32}{AHB1\+\_\+\+PERIPHERAL\+\_\+\+BASEADDR}}~0x40020000\+UL
\item 
\#define \mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gab06ffaf663448c6b9c94ae775e8d421e}{AHB2\+\_\+\+PERIPHERAL\+\_\+\+BASEADDR}}~0x50000000\+UL
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Base Addresses various memory and buses. 



\label{doc-define-members}
\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga2f924c4f6bf2a7050d3c6ccf69e33d32}\index{Memory Segmentation@{Memory Segmentation}!AHB1\_PERIPHERAL\_BASEADDR@{AHB1\_PERIPHERAL\_BASEADDR}}
\index{AHB1\_PERIPHERAL\_BASEADDR@{AHB1\_PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{AHB1\_PERIPHERAL\_BASEADDR}{AHB1\_PERIPHERAL\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga2f924c4f6bf2a7050d3c6ccf69e33d32} 
\#define AHB1\+\_\+\+PERIPHERAL\+\_\+\+BASEADDR~0x40020000\+UL}

AHB1 Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00049}{49}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gab06ffaf663448c6b9c94ae775e8d421e}\index{Memory Segmentation@{Memory Segmentation}!AHB2\_PERIPHERAL\_BASEADDR@{AHB2\_PERIPHERAL\_BASEADDR}}
\index{AHB2\_PERIPHERAL\_BASEADDR@{AHB2\_PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{AHB2\_PERIPHERAL\_BASEADDR}{AHB2\_PERIPHERAL\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gab06ffaf663448c6b9c94ae775e8d421e} 
\#define AHB2\+\_\+\+PERIPHERAL\+\_\+\+BASEADDR~0x50000000\+UL}

AHB2 Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00050}{50}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaa201b5bba152d22def028992b797fc79}\index{Memory Segmentation@{Memory Segmentation}!APB1\_PERIPHERAL\_BASEADDR@{APB1\_PERIPHERAL\_BASEADDR}}
\index{APB1\_PERIPHERAL\_BASEADDR@{APB1\_PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{APB1\_PERIPHERAL\_BASEADDR}{APB1\_PERIPHERAL\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaa201b5bba152d22def028992b797fc79} 
\#define APB1\+\_\+\+PERIPHERAL\+\_\+\+BASEADDR~0x40000000\+UL}

APB1 Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00047}{47}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga7d41d0b2b81444f4c843570bc187b973}\index{Memory Segmentation@{Memory Segmentation}!APB2\_PERIPHERAL\_BASEADDR@{APB2\_PERIPHERAL\_BASEADDR}}
\index{APB2\_PERIPHERAL\_BASEADDR@{APB2\_PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{APB2\_PERIPHERAL\_BASEADDR}{APB2\_PERIPHERAL\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga7d41d0b2b81444f4c843570bc187b973} 
\#define APB2\+\_\+\+PERIPHERAL\+\_\+\+BASEADDR~0x40010000\+UL}

APB2 Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00048}{48}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaf6863e7094aca292453684fa2af16686}\index{Memory Segmentation@{Memory Segmentation}!FLASH\_BASEADDR@{FLASH\_BASEADDR}}
\index{FLASH\_BASEADDR@{FLASH\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{FLASH\_BASEADDR}{FLASH\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaf6863e7094aca292453684fa2af16686} 
\#define FLASH\+\_\+\+BASEADDR~0x08000000\+UL}

\begin{DoxyNote}{Note}
In STM32, Flash memory is called “\+Main Memory” because it’s the primary executable memory region containing your user application. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00033}{33}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga95df3fce557ace28c41db3e339732425}\index{Memory Segmentation@{Memory Segmentation}!PERIPHERAL\_BASEADDR@{PERIPHERAL\_BASEADDR}}
\index{PERIPHERAL\_BASEADDR@{PERIPHERAL\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{PERIPHERAL\_BASEADDR}{PERIPHERAL\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga95df3fce557ace28c41db3e339732425} 
\#define PERIPHERAL\+\_\+\+BASEADDR~0x40000000\+UL}

Peripheral base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00046}{46}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga548ca9ecc4b62f701800110d155a05dc}\index{Memory Segmentation@{Memory Segmentation}!ROM\_BASEADDR@{ROM\_BASEADDR}}
\index{ROM\_BASEADDR@{ROM\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{ROM\_BASEADDR}{ROM\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_ga548ca9ecc4b62f701800110d155a05dc} 
\#define ROM\+\_\+\+BASEADDR~0x1\+FFF0000\+UL}

\begin{DoxyNote}{Note}
The ROM is called "{}\+System Memory"{} because it holds the ST factory bootloader, used only for system-\/level functions like firmware programming or DFU — not for normal application execution. 
\end{DoxyNote}


Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00041}{41}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gad1c97617b06af2b0d93bae9642145bda}\index{Memory Segmentation@{Memory Segmentation}!SRAM@{SRAM}}
\index{SRAM@{SRAM}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{SRAM}{SRAM}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gad1c97617b06af2b0d93bae9642145bda} 
\#define SRAM~\mbox{\hyperlink{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaec02cd8a7872b7816d2a838e6956f6a1}{SRAM1\+\_\+\+BASEADDR}}}

SRAM base address (It is nothing but SRAM1) 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00038}{38}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaec02cd8a7872b7816d2a838e6956f6a1}\index{Memory Segmentation@{Memory Segmentation}!SRAM1\_BASEADDR@{SRAM1\_BASEADDR}}
\index{SRAM1\_BASEADDR@{SRAM1\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{SRAM1\_BASEADDR}{SRAM1\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gaec02cd8a7872b7816d2a838e6956f6a1} 
\#define SRAM1\+\_\+\+BASEADDR~0x20000000\+UL}

SRAM1 base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00037}{37}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gac14dea910dc75b8e90e51ea63eae373c}\index{Memory Segmentation@{Memory Segmentation}!SRAM2\_BASEADDR@{SRAM2\_BASEADDR}}
\index{SRAM2\_BASEADDR@{SRAM2\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{SRAM2\_BASEADDR}{SRAM2\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gac14dea910dc75b8e90e51ea63eae373c} 
\#define SRAM2\+\_\+\+BASEADDR~0x2001\+C000\+UL}

SRAM2 base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00039}{39}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gab2d5f7db23f1768ce663d861b9a94678}\index{Memory Segmentation@{Memory Segmentation}!SRAM3\_BASEADDR@{SRAM3\_BASEADDR}}
\index{SRAM3\_BASEADDR@{SRAM3\_BASEADDR}!Memory Segmentation@{Memory Segmentation}}
\doxysubsubsection{\texorpdfstring{SRAM3\_BASEADDR}{SRAM3\_BASEADDR}}
{\footnotesize\ttfamily \label{group___m_e_m_o_r_y___s_e_g_m_e_n_t_a_t_i_o_n_gab2d5f7db23f1768ce663d861b9a94678} 
\#define SRAM3\+\_\+\+BASEADDR~0x20020000\+UL}

SRAM3 base address 

Definition at line \mbox{\hyperlink{stm32f407xx_8h_source_l00040}{40}} of file \mbox{\hyperlink{stm32f407xx_8h_source}{stm32f407xx.\+h}}.

