$date
	Wed Oct 23 13:26:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module fa_v1_tb $end
$var wire 4 ! test_sum [3:0] $end
$var wire 1 " test_carry $end
$var reg 4 # test_a [3:0] $end
$var reg 4 $ test_b [3:0] $end
$var reg 1 % test_cin $end
$scope module fa1 $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 4 ( S [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1110 (
b1101 '
b1 &
0%
b1101 $
b1 #
0"
b1110 !
$end
#2000
b1010 !
b1010 (
b101 $
b101 '
b101 #
b101 &
#4000
b1011 !
b1011 (
1"
1%
b1101 $
b1101 '
b1101 #
b1101 &
#6000
b1 !
b1 (
0%
b1100 $
b1100 '
b101 #
b101 &
#8000
b1101 !
b1101 (
1%
b1111 $
b1111 '
b1101 #
b1101 &
#10000
