module cache_control (
  input clk,

  /* CPU memory data signals */
  input  logic mem_read,
	input  logic mem_write,
	output logic mem_resp,

  /* Physical memory data signals */
  input  logic pmem_resp,
	output logic pmem_read,
	output logic pmem_write,

  /* Control signals */
  output logic [3:0] tag_load,
  output logic [3:0] valid_load,
  output logic [3:0] dirty_load,
  output logic [3:0] lru_load,
  output logic [3:0] dirty_in,
  input logic [3:0] dirty_out,
  input logic [2:0] lru_out,
  input logic hit,
  input logic [3:0] way_hit,
  output logic [1:0] writing
);

/* State Enumeration */
enum int unsigned
{
  check_hit,
	read_mem
} state, next_state;

/* State Control Signals */
always_comb begin : state_actions

	/* Defaults */
  lru_load = 1'b0;
  tag_load = 0;
  valid_load = 0;
  dirty_load = 0;
  dirty_in = 0;
  writing = 2'b11;

	mem_resp = 1'b0;
	pmem_write = 1'b0;
	pmem_read = 1'b0;

	case(state)
    check_hit: begin
      if (mem_read || mem_write) begin
        if (hit) begin
          lru_load = 1'b1;
          mem_resp = 1'b1;
          if (mem_write) begin
            dirty_load[3] = (way_hit == 4'b1000) 1'b1 : 0; dirty_load[2] = (way_hit == 4'b0100) 1'b1 : 0; 
            dirty_load[1] = (way_hit == 4'b0010) 1'b1 : 0; dirty_load[3] = (way_hit == 4'b0001) 1'b1 : 0; 
            dirty_in[3] = (way_hit == 4'b1000) 1'b1 : 0; dirty_in[2] = (way_hit == 4'b0100) 1'b1 : 0; 
            dirty_in[1] = (way_hit == 4'b0010) 1'b1 : 0; dirty_in[3] = (way_hit == 4'b0001) 1'b1 : 0; 
            writing = 2'b01;
          end
        end else begin
          if (dirty_out)
            pmem_write = 1'b1;
        end
      end
    end

    read_mem: begin
      pmem_read = 1'b1;
      writing = 2'b00;
      if (pmem_resp) begin
        lru_load[0] = (lru_out == 3'b0x0) ? 1'b1 : 0; lru_load[1] = (lru_out == 3'b0x1) ? 1'b1 : 0;
        lru_load[2] = (lru_out == 3'b10x) ? 1'b1 : 0; lru_load[3] = (lru_out == 3'b11x) ? 1'b1 : 0;
        tag_load[0] = (lru_out == 3'b0x0) ? 1'b1 : 0; tag_load[1] = (lru_out == 3'b0x1) ? 1'b1 : 0;
        tag_load[2] = (lru_out == 3'b10x) ? 1'b1 : 0; tag_load[3] = (lru_out == 3'b11x) ? 1'b1 : 0;        
        valid_load[0] = (lru_out == 3'b0x0) ? 1'b1 : 0; valid_load[1] = (lru_out == 3'b0x1) ? 1'b1 : 0;
        valid_load[2] = (lru_out == 3'b10x) ? 1'b1 : 0; valid_load[3] = (lru_out == 3'b11x) ? 1'b1 : 0;        
      end
        dirty_load[0] = (lru_out == 3'b0x0) ? 1'b1 : 0; dirty_load[1] = (lru_out == 3'b0x1) ? 1'b1 : 0;
        dirty_load[2] = (lru_out == 3'b10x) ? 1'b1 : 0; dirty_load[3] = (lru_out == 3'b11x) ? 1'b1 : 0;               
        dirty_in[0] = (lru_out == 3'b0x0) ? 1'b1 : 0; dirty_in[1] = (lru_out == 3'b0x1) ? 1'b1 : 0;
        dirty_in[2] = (lru_out == 3'b10x) ? 1'b1 : 0; dirty_in[3] = (lru_out == 3'b11x) ? 1'b1 : 0;        
    end

	endcase
end

/* Next State Logic */
always_comb begin : next_state_logic

	/* Default state transition */
	next_state = state;

	case(state)
    check_hit: begin
      if ((mem_read || mem_write) && !hit) begin
        if (dirty_out) begin
          if (pmem_resp)
            next_state = read_mem;
        end else begin
          next_state = read_mem;
		  end
      end
    end

    read_mem: begin
      if (pmem_resp)
        next_state = check_hit;
    end

	endcase
end

/* Next State Assignment */
always_ff @(posedge clk) begin: next_state_assignment
	 state <= next_state;
end

endmodule : cache_control
