<stg><name>rendering</name>


<trans_list>

<trans id="190" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln174" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="12" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="22" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="31" op_0_bw="32">
<![CDATA[
entry:0 %counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %max_min_0_016 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_min_0_016"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %max_min_2_018 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_min_2_018"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
entry:3 %max_min_4_020 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_min_4_020"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %max_index_0_021 = alloca i32 1

]]></Node>
<StgValue><ssdm name="max_index_0_021"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
entry:6 %pixel_cntr_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixel_cntr_loc"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %i_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="i_1_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
entry:15 %fragment_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="fragment_x"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
entry:16 %fragment_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="fragment_y"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
entry:17 %fragment_z = alloca i64 1

]]></Node>
<StgValue><ssdm name="fragment_z"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="64">
<![CDATA[
entry:18 %fragment_color = alloca i64 1

]]></Node>
<StgValue><ssdm name="fragment_color"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
entry:19 %pixels_x = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_x"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
entry:20 %pixels_y = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_y"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="64">
<![CDATA[
entry:21 %pixels_color = alloca i64 1

]]></Node>
<StgValue><ssdm name="pixels_color"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="72" op_0_bw="72" op_1_bw="72">
<![CDATA[
entry:22 %triangle_3ds_read = read i72 @_ssdm_op_Read.ap_auto.i72P0A, i72 %triangle_3ds

]]></Node>
<StgValue><ssdm name="triangle_3ds_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="72">
<![CDATA[
entry:23 %triangle_2d_x0 = trunc i72 %triangle_3ds_read

]]></Node>
<StgValue><ssdm name="triangle_2d_x0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:24 %triangle_2d_y0 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %triangle_3ds_read, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="triangle_2d_y0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %triangle_3d_z0 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %triangle_3ds_read, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="triangle_3d_z0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:26 %triangle_2d_x1 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %triangle_3ds_read, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="triangle_2d_x1"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:27 %triangle_2d_y1 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %triangle_3ds_read, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="triangle_2d_y1"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:28 %triangle_3d_z1 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %triangle_3ds_read, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="triangle_3d_z1"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %triangle_2d_x2 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %triangle_3ds_read, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="triangle_2d_x2"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:30 %triangle_2d_y2 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %triangle_3ds_read, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="triangle_2d_y2"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="8" op_1_bw="72" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %triangle_3d_z2 = partselect i8 @_ssdm_op_PartSelect.i8.i72.i32.i32, i72 %triangle_3ds_read, i32 64, i32 71

]]></Node>
<StgValue><ssdm name="triangle_3d_z2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="8">
<![CDATA[
entry:32 %zext_ln114 = zext i8 %triangle_3d_z0

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:33 %mul_ln114 = mul i17 %zext_ln114, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="8">
<![CDATA[
entry:36 %zext_ln114_2 = zext i8 %triangle_3d_z1

]]></Node>
<StgValue><ssdm name="zext_ln114_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:37 %mul_ln114_1 = mul i17 %zext_ln114_2, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="17" op_0_bw="8">
<![CDATA[
entry:40 %zext_ln114_4 = zext i8 %triangle_3d_z2

]]></Node>
<StgValue><ssdm name="zext_ln114_4"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:41 %mul_ln114_2 = mul i17 %zext_ln114_4, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="8">
<![CDATA[
entry:46 %zext_ln22 = zext i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="zext_ln22"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8">
<![CDATA[
entry:47 %zext_ln22_1 = zext i8 %triangle_2d_x0

]]></Node>
<StgValue><ssdm name="zext_ln22_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:48 %sub_ln22 = sub i9 %zext_ln22, i9 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="sub_ln22"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="9" op_0_bw="8">
<![CDATA[
entry:50 %zext_ln22_2 = zext i8 %triangle_2d_y1

]]></Node>
<StgValue><ssdm name="zext_ln22_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="8">
<![CDATA[
entry:51 %zext_ln22_3 = zext i8 %triangle_2d_y0

]]></Node>
<StgValue><ssdm name="zext_ln22_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:52 %sub_ln22_1 = sub i9 %zext_ln22_2, i9 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="sub_ln22_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8">
<![CDATA[
entry:55 %zext_ln23 = zext i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="zext_ln23"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:56 %sub_ln23 = sub i9 %zext_ln23, i9 %zext_ln22_3

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="8">
<![CDATA[
entry:58 %zext_ln23_1 = zext i8 %triangle_2d_x1

]]></Node>
<StgValue><ssdm name="zext_ln23_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:59 %sub_ln23_1 = sub i9 %zext_ln23_1, i9 %zext_ln22_1

]]></Node>
<StgValue><ssdm name="sub_ln23_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:64 %sub22_i_i = sub i9 %zext_ln23, i9 %zext_ln22_2

]]></Node>
<StgValue><ssdm name="sub22_i_i"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:65 %sub31_i_i = sub i9 %zext_ln22, i9 %zext_ln23_1

]]></Node>
<StgValue><ssdm name="sub31_i_i"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:66 %sub42_i_i = sub i9 %zext_ln22_3, i9 %zext_ln23

]]></Node>
<StgValue><ssdm name="sub42_i_i"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:67 %sub52_i_i = sub i9 %zext_ln22_1, i9 %zext_ln22

]]></Node>
<StgValue><ssdm name="sub52_i_i"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
entry:109 %store_ln228 = store i31 0, i31 %counter

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:33 %mul_ln114 = mul i17 %zext_ln114, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:37 %mul_ln114_1 = mul i17 %zext_ln114_2, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:41 %mul_ln114_2 = mul i17 %zext_ln114_4, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="9">
<![CDATA[
entry:49 %sext_ln22 = sext i9 %sub_ln22

]]></Node>
<StgValue><ssdm name="sext_ln22"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="9">
<![CDATA[
entry:53 %sext_ln22_1 = sext i9 %sub_ln22_1

]]></Node>
<StgValue><ssdm name="sext_ln22_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:54 %mul_ln22 = mul i18 %sext_ln22_1, i18 %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="9">
<![CDATA[
entry:57 %sext_ln23 = sext i9 %sub_ln23

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="9">
<![CDATA[
entry:60 %sext_ln23_1 = sext i9 %sub_ln23_1

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:61 %mul_ln23 = mul i18 %sext_ln23_1, i18 %sext_ln23

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="77" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:33 %mul_ln114 = mul i17 %zext_ln114, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %tmp = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln114, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:37 %mul_ln114_1 = mul i17 %zext_ln114_2, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114_1"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:38 %tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln114_1, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
entry:41 %mul_ln114_2 = mul i17 %zext_ln114_4, i17 342

]]></Node>
<StgValue><ssdm name="mul_ln114_2"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:42 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln114_2, i32 10, i32 16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:54 %mul_ln22 = mul i18 %sext_ln22_1, i18 %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:61 %mul_ln23 = mul i18 %sext_ln23_1, i18 %sext_ln23

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="7">
<![CDATA[
entry:35 %zext_ln114_1 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln114_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="7">
<![CDATA[
entry:43 %zext_ln114_5 = zext i7 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:44 %add_ln114 = add i8 %zext_ln114_1, i8 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:54 %mul_ln22 = mul i18 %sext_ln22_1, i18 %sext_ln22

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:61 %mul_ln23 = mul i18 %sext_ln23_1, i18 %sext_ln23

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="7">
<![CDATA[
entry:39 %zext_ln114_3 = zext i7 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln114_3"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:45 %triangle_2ds_z = add i8 %add_ln114, i8 %zext_ln114_3

]]></Node>
<StgValue><ssdm name="triangle_2ds_z"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:62 %cw = sub i18 %mul_ln22, i18 %mul_ln23

]]></Node>
<StgValue><ssdm name="cw"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:63 %icmp_ln144 = icmp_eq  i18 %mul_ln22, i18 %mul_ln23

]]></Node>
<StgValue><ssdm name="icmp_ln144"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
entry:68 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %cw, i32 17

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:69 %select_ln146 = select i1 %tmp_3, i8 %triangle_2d_y0, i8 %triangle_2d_y1

]]></Node>
<StgValue><ssdm name="select_ln146"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:71 %select_ln146_2 = select i1 %tmp_3, i8 %triangle_2d_x0, i8 %triangle_2d_x1

]]></Node>
<StgValue><ssdm name="select_ln146_2"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:70 %select_ln146_1 = select i1 %tmp_3, i8 %triangle_2d_y1, i8 %triangle_2d_y0

]]></Node>
<StgValue><ssdm name="select_ln146_1"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:72 %select_ln146_3 = select i1 %tmp_3, i8 %triangle_2d_x1, i8 %triangle_2d_x0

]]></Node>
<StgValue><ssdm name="select_ln146_3"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:73 %icmp_ln62 = icmp_ult  i8 %select_ln146_3, i8 %select_ln146_2

]]></Node>
<StgValue><ssdm name="icmp_ln62"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:74 %icmp_ln71 = icmp_ult  i8 %select_ln146_2, i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:75 %select_ln71 = select i1 %icmp_ln71, i8 %select_ln146_2, i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:76 %icmp_ln64 = icmp_ult  i8 %select_ln146_3, i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:79 %icmp_ln81 = icmp_ugt  i8 %select_ln146_3, i8 %select_ln146_2

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:80 %icmp_ln90 = icmp_ugt  i8 %select_ln146_2, i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="icmp_ln90"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:81 %select_ln90 = select i1 %icmp_ln90, i8 %select_ln146_2, i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="select_ln90"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:82 %icmp_ln83 = icmp_ugt  i8 %select_ln146_3, i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:85 %icmp_ln62_1 = icmp_ult  i8 %select_ln146_1, i8 %select_ln146

]]></Node>
<StgValue><ssdm name="icmp_ln62_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:86 %icmp_ln71_1 = icmp_ult  i8 %select_ln146, i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="icmp_ln71_1"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:87 %select_ln71_1 = select i1 %icmp_ln71_1, i8 %select_ln146, i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="select_ln71_1"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:88 %icmp_ln64_1 = icmp_ult  i8 %select_ln146_1, i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="icmp_ln64_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:91 %icmp_ln81_1 = icmp_ugt  i8 %select_ln146_1, i8 %select_ln146

]]></Node>
<StgValue><ssdm name="icmp_ln81_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:92 %icmp_ln90_1 = icmp_ugt  i8 %select_ln146, i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="icmp_ln90_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:93 %select_ln90_1 = select i1 %icmp_ln90_1, i8 %select_ln146, i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="select_ln90_1"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:94 %icmp_ln83_1 = icmp_ugt  i8 %select_ln146_1, i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="icmp_ln83_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="115" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:77 %select_ln64 = select i1 %icmp_ln64, i8 %select_ln146_3, i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:78 %select_ln62 = select i1 %icmp_ln62, i8 %select_ln64, i8 %select_ln71

]]></Node>
<StgValue><ssdm name="select_ln62"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:83 %select_ln83 = select i1 %icmp_ln83, i8 %select_ln146_3, i8 %triangle_2d_x2

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:84 %select_ln81 = select i1 %icmp_ln81, i8 %select_ln83, i8 %select_ln90

]]></Node>
<StgValue><ssdm name="select_ln81"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln62_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:89 %select_ln64_1 = select i1 %icmp_ln64_1, i8 %select_ln146_1, i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="select_ln64_1"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:90 %select_ln62_1 = select i1 %icmp_ln62_1, i8 %select_ln64_1, i8 %select_ln71_1

]]></Node>
<StgValue><ssdm name="select_ln62_1"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
<literal name="icmp_ln81_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:95 %select_ln83_1 = select i1 %icmp_ln83_1, i8 %select_ln146_1, i8 %triangle_2d_y2

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:96 %select_ln81_1 = select i1 %icmp_ln81_1, i8 %select_ln83_1, i8 %select_ln90_1

]]></Node>
<StgValue><ssdm name="select_ln81_1"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="8">
<![CDATA[
entry:97 %zext_ln154 = zext i8 %select_ln81

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
entry:98 %zext_ln154_1 = zext i8 %select_ln62

]]></Node>
<StgValue><ssdm name="zext_ln154_1"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:99 %sub_ln154 = sub i9 %zext_ln154, i9 %zext_ln154_1

]]></Node>
<StgValue><ssdm name="sub_ln154"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="9">
<![CDATA[
entry:101 %trunc_ln154 = trunc i9 %sub_ln154

]]></Node>
<StgValue><ssdm name="trunc_ln154"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
entry:102 %zext_ln157 = zext i8 %select_ln81_1

]]></Node>
<StgValue><ssdm name="zext_ln157"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8">
<![CDATA[
entry:103 %zext_ln157_1 = zext i8 %select_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln157_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:104 %sub_ln157 = sub i9 %zext_ln157, i9 %zext_ln157_1

]]></Node>
<StgValue><ssdm name="sub_ln157"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="18" op_0_bw="9">
<![CDATA[
entry:100 %sext_ln154 = sext i9 %sub_ln154

]]></Node>
<StgValue><ssdm name="sext_ln154"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="9">
<![CDATA[
entry:105 %sext_ln157 = sext i9 %sub_ln157

]]></Node>
<StgValue><ssdm name="sext_ln157"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:106 %mul_ln157 = mul i18 %sext_ln154, i18 %sext_ln157

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="133" st_id="9" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:106 %mul_ln157 = mul i18 %sext_ln154, i18 %sext_ln157

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %num_3d_tri_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_3d_tri

]]></Node>
<StgValue><ssdm name="num_3d_tri_read"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:8 %spectopmodule_ln246 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln246"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="72">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i72 %triangle_3ds

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="72" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %triangle_3ds, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %num_3d_tri

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_3d_tri, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:106 %mul_ln157 = mul i18 %sext_ln154, i18 %sext_ln157

]]></Node>
<StgValue><ssdm name="mul_ln157"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln144" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="18">
<![CDATA[
entry:107 %sext_ln264 = sext i18 %mul_ln157

]]></Node>
<StgValue><ssdm name="sext_ln264"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:108 %xor_ln144 = xor i1 %icmp_ln144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln144"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
entry:110 %br_ln264 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i31 %counter

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="31">
<![CDATA[
for.inc:1 %zext_ln264 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln264"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:2 %icmp_ln264 = icmp_slt  i32 %zext_ln264, i32 %num_3d_tri_read

]]></Node>
<StgValue><ssdm name="icmp_ln264"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc:3 %add_ln264 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln264"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln264 = br i1 %icmp_ln264, void %for.end.loopexit, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="8">
<![CDATA[
for.inc.split:0 %max_min_0_016_load = load i8 %max_min_0_016

]]></Node>
<StgValue><ssdm name="max_min_0_016_load"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8">
<![CDATA[
for.inc.split:1 %max_min_2_018_load = load i8 %max_min_2_018

]]></Node>
<StgValue><ssdm name="max_min_2_018_load"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8">
<![CDATA[
for.inc.split:2 %max_min_4_020_load = load i8 %max_min_4_020

]]></Node>
<StgValue><ssdm name="max_min_4_020_load"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
<literal name="icmp_ln144" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
for.inc.split:3 %max_index_0_021_load = load i32 %max_index_0_021

]]></Node>
<StgValue><ssdm name="max_index_0_021_load"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split:5 %max_min_2 = select i1 %icmp_ln144, i8 %max_min_2_018_load, i8 %select_ln62_1

]]></Node>
<StgValue><ssdm name="max_min_2"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split:6 %max_min_4 = select i1 %icmp_ln144, i8 %max_min_4_020_load, i8 %trunc_ln154

]]></Node>
<StgValue><ssdm name="max_min_4"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:7 %max_index_0 = select i1 %icmp_ln144, i32 %max_index_0_021_load, i32 %sext_ln264

]]></Node>
<StgValue><ssdm name="max_index_0"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="31" op_0_bw="32">
<![CDATA[
for.inc.split:8 %trunc_ln144 = trunc i32 %max_index_0

]]></Node>
<StgValue><ssdm name="trunc_ln144"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc.split:9 %max_min_0 = select i1 %icmp_ln144, i8 %max_min_0_016_load, i8 %select_ln62

]]></Node>
<StgValue><ssdm name="max_min_0"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:10 %icmp_ln174 = icmp_sgt  i32 %max_index_0, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln264" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
for.end.loopexit:0 %ret_ln273 = ret

]]></Node>
<StgValue><ssdm name="ret_ln273"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:4 %specloopname_ln264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln264"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:11 %and_ln174 = and i1 %icmp_ln174, i1 %xor_ln144

]]></Node>
<StgValue><ssdm name="and_ln174"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:12 %br_ln166 = br i1 %and_ln174, void %_Z14rasterization2bPhPi11Triangle_2DP14CandidatePixel.exit, void %for.body.lr.ph.i

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="165" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="9" op_12_bw="8" op_13_bw="9" op_14_bw="8" op_15_bw="9" op_16_bw="8" op_17_bw="9" op_18_bw="8" op_19_bw="9" op_20_bw="8" op_21_bw="9" op_22_bw="32">
<![CDATA[
for.body.lr.ph.i:0 %call_ln144 = call void @rendering_Pipeline_RAST2, i31 %trunc_ln144, i8 %fragment_x, i8 %fragment_y, i8 %fragment_z, i8 %triangle_2ds_z, i6 %fragment_color, i8 %max_min_4, i8 %max_min_0, i8 %max_min_2, i8 %triangle_2d_x0, i9 %sub_ln22_1, i8 %triangle_2d_y0, i9 %sub_ln23_1, i8 %triangle_2d_x1, i9 %sub22_i_i, i8 %triangle_2d_y1, i9 %sub31_i_i, i8 %triangle_2d_x2, i9 %sub42_i_i, i8 %triangle_2d_y2, i9 %sub52_i_i, i32 %i_1_loc

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="166" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="6" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="9" op_12_bw="8" op_13_bw="9" op_14_bw="8" op_15_bw="9" op_16_bw="8" op_17_bw="9" op_18_bw="8" op_19_bw="9" op_20_bw="8" op_21_bw="9" op_22_bw="32">
<![CDATA[
for.body.lr.ph.i:0 %call_ln144 = call void @rendering_Pipeline_RAST2, i31 %trunc_ln144, i8 %fragment_x, i8 %fragment_y, i8 %fragment_z, i8 %triangle_2ds_z, i6 %fragment_color, i8 %max_min_4, i8 %max_min_0, i8 %max_min_2, i8 %triangle_2d_x0, i9 %sub_ln22_1, i8 %triangle_2d_y0, i9 %sub_ln23_1, i8 %triangle_2d_x1, i9 %sub22_i_i, i8 %triangle_2d_y1, i9 %sub31_i_i, i8 %triangle_2d_x2, i9 %sub42_i_i, i8 %triangle_2d_y2, i9 %sub52_i_i, i32 %i_1_loc

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="167" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.lr.ph.i:1 %i_1_loc_load = load i32 %i_1_loc

]]></Node>
<StgValue><ssdm name="i_1_loc_load"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
for.body.lr.ph.i:2 %br_ln0 = br void %_Z14rasterization2bPhPi11Triangle_2DP14CandidatePixel.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
_Z14rasterization2bPhPi11Triangle_2DP14CandidatePixel.exit:0 %size_fragment = phi i32 %i_1_loc_load, void %for.body.lr.ph.i, i32 0, void %for.inc.split

]]></Node>
<StgValue><ssdm name="size_fragment"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_Z14rasterization2bPhPi11Triangle_2DP14CandidatePixel.exit:1 %icmp_ln197 = icmp_eq  i31 %i, i31 0

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z14rasterization2bPhPi11Triangle_2DP14CandidatePixel.exit:2 %br_ln197 = br i1 %icmp_ln197, void %ZCULLING.i, void %for.inc.i74.preheader

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc.i74.preheader:0 %call_ln0 = call void @rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL, i8 %z_buffer

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="173" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc.i74.preheader:0 %call_ln0 = call void @rendering_Pipeline_ZCULLING_INIT_ROW_ZCULLING_INIT_COL, i8 %z_buffer

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i74.preheader:1 %br_ln0 = br void %ZCULLING.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="175" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="6" op_8_bw="6" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
ZCULLING.i:0 %call_ln0 = call void @rendering_Pipeline_ZCULLING, i32 %size_fragment, i8 %fragment_z, i8 %fragment_y, i8 %fragment_x, i8 %pixels_x, i8 %pixels_y, i6 %fragment_color, i6 %pixels_color, i32 %pixel_cntr_loc, i8 %z_buffer

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="176" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="6" op_8_bw="6" op_9_bw="32" op_10_bw="8" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
ZCULLING.i:0 %call_ln0 = call void @rendering_Pipeline_ZCULLING, i32 %size_fragment, i8 %fragment_z, i8 %fragment_y, i8 %fragment_x, i8 %pixels_x, i8 %pixels_y, i6 %fragment_color, i6 %pixels_color, i32 %pixel_cntr_loc, i8 %z_buffer

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ZCULLING.i:1 %pixel_cntr_loc_load = load i32 %pixel_cntr_loc

]]></Node>
<StgValue><ssdm name="pixel_cntr_loc_load"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ZCULLING.i:2 %br_ln230 = br i1 %icmp_ln197, void %COLORING_FB.i, void %for.inc.i77.preheader

]]></Node>
<StgValue><ssdm name="br_ln230"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc.i77.preheader:0 %call_ln0 = call void @rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL, i8 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="180" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
for.inc.i77.preheader:0 %call_ln0 = call void @rendering_Pipeline_COLORING_FB_INIT_ROW_COLORING_FB_INIT_COL, i8 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i77.preheader:1 %br_ln0 = br void %COLORING_FB.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
COLORING_FB.i:1 %store_ln144 = store i32 %max_index_0, i32 %max_index_0_021

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
COLORING_FB.i:2 %store_ln144 = store i8 %max_min_4, i8 %max_min_4_020

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
COLORING_FB.i:3 %store_ln144 = store i8 %max_min_2, i8 %max_min_2_018

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
COLORING_FB.i:4 %store_ln144 = store i8 %max_min_0, i8 %max_min_0_016

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
COLORING_FB.i:5 %store_ln228 = store i31 %add_ln264, i31 %counter

]]></Node>
<StgValue><ssdm name="store_ln228"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="187" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
COLORING_FB.i:0 %call_ln0 = call void @rendering_Pipeline_COLORING_FB, i32 %pixel_cntr_loc_load, i6 %pixels_color, i8 %pixels_x, i8 %pixels_y, i8 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="188" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="6" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
COLORING_FB.i:0 %call_ln0 = call void @rendering_Pipeline_COLORING_FB, i32 %pixel_cntr_loc_load, i6 %pixels_color, i8 %pixels_x, i8 %pixels_y, i8 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="189" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
COLORING_FB.i:6 %br_ln264 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln264"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
