// Seed: 1238264712
module module_0;
  wire id_1;
  wire id_2, id_3;
  assign id_1 = id_3;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    input  tri1  id_2,
    input  logic id_3,
    input  tri   id_4,
    output tri0  id_5
    , id_7
);
  always @(negedge id_1) id_0 = #1 id_3;
  module_0();
endmodule
module module_2 (
    input  supply1 id_0,
    input  uwire   id_1,
    input  supply1 id_2
    , id_6,
    output logic   id_3
    , id_7,
    input  logic   id_4
);
  wire id_8;
  wire id_9;
  assign id_3 = id_4;
  initial begin
    if (1) begin
      id_6 <= 1;
    end
    id_3 <= 1;
    $display(1, id_4 == id_0, id_4);
  end
  module_0();
endmodule
