// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright 2021 NXP
 * Copyright 2022 Variscite Ltd.
 */

/dts-v1/;

#include "imx93.dtsi"
#include <dt-bindings/net/mxl-8611x.h>

/{
	compatible = "variscite,imx93-var-som", "fsl,imx93";

	aliases {
		ethernet0 = &eqos;
	};
};

&eqos {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_eqos>;
	phy-mode = "rgmii";
	phy-handle = <&ethphy0>;
	status = "okay";

	mdio {
		compatible = "snps,dwmac-mdio";
		#address-cells = <1>;
		#size-cells = <0>;
		clock-frequency = <1000000>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <0>;
            device_type = "ethernet-phy";
			eee-broken-1000t;
			reset-gpios = <&gpio1 7 GPIO_ACTIVE_LOW>;
			reset-assert-us = <15000>;
			reset-deassert-us = <100000>;
			mxl-8611x,led0_cfg = <(
				MXL8611X_LEDX_CFG_LINK_UP_RX_ACT_ON |
				MXL8611X_LEDX_CFG_LINK_UP_TX_ACT_ON |
				MXL8611X_LEDX_CFG_TRAFFIC_ACT_BLINK_IND
			)>;
			mxl-8611x,led1_cfg = <(
				MXL8611X_LEDX_CFG_LINK_UP_10MB_ON |
				MXL8611X_LEDX_CFG_LINK_UP_100MB_ON |
				MXL8611X_LEDX_CFG_LINK_UP_1GB_ON
			)>;
		};
	};
};

&iomuxc {
	pinctrl-names = "default";
	status = "okay";

	pinctrl_eqos: eqosgrp {
		fsl,pins = <
			MX93_PAD_ENET1_MDC__ENET_QOS_MDC				0x57e
			MX93_PAD_ENET1_MDIO__ENET_QOS_MDIO				0x57e
			MX93_PAD_ENET1_RD0__ENET_QOS_RGMII_RD0				0x57e
			MX93_PAD_ENET1_RD1__ENET_QOS_RGMII_RD1				0x57e
			MX93_PAD_ENET1_RD2__ENET_QOS_RGMII_RD2				0x57e
			MX93_PAD_ENET1_RD3__ENET_QOS_RGMII_RD3				0x57e
			MX93_PAD_ENET1_RXC__CCM_ENET_QOS_CLOCK_GENERATE_RX_CLK		0x5fe
			MX93_PAD_ENET1_RX_CTL__ENET_QOS_RGMII_RX_CTL			0x57e
			MX93_PAD_ENET1_TD0__ENET_QOS_RGMII_TD0				0x57e
			MX93_PAD_ENET1_TD1__ENET_QOS_RGMII_TD1				0x57e
			MX93_PAD_ENET1_TD2__ENET_QOS_RGMII_TD2				0x57e
			MX93_PAD_ENET1_TD3__ENET_QOS_RGMII_TD3				0x57e
			MX93_PAD_ENET1_TXC__CCM_ENET_QOS_CLOCK_GENERATE_TX_CLK		0x5fe
			MX93_PAD_ENET1_TX_CTL__ENET_QOS_RGMII_TX_CTL			0x57e
			MX93_PAD_UART2_TXD__GPIO1_IO07					0x31e
		>;
	};

	pinctrl_lpi2c3: lpi2c3grp {
		fsl,pins = <
			MX93_PAD_GPIO_IO28__LPI2C3_SDA					0x40000b9e
			MX93_PAD_GPIO_IO29__LPI2C3_SCL					0x40000b9e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK					0x1582
			MX93_PAD_SD1_CMD__USDHC1_CMD					0x40001382
			MX93_PAD_SD1_DATA0__USDHC1_DATA0				0x40001382
			MX93_PAD_SD1_DATA1__USDHC1_DATA1				0x40001382
			MX93_PAD_SD1_DATA2__USDHC1_DATA2				0x40001382
			MX93_PAD_SD1_DATA3__USDHC1_DATA3				0x40001382
			MX93_PAD_SD1_DATA4__USDHC1_DATA4				0x40001382
			MX93_PAD_SD1_DATA5__USDHC1_DATA5				0x40001382
			MX93_PAD_SD1_DATA6__USDHC1_DATA6				0x40001382
			MX93_PAD_SD1_DATA7__USDHC1_DATA7				0x40001382
			MX93_PAD_SD1_STROBE__USDHC1_STROBE				0x1582
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1_100mhz: usdhc1-100mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK					0x158e
			MX93_PAD_SD1_CMD__USDHC1_CMD					0x4000138e
			MX93_PAD_SD1_DATA0__USDHC1_DATA0				0x4000138e
			MX93_PAD_SD1_DATA1__USDHC1_DATA1				0x4000138e
			MX93_PAD_SD1_DATA2__USDHC1_DATA2				0x4000138e
			MX93_PAD_SD1_DATA3__USDHC1_DATA3				0x4000138e
			MX93_PAD_SD1_DATA4__USDHC1_DATA4				0x4000138e
			MX93_PAD_SD1_DATA5__USDHC1_DATA5				0x4000138e
			MX93_PAD_SD1_DATA6__USDHC1_DATA6				0x4000138e
			MX93_PAD_SD1_DATA7__USDHC1_DATA7				0x4000138e
			MX93_PAD_SD1_STROBE__USDHC1_STROBE				0x158e
		>;
	};

	/* need to config the SION for data and cmd pad, refer to ERR052021 */
	pinctrl_usdhc1_200mhz: usdhc1-200mhzgrp {
		fsl,pins = <
			MX93_PAD_SD1_CLK__USDHC1_CLK					0x15fe
			MX93_PAD_SD1_CMD__USDHC1_CMD					0x400013fe
			MX93_PAD_SD1_DATA0__USDHC1_DATA0				0x400013fe
			MX93_PAD_SD1_DATA1__USDHC1_DATA1				0x400013fe
			MX93_PAD_SD1_DATA2__USDHC1_DATA2				0x400013fe
			MX93_PAD_SD1_DATA3__USDHC1_DATA3				0x400013fe
			MX93_PAD_SD1_DATA4__USDHC1_DATA4				0x400013fe
			MX93_PAD_SD1_DATA5__USDHC1_DATA5				0x400013fe
			MX93_PAD_SD1_DATA6__USDHC1_DATA6				0x400013fe
			MX93_PAD_SD1_DATA7__USDHC1_DATA7				0x400013fe
			MX93_PAD_SD1_STROBE__USDHC1_STROBE				0x15fe
		>;
	};
};

&lpi2c3 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <400000>;
	pinctrl-names = "default", "sleep";
	pinctrl-0 = <&pinctrl_lpi2c3>;
	pinctrl-1 = <&pinctrl_lpi2c3>;
	status = "okay";

	pmic@25 {
		compatible = "nxp,pca9451a";
		reg = <0x25>;
		pinctrl-names = "default";

		regulators {
			buck1: BUCK1 {
				regulator-name = "BUCK1";
				regulator-min-microvolt = <650000>;
				regulator-max-microvolt = <2237500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck2: BUCK2 {
				regulator-name = "BUCK2";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <2187500>;
				regulator-boot-on;
				regulator-always-on;
				regulator-ramp-delay = <3125>;
			};

			buck4: BUCK4{
				regulator-name = "BUCK4";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck5: BUCK5{
				regulator-name = "BUCK5";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			buck6: BUCK6 {
				regulator-name = "BUCK6";
				regulator-min-microvolt = <600000>;
				regulator-max-microvolt = <3400000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo1: LDO1 {
				regulator-name = "LDO1";
				regulator-min-microvolt = <1600000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo4: LDO4 {
				regulator-name = "LDO4";
				regulator-min-microvolt = <800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};

			ldo5: LDO5 {
				regulator-name = "LDO5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3300000>;
				regulator-boot-on;
				regulator-always-on;
			};
		};
	};
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	fsl,tuning-start-tap = <1>;
	fsl,tuning-step= <2>;
	non-removable;
	status = "okay";
};

&wdog3 {
	status = "okay";
};
