Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: eeprom_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "eeprom_test.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "eeprom_test"
Output Format                      : NGC
Target Device                      : xc6slx9-2-ftg256

---- Source Options
Top Module Name                    : eeprom_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\BaiduYunDownload\AX309.160229\AX309\09_VERILOG\08_eeprom_test\rtl\iic_com.v" into library work
Parsing module <iic_com>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.160229\AX309\09_VERILOG\08_eeprom_test\chipscope_ila.v" into library work
Parsing module <chipscope_ila>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.160229\AX309\09_VERILOG\08_eeprom_test\chipscope_icon.v" into library work
Parsing module <chipscope_icon>.
Analyzing Verilog file "E:\BaiduYunDownload\AX309.160229\AX309\09_VERILOG\08_eeprom_test\rtl\eeprom_test.v" into library work
Parsing module <eeprom_test>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <eeprom_test>.

Elaborating module <iic_com>.

Elaborating module <chipscope_icon>.

Elaborating module <chipscope_ila>.
WARNING:HDLCompiler:634 - "E:\BaiduYunDownload\AX309.160229\AX309\09_VERILOG\08_eeprom_test\rtl\eeprom_test.v" Line 76: Net <TRIG0[255]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <eeprom_test>.
    Related source file is "E:\BaiduYunDownload\AX309.160229\AX309\09_VERILOG\08_eeprom_test\rtl\eeprom_test.v".
WARNING:Xst:653 - Signal <TRIG0<255:8>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <rAddr>.
    Found 8-bit register for signal <rData>.
    Found 2-bit register for signal <isStart>.
    Found 4-bit register for signal <LED>.
    Found 4-bit register for signal <i>.
    Found 4-bit adder for signal <i[3]_GND_1_o_add_1_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <eeprom_test> synthesized.

Synthesizing Unit <iic_com>.
    Related source file is "E:\BaiduYunDownload\AX309.160229\AX309\09_VERILOG\08_eeprom_test\rtl\iic_com.v".
        F250K = 9'b011001000
    Found 1-bit register for signal <rSDA>.
    Found 1-bit register for signal <isAck>.
    Found 1-bit register for signal <isOut>.
    Found 1-bit register for signal <rSCL>.
    Found 1-bit register for signal <isDone>.
    Found 5-bit register for signal <Go>.
    Found 5-bit register for signal <i>.
    Found 9-bit register for signal <C1>.
    Found 8-bit register for signal <rData>.
    Found 6-bit subtractor for signal <GND_2_o_GND_2_o_sub_110_OUT> created at line 227.
    Found 5-bit adder for signal <i[4]_GND_2_o_add_76_OUT> created at line 170.
    Found 9-bit adder for signal <C1[8]_GND_2_o_add_125_OUT> created at line 246.
    Found 3-bit subtractor for signal <GND_2_o_GND_2_o_sub_24_OUT<2:0>> created at line 98.
    Found 3-bit subtractor for signal <GND_2_o_GND_2_o_sub_88_OUT<2:0>> created at line 195.
    Found 1-bit 8-to-1 multiplexer for signal <GND_2_o_rData[7]_Mux_24_o> created at line 98.
    Found 1-bit 8-to-1 multiplexer for signal <GND_2_o_rData[7]_Mux_88_o> created at line 195.
    Found 1-bit tristate buffer for signal <SDA> created at line 32
    Found 32-bit comparator lessequal for signal <n0050> created at line 227
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  94 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <iic_com> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 3-bit subtractor                                      : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 5
 2-bit register                                        : 1
 4-bit register                                        : 2
 5-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 95
 1-bit 2-to-1 multiplexer                              : 50
 1-bit 8-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 25
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 11
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <chipscope_ila.ngc>.
Reading core <chipscope_icon.ngc>.
Loading core <chipscope_ila> for timing and area information for instance <ila_filter_debug>.
Loading core <chipscope_icon> for timing and area information for instance <icon_debug>.
WARNING:Xst:1710 - FF/Latch <rData_0> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_2> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_3> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_5> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_6> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_7> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <rData<7:5>> (without init value) have a constant value of 0 in block <eeprom_test>.

Synthesizing (advanced) Unit <eeprom_test>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
Unit <eeprom_test> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 3-bit subtractor                                      : 2
 5-bit adder                                           : 1
 6-bit subtractor                                      : 1
 9-bit adder                                           : 1
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Comparators                                          : 1
 32-bit comparator lessequal                           : 1
# Multiplexers                                         : 98
 1-bit 2-to-1 multiplexer                              : 55
 1-bit 8-to-1 multiplexer                              : 2
 5-bit 2-to-1 multiplexer                              : 24
 8-bit 2-to-1 multiplexer                              : 6
 9-bit 2-to-1 multiplexer                              : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rData_0> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_2> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <rData_3> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <rData_1> in Unit <eeprom_test> is equivalent to the following FF/Latch, which will be removed : <rData_4> 

Optimizing unit <eeprom_test> ...
WARNING:Xst:1710 - FF/Latch <i_2> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_3> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/Go_4> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <U1/Go_3> (without init value) has a constant value of 0 in block <eeprom_test>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block eeprom_test, actual ratio is 19.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : eeprom_test.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 693
#      GND                         : 3
#      INV                         : 12
#      LUT1                        : 56
#      LUT2                        : 37
#      LUT3                        : 29
#      LUT4                        : 96
#      LUT5                        : 25
#      LUT6                        : 166
#      MUXCY_L                     : 193
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 14
#      MUXF8                       : 2
#      VCC                         : 2
#      XORCY                       : 55
# FlipFlops/Latches                : 1262
#      FD                          : 513
#      FDC                         : 11
#      FDCE                        : 49
#      FDE                         : 32
#      FDP                         : 516
#      FDPE                        : 2
#      FDR                         : 48
#      FDRE                        : 80
#      FDS                         : 10
#      LDC                         : 1
# RAMS                             : 15
#      RAMB16BWER                  : 14
#      RAMB8BWER                   : 1
# Shift Registers                  : 418
#      SRL16                       : 256
#      SRL16E                      : 1
#      SRLC16E                     : 39
#      SRLC32E                     : 122
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 1
#      IOBUF                       : 1
#      OBUF                        : 5
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:            1262  out of  11440    11%  
 Number of Slice LUTs:                  839  out of   5720    14%  
    Number used as Logic:               421  out of   5720     7%  
    Number used as Memory:              418  out of   1440    29%  
       Number used as SRL:              418

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1737
   Number with an unused Flip Flop:     475  out of   1737    27%  
   Number with an unused LUT:           898  out of   1737    51%  
   Number of fully used LUT-FF pairs:   364  out of   1737    20%  
   Number of unique control sets:        59

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    186     4%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of     32    46%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
Clock Signal                                                                      | Clock buffer(FF name)                                       | Load  |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
CLK_50M                                                                           | BUFGP                                                       | 1441  |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                 | BUFG                                                        | 267   |
icon_debug/CONTROL0<13>(icon_debug/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)| NONE(*)(ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC)| 1     |
icon_debug/U0/iUPDATE_OUT                                                         | NONE(icon_debug/U0/U_ICON/U_iDATA_CMD)                      | 1     |
----------------------------------------------------------------------------------+-------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 9.265ns (Maximum Frequency: 107.933MHz)
   Minimum input arrival time before clock: 6.596ns
   Maximum output required time after clock: 5.054ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_50M'
  Clock period: 7.394ns (frequency: 135.245MHz)
  Total number of paths / destination ports: 3766 / 1791
-------------------------------------------------------------------------
Delay:               7.394ns (Levels of Logic = 6)
  Source:            U1/C1_6 (FF)
  Destination:       U1/rSCL (FF)
  Source Clock:      CLK_50M rising
  Destination Clock: CLK_50M rising

  Data Path: U1/C1_6 to U1/rSCL
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             8   0.525   1.172  U1/C1_6 (U1/C1_6)
     LUT4:I1->O            4   0.235   0.804  U1/GND_2_o_GND_2_o_equal_81_o<8>11 (U1/GND_2_o_GND_2_o_equal_81_o<8>1)
     LUT6:I5->O            3   0.254   0.994  U1/GND_2_o_GND_2_o_equal_81_o<8>1 (U1/GND_2_o_GND_2_o_equal_81_o)
     LUT4:I1->O            3   0.235   0.766  U1/_n02821 (U1/_n0282)
     LUT6:I5->O            1   0.254   0.910  U1/_n0698_inv2 (U1/_n0698_inv3)
     LUT6:I3->O            1   0.235   0.682  U1/_n0698_inv14 (U1/_n0698_inv)
     LUT3:I2->O            1   0.254   0.000  U1/rSCL_rstpot (U1/rSCL_rstpot)
     FDP:D                     0.074          U1/rSCL
    ----------------------------------------
    Total                      7.394ns (2.066ns logic, 5.328ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 9.265ns (frequency: 107.933MHz)
  Total number of paths / destination ports: 4244 / 556
-------------------------------------------------------------------------
Delay:               9.265ns (Levels of Logic = 8)
  Source:            ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (RAM)
  Destination:       icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: ila_filter_debug/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 to icon_debug/U0/U_ICON/U_TDO_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA7    1   2.100   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[9].u_ramb18/U_RAMB18 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<169>)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_1914)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_145)
     LUT6:I2->O            1   0.254   0.958  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_91)
     LUT6:I2->O            1   0.254   0.000  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_41 (U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_4)
     MUXF7:I0->O           1   0.163   0.790  U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I9.U_MUX512/Mmux_O_2_f7 (U0/I_NO_D.U_ILA/iDATA_DOUT)
     LUT3:I1->O            1   0.250   0.790  U0/I_NO_D.U_ILA/U_DOUT (CONTROL<3>)
     end scope: 'ila_filter_debug:CONTROL<3>'
     begin scope: 'icon_debug:CONTROL0<3>'
     LUT6:I4->O            1   0.250   0.000  U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11 (U0/U_ICON/iTDO_next)
     FDE:D                     0.074          U0/U_ICON/U_TDO_reg
    ----------------------------------------
    Total                      9.265ns (3.853ns logic, 5.412ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'icon_debug/U0/iUPDATE_OUT'
  Clock period: 2.300ns (frequency: 434.783MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.300ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      icon_debug/U0/iUPDATE_OUT rising
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/U_iDATA_CMD to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.525   0.765  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.074          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.300ns (0.854ns logic, 1.446ns route)
                                       (37.1% logic, 62.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_50M'
  Total number of paths / destination ports: 569 / 569
-------------------------------------------------------------------------
Offset:              6.024ns (Levels of Logic = 3)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila_filter_debug/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2 (FF)
  Destination Clock: CLK_50M rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila_filter_debug/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O          640   0.254   2.495  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_HCE (CONTROL0<20>)
     end scope: 'icon_debug:CONTROL0<20>'
     begin scope: 'ila_filter_debug:CONTROL<20>'
     FDP:PRE                   0.459          U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY2[0].I_IN_RANGE.U_GAND_DLY2
    ----------------------------------------
    Total                      6.024ns (0.967ns logic, 5.057ns route)
                                       (16.1% logic, 83.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 302 / 291
-------------------------------------------------------------------------
Offset:              6.596ns (Levels of Logic = 5)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE (FF)
  Destination Clock: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to ila_filter_debug/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SHIFT    3   0.000   0.766  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.254   1.796  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            3   0.254   0.874  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE (CONTROL0<4>)
     end scope: 'icon_debug:CONTROL0<4>'
     begin scope: 'ila_filter_debug:CONTROL<4>'
     LUT2:I0->O            1   0.250   0.681  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE)
     INV:I->O             10   0.255   1.007  U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n (U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n)
     FDRE:R                    0.459          U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    ----------------------------------------
    Total                      6.596ns (1.472ns logic, 5.124ns route)
                                       (22.3% logic, 77.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'icon_debug/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.120ns (Levels of Logic = 1)
  Source:            icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       icon_debug/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: icon_debug/U0/iUPDATE_OUT rising

  Data Path: icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to icon_debug/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL     2   0.000   0.725  U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.255   0.681  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.459          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      2.120ns (0.714ns logic, 1.406ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_50M'
  Total number of paths / destination ports: 7 / 6
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 2)
  Source:            U1/isOut (FF)
  Destination:       SDA (PAD)
  Source Clock:      CLK_50M rising

  Data Path: U1/isOut to SDA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             1   0.525   0.681  U1/isOut (U1/isOut)
     INV:I->O              1   0.255   0.681  U1/isOut_inv1_INV_0 (U1/isOut_inv)
     IOBUF:T->IO               2.912          SDA_IOBUF (SDA)
    ----------------------------------------
    Total                      5.054ns (3.692ns logic, 1.362ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.525ns (Levels of Logic = 0)
  Source:            icon_debug/U0/U_ICON/U_TDO_reg (FF)
  Destination:       icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: icon_debug/U0/U_ICON/U_TDO_reg to icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.525   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCAN_SPARTAN6:TDO         0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_S6.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.525ns (0.525ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_50M
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
CLK_50M                                          |    7.394|         |         |         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    7.122|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/CONTROL0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50M        |         |         |    2.244|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------+---------+---------+---------+---------+
                                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------+---------+---------+---------+---------+
CLK_50M                                          |    4.067|         |         |         |
icon_debug/CONTROL0<13>                          |         |    4.308|         |         |
icon_debug/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    9.265|         |         |         |
icon_debug/U0/iUPDATE_OUT                        |    2.958|         |         |         |
-------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock icon_debug/U0/iUPDATE_OUT
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
icon_debug/U0/iUPDATE_OUT|    2.300|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.38 secs
 
--> 

Total memory usage is 266528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

