<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ETISS 0.8.0: /home/runner/work/etiss_test/etiss_test/ArchImpl/RV32IMACFD/RV32IMACFDArch.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ETISS 0.8.0
   </div>
   <div id="projectbrief">ExtendableTranslatingInstructionSetSimulator(version0.8.0)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7708fcaabbeb928b08436566fd91c8ff.html">etiss_test</a></li><li class="navelem"><a class="el" href="dir_34f23bec3c47321db1070563eb6b0479.html">ArchImpl</a></li><li class="navelem"><a class="el" href="dir_56143c4f56e031a16b7d783400085887.html">RV32IMACFD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">RV32IMACFDArch.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="RV32IMACFDArch_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; </div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef ETISS_RV32IMACFDArch_RV32IMACFDArch_H_</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define ETISS_RV32IMACFDArch_RV32IMACFDArch_H_</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160; </div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CPUArch_8h.html">etiss/CPUArch.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Instruction_8h.html">etiss/Instruction.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InterruptVector_8h.html">etiss/InterruptVector.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD_8h.html">RV32IMACFD.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RV32IMACFDGDBCore_8h.html">RV32IMACFDGDBCore.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">char</span> * <span class="keyword">const</span> <a class="code" href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a>[];</div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">extern</span> <a class="code" href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a> <a class="code" href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a>;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">extern</span> <a class="code" href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a> <a class="code" href="RV32IMACFDArch_8h.html#a4bc42645bf24b2e6cdca21569f606bf0">ISA16_RV32IMACFDClass</a>;</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">extern</span> <a class="code" href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a> <a class="code" href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a>;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">extern</span> <a class="code" href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a> <a class="code" href="RV32IMACFDArch_8h.html#a8a6e33caa123a4c3cfb0ea58f63bc42d">ISA32_RV32IMACFDClass</a>;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">extern</span> <a class="code" href="classetiss_1_1instr_1_1InstructionCollection.html">etiss::instr::InstructionCollection</a> <a class="code" href="RV32IMACFDArch_8h.html#ac02ef412b6457a1f1616dff2bb4cdf1d">RV32IMACFDISA</a>;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html">   27</a></span>&#160;<span class="keyword">class </span><a class="code" href="classRV32IMACFDArch.html">RV32IMACFDArch</a> : <span class="keyword">public</span> <a class="code" href="classetiss_1_1CPUArch.html">etiss::CPUArch</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;        <a class="code" href="classRV32IMACFDArch.html#a7c48bfc898bbb8de8947a22ade53c823">RV32IMACFDArch</a>();</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;        <span class="keyword">virtual</span> <span class="keyword">const</span> std::set&lt;std::string&gt; &amp; <a class="code" href="classRV32IMACFDArch.html#acba7f5c1df168a6a6458360847bfb541">getListenerSupportedRegisters</a>();</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;        <span class="keyword">virtual</span> <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * <a class="code" href="classRV32IMACFDArch.html#a2a8390132dc660448a1e1e25ed922701">newCPU</a>();</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121">resetCPU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu,<a class="code" href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">etiss::uint64</a> * startpointer);</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#a238801085a13b7f25bcb0fc9ca3b7dec">deleteCPU</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> *);</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;        <span class="keyword">virtual</span> std::shared_ptr&lt;etiss::VirtualStruct&gt; <a class="code" href="classRV32IMACFDArch.html#a8d49005cbd5ac0f9421cf50e877fe810">getVirtualStruct</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu);</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classRV32IMACFDArch.html#a5629fb96fcdc96ea987efc3dd0f1d3bf">getMaximumInstructionSizeInBytes</a>();</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classRV32IMACFDArch.html#aa335fdd6fffbde2fe4036d8569ce59b7">getInstructionSizeInBytes</a>();</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <span class="keyword">virtual</span> <span class="keyword">const</span> std::set&lt;std::string&gt; &amp; <a class="code" href="classRV32IMACFDArch.html#a5428d3754c6cae9705274bb26d4f2180">getHeaders</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <span class="keyword">virtual</span> <a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> <a class="code" href="classRV32IMACFDArch.html#ad619f7f7ed553fda427776dedb729e80">handleException</a>(<a class="code" href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">etiss::int32</a> code, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu);</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#a4ac47cabe9345afb4379d68d764c3329">initInstrSet</a>(<a class="code" href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a> &amp; ) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#aebb0a85406c8825a7c15b8be2c362696">initCodeBlock</a>(<a class="code" href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a> &amp; cb) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#ac0eb3c3412ce6f18b20cc31f5797ed36">compensateEndianess</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu, <a class="code" href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a> &amp; ba) <span class="keyword">const</span> ;</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;        <span class="keyword">virtual</span> <a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> * <a class="code" href="classRV32IMACFDArch.html#a6d62e819784cdd2f52a97db19f9c4623">createInterruptVector</a>(<a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classRV32IMACFDArch.html#a0aa621d152e19cc69c06ef2b02576012">deleteInterruptVector</a>(<a class="code" href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a> * vec, <a class="code" href="structETISS__CPU.html">ETISS_CPU</a> * cpu);</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;        <span class="keyword">virtual</span> <a class="code" href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a> &amp; <a class="code" href="classRV32IMACFDArch.html#ac779e50ea9a9b607db5f9d5b7fe499d7">getGDBCore</a>();</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="keyword">private</span>:</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a94e9528e5d475f9396dc069a1eacd7bf">  101</a></span>&#160;        std::set&lt;std::string&gt; <a class="code" href="classRV32IMACFDArch.html#a94e9528e5d475f9396dc069a1eacd7bf">listenerSupportedRegisters_</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#af709e00803878f502484e3dc2bbe402b">  102</a></span>&#160;        std::set&lt;std::string&gt; <a class="code" href="classRV32IMACFDArch.html#af709e00803878f502484e3dc2bbe402b">headers_</a>;</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classRV32IMACFDArch.html#a3921fe7020547a11f56b7243b26139bd">  103</a></span>&#160;        <a class="code" href="classRV32IMACFDGDBCore.html">RV32IMACFDGDBCore</a> <a class="code" href="classRV32IMACFDArch.html#a3921fe7020547a11f56b7243b26139bd">gdbcore_</a>;</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;};</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionGroup_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionGroup.html">etiss::instr::InstructionGroup</a></div><div class="ttdoc">maps to InstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00931">Instruction.h:931</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_aa335fdd6fffbde2fe4036d8569ce59b7"><div class="ttname"><a href="classRV32IMACFDArch.html#aa335fdd6fffbde2fe4036d8569ce59b7">RV32IMACFDArch::getInstructionSizeInBytes</a></div><div class="ttdeci">virtual unsigned getInstructionSizeInBytes()</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00193">RV32IMACFDArch.cpp:193</a></div></div>
<div class="ttc" id="aetiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD_8h_html"><div class="ttname"><a href="etiss__test_2ArchImpl_2RV32IMACFD_2RV32IMACFD_8h.html">RV32IMACFD.h</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8h_html_a01a10a59d05e835335a952a82fc91dd8"><div class="ttname"><a href="RV32IMACFDArch_8h.html#a01a10a59d05e835335a952a82fc91dd8">ISA32_RV32IMACFD</a></div><div class="ttdeci">etiss::instr::InstructionGroup ISA32_RV32IMACFD</div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_aebddad58b8ef43fa641be9993a017121"><div class="ttname"><a href="classRV32IMACFDArch.html#aebddad58b8ef43fa641be9993a017121">RV32IMACFDArch::resetCPU</a></div><div class="ttdeci">virtual void resetCPU(ETISS_CPU *cpu, etiss::uint64 *startpointer)</div><div class="ttdoc">reset cpu (structure)</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00063">RV32IMACFDArch.cpp:63</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_ac0eb3c3412ce6f18b20cc31f5797ed36"><div class="ttname"><a href="classRV32IMACFDArch.html#ac0eb3c3412ce6f18b20cc31f5797ed36">RV32IMACFDArch::compensateEndianess</a></div><div class="ttdeci">virtual void compensateEndianess(ETISS_CPU *cpu, etiss::instr::BitArray &amp;ba) const</div><div class="ttdoc">Target architecture may have inconsistent endianess.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00462">RV32IMACFDArchSpecificImp.cpp:462</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1BitArray_html"><div class="ttname"><a href="classetiss_1_1instr_1_1BitArray.html">etiss::instr::BitArray</a></div><div class="ttdoc">stores a bit vector</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00084">Instruction.h:84</a></div></div>
<div class="ttc" id="aCPUArch_8h_html"><div class="ttname"><a href="CPUArch_8h.html">CPUArch.h</a></div><div class="ttdoc">contains neccesary interfaces for instruction translation.</div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionClass_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionClass.html">etiss::instr::InstructionClass</a></div><div class="ttdoc">maps to VariableInstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00892">Instruction.h:892</a></div></div>
<div class="ttc" id="aclassetiss_1_1plugin_1_1gdb_1_1GDBCore_html"><div class="ttname"><a href="classetiss_1_1plugin_1_1gdb_1_1GDBCore.html">etiss::plugin::gdb::GDBCore</a></div><div class="ttdoc">provides to architecture dependent registers as defined by gdb</div><div class="ttdef"><b>Definition:</b> <a href="GDBCore_8h_source.html#l00076">GDBCore.h:76</a></div></div>
<div class="ttc" id="aRV32IMACFDGDBCore_8h_html"><div class="ttname"><a href="RV32IMACFDGDBCore_8h.html">RV32IMACFDGDBCore.h</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a7c48bfc898bbb8de8947a22ade53c823"><div class="ttname"><a href="classRV32IMACFDArch.html#a7c48bfc898bbb8de8947a22ade53c823">RV32IMACFDArch::RV32IMACFDArch</a></div><div class="ttdeci">RV32IMACFDArch()</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00046">RV32IMACFDArch.cpp:46</a></div></div>
<div class="ttc" id="astructETISS__CPU_html"><div class="ttname"><a href="structETISS__CPU.html">ETISS_CPU</a></div><div class="ttdoc">basic cpu state structure needed for execution of any cpu architecture.</div><div class="ttdef"><b>Definition:</b> <a href="build_2include_2jit_2etiss_2jit_2CPU_8h_source.html#l00088">CPU.h:88</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_af709e00803878f502484e3dc2bbe402b"><div class="ttname"><a href="classRV32IMACFDArch.html#af709e00803878f502484e3dc2bbe402b">RV32IMACFDArch::headers_</a></div><div class="ttdeci">std::set&lt; std::string &gt; headers_</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8h_source.html#l00102">RV32IMACFDArch.h:102</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8h_html_a8a6e33caa123a4c3cfb0ea58f63bc42d"><div class="ttname"><a href="RV32IMACFDArch_8h.html#a8a6e33caa123a4c3cfb0ea58f63bc42d">ISA32_RV32IMACFDClass</a></div><div class="ttdeci">etiss::instr::InstructionClass ISA32_RV32IMACFDClass</div></div>
<div class="ttc" id="aRV32IMACFDArch_8h_html_ac02ef412b6457a1f1616dff2bb4cdf1d"><div class="ttname"><a href="RV32IMACFDArch_8h.html#ac02ef412b6457a1f1616dff2bb4cdf1d">RV32IMACFDISA</a></div><div class="ttdeci">etiss::instr::InstructionCollection RV32IMACFDISA</div></div>
<div class="ttc" id="aInstruction_8h_html"><div class="ttname"><a href="Instruction_8h.html">Instruction.h</a></div><div class="ttdoc">contains container classes to store instruction definitions + translation functions and build a trans...</div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html"><div class="ttname"><a href="classRV32IMACFDArch.html">RV32IMACFDArch</a></div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8h_source.html#l00027">RV32IMACFDArch.h:27</a></div></div>
<div class="ttc" id="aclassetiss_1_1CPUArch_html"><div class="ttname"><a href="classetiss_1_1CPUArch.html">etiss::CPUArch</a></div><div class="ttdoc">the interface to translate instructions of and processor architecture</div><div class="ttdef"><b>Definition:</b> <a href="CPUArch_8h_source.html#l00157">CPUArch.h:157</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_a414f0173400e449eed05f3d8cc6e72e0"><div class="ttname"><a href="386-GCC_8h.html#a414f0173400e449eed05f3d8cc6e72e0">int32</a></div><div class="ttdeci">etiss_int32 int32</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00081">386-GCC.h:81</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a2a8390132dc660448a1e1e25ed922701"><div class="ttname"><a href="classRV32IMACFDArch.html#a2a8390132dc660448a1e1e25ed922701">RV32IMACFDArch::newCPU</a></div><div class="ttdeci">virtual ETISS_CPU * newCPU()</div><div class="ttdoc">allocate new cpu structure</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00056">RV32IMACFDArch.cpp:56</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a4ac47cabe9345afb4379d68d764c3329"><div class="ttname"><a href="classRV32IMACFDArch.html#a4ac47cabe9345afb4379d68d764c3329">RV32IMACFDArch::initInstrSet</a></div><div class="ttdeci">virtual void initInstrSet(etiss::instr::ModedInstructionSet &amp;) const</div><div class="ttdoc">This function is called during CPUArch initialization.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00309">RV32IMACFDArchSpecificImp.cpp:309</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a5428d3754c6cae9705274bb26d4f2180"><div class="ttname"><a href="classRV32IMACFDArch.html#a5428d3754c6cae9705274bb26d4f2180">RV32IMACFDArch::getHeaders</a></div><div class="ttdeci">virtual const std::set&lt; std::string &gt; &amp; getHeaders() const</div><div class="ttdoc">required headers (RV32IMACFD.h)</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00201">RV32IMACFDArch.cpp:201</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a94e9528e5d475f9396dc069a1eacd7bf"><div class="ttname"><a href="classRV32IMACFDArch.html#a94e9528e5d475f9396dc069a1eacd7bf">RV32IMACFDArch::listenerSupportedRegisters_</a></div><div class="ttdeci">std::set&lt; std::string &gt; listenerSupportedRegisters_</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8h_source.html#l00101">RV32IMACFDArch.h:101</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a5629fb96fcdc96ea987efc3dd0f1d3bf"><div class="ttname"><a href="classRV32IMACFDArch.html#a5629fb96fcdc96ea987efc3dd0f1d3bf">RV32IMACFDArch::getMaximumInstructionSizeInBytes</a></div><div class="ttdeci">virtual unsigned getMaximumInstructionSizeInBytes()</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00185">RV32IMACFDArch.cpp:185</a></div></div>
<div class="ttc" id="aInterruptVector_8h_html"><div class="ttname"><a href="InterruptVector_8h.html">InterruptVector.h</a></div><div class="ttdoc">defines a general interface to set interrupt bits</div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_ac779e50ea9a9b607db5f9d5b7fe499d7"><div class="ttname"><a href="classRV32IMACFDArch.html#ac779e50ea9a9b607db5f9d5b7fe499d7">RV32IMACFDArch::getGDBCore</a></div><div class="ttdeci">virtual etiss::plugin::gdb::GDBCore &amp; getGDBCore()</div><div class="ttdoc">get the GDBcore for RV32IMACFD architecture</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00213">RV32IMACFDArch.cpp:213</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a238801085a13b7f25bcb0fc9ca3b7dec"><div class="ttname"><a href="classRV32IMACFDArch.html#a238801085a13b7f25bcb0fc9ca3b7dec">RV32IMACFDArch::deleteCPU</a></div><div class="ttdeci">virtual void deleteCPU(ETISS_CPU *)</div><div class="ttdoc">delete cpu structure</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00177">RV32IMACFDArch.cpp:177</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_aebb0a85406c8825a7c15b8be2c362696"><div class="ttname"><a href="classRV32IMACFDArch.html#aebb0a85406c8825a7c15b8be2c362696">RV32IMACFDArch::initCodeBlock</a></div><div class="ttdeci">virtual void initCodeBlock(etiss::CodeBlock &amp;cb) const</div><div class="ttdoc">called before instructions are translated for the code block</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00206">RV32IMACFDArch.cpp:206</a></div></div>
<div class="ttc" id="aclassRV32IMACFDGDBCore_html"><div class="ttname"><a href="classRV32IMACFDGDBCore.html">RV32IMACFDGDBCore</a></div><div class="ttdoc">Generated on Thu, 24 Feb 2022 17:15:20 +0100.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDGDBCore_8h_source.html#l00033">RV32IMACFDGDBCore.h:33</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a8d49005cbd5ac0f9421cf50e877fe810"><div class="ttname"><a href="classRV32IMACFDArch.html#a8d49005cbd5ac0f9421cf50e877fe810">RV32IMACFDArch::getVirtualStruct</a></div><div class="ttdeci">virtual std::shared_ptr&lt; etiss::VirtualStruct &gt; getVirtualStruct(ETISS_CPU *cpu)</div><div class="ttdoc">get the VirtualStruct of the core to mitigate register access</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00469">RV32IMACFDArchSpecificImp.cpp:469</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8h_html_a826cbc0085358059d1a23ee0a02d108c"><div class="ttname"><a href="RV32IMACFDArch_8h.html#a826cbc0085358059d1a23ee0a02d108c">ISA16_RV32IMACFD</a></div><div class="ttdeci">etiss::instr::InstructionGroup ISA16_RV32IMACFD</div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a3921fe7020547a11f56b7243b26139bd"><div class="ttname"><a href="classRV32IMACFDArch.html#a3921fe7020547a11f56b7243b26139bd">RV32IMACFDArch::gdbcore_</a></div><div class="ttdeci">RV32IMACFDGDBCore gdbcore_</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8h_source.html#l00103">RV32IMACFDArch.h:103</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a0aa621d152e19cc69c06ef2b02576012"><div class="ttname"><a href="classRV32IMACFDArch.html#a0aa621d152e19cc69c06ef2b02576012">RV32IMACFDArch::deleteInterruptVector</a></div><div class="ttdeci">virtual void deleteInterruptVector(etiss::InterruptVector *vec, ETISS_CPU *cpu)</div><div class="ttdoc">delete an allocated interrupt vector object</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00511">RV32IMACFDArchSpecificImp.cpp:511</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1ModedInstructionSet_html"><div class="ttname"><a href="classetiss_1_1instr_1_1ModedInstructionSet.html">etiss::instr::ModedInstructionSet</a></div><div class="ttdoc">holds etiss::instr::VariableInstructionSet instances for different modes.</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00814">Instruction.h:814</a></div></div>
<div class="ttc" id="aclassetiss_1_1InterruptVector_html"><div class="ttname"><a href="classetiss_1_1InterruptVector.html">etiss::InterruptVector</a></div><div class="ttdoc">interface to set interrupt bits</div><div class="ttdef"><b>Definition:</b> <a href="InterruptVector_8h_source.html#l00069">InterruptVector.h:69</a></div></div>
<div class="ttc" id="a386-GCC_8h_html_afaa37edb86065f42a0ad0a0f6c13aac2"><div class="ttname"><a href="386-GCC_8h.html#afaa37edb86065f42a0ad0a0f6c13aac2">uint64</a></div><div class="ttdeci">etiss_uint64 uint64</div><div class="ttdef"><b>Definition:</b> <a href="386-GCC_8h_source.html#l00082">386-GCC.h:82</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8h_html_a4bc42645bf24b2e6cdca21569f606bf0"><div class="ttname"><a href="RV32IMACFDArch_8h.html#a4bc42645bf24b2e6cdca21569f606bf0">ISA16_RV32IMACFDClass</a></div><div class="ttdeci">etiss::instr::InstructionClass ISA16_RV32IMACFDClass</div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_ad619f7f7ed553fda427776dedb729e80"><div class="ttname"><a href="classRV32IMACFDArch.html#ad619f7f7ed553fda427776dedb729e80">RV32IMACFDArch::handleException</a></div><div class="ttdeci">virtual etiss::int32 handleException(etiss::int32 code, ETISS_CPU *cpu)</div><div class="ttdoc">This function will be called automatically in order to handling architecure dependent exceptions such...</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00030">RV32IMACFDArchSpecificImp.cpp:30</a></div></div>
<div class="ttc" id="aRV32IMACFDArch_8h_html_a08286409fe58dffb36e6ecb36f8469c8"><div class="ttname"><a href="RV32IMACFDArch_8h.html#a08286409fe58dffb36e6ecb36f8469c8">reg_name</a></div><div class="ttdeci">const char *const reg_name[]</div><div class="ttdoc">Generated on Thu, 24 Feb 2022 17:15:20 +0100.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00218">RV32IMACFDArch.cpp:218</a></div></div>
<div class="ttc" id="aclassetiss_1_1instr_1_1InstructionCollection_html"><div class="ttname"><a href="classetiss_1_1instr_1_1InstructionCollection.html">etiss::instr::InstructionCollection</a></div><div class="ttdoc">maps to ModedInstructionSet</div><div class="ttdef"><b>Definition:</b> <a href="Instruction_8h_source.html#l00858">Instruction.h:858</a></div></div>
<div class="ttc" id="aclassetiss_1_1CodeBlock_html"><div class="ttname"><a href="classetiss_1_1CodeBlock.html">etiss::CodeBlock</a></div><div class="ttdoc">A list of CodeSets.</div><div class="ttdef"><b>Definition:</b> <a href="CodePart_8h_source.html#l00569">CodePart.h:569</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_acba7f5c1df168a6a6458360847bfb541"><div class="ttname"><a href="classRV32IMACFDArch.html#acba7f5c1df168a6a6458360847bfb541">RV32IMACFDArch::getListenerSupportedRegisters</a></div><div class="ttdeci">virtual const std::set&lt; std::string &gt; &amp; getListenerSupportedRegisters()</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArch_8cpp_source.html#l00051">RV32IMACFDArch.cpp:51</a></div></div>
<div class="ttc" id="aclassRV32IMACFDArch_html_a6d62e819784cdd2f52a97db19f9c4623"><div class="ttname"><a href="classRV32IMACFDArch.html#a6d62e819784cdd2f52a97db19f9c4623">RV32IMACFDArch::createInterruptVector</a></div><div class="ttdeci">virtual etiss::InterruptVector * createInterruptVector(ETISS_CPU *cpu)</div><div class="ttdoc">If interrupt handling is expected, vector table could be provided to support interrupt triggering.</div><div class="ttdef"><b>Definition:</b> <a href="RV32IMACFDArchSpecificImp_8cpp_source.html#l00493">RV32IMACFDArchSpecificImp.cpp:493</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Aug 19 2022 12:53:08 for ETISS 0.8.0 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
