// Seed: 3631675408
module module_0 (
    input tri   id_0,
    input wand  id_1,
    input uwire id_2,
    input wor   id_3
);
  logic id_5;
  parameter id_6 = 1;
  always begin : LABEL_0
    if ({1, 1, 1}) assign id_5 = 1 - 1;
  end
  tri0 id_7;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd67
) (
    input tri0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    output wor id_3,
    input supply1 id_4,
    input tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    output tri0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input tri0 id_11,
    input wire _id_12,
    output wire id_13,
    output wand id_14,
    output tri1 id_15,
    input supply1 id_16,
    input wand id_17
);
  assign id_1  = 1;
  assign id_13 = -1'b0;
  assign id_3  = id_12;
  wire id_19;
  wire ["" : -1  ?  id_12 : -1  ?  1 : -1] id_20;
  parameter id_21 = -1;
  logic [7:0] id_22;
  xnor primCall (
      id_13, id_23, id_16, id_11, id_4, id_24, id_17, id_21, id_0, id_19, id_9, id_5, id_20
  );
  wire id_23;
  integer id_24;
  ;
  assign id_22[(1'b0)] = id_17;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_11,
      id_10
  );
endmodule
