
smart_home_slave.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004c8c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000176  00800060  00004c8c  00004d20  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002f  008001d6  008001d6  00004e96  2**0
                  ALLOC
  3 .stab         00005afc  00000000  00000000  00004e98  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000239a  00000000  00000000  0000a994  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000cd2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000ce6e  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  0000cfde  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  0000ec27  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  0000fb12  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  000108c0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00010a20  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00010cad  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0001147b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 58 11 	jmp	0x22b0	; 0x22b0 <__vector_1>
       8:	0c 94 8b 11 	jmp	0x2316	; 0x2316 <__vector_2>
       c:	0c 94 be 11 	jmp	0x237c	; 0x237c <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 2d 0c 	jmp	0x185a	; 0x185a <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 58 09 	jmp	0x12b0	; 0x12b0 <__vector_10>
      2c:	0c 94 09 09 	jmp	0x1212	; 0x1212 <__vector_11>
      30:	0c 94 49 0b 	jmp	0x1692	; 0x1692 <__vector_12>
      34:	0c 94 7f 06 	jmp	0xcfe	; 0xcfe <__vector_13>
      38:	0c 94 a1 06 	jmp	0xd42	; 0xd42 <__vector_14>
      3c:	0c 94 bc 06 	jmp	0xd78	; 0xd78 <__vector_15>
      40:	0c 94 32 18 	jmp	0x3064	; 0x3064 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e8       	ldi	r30, 0x8C	; 140
      68:	fc e4       	ldi	r31, 0x4C	; 76
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 3d       	cpi	r26, 0xD6	; 214
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	12 e0       	ldi	r17, 0x02	; 2
      78:	a6 ed       	ldi	r26, 0xD6	; 214
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 30       	cpi	r26, 0x05	; 5
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 ec 1c 	call	0x39d8	; 0x39d8 <main>
      8a:	0c 94 44 26 	jmp	0x4c88	; 0x4c88 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 0d 26 	jmp	0x4c1a	; 0x4c1a <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ae ec       	ldi	r26, 0xCE	; 206
     128:	b1 e0       	ldi	r27, 0x01	; 1
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 29 26 	jmp	0x4c52	; 0x4c52 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 19 26 	jmp	0x4c32	; 0x4c32 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 35 26 	jmp	0x4c6a	; 0x4c6a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 19 26 	jmp	0x4c32	; 0x4c32 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 35 26 	jmp	0x4c6a	; 0x4c6a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 0d 26 	jmp	0x4c1a	; 0x4c1a <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8e ec       	ldi	r24, 0xCE	; 206
     496:	91 e0       	ldi	r25, 0x01	; 1
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 29 26 	jmp	0x4c52	; 0x4c52 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 19 26 	jmp	0x4c32	; 0x4c32 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 35 26 	jmp	0x4c6a	; 0x4c6a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 19 26 	jmp	0x4c32	; 0x4c32 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 35 26 	jmp	0x4c6a	; 0x4c6a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 19 26 	jmp	0x4c32	; 0x4c32 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 35 26 	jmp	0x4c6a	; 0x4c6a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 1d 26 	jmp	0x4c3a	; 0x4c3a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 39 26 	jmp	0x4c72	; 0x4c72 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <USART_voidInit>:
u8 Global_u8TXData = 0 ;
u8 *Global_u8RXData = 0 ;


void USART_voidInit (void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	00 d0       	rcall	.+0      	; 0xb4c <USART_voidInit+0x6>
     b4c:	cd b7       	in	r28, 0x3d	; 61
     b4e:	de b7       	in	r29, 0x3e	; 62

/*          BAUD RATE Selection         */
    CLR_BIT(UBRRH_REG,UBRRH_URSEL);                    // access UBRRH to Configer the BAUD Rate
     b50:	a0 e4       	ldi	r26, 0x40	; 64
     b52:	b0 e0       	ldi	r27, 0x00	; 0
     b54:	e0 e4       	ldi	r30, 0x40	; 64
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	80 81       	ld	r24, Z
     b5a:	8f 77       	andi	r24, 0x7F	; 127
     b5c:	8c 93       	st	X, r24
    u16 UBRR = 0 ;
     b5e:	1a 82       	std	Y+2, r1	; 0x02
     b60:	19 82       	std	Y+1, r1	; 0x01
    #if( SPEED == NORMAL_SPEED )                         // U2X = 1  Normal Speed Transsmition
        UBRR = ( CPU_CLK / ( BAUD_RATE * 8UL ) ) - 1 ;
    #elif( SPEED == DOUBBLE_SPEED )                      // U2X = 0  Double Speed Transsmition
        UBRR = ( CPU_CLK / ( BAUD_RATE * 16UL ) ) - 1 ;
     b62:	83 e3       	ldi	r24, 0x33	; 51
     b64:	90 e0       	ldi	r25, 0x00	; 0
     b66:	9a 83       	std	Y+2, r25	; 0x02
     b68:	89 83       	std	Y+1, r24	; 0x01
    #endif
    UBRRL_REG = (u8)(UBRR);                     // first 8 Bit
     b6a:	e9 e2       	ldi	r30, 0x29	; 41
     b6c:	f0 e0       	ldi	r31, 0x00	; 0
     b6e:	89 81       	ldd	r24, Y+1	; 0x01
     b70:	80 83       	st	Z, r24
    UBRRH_REG = (u8)(UBRR >> 8);                // second 8 Bit
     b72:	e0 e4       	ldi	r30, 0x40	; 64
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	89 81       	ldd	r24, Y+1	; 0x01
     b78:	9a 81       	ldd	r25, Y+2	; 0x02
     b7a:	89 2f       	mov	r24, r25
     b7c:	99 27       	eor	r25, r25
     b7e:	80 83       	st	Z, r24

/*        USART Initilization           */
    SET_BIT(UCSRC_REG,UCSRC_URSEL);             // Select UCSRC_REG
     b80:	a0 e4       	ldi	r26, 0x40	; 64
     b82:	b0 e0       	ldi	r27, 0x00	; 0
     b84:	e0 e4       	ldi	r30, 0x40	; 64
     b86:	f0 e0       	ldi	r31, 0x00	; 0
     b88:	80 81       	ld	r24, Z
     b8a:	80 68       	ori	r24, 0x80	; 128
     b8c:	8c 93       	st	X, r24
    CLR_BIT(UCSRC_REG,UCSRC_UMSE1);           // select Async Mode
     b8e:	a0 e4       	ldi	r26, 0x40	; 64
     b90:	b0 e0       	ldi	r27, 0x00	; 0
     b92:	e0 e4       	ldi	r30, 0x40	; 64
     b94:	f0 e0       	ldi	r31, 0x00	; 0
     b96:	80 81       	ld	r24, Z
     b98:	8f 7b       	andi	r24, 0xBF	; 191
     b9a:	8c 93       	st	X, r24

/*         Select Parity Mode           */    
    #if ( Parity_Mode == DISABLE )              // Select Parity (Disable)
        CLR_BIT(UCSRC_REG,UCSRC_UPM0);
     b9c:	a0 e4       	ldi	r26, 0x40	; 64
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	e0 e4       	ldi	r30, 0x40	; 64
     ba2:	f0 e0       	ldi	r31, 0x00	; 0
     ba4:	80 81       	ld	r24, Z
     ba6:	8f 7e       	andi	r24, 0xEF	; 239
     ba8:	8c 93       	st	X, r24
        CLR_BIT(UCSRC_REG,UCSRC_UPM1);
     baa:	a0 e4       	ldi	r26, 0x40	; 64
     bac:	b0 e0       	ldi	r27, 0x00	; 0
     bae:	e0 e4       	ldi	r30, 0x40	; 64
     bb0:	f0 e0       	ldi	r31, 0x00	; 0
     bb2:	80 81       	ld	r24, Z
     bb4:	8f 7d       	andi	r24, 0xDF	; 223
     bb6:	8c 93       	st	X, r24
          SET_BIT(UCSRC_REG,UCSRC_UPM1);   
    #endif

/*          Select STOP BIT             */
    #if ( STOP_BIT == ONE )
    CLR_BIT(UCSRC_REG,UCSRC_USBS);             // select 1 Stop Bit
     bb8:	a0 e4       	ldi	r26, 0x40	; 64
     bba:	b0 e0       	ldi	r27, 0x00	; 0
     bbc:	e0 e4       	ldi	r30, 0x40	; 64
     bbe:	f0 e0       	ldi	r31, 0x00	; 0
     bc0:	80 81       	ld	r24, Z
     bc2:	87 7f       	andi	r24, 0xF7	; 247
     bc4:	8c 93       	st	X, r24
	#elif DATA_SIZE == DATA_SIZE_7_BIT
		CLR_BIT(UCSRC_REG , UCSRC_UCSZ0) ;
		SET_BIT(UCSRC_REG , UCSRC_UCSZ1) ;
		CLR_BIT(UCSRB_REG , UCSRB_UCSZ2) ;
	#elif DATA_SIZE == DATA_SIZE_8_BIT
		SET_BIT(UCSRC_REG , UCSRC_UCSZ0) ;
     bc6:	a0 e4       	ldi	r26, 0x40	; 64
     bc8:	b0 e0       	ldi	r27, 0x00	; 0
     bca:	e0 e4       	ldi	r30, 0x40	; 64
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	82 60       	ori	r24, 0x02	; 2
     bd2:	8c 93       	st	X, r24
		SET_BIT(UCSRC_REG , UCSRC_UCSZ1) ;
     bd4:	a0 e4       	ldi	r26, 0x40	; 64
     bd6:	b0 e0       	ldi	r27, 0x00	; 0
     bd8:	e0 e4       	ldi	r30, 0x40	; 64
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	80 81       	ld	r24, Z
     bde:	84 60       	ori	r24, 0x04	; 4
     be0:	8c 93       	st	X, r24
		CLR_BIT(UCSRB_REG , UCSRB_UCSZ2) ;
     be2:	aa e2       	ldi	r26, 0x2A	; 42
     be4:	b0 e0       	ldi	r27, 0x00	; 0
     be6:	ea e2       	ldi	r30, 0x2A	; 42
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	80 81       	ld	r24, Z
     bec:	8b 7f       	andi	r24, 0xFB	; 251
     bee:	8c 93       	st	X, r24
	#endif



/*          Enable RX & TX              */     
    SET_BIT(UCSRB_REG,UCSRB_TXEN);               // Enable TX 
     bf0:	aa e2       	ldi	r26, 0x2A	; 42
     bf2:	b0 e0       	ldi	r27, 0x00	; 0
     bf4:	ea e2       	ldi	r30, 0x2A	; 42
     bf6:	f0 e0       	ldi	r31, 0x00	; 0
     bf8:	80 81       	ld	r24, Z
     bfa:	88 60       	ori	r24, 0x08	; 8
     bfc:	8c 93       	st	X, r24
    SET_BIT(UCSRB_REG,UCSRB_RXEN);               // Enable RX 
     bfe:	aa e2       	ldi	r26, 0x2A	; 42
     c00:	b0 e0       	ldi	r27, 0x00	; 0
     c02:	ea e2       	ldi	r30, 0x2A	; 42
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	80 81       	ld	r24, Z
     c08:	80 61       	ori	r24, 0x10	; 16
     c0a:	8c 93       	st	X, r24

}
     c0c:	0f 90       	pop	r0
     c0e:	0f 90       	pop	r0
     c10:	cf 91       	pop	r28
     c12:	df 91       	pop	r29
     c14:	08 95       	ret

00000c16 <USART_voidSendData>:

void USART_voidSendData (u8 Copy_u8Data)
{
     c16:	df 93       	push	r29
     c18:	cf 93       	push	r28
     c1a:	0f 92       	push	r0
     c1c:	cd b7       	in	r28, 0x3d	; 61
     c1e:	de b7       	in	r29, 0x3e	; 62
     c20:	89 83       	std	Y+1, r24	; 0x01
    // Polling flag Data Register is Empty.
    while ( (GET_BIT(UCSRA_REG,UCSRA_UDRE)) == 0 );
     c22:	eb e2       	ldi	r30, 0x2B	; 43
     c24:	f0 e0       	ldi	r31, 0x00	; 0
     c26:	80 81       	ld	r24, Z
     c28:	88 2f       	mov	r24, r24
     c2a:	90 e0       	ldi	r25, 0x00	; 0
     c2c:	80 72       	andi	r24, 0x20	; 32
     c2e:	90 70       	andi	r25, 0x00	; 0
     c30:	00 97       	sbiw	r24, 0x00	; 0
     c32:	b9 f3       	breq	.-18     	; 0xc22 <USART_voidSendData+0xc>
    // Transsmit Data.
    UDR_REG = Copy_u8Data ;
     c34:	ec e2       	ldi	r30, 0x2C	; 44
     c36:	f0 e0       	ldi	r31, 0x00	; 0
     c38:	89 81       	ldd	r24, Y+1	; 0x01
     c3a:	80 83       	st	Z, r24
    /* Data Transsmition is Complete So The Flag of [UCSRA_TXC] is Raised */
    /* Then we Need Clear This Flag by SET ONE , To Next Transsmition     */
    SET_BIT(UCSRA_REG,UCSRA_TXC);
     c3c:	ab e2       	ldi	r26, 0x2B	; 43
     c3e:	b0 e0       	ldi	r27, 0x00	; 0
     c40:	eb e2       	ldi	r30, 0x2B	; 43
     c42:	f0 e0       	ldi	r31, 0x00	; 0
     c44:	80 81       	ld	r24, Z
     c46:	80 64       	ori	r24, 0x40	; 64
     c48:	8c 93       	st	X, r24
}
     c4a:	0f 90       	pop	r0
     c4c:	cf 91       	pop	r28
     c4e:	df 91       	pop	r29
     c50:	08 95       	ret

00000c52 <USART_voidRecieveData>:


void USART_voidRecieveData (u8 *Copy_Pu8Data)
{
     c52:	df 93       	push	r29
     c54:	cf 93       	push	r28
     c56:	00 d0       	rcall	.+0      	; 0xc58 <USART_voidRecieveData+0x6>
     c58:	cd b7       	in	r28, 0x3d	; 61
     c5a:	de b7       	in	r29, 0x3e	; 62
     c5c:	9a 83       	std	Y+2, r25	; 0x02
     c5e:	89 83       	std	Y+1, r24	; 0x01
    // Polling flag Data Recieve is Complete.
    while ( (GET_BIT(UCSRA_REG,UCSRA_RXC)) == 0 );
     c60:	eb e2       	ldi	r30, 0x2B	; 43
     c62:	f0 e0       	ldi	r31, 0x00	; 0
     c64:	80 81       	ld	r24, Z
     c66:	88 23       	and	r24, r24
     c68:	dc f7       	brge	.-10     	; 0xc60 <USART_voidRecieveData+0xe>
    // Recieve Data in Passing Pointer.
    *Copy_Pu8Data = UDR_REG ;
     c6a:	ec e2       	ldi	r30, 0x2C	; 44
     c6c:	f0 e0       	ldi	r31, 0x00	; 0
     c6e:	80 81       	ld	r24, Z
     c70:	e9 81       	ldd	r30, Y+1	; 0x01
     c72:	fa 81       	ldd	r31, Y+2	; 0x02
     c74:	80 83       	st	Z, r24
}
     c76:	0f 90       	pop	r0
     c78:	0f 90       	pop	r0
     c7a:	cf 91       	pop	r28
     c7c:	df 91       	pop	r29
     c7e:	08 95       	ret

00000c80 <USART_voidAsyncSendData>:


void USART_voidAsyncSendData ( u8 Copy_u8Data , u8 *Copy_Pu8CallBackFunIndication_TXC )
{
     c80:	df 93       	push	r29
     c82:	cf 93       	push	r28
     c84:	00 d0       	rcall	.+0      	; 0xc86 <USART_voidAsyncSendData+0x6>
     c86:	0f 92       	push	r0
     c88:	cd b7       	in	r28, 0x3d	; 61
     c8a:	de b7       	in	r29, 0x3e	; 62
     c8c:	89 83       	std	Y+1, r24	; 0x01
     c8e:	7b 83       	std	Y+3, r23	; 0x03
     c90:	6a 83       	std	Y+2, r22	; 0x02
    SET_BIT(UCSRB_REG,UCSRB_UDRIE);                              // Enable UDRIE Data Register Empty Interrupt Enable.
     c92:	aa e2       	ldi	r26, 0x2A	; 42
     c94:	b0 e0       	ldi	r27, 0x00	; 0
     c96:	ea e2       	ldi	r30, 0x2A	; 42
     c98:	f0 e0       	ldi	r31, 0x00	; 0
     c9a:	80 81       	ld	r24, Z
     c9c:	80 62       	ori	r24, 0x20	; 32
     c9e:	8c 93       	st	X, r24
    SET_BIT(UCSRB_REG,UCSRB_TXCIE);                              // Enable TXCIE Transmitt Complete Interrupt Enable.( For Indication )
     ca0:	aa e2       	ldi	r26, 0x2A	; 42
     ca2:	b0 e0       	ldi	r27, 0x00	; 0
     ca4:	ea e2       	ldi	r30, 0x2A	; 42
     ca6:	f0 e0       	ldi	r31, 0x00	; 0
     ca8:	80 81       	ld	r24, Z
     caa:	80 64       	ori	r24, 0x40	; 64
     cac:	8c 93       	st	X, r24
    Global_u8TXData = Copy_u8Data ;                              // Assign Data to Global Variable to use it in ISR Fun.
     cae:	89 81       	ldd	r24, Y+1	; 0x01
     cb0:	80 93 d8 01 	sts	0x01D8, r24
    Global_PF_Vector_15 = Copy_Pu8CallBackFunIndication_TXC ;    // Assign The pointer that contain adderss of App CallBack Fun to Global pointer to Call it in ISR Fun.
     cb4:	8a 81       	ldd	r24, Y+2	; 0x02
     cb6:	9b 81       	ldd	r25, Y+3	; 0x03
     cb8:	90 93 d7 01 	sts	0x01D7, r25
     cbc:	80 93 d6 01 	sts	0x01D6, r24
}
     cc0:	0f 90       	pop	r0
     cc2:	0f 90       	pop	r0
     cc4:	0f 90       	pop	r0
     cc6:	cf 91       	pop	r28
     cc8:	df 91       	pop	r29
     cca:	08 95       	ret

00000ccc <USART_voidAsyncRecieveData>:


void USART_voidAsyncRecieveData (u8 *Copy_Pu8Data)
{
     ccc:	df 93       	push	r29
     cce:	cf 93       	push	r28
     cd0:	00 d0       	rcall	.+0      	; 0xcd2 <USART_voidAsyncRecieveData+0x6>
     cd2:	cd b7       	in	r28, 0x3d	; 61
     cd4:	de b7       	in	r29, 0x3e	; 62
     cd6:	9a 83       	std	Y+2, r25	; 0x02
     cd8:	89 83       	std	Y+1, r24	; 0x01
    SET_BIT(UCSRB_REG,UCSRB_RXCIE);            // Enable RXCIE Recieve Complete Interrupt Enable.
     cda:	aa e2       	ldi	r26, 0x2A	; 42
     cdc:	b0 e0       	ldi	r27, 0x00	; 0
     cde:	ea e2       	ldi	r30, 0x2A	; 42
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	80 68       	ori	r24, 0x80	; 128
     ce6:	8c 93       	st	X, r24
    Global_u8RXData = Copy_Pu8Data ;           // assign Passing Pointer to Global Pointer to Read Revived Data on This Passing Pointer in ISR (RXCIE)
     ce8:	89 81       	ldd	r24, Y+1	; 0x01
     cea:	9a 81       	ldd	r25, Y+2	; 0x02
     cec:	90 93 da 01 	sts	0x01DA, r25
     cf0:	80 93 d9 01 	sts	0x01D9, r24
}
     cf4:	0f 90       	pop	r0
     cf6:	0f 90       	pop	r0
     cf8:	cf 91       	pop	r28
     cfa:	df 91       	pop	r29
     cfc:	08 95       	ret

00000cfe <__vector_13>:

void __vector_13 (void)    __attribute__((signal));
void __vector_13 (void)
{
     cfe:	1f 92       	push	r1
     d00:	0f 92       	push	r0
     d02:	0f b6       	in	r0, 0x3f	; 63
     d04:	0f 92       	push	r0
     d06:	11 24       	eor	r1, r1
     d08:	8f 93       	push	r24
     d0a:	af 93       	push	r26
     d0c:	bf 93       	push	r27
     d0e:	ef 93       	push	r30
     d10:	ff 93       	push	r31
     d12:	df 93       	push	r29
     d14:	cf 93       	push	r28
     d16:	cd b7       	in	r28, 0x3d	; 61
     d18:	de b7       	in	r29, 0x3e	; 62
    *Global_u8RXData = UDR_REG ;        // Recieve Data in Passing Pointer.
     d1a:	e0 91 d9 01 	lds	r30, 0x01D9
     d1e:	f0 91 da 01 	lds	r31, 0x01DA
     d22:	ac e2       	ldi	r26, 0x2C	; 44
     d24:	b0 e0       	ldi	r27, 0x00	; 0
     d26:	8c 91       	ld	r24, X
     d28:	80 83       	st	Z, r24
}
     d2a:	cf 91       	pop	r28
     d2c:	df 91       	pop	r29
     d2e:	ff 91       	pop	r31
     d30:	ef 91       	pop	r30
     d32:	bf 91       	pop	r27
     d34:	af 91       	pop	r26
     d36:	8f 91       	pop	r24
     d38:	0f 90       	pop	r0
     d3a:	0f be       	out	0x3f, r0	; 63
     d3c:	0f 90       	pop	r0
     d3e:	1f 90       	pop	r1
     d40:	18 95       	reti

00000d42 <__vector_14>:



void __vector_14 (void)    __attribute__((signal));
void __vector_14 (void)
{ 
     d42:	1f 92       	push	r1
     d44:	0f 92       	push	r0
     d46:	0f b6       	in	r0, 0x3f	; 63
     d48:	0f 92       	push	r0
     d4a:	11 24       	eor	r1, r1
     d4c:	8f 93       	push	r24
     d4e:	ef 93       	push	r30
     d50:	ff 93       	push	r31
     d52:	df 93       	push	r29
     d54:	cf 93       	push	r28
     d56:	cd b7       	in	r28, 0x3d	; 61
     d58:	de b7       	in	r29, 0x3e	; 62
    UDR_REG = Global_u8TXData ;         // Transsmit Data.
     d5a:	ec e2       	ldi	r30, 0x2C	; 44
     d5c:	f0 e0       	ldi	r31, 0x00	; 0
     d5e:	80 91 d8 01 	lds	r24, 0x01D8
     d62:	80 83       	st	Z, r24
}
     d64:	cf 91       	pop	r28
     d66:	df 91       	pop	r29
     d68:	ff 91       	pop	r31
     d6a:	ef 91       	pop	r30
     d6c:	8f 91       	pop	r24
     d6e:	0f 90       	pop	r0
     d70:	0f be       	out	0x3f, r0	; 63
     d72:	0f 90       	pop	r0
     d74:	1f 90       	pop	r1
     d76:	18 95       	reti

00000d78 <__vector_15>:


void __vector_15 (void)    __attribute__((signal));
void __vector_15 (void)
{
     d78:	1f 92       	push	r1
     d7a:	0f 92       	push	r0
     d7c:	0f b6       	in	r0, 0x3f	; 63
     d7e:	0f 92       	push	r0
     d80:	11 24       	eor	r1, r1
     d82:	2f 93       	push	r18
     d84:	3f 93       	push	r19
     d86:	4f 93       	push	r20
     d88:	5f 93       	push	r21
     d8a:	6f 93       	push	r22
     d8c:	7f 93       	push	r23
     d8e:	8f 93       	push	r24
     d90:	9f 93       	push	r25
     d92:	af 93       	push	r26
     d94:	bf 93       	push	r27
     d96:	ef 93       	push	r30
     d98:	ff 93       	push	r31
     d9a:	df 93       	push	r29
     d9c:	cf 93       	push	r28
     d9e:	cd b7       	in	r28, 0x3d	; 61
     da0:	de b7       	in	r29, 0x3e	; 62
   Global_PF_Vector_15 () ; // Call App Function That Indicator to Transmittion Complete.
     da2:	e0 91 d6 01 	lds	r30, 0x01D6
     da6:	f0 91 d7 01 	lds	r31, 0x01D7
     daa:	09 95       	icall
}
     dac:	cf 91       	pop	r28
     dae:	df 91       	pop	r29
     db0:	ff 91       	pop	r31
     db2:	ef 91       	pop	r30
     db4:	bf 91       	pop	r27
     db6:	af 91       	pop	r26
     db8:	9f 91       	pop	r25
     dba:	8f 91       	pop	r24
     dbc:	7f 91       	pop	r23
     dbe:	6f 91       	pop	r22
     dc0:	5f 91       	pop	r21
     dc2:	4f 91       	pop	r20
     dc4:	3f 91       	pop	r19
     dc6:	2f 91       	pop	r18
     dc8:	0f 90       	pop	r0
     dca:	0f be       	out	0x3f, r0	; 63
     dcc:	0f 90       	pop	r0
     dce:	1f 90       	pop	r1
     dd0:	18 95       	reti

00000dd2 <TIMER1_voidInit>:
u16 Global_u16CompareMatchValue_1B = 0 ;



void TIMER1_voidInit (void)
{
     dd2:	df 93       	push	r29
     dd4:	cf 93       	push	r28
     dd6:	cd b7       	in	r28, 0x3d	; 61
     dd8:	de b7       	in	r29, 0x3e	; 62
          SET_BIT(TCCR1A_REG,TCCR1A_WGM10);
        CLR_BIT(TCCR1A_REG,TCCR1A_WGM11);
		  SET_BIT(TCCR1B_REG,TCCR1B_WGM12);                 
          SET_BIT(TCCR1B_REG,TCCR1B_WGM13);
    #elif (MODE == FAST_PWM_ICR1)
        CLR_BIT(TCCR1A_REG,TCCR1A_WGM10);
     dda:	af e4       	ldi	r26, 0x4F	; 79
     ddc:	b0 e0       	ldi	r27, 0x00	; 0
     dde:	ef e4       	ldi	r30, 0x4F	; 79
     de0:	f0 e0       	ldi	r31, 0x00	; 0
     de2:	80 81       	ld	r24, Z
     de4:	8e 7f       	andi	r24, 0xFE	; 254
     de6:	8c 93       	st	X, r24
          SET_BIT(TCCR1A_REG,TCCR1A_WGM11);
     de8:	af e4       	ldi	r26, 0x4F	; 79
     dea:	b0 e0       	ldi	r27, 0x00	; 0
     dec:	ef e4       	ldi	r30, 0x4F	; 79
     dee:	f0 e0       	ldi	r31, 0x00	; 0
     df0:	80 81       	ld	r24, Z
     df2:	82 60       	ori	r24, 0x02	; 2
     df4:	8c 93       	st	X, r24
		  SET_BIT(TCCR1B_REG,TCCR1B_WGM12);                 
     df6:	ae e4       	ldi	r26, 0x4E	; 78
     df8:	b0 e0       	ldi	r27, 0x00	; 0
     dfa:	ee e4       	ldi	r30, 0x4E	; 78
     dfc:	f0 e0       	ldi	r31, 0x00	; 0
     dfe:	80 81       	ld	r24, Z
     e00:	88 60       	ori	r24, 0x08	; 8
     e02:	8c 93       	st	X, r24
          SET_BIT(TCCR1B_REG,TCCR1B_WGM13);
     e04:	ae e4       	ldi	r26, 0x4E	; 78
     e06:	b0 e0       	ldi	r27, 0x00	; 0
     e08:	ee e4       	ldi	r30, 0x4E	; 78
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	80 61       	ori	r24, 0x10	; 16
     e10:	8c 93       	st	X, r24
/*          OC1A Mode Selection                 */
    #if (OC1A_MODE == DISCONNECTED)
        CLR_BIT(TCCR1A_REG,TCCR1A_COM1A0);
        CLR_BIT(TCCR1A_REG,TCCR1A_COM1A1);
    #elif ((OC1A_MODE == SETonTOP_CLEARonCOMPARE) || (OC1A_MODE == SETonCOMPdownCounting_CLEARonCOMPupCounting))
        CLR_BIT(TCCR1A_REG,TCCR1A_COM1A0);
     e12:	af e4       	ldi	r26, 0x4F	; 79
     e14:	b0 e0       	ldi	r27, 0x00	; 0
     e16:	ef e4       	ldi	r30, 0x4F	; 79
     e18:	f0 e0       	ldi	r31, 0x00	; 0
     e1a:	80 81       	ld	r24, Z
     e1c:	8f 7b       	andi	r24, 0xBF	; 191
     e1e:	8c 93       	st	X, r24
          SET_BIT(TCCR1A_REG,TCCR1A_COM1A1);
     e20:	af e4       	ldi	r26, 0x4F	; 79
     e22:	b0 e0       	ldi	r27, 0x00	; 0
     e24:	ef e4       	ldi	r30, 0x4F	; 79
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	80 68       	ori	r24, 0x80	; 128
     e2c:	8c 93       	st	X, r24
    #endif

/*          OC1B Mode Selection                 */

    #if (OC1B_MODE == DISCONNECTED)
        CLR_BIT(TCCR1A_REG,TCCR1A_COM1B0);
     e2e:	af e4       	ldi	r26, 0x4F	; 79
     e30:	b0 e0       	ldi	r27, 0x00	; 0
     e32:	ef e4       	ldi	r30, 0x4F	; 79
     e34:	f0 e0       	ldi	r31, 0x00	; 0
     e36:	80 81       	ld	r24, Z
     e38:	8f 7e       	andi	r24, 0xEF	; 239
     e3a:	8c 93       	st	X, r24
        CLR_BIT(TCCR1A_REG,TCCR1A_COM1B1);
     e3c:	af e4       	ldi	r26, 0x4F	; 79
     e3e:	b0 e0       	ldi	r27, 0x00	; 0
     e40:	ef e4       	ldi	r30, 0x4F	; 79
     e42:	f0 e0       	ldi	r31, 0x00	; 0
     e44:	80 81       	ld	r24, Z
     e46:	8f 7d       	andi	r24, 0xDF	; 223
     e48:	8c 93       	st	X, r24

    #endif


/*     TIMER1 Prescaller Selection      */
    TCCR1B_REG = ( TCCR1B_REG & 0b11111000 );              // Clear Prescaller 
     e4a:	ae e4       	ldi	r26, 0x4E	; 78
     e4c:	b0 e0       	ldi	r27, 0x00	; 0
     e4e:	ee e4       	ldi	r30, 0x4E	; 78
     e50:	f0 e0       	ldi	r31, 0x00	; 0
     e52:	80 81       	ld	r24, Z
     e54:	88 7f       	andi	r24, 0xF8	; 248
     e56:	8c 93       	st	X, r24
    #elif ( PRESCALER == NOT_USE_PRESCALER )
          SET_BIT(TCCR1B_REG,TCCR1B_CS10);
        CLR_BIT(TCCR1B_REG,TCCR1B_CS11);
        CLR_BIT(TCCR1B_REG,TCCR1B_CS12);
    #elif ( PRESCALER == PRESCALER_DIVISION_BY_8 )
        CLR_BIT(TCCR1B_REG,TCCR1B_CS10);
     e58:	ae e4       	ldi	r26, 0x4E	; 78
     e5a:	b0 e0       	ldi	r27, 0x00	; 0
     e5c:	ee e4       	ldi	r30, 0x4E	; 78
     e5e:	f0 e0       	ldi	r31, 0x00	; 0
     e60:	80 81       	ld	r24, Z
     e62:	8e 7f       	andi	r24, 0xFE	; 254
     e64:	8c 93       	st	X, r24
          SET_BIT(TCCR1B_REG,TCCR1B_CS11);
     e66:	ae e4       	ldi	r26, 0x4E	; 78
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	ee e4       	ldi	r30, 0x4E	; 78
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	82 60       	ori	r24, 0x02	; 2
     e72:	8c 93       	st	X, r24
        CLR_BIT(TCCR1B_REG,TCCR1B_CS12);
     e74:	ae e4       	ldi	r26, 0x4E	; 78
     e76:	b0 e0       	ldi	r27, 0x00	; 0
     e78:	ee e4       	ldi	r30, 0x4E	; 78
     e7a:	f0 e0       	ldi	r31, 0x00	; 0
     e7c:	80 81       	ld	r24, Z
     e7e:	8b 7f       	andi	r24, 0xFB	; 251
     e80:	8c 93       	st	X, r24
        SET_BIT(TCCR1B_REG,TCCR1B_CS12);
    #else
        #error  Wrong selection of Prescaller mode
    #endif

}
     e82:	cf 91       	pop	r28
     e84:	df 91       	pop	r29
     e86:	08 95       	ret

00000e88 <TIMER1_voidSetCallBack_OVF>:

void TIMER1_voidSetCallBack_OVF (void (*Local_PointerToFunction_OVF) (void))
{
     e88:	df 93       	push	r29
     e8a:	cf 93       	push	r28
     e8c:	00 d0       	rcall	.+0      	; 0xe8e <TIMER1_voidSetCallBack_OVF+0x6>
     e8e:	cd b7       	in	r28, 0x3d	; 61
     e90:	de b7       	in	r29, 0x3e	; 62
     e92:	9a 83       	std	Y+2, r25	; 0x02
     e94:	89 83       	std	Y+1, r24	; 0x01
    Global_PointerToFunction_OVF_T1 = Local_PointerToFunction_OVF ;
     e96:	89 81       	ldd	r24, Y+1	; 0x01
     e98:	9a 81       	ldd	r25, Y+2	; 0x02
     e9a:	90 93 dc 01 	sts	0x01DC, r25
     e9e:	80 93 db 01 	sts	0x01DB, r24
}
     ea2:	0f 90       	pop	r0
     ea4:	0f 90       	pop	r0
     ea6:	cf 91       	pop	r28
     ea8:	df 91       	pop	r29
     eaa:	08 95       	ret

00000eac <TIMER1_voidSetCallBack_CTC>:


void TIMER1_voidSetCallBack_CTC (void (*Local_PointerToFunction_CTC) (void))
{
     eac:	df 93       	push	r29
     eae:	cf 93       	push	r28
     eb0:	00 d0       	rcall	.+0      	; 0xeb2 <TIMER1_voidSetCallBack_CTC+0x6>
     eb2:	cd b7       	in	r28, 0x3d	; 61
     eb4:	de b7       	in	r29, 0x3e	; 62
     eb6:	9a 83       	std	Y+2, r25	; 0x02
     eb8:	89 83       	std	Y+1, r24	; 0x01
    Global_PointerToFunction_CTC_T1 = Local_PointerToFunction_CTC ;
     eba:	89 81       	ldd	r24, Y+1	; 0x01
     ebc:	9a 81       	ldd	r25, Y+2	; 0x02
     ebe:	90 93 de 01 	sts	0x01DE, r25
     ec2:	80 93 dd 01 	sts	0x01DD, r24
}
     ec6:	0f 90       	pop	r0
     ec8:	0f 90       	pop	r0
     eca:	cf 91       	pop	r28
     ecc:	df 91       	pop	r29
     ece:	08 95       	ret

00000ed0 <TIMER1_voidSetPreloadValue>:




void TIMER1_voidSetPreloadValue ( u16 Local_u16PreloadValue )
{
     ed0:	df 93       	push	r29
     ed2:	cf 93       	push	r28
     ed4:	00 d0       	rcall	.+0      	; 0xed6 <TIMER1_voidSetPreloadValue+0x6>
     ed6:	cd b7       	in	r28, 0x3d	; 61
     ed8:	de b7       	in	r29, 0x3e	; 62
     eda:	9a 83       	std	Y+2, r25	; 0x02
     edc:	89 83       	std	Y+1, r24	; 0x01
        TCNT1_REG = Local_u16PreloadValue ;
        Global_u16PreloadValue = Local_u16PreloadValue ;
    #else
        // No Action
    #endif
}
     ede:	0f 90       	pop	r0
     ee0:	0f 90       	pop	r0
     ee2:	cf 91       	pop	r28
     ee4:	df 91       	pop	r29
     ee6:	08 95       	ret

00000ee8 <TIMER1_voidSetCompareMatchValue_T1A>:


void TIMER1_voidSetCompareMatchValue_T1A ( u16 Local_u16CompareMatchValue )
{
     ee8:	df 93       	push	r29
     eea:	cf 93       	push	r28
     eec:	00 d0       	rcall	.+0      	; 0xeee <TIMER1_voidSetCompareMatchValue_T1A+0x6>
     eee:	cd b7       	in	r28, 0x3d	; 61
     ef0:	de b7       	in	r29, 0x3e	; 62
     ef2:	9a 83       	std	Y+2, r25	; 0x02
     ef4:	89 83       	std	Y+1, r24	; 0x01
    #if (MODE != NORMAL_OVF)
        OCR1A_REG = Local_u16CompareMatchValue ;
     ef6:	ea e4       	ldi	r30, 0x4A	; 74
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	89 81       	ldd	r24, Y+1	; 0x01
     efc:	9a 81       	ldd	r25, Y+2	; 0x02
     efe:	91 83       	std	Z+1, r25	; 0x01
     f00:	80 83       	st	Z, r24
        Global_u16CompareMatchValue_1A = Local_u16CompareMatchValue ;
     f02:	89 81       	ldd	r24, Y+1	; 0x01
     f04:	9a 81       	ldd	r25, Y+2	; 0x02
     f06:	90 93 e2 01 	sts	0x01E2, r25
     f0a:	80 93 e1 01 	sts	0x01E1, r24
    #endif
}
     f0e:	0f 90       	pop	r0
     f10:	0f 90       	pop	r0
     f12:	cf 91       	pop	r28
     f14:	df 91       	pop	r29
     f16:	08 95       	ret

00000f18 <TIMER1_voidSetCompareMatchValue_T1B>:

void TIMER1_voidSetCompareMatchValue_T1B ( u16 Local_u16CompareMatchValue )
{
     f18:	df 93       	push	r29
     f1a:	cf 93       	push	r28
     f1c:	00 d0       	rcall	.+0      	; 0xf1e <TIMER1_voidSetCompareMatchValue_T1B+0x6>
     f1e:	cd b7       	in	r28, 0x3d	; 61
     f20:	de b7       	in	r29, 0x3e	; 62
     f22:	9a 83       	std	Y+2, r25	; 0x02
     f24:	89 83       	std	Y+1, r24	; 0x01
    #if (MODE != NORMAL_OVF)
        OCR1B_REG = Local_u16CompareMatchValue ;
     f26:	e8 e4       	ldi	r30, 0x48	; 72
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	89 81       	ldd	r24, Y+1	; 0x01
     f2c:	9a 81       	ldd	r25, Y+2	; 0x02
     f2e:	91 83       	std	Z+1, r25	; 0x01
     f30:	80 83       	st	Z, r24
        Global_u16CompareMatchValue_1B = Local_u16CompareMatchValue ;
     f32:	89 81       	ldd	r24, Y+1	; 0x01
     f34:	9a 81       	ldd	r25, Y+2	; 0x02
     f36:	90 93 e4 01 	sts	0x01E4, r25
     f3a:	80 93 e3 01 	sts	0x01E3, r24
    #endif
}
     f3e:	0f 90       	pop	r0
     f40:	0f 90       	pop	r0
     f42:	cf 91       	pop	r28
     f44:	df 91       	pop	r29
     f46:	08 95       	ret

00000f48 <TIMER1_void_u16PWM_T1A>:


void TIMER1_void_u16PWM_T1A ( u16 Copy_u16CompareMatchValue , u16 Copy_u16TopValue )
{
     f48:	df 93       	push	r29
     f4a:	cf 93       	push	r28
     f4c:	00 d0       	rcall	.+0      	; 0xf4e <TIMER1_void_u16PWM_T1A+0x6>
     f4e:	00 d0       	rcall	.+0      	; 0xf50 <TIMER1_void_u16PWM_T1A+0x8>
     f50:	cd b7       	in	r28, 0x3d	; 61
     f52:	de b7       	in	r29, 0x3e	; 62
     f54:	9a 83       	std	Y+2, r25	; 0x02
     f56:	89 83       	std	Y+1, r24	; 0x01
     f58:	7c 83       	std	Y+4, r23	; 0x04
     f5a:	6b 83       	std	Y+3, r22	; 0x03
    TIMER1_voidSetCompareMatchValue_T1A ( Copy_u16CompareMatchValue );
     f5c:	89 81       	ldd	r24, Y+1	; 0x01
     f5e:	9a 81       	ldd	r25, Y+2	; 0x02
     f60:	0e 94 74 07 	call	0xee8	; 0xee8 <TIMER1_voidSetCompareMatchValue_T1A>
    ICR1_REG = Copy_u16TopValue ;
     f64:	e6 e4       	ldi	r30, 0x46	; 70
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	8b 81       	ldd	r24, Y+3	; 0x03
     f6a:	9c 81       	ldd	r25, Y+4	; 0x04
     f6c:	91 83       	std	Z+1, r25	; 0x01
     f6e:	80 83       	st	Z, r24
}
     f70:	0f 90       	pop	r0
     f72:	0f 90       	pop	r0
     f74:	0f 90       	pop	r0
     f76:	0f 90       	pop	r0
     f78:	cf 91       	pop	r28
     f7a:	df 91       	pop	r29
     f7c:	08 95       	ret

00000f7e <TIMER1_void_u16PWM_T1B>:


void TIMER1_void_u16PWM_T1B ( u16 Copy_u16CompareMatchValue , u16 Copy_u16TopValue )
{
     f7e:	df 93       	push	r29
     f80:	cf 93       	push	r28
     f82:	00 d0       	rcall	.+0      	; 0xf84 <TIMER1_void_u16PWM_T1B+0x6>
     f84:	00 d0       	rcall	.+0      	; 0xf86 <TIMER1_void_u16PWM_T1B+0x8>
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
     f8a:	9a 83       	std	Y+2, r25	; 0x02
     f8c:	89 83       	std	Y+1, r24	; 0x01
     f8e:	7c 83       	std	Y+4, r23	; 0x04
     f90:	6b 83       	std	Y+3, r22	; 0x03
    TIMER1_voidSetCompareMatchValue_T1B ( Copy_u16CompareMatchValue );
     f92:	89 81       	ldd	r24, Y+1	; 0x01
     f94:	9a 81       	ldd	r25, Y+2	; 0x02
     f96:	0e 94 8c 07 	call	0xf18	; 0xf18 <TIMER1_voidSetCompareMatchValue_T1B>
    ICR1_REG = Copy_u16TopValue ;
     f9a:	e6 e4       	ldi	r30, 0x46	; 70
     f9c:	f0 e0       	ldi	r31, 0x00	; 0
     f9e:	8b 81       	ldd	r24, Y+3	; 0x03
     fa0:	9c 81       	ldd	r25, Y+4	; 0x04
     fa2:	91 83       	std	Z+1, r25	; 0x01
     fa4:	80 83       	st	Z, r24
}
     fa6:	0f 90       	pop	r0
     fa8:	0f 90       	pop	r0
     faa:	0f 90       	pop	r0
     fac:	0f 90       	pop	r0
     fae:	cf 91       	pop	r28
     fb0:	df 91       	pop	r29
     fb2:	08 95       	ret

00000fb4 <TIMER0_voidInit>:
u16 Global_u8CompareMatchValue = 0 ;
u32 Global_u32Time_ms = 0 ;


void TIMER0_voidInit (void)
{
     fb4:	df 93       	push	r29
     fb6:	cf 93       	push	r28
     fb8:	cd b7       	in	r28, 0x3d	; 61
     fba:	de b7       	in	r29, 0x3e	; 62
        #else 
            #error  Wrong selection of OC0 mode
        #endif

    #elif (MODE == CTC)                                  // CTC Mode of Timer/Counter0
        CLR_BIT(TCCR0_REG,TIMER0_TCCR0_WGM00);
     fbc:	a3 e5       	ldi	r26, 0x53	; 83
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	e3 e5       	ldi	r30, 0x53	; 83
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	80 81       	ld	r24, Z
     fc6:	8f 7b       	andi	r24, 0xBF	; 191
     fc8:	8c 93       	st	X, r24
        SET_BIT(TCCR0_REG,TIMER0_TCCR0_WGM01);
     fca:	a3 e5       	ldi	r26, 0x53	; 83
     fcc:	b0 e0       	ldi	r27, 0x00	; 0
     fce:	e3 e5       	ldi	r30, 0x53	; 83
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	88 60       	ori	r24, 0x08	; 8
     fd6:	8c 93       	st	X, r24
		SET_BIT(TIMSK_REG,TIMER0_TIMSK_OCIE0);          // Enable T0 CTC Interrupt [PIE]. 
     fd8:	a9 e5       	ldi	r26, 0x59	; 89
     fda:	b0 e0       	ldi	r27, 0x00	; 0
     fdc:	e9 e5       	ldi	r30, 0x59	; 89
     fde:	f0 e0       	ldi	r31, 0x00	; 0
     fe0:	80 81       	ld	r24, Z
     fe2:	82 60       	ori	r24, 0x02	; 2
     fe4:	8c 93       	st	X, r24
        #error  Wrong selection of operation mode
    #endif 


/*     TIMER0 Prescaller Selection      */
    TCCR0_REG = ( TCCR0_REG & 0b11111000 );              // Clear Prescaller 
     fe6:	a3 e5       	ldi	r26, 0x53	; 83
     fe8:	b0 e0       	ldi	r27, 0x00	; 0
     fea:	e3 e5       	ldi	r30, 0x53	; 83
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	88 7f       	andi	r24, 0xF8	; 248
     ff2:	8c 93       	st	X, r24
    #elif ( PRESCALER == NOT_USE_PRESCALER )
        SET_BIT(TCCR0_REG,TIMER0_TCCR0_CS00);
        CLR_BIT(TCCR0_REG,TIMER0_TCCR0_CS01);
        CLR_BIT(TCCR0_REG,TIMER0_TCCR0_CS02);
    #elif ( PRESCALER == PRESCALER_DIVISION_BY_8 )
        CLR_BIT(TCCR0_REG,TIMER0_TCCR0_CS00);
     ff4:	a3 e5       	ldi	r26, 0x53	; 83
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	e3 e5       	ldi	r30, 0x53	; 83
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	80 81       	ld	r24, Z
     ffe:	8e 7f       	andi	r24, 0xFE	; 254
    1000:	8c 93       	st	X, r24
        SET_BIT(TCCR0_REG,TIMER0_TCCR0_CS01);
    1002:	a3 e5       	ldi	r26, 0x53	; 83
    1004:	b0 e0       	ldi	r27, 0x00	; 0
    1006:	e3 e5       	ldi	r30, 0x53	; 83
    1008:	f0 e0       	ldi	r31, 0x00	; 0
    100a:	80 81       	ld	r24, Z
    100c:	82 60       	ori	r24, 0x02	; 2
    100e:	8c 93       	st	X, r24
        CLR_BIT(TCCR0_REG,TIMER0_TCCR0_CS02);
    1010:	a3 e5       	ldi	r26, 0x53	; 83
    1012:	b0 e0       	ldi	r27, 0x00	; 0
    1014:	e3 e5       	ldi	r30, 0x53	; 83
    1016:	f0 e0       	ldi	r31, 0x00	; 0
    1018:	80 81       	ld	r24, Z
    101a:	8b 7f       	andi	r24, 0xFB	; 251
    101c:	8c 93       	st	X, r24
        SET_BIT(TCCR0_REG,TIMER0_TCCR0_CS02);
    #else
        #error  Wrong selection of Prescaller mode
    #endif

}
    101e:	cf 91       	pop	r28
    1020:	df 91       	pop	r29
    1022:	08 95       	ret

00001024 <TIMER0_voidSetCallBack_OVF>:


void TIMER0_voidSetCallBack_OVF (void (*Local_PointerToFunction_OVF) (void))
{
    1024:	df 93       	push	r29
    1026:	cf 93       	push	r28
    1028:	00 d0       	rcall	.+0      	; 0x102a <TIMER0_voidSetCallBack_OVF+0x6>
    102a:	cd b7       	in	r28, 0x3d	; 61
    102c:	de b7       	in	r29, 0x3e	; 62
    102e:	9a 83       	std	Y+2, r25	; 0x02
    1030:	89 83       	std	Y+1, r24	; 0x01
    Global_PointerToFunction_OVF_T0 = Local_PointerToFunction_OVF ;
    1032:	89 81       	ldd	r24, Y+1	; 0x01
    1034:	9a 81       	ldd	r25, Y+2	; 0x02
    1036:	90 93 e6 01 	sts	0x01E6, r25
    103a:	80 93 e5 01 	sts	0x01E5, r24
}
    103e:	0f 90       	pop	r0
    1040:	0f 90       	pop	r0
    1042:	cf 91       	pop	r28
    1044:	df 91       	pop	r29
    1046:	08 95       	ret

00001048 <TIMER0_voidSetCallBack_CTC>:


void TIMER0_voidSetCallBack_CTC (void (*Local_PointerToFunction_CTC) (void))
{
    1048:	df 93       	push	r29
    104a:	cf 93       	push	r28
    104c:	00 d0       	rcall	.+0      	; 0x104e <TIMER0_voidSetCallBack_CTC+0x6>
    104e:	cd b7       	in	r28, 0x3d	; 61
    1050:	de b7       	in	r29, 0x3e	; 62
    1052:	9a 83       	std	Y+2, r25	; 0x02
    1054:	89 83       	std	Y+1, r24	; 0x01
    Global_PointerToFunction_CTC_T0 = Local_PointerToFunction_CTC ;
    1056:	89 81       	ldd	r24, Y+1	; 0x01
    1058:	9a 81       	ldd	r25, Y+2	; 0x02
    105a:	90 93 e8 01 	sts	0x01E8, r25
    105e:	80 93 e7 01 	sts	0x01E7, r24
}
    1062:	0f 90       	pop	r0
    1064:	0f 90       	pop	r0
    1066:	cf 91       	pop	r28
    1068:	df 91       	pop	r29
    106a:	08 95       	ret

0000106c <TIMER0_voidSetPreloadValue>:

void TIMER0_voidSetPreloadValue ( u8 Local_u8PreloadValue )
{
    106c:	df 93       	push	r29
    106e:	cf 93       	push	r28
    1070:	0f 92       	push	r0
    1072:	cd b7       	in	r28, 0x3d	; 61
    1074:	de b7       	in	r29, 0x3e	; 62
    1076:	89 83       	std	Y+1, r24	; 0x01
        TCNT0_REG = Local_u8PreloadValue ;
        Global_u8PreloadValue = Local_u8PreloadValue ;
    #else
        // No Action
    #endif
}
    1078:	0f 90       	pop	r0
    107a:	cf 91       	pop	r28
    107c:	df 91       	pop	r29
    107e:	08 95       	ret

00001080 <TIMER0_voidSetCompareMatchValue>:


void TIMER0_voidSetCompareMatchValue ( u8 Local_u8CompareMatchValue )
{
    1080:	df 93       	push	r29
    1082:	cf 93       	push	r28
    1084:	0f 92       	push	r0
    1086:	cd b7       	in	r28, 0x3d	; 61
    1088:	de b7       	in	r29, 0x3e	; 62
    108a:	89 83       	std	Y+1, r24	; 0x01
    #if (MODE == CTC)
        OCR0_REG = Local_u8CompareMatchValue ;
    108c:	ec e5       	ldi	r30, 0x5C	; 92
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	89 81       	ldd	r24, Y+1	; 0x01
    1092:	80 83       	st	Z, r24
        Global_u8CompareMatchValue = Local_u8CompareMatchValue ;
    1094:	89 81       	ldd	r24, Y+1	; 0x01
    1096:	88 2f       	mov	r24, r24
    1098:	90 e0       	ldi	r25, 0x00	; 0
    109a:	90 93 ec 01 	sts	0x01EC, r25
    109e:	80 93 eb 01 	sts	0x01EB, r24
    #elif ( MODE == FAST_PWM )
        OCR0_REG = Local_u8CompareMatchValue ;
    #elif (MODE == PWM_PHASECORRECT)
        OCR0_REG = Local_u8CompareMatchValue ;
    #endif
}
    10a2:	0f 90       	pop	r0
    10a4:	cf 91       	pop	r28
    10a6:	df 91       	pop	r29
    10a8:	08 95       	ret

000010aa <TIMER0_voidSetCallBack_CTC_andRequiredTime_ms>:

void TIMER0_voidSetCallBack_CTC_andRequiredTime_ms (void (*Local_PointerToFunction_CTC) (void),u32 Copy_u32Time_ms)
{
    10aa:	df 93       	push	r29
    10ac:	cf 93       	push	r28
    10ae:	00 d0       	rcall	.+0      	; 0x10b0 <TIMER0_voidSetCallBack_CTC_andRequiredTime_ms+0x6>
    10b0:	00 d0       	rcall	.+0      	; 0x10b2 <TIMER0_voidSetCallBack_CTC_andRequiredTime_ms+0x8>
    10b2:	00 d0       	rcall	.+0      	; 0x10b4 <TIMER0_voidSetCallBack_CTC_andRequiredTime_ms+0xa>
    10b4:	cd b7       	in	r28, 0x3d	; 61
    10b6:	de b7       	in	r29, 0x3e	; 62
    10b8:	9a 83       	std	Y+2, r25	; 0x02
    10ba:	89 83       	std	Y+1, r24	; 0x01
    10bc:	4b 83       	std	Y+3, r20	; 0x03
    10be:	5c 83       	std	Y+4, r21	; 0x04
    10c0:	6d 83       	std	Y+5, r22	; 0x05
    10c2:	7e 83       	std	Y+6, r23	; 0x06
    TIMER0_voidSetCompareMatchValue (200);
    10c4:	88 ec       	ldi	r24, 0xC8	; 200
    10c6:	0e 94 40 08 	call	0x1080	; 0x1080 <TIMER0_voidSetCompareMatchValue>
    TIMER0_voidSetCallBack_CTC (Local_PointerToFunction_CTC);
    10ca:	89 81       	ldd	r24, Y+1	; 0x01
    10cc:	9a 81       	ldd	r25, Y+2	; 0x02
    10ce:	0e 94 24 08 	call	0x1048	; 0x1048 <TIMER0_voidSetCallBack_CTC>
    Global_u32Time_ms = Copy_u32Time_ms ;
    10d2:	8b 81       	ldd	r24, Y+3	; 0x03
    10d4:	9c 81       	ldd	r25, Y+4	; 0x04
    10d6:	ad 81       	ldd	r26, Y+5	; 0x05
    10d8:	be 81       	ldd	r27, Y+6	; 0x06
    10da:	80 93 ed 01 	sts	0x01ED, r24
    10de:	90 93 ee 01 	sts	0x01EE, r25
    10e2:	a0 93 ef 01 	sts	0x01EF, r26
    10e6:	b0 93 f0 01 	sts	0x01F0, r27
}
    10ea:	26 96       	adiw	r28, 0x06	; 6
    10ec:	0f b6       	in	r0, 0x3f	; 63
    10ee:	f8 94       	cli
    10f0:	de bf       	out	0x3e, r29	; 62
    10f2:	0f be       	out	0x3f, r0	; 63
    10f4:	cd bf       	out	0x3d, r28	; 61
    10f6:	cf 91       	pop	r28
    10f8:	df 91       	pop	r29
    10fa:	08 95       	ret

000010fc <TIMER0_voidSetBusyWait_ms>:


void TIMER0_voidSetBusyWait_ms ( u32 Copy_u32Time_ms )
{
    10fc:	df 93       	push	r29
    10fe:	cf 93       	push	r28
    1100:	cd b7       	in	r28, 0x3d	; 61
    1102:	de b7       	in	r29, 0x3e	; 62
    1104:	2d 97       	sbiw	r28, 0x0d	; 13
    1106:	0f b6       	in	r0, 0x3f	; 63
    1108:	f8 94       	cli
    110a:	de bf       	out	0x3e, r29	; 62
    110c:	0f be       	out	0x3f, r0	; 63
    110e:	cd bf       	out	0x3d, r28	; 61
    1110:	6a 87       	std	Y+10, r22	; 0x0a
    1112:	7b 87       	std	Y+11, r23	; 0x0b
    1114:	8c 87       	std	Y+12, r24	; 0x0c
    1116:	9d 87       	std	Y+13, r25	; 0x0d
    CLR_BIT(TIMSK_REG,TIMER0_TIMSK_OCIE0);              // Disable T0 CTC Interrupt [PIE].
    1118:	a9 e5       	ldi	r26, 0x59	; 89
    111a:	b0 e0       	ldi	r27, 0x00	; 0
    111c:	e9 e5       	ldi	r30, 0x59	; 89
    111e:	f0 e0       	ldi	r31, 0x00	; 0
    1120:	80 81       	ld	r24, Z
    1122:	8d 7f       	andi	r24, 0xFD	; 253
    1124:	8c 93       	st	X, r24
    u32 Counter_CTC = 0 ;
    1126:	1e 82       	std	Y+6, r1	; 0x06
    1128:	1f 82       	std	Y+7, r1	; 0x07
    112a:	18 86       	std	Y+8, r1	; 0x08
    112c:	19 86       	std	Y+9, r1	; 0x09
    TIMER0_voidSetCompareMatchValue (200);
    112e:	88 ec       	ldi	r24, 0xC8	; 200
    1130:	0e 94 40 08 	call	0x1080	; 0x1080 <TIMER0_voidSetCompareMatchValue>
    Counter_CTC = ( Copy_u32Time_ms * 1000UL ) /200 ;     // Counter_CTC = (Required Time(ms) * 1000) / (Compare Match Value)
    1134:	8a 85       	ldd	r24, Y+10	; 0x0a
    1136:	9b 85       	ldd	r25, Y+11	; 0x0b
    1138:	ac 85       	ldd	r26, Y+12	; 0x0c
    113a:	bd 85       	ldd	r27, Y+13	; 0x0d
    113c:	28 ee       	ldi	r18, 0xE8	; 232
    113e:	33 e0       	ldi	r19, 0x03	; 3
    1140:	40 e0       	ldi	r20, 0x00	; 0
    1142:	50 e0       	ldi	r21, 0x00	; 0
    1144:	bc 01       	movw	r22, r24
    1146:	cd 01       	movw	r24, r26
    1148:	0e 94 b8 25 	call	0x4b70	; 0x4b70 <__mulsi3>
    114c:	dc 01       	movw	r26, r24
    114e:	cb 01       	movw	r24, r22
    1150:	28 ec       	ldi	r18, 0xC8	; 200
    1152:	30 e0       	ldi	r19, 0x00	; 0
    1154:	40 e0       	ldi	r20, 0x00	; 0
    1156:	50 e0       	ldi	r21, 0x00	; 0
    1158:	bc 01       	movw	r22, r24
    115a:	cd 01       	movw	r24, r26
    115c:	0e 94 eb 25 	call	0x4bd6	; 0x4bd6 <__udivmodsi4>
    1160:	da 01       	movw	r26, r20
    1162:	c9 01       	movw	r24, r18
    1164:	8e 83       	std	Y+6, r24	; 0x06
    1166:	9f 83       	std	Y+7, r25	; 0x07
    1168:	a8 87       	std	Y+8, r26	; 0x08
    116a:	b9 87       	std	Y+9, r27	; 0x09
    u32 iter = 0 ;
    116c:	1a 82       	std	Y+2, r1	; 0x02
    116e:	1b 82       	std	Y+3, r1	; 0x03
    1170:	1c 82       	std	Y+4, r1	; 0x04
    1172:	1d 82       	std	Y+5, r1	; 0x05
    for ( iter =0 ; iter < Counter_CTC ; iter++)
    1174:	1a 82       	std	Y+2, r1	; 0x02
    1176:	1b 82       	std	Y+3, r1	; 0x03
    1178:	1c 82       	std	Y+4, r1	; 0x04
    117a:	1d 82       	std	Y+5, r1	; 0x05
    117c:	20 c0       	rjmp	.+64     	; 0x11be <TIMER0_voidSetBusyWait_ms+0xc2>
    {
    	u8 Local_u8Flag ;
    	Local_u8Flag = GET_BIT(TIFR_REG,TIMER0_TIFR_OCF0);
    117e:	e8 e5       	ldi	r30, 0x58	; 88
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	82 70       	andi	r24, 0x02	; 2
    1186:	89 83       	std	Y+1, r24	; 0x01
    1188:	05 c0       	rjmp	.+10     	; 0x1194 <TIMER0_voidSetBusyWait_ms+0x98>
    	while ( Local_u8Flag == 0 )
    	{
    		Local_u8Flag = GET_BIT(TIFR_REG,TIMER0_TIFR_OCF0);      // Polling in the CTC Flag
    118a:	e8 e5       	ldi	r30, 0x58	; 88
    118c:	f0 e0       	ldi	r31, 0x00	; 0
    118e:	80 81       	ld	r24, Z
    1190:	82 70       	andi	r24, 0x02	; 2
    1192:	89 83       	std	Y+1, r24	; 0x01
    u32 iter = 0 ;
    for ( iter =0 ; iter < Counter_CTC ; iter++)
    {
    	u8 Local_u8Flag ;
    	Local_u8Flag = GET_BIT(TIFR_REG,TIMER0_TIFR_OCF0);
    	while ( Local_u8Flag == 0 )
    1194:	89 81       	ldd	r24, Y+1	; 0x01
    1196:	88 23       	and	r24, r24
    1198:	c1 f3       	breq	.-16     	; 0x118a <TIMER0_voidSetBusyWait_ms+0x8e>
    	{
    		Local_u8Flag = GET_BIT(TIFR_REG,TIMER0_TIFR_OCF0);      // Polling in the CTC Flag
    	}
		SET_BIT(TIFR_REG,TIMER0_TIFR_OCF0);						    // Clear Flag
    119a:	a8 e5       	ldi	r26, 0x58	; 88
    119c:	b0 e0       	ldi	r27, 0x00	; 0
    119e:	e8 e5       	ldi	r30, 0x58	; 88
    11a0:	f0 e0       	ldi	r31, 0x00	; 0
    11a2:	80 81       	ld	r24, Z
    11a4:	82 60       	ori	r24, 0x02	; 2
    11a6:	8c 93       	st	X, r24
    CLR_BIT(TIMSK_REG,TIMER0_TIMSK_OCIE0);              // Disable T0 CTC Interrupt [PIE].
    u32 Counter_CTC = 0 ;
    TIMER0_voidSetCompareMatchValue (200);
    Counter_CTC = ( Copy_u32Time_ms * 1000UL ) /200 ;     // Counter_CTC = (Required Time(ms) * 1000) / (Compare Match Value)
    u32 iter = 0 ;
    for ( iter =0 ; iter < Counter_CTC ; iter++)
    11a8:	8a 81       	ldd	r24, Y+2	; 0x02
    11aa:	9b 81       	ldd	r25, Y+3	; 0x03
    11ac:	ac 81       	ldd	r26, Y+4	; 0x04
    11ae:	bd 81       	ldd	r27, Y+5	; 0x05
    11b0:	01 96       	adiw	r24, 0x01	; 1
    11b2:	a1 1d       	adc	r26, r1
    11b4:	b1 1d       	adc	r27, r1
    11b6:	8a 83       	std	Y+2, r24	; 0x02
    11b8:	9b 83       	std	Y+3, r25	; 0x03
    11ba:	ac 83       	std	Y+4, r26	; 0x04
    11bc:	bd 83       	std	Y+5, r27	; 0x05
    11be:	2a 81       	ldd	r18, Y+2	; 0x02
    11c0:	3b 81       	ldd	r19, Y+3	; 0x03
    11c2:	4c 81       	ldd	r20, Y+4	; 0x04
    11c4:	5d 81       	ldd	r21, Y+5	; 0x05
    11c6:	8e 81       	ldd	r24, Y+6	; 0x06
    11c8:	9f 81       	ldd	r25, Y+7	; 0x07
    11ca:	a8 85       	ldd	r26, Y+8	; 0x08
    11cc:	b9 85       	ldd	r27, Y+9	; 0x09
    11ce:	28 17       	cp	r18, r24
    11d0:	39 07       	cpc	r19, r25
    11d2:	4a 07       	cpc	r20, r26
    11d4:	5b 07       	cpc	r21, r27
    11d6:	98 f2       	brcs	.-90     	; 0x117e <TIMER0_voidSetBusyWait_ms+0x82>
    	{
    		Local_u8Flag = GET_BIT(TIFR_REG,TIMER0_TIFR_OCF0);      // Polling in the CTC Flag
    	}
		SET_BIT(TIFR_REG,TIMER0_TIFR_OCF0);						    // Clear Flag
    }
    SET_BIT(TIMSK_REG,TIMER0_TIMSK_OCIE0);          // Enable T0 CTC Interrupt [PIE]. 
    11d8:	a9 e5       	ldi	r26, 0x59	; 89
    11da:	b0 e0       	ldi	r27, 0x00	; 0
    11dc:	e9 e5       	ldi	r30, 0x59	; 89
    11de:	f0 e0       	ldi	r31, 0x00	; 0
    11e0:	80 81       	ld	r24, Z
    11e2:	82 60       	ori	r24, 0x02	; 2
    11e4:	8c 93       	st	X, r24
}
    11e6:	2d 96       	adiw	r28, 0x0d	; 13
    11e8:	0f b6       	in	r0, 0x3f	; 63
    11ea:	f8 94       	cli
    11ec:	de bf       	out	0x3e, r29	; 62
    11ee:	0f be       	out	0x3f, r0	; 63
    11f0:	cd bf       	out	0x3d, r28	; 61
    11f2:	cf 91       	pop	r28
    11f4:	df 91       	pop	r29
    11f6:	08 95       	ret

000011f8 <TIMER0_voidPWM>:


void TIMER0_voidPWM ( u8 Local_u8CompareMatchValue )
{
    11f8:	df 93       	push	r29
    11fa:	cf 93       	push	r28
    11fc:	0f 92       	push	r0
    11fe:	cd b7       	in	r28, 0x3d	; 61
    1200:	de b7       	in	r29, 0x3e	; 62
    1202:	89 83       	std	Y+1, r24	; 0x01
    TIMER0_voidSetCompareMatchValue ( Local_u8CompareMatchValue );
    1204:	89 81       	ldd	r24, Y+1	; 0x01
    1206:	0e 94 40 08 	call	0x1080	; 0x1080 <TIMER0_voidSetCompareMatchValue>
}
    120a:	0f 90       	pop	r0
    120c:	cf 91       	pop	r28
    120e:	df 91       	pop	r29
    1210:	08 95       	ret

00001212 <__vector_11>:


/**************     [ISR] to OVF     *************/
void __vector_11 (void)   __attribute__((signal));
void __vector_11 (void)
{
    1212:	1f 92       	push	r1
    1214:	0f 92       	push	r0
    1216:	0f b6       	in	r0, 0x3f	; 63
    1218:	0f 92       	push	r0
    121a:	11 24       	eor	r1, r1
    121c:	2f 93       	push	r18
    121e:	3f 93       	push	r19
    1220:	4f 93       	push	r20
    1222:	5f 93       	push	r21
    1224:	6f 93       	push	r22
    1226:	7f 93       	push	r23
    1228:	8f 93       	push	r24
    122a:	9f 93       	push	r25
    122c:	af 93       	push	r26
    122e:	bf 93       	push	r27
    1230:	ef 93       	push	r30
    1232:	ff 93       	push	r31
    1234:	df 93       	push	r29
    1236:	cf 93       	push	r28
    1238:	cd b7       	in	r28, 0x3d	; 61
    123a:	de b7       	in	r29, 0x3e	; 62
    static u16 counter = 0 ;
    counter ++ ;
    123c:	80 91 f1 01 	lds	r24, 0x01F1
    1240:	90 91 f2 01 	lds	r25, 0x01F2
    1244:	01 96       	adiw	r24, 0x01	; 1
    1246:	90 93 f2 01 	sts	0x01F2, r25
    124a:	80 93 f1 01 	sts	0x01F1, r24
    if ( counter == 3907 )
    124e:	80 91 f1 01 	lds	r24, 0x01F1
    1252:	90 91 f2 01 	lds	r25, 0x01F2
    1256:	2f e0       	ldi	r18, 0x0F	; 15
    1258:	83 34       	cpi	r24, 0x43	; 67
    125a:	92 07       	cpc	r25, r18
    125c:	b1 f4       	brne	.+44     	; 0x128a <__vector_11+0x78>
    {
        if(Global_PointerToFunction_OVF_T0 != NULL)
    125e:	80 91 e5 01 	lds	r24, 0x01E5
    1262:	90 91 e6 01 	lds	r25, 0x01E6
    1266:	00 97       	sbiw	r24, 0x00	; 0
    1268:	29 f0       	breq	.+10     	; 0x1274 <__vector_11+0x62>
		{
    		Global_PointerToFunction_OVF_T0();                 // Action of OVF Application Function
    126a:	e0 91 e5 01 	lds	r30, 0x01E5
    126e:	f0 91 e6 01 	lds	r31, 0x01E6
    1272:	09 95       	icall
		}
        counter = 0 ;                                       // For Next Period.
    1274:	10 92 f2 01 	sts	0x01F2, r1
    1278:	10 92 f1 01 	sts	0x01F1, r1
        TCNT0_REG = Global_u8PreloadValue ;                 // For Next Period Preload Value.
    127c:	e2 e5       	ldi	r30, 0x52	; 82
    127e:	f0 e0       	ldi	r31, 0x00	; 0
    1280:	80 91 e9 01 	lds	r24, 0x01E9
    1284:	90 91 ea 01 	lds	r25, 0x01EA
    1288:	80 83       	st	Z, r24
    }
}
    128a:	cf 91       	pop	r28
    128c:	df 91       	pop	r29
    128e:	ff 91       	pop	r31
    1290:	ef 91       	pop	r30
    1292:	bf 91       	pop	r27
    1294:	af 91       	pop	r26
    1296:	9f 91       	pop	r25
    1298:	8f 91       	pop	r24
    129a:	7f 91       	pop	r23
    129c:	6f 91       	pop	r22
    129e:	5f 91       	pop	r21
    12a0:	4f 91       	pop	r20
    12a2:	3f 91       	pop	r19
    12a4:	2f 91       	pop	r18
    12a6:	0f 90       	pop	r0
    12a8:	0f be       	out	0x3f, r0	; 63
    12aa:	0f 90       	pop	r0
    12ac:	1f 90       	pop	r1
    12ae:	18 95       	reti

000012b0 <__vector_10>:

/**************     [ISR] to CTC     *************/
void __vector_10 (void)   __attribute__((signal));
void __vector_10 (void)
{
    12b0:	1f 92       	push	r1
    12b2:	0f 92       	push	r0
    12b4:	0f b6       	in	r0, 0x3f	; 63
    12b6:	0f 92       	push	r0
    12b8:	11 24       	eor	r1, r1
    12ba:	2f 93       	push	r18
    12bc:	3f 93       	push	r19
    12be:	4f 93       	push	r20
    12c0:	5f 93       	push	r21
    12c2:	6f 93       	push	r22
    12c4:	7f 93       	push	r23
    12c6:	8f 93       	push	r24
    12c8:	9f 93       	push	r25
    12ca:	af 93       	push	r26
    12cc:	bf 93       	push	r27
    12ce:	ef 93       	push	r30
    12d0:	ff 93       	push	r31
    12d2:	df 93       	push	r29
    12d4:	cf 93       	push	r28
    12d6:	00 d0       	rcall	.+0      	; 0x12d8 <__vector_10+0x28>
    12d8:	00 d0       	rcall	.+0      	; 0x12da <__vector_10+0x2a>
    12da:	cd b7       	in	r28, 0x3d	; 61
    12dc:	de b7       	in	r29, 0x3e	; 62
    u32 Counter_CTC = 0 ;
    12de:	19 82       	std	Y+1, r1	; 0x01
    12e0:	1a 82       	std	Y+2, r1	; 0x02
    12e2:	1b 82       	std	Y+3, r1	; 0x03
    12e4:	1c 82       	std	Y+4, r1	; 0x04
    Counter_CTC = ( Global_u32Time_ms * 1000UL ) / (200) ;        // Counter_CTC = (Required Time(ms) * 1000) / (Compare Match Value)
    12e6:	80 91 ed 01 	lds	r24, 0x01ED
    12ea:	90 91 ee 01 	lds	r25, 0x01EE
    12ee:	a0 91 ef 01 	lds	r26, 0x01EF
    12f2:	b0 91 f0 01 	lds	r27, 0x01F0
    12f6:	28 ee       	ldi	r18, 0xE8	; 232
    12f8:	33 e0       	ldi	r19, 0x03	; 3
    12fa:	40 e0       	ldi	r20, 0x00	; 0
    12fc:	50 e0       	ldi	r21, 0x00	; 0
    12fe:	bc 01       	movw	r22, r24
    1300:	cd 01       	movw	r24, r26
    1302:	0e 94 b8 25 	call	0x4b70	; 0x4b70 <__mulsi3>
    1306:	dc 01       	movw	r26, r24
    1308:	cb 01       	movw	r24, r22
    130a:	28 ec       	ldi	r18, 0xC8	; 200
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	40 e0       	ldi	r20, 0x00	; 0
    1310:	50 e0       	ldi	r21, 0x00	; 0
    1312:	bc 01       	movw	r22, r24
    1314:	cd 01       	movw	r24, r26
    1316:	0e 94 eb 25 	call	0x4bd6	; 0x4bd6 <__udivmodsi4>
    131a:	da 01       	movw	r26, r20
    131c:	c9 01       	movw	r24, r18
    131e:	89 83       	std	Y+1, r24	; 0x01
    1320:	9a 83       	std	Y+2, r25	; 0x02
    1322:	ab 83       	std	Y+3, r26	; 0x03
    1324:	bc 83       	std	Y+4, r27	; 0x04
    static u16 counter = 0 ;
    counter ++ ;
    1326:	80 91 f3 01 	lds	r24, 0x01F3
    132a:	90 91 f4 01 	lds	r25, 0x01F4
    132e:	01 96       	adiw	r24, 0x01	; 1
    1330:	90 93 f4 01 	sts	0x01F4, r25
    1334:	80 93 f3 01 	sts	0x01F3, r24
    if(Global_u32Time_ms == 0)
    1338:	80 91 ed 01 	lds	r24, 0x01ED
    133c:	90 91 ee 01 	lds	r25, 0x01EE
    1340:	a0 91 ef 01 	lds	r26, 0x01EF
    1344:	b0 91 f0 01 	lds	r27, 0x01F0
    1348:	00 97       	sbiw	r24, 0x00	; 0
    134a:	a1 05       	cpc	r26, r1
    134c:	b1 05       	cpc	r27, r1
    134e:	f9 f4       	brne	.+62     	; 0x138e <__vector_10+0xde>
    {
        if ( counter == 5000 )
    1350:	80 91 f3 01 	lds	r24, 0x01F3
    1354:	90 91 f4 01 	lds	r25, 0x01F4
    1358:	23 e1       	ldi	r18, 0x13	; 19
    135a:	88 38       	cpi	r24, 0x88	; 136
    135c:	92 07       	cpc	r25, r18
    135e:	e9 f5       	brne	.+122    	; 0x13da <__vector_10+0x12a>
        {
            if(Global_PointerToFunction_CTC_T0 != NULL)
    1360:	80 91 e7 01 	lds	r24, 0x01E7
    1364:	90 91 e8 01 	lds	r25, 0x01E8
    1368:	00 97       	sbiw	r24, 0x00	; 0
    136a:	29 f0       	breq	.+10     	; 0x1376 <__vector_10+0xc6>
		    {
                Global_PointerToFunction_CTC_T0();                  // Action of CTC Application Function 
    136c:	e0 91 e7 01 	lds	r30, 0x01E7
    1370:	f0 91 e8 01 	lds	r31, 0x01E8
    1374:	09 95       	icall
		    }                
            counter = 0 ;                                        // For Next Period.
    1376:	10 92 f4 01 	sts	0x01F4, r1
    137a:	10 92 f3 01 	sts	0x01F3, r1
            OCR0_REG = Global_u8CompareMatchValue ;              // For Next Period Compare Match Value.
    137e:	ec e5       	ldi	r30, 0x5C	; 92
    1380:	f0 e0       	ldi	r31, 0x00	; 0
    1382:	80 91 eb 01 	lds	r24, 0x01EB
    1386:	90 91 ec 01 	lds	r25, 0x01EC
    138a:	80 83       	st	Z, r24
    138c:	26 c0       	rjmp	.+76     	; 0x13da <__vector_10+0x12a>
        }
    }
    else
    {
        if ( counter == Counter_CTC )
    138e:	80 91 f3 01 	lds	r24, 0x01F3
    1392:	90 91 f4 01 	lds	r25, 0x01F4
    1396:	9c 01       	movw	r18, r24
    1398:	40 e0       	ldi	r20, 0x00	; 0
    139a:	50 e0       	ldi	r21, 0x00	; 0
    139c:	89 81       	ldd	r24, Y+1	; 0x01
    139e:	9a 81       	ldd	r25, Y+2	; 0x02
    13a0:	ab 81       	ldd	r26, Y+3	; 0x03
    13a2:	bc 81       	ldd	r27, Y+4	; 0x04
    13a4:	28 17       	cp	r18, r24
    13a6:	39 07       	cpc	r19, r25
    13a8:	4a 07       	cpc	r20, r26
    13aa:	5b 07       	cpc	r21, r27
    13ac:	b1 f4       	brne	.+44     	; 0x13da <__vector_10+0x12a>
        {
            if(Global_PointerToFunction_CTC_T0 != NULL)
    13ae:	80 91 e7 01 	lds	r24, 0x01E7
    13b2:	90 91 e8 01 	lds	r25, 0x01E8
    13b6:	00 97       	sbiw	r24, 0x00	; 0
    13b8:	29 f0       	breq	.+10     	; 0x13c4 <__vector_10+0x114>
		    {
                Global_PointerToFunction_CTC_T0();                  // Action of CTC Application Function 
    13ba:	e0 91 e7 01 	lds	r30, 0x01E7
    13be:	f0 91 e8 01 	lds	r31, 0x01E8
    13c2:	09 95       	icall
		    }                
            counter = 0 ;                                        // For Next Period.
    13c4:	10 92 f4 01 	sts	0x01F4, r1
    13c8:	10 92 f3 01 	sts	0x01F3, r1
            OCR0_REG = Global_u8CompareMatchValue ;              // For Next Period Compare Match Value.
    13cc:	ec e5       	ldi	r30, 0x5C	; 92
    13ce:	f0 e0       	ldi	r31, 0x00	; 0
    13d0:	80 91 eb 01 	lds	r24, 0x01EB
    13d4:	90 91 ec 01 	lds	r25, 0x01EC
    13d8:	80 83       	st	Z, r24
        }
    }
    
}
    13da:	0f 90       	pop	r0
    13dc:	0f 90       	pop	r0
    13de:	0f 90       	pop	r0
    13e0:	0f 90       	pop	r0
    13e2:	cf 91       	pop	r28
    13e4:	df 91       	pop	r29
    13e6:	ff 91       	pop	r31
    13e8:	ef 91       	pop	r30
    13ea:	bf 91       	pop	r27
    13ec:	af 91       	pop	r26
    13ee:	9f 91       	pop	r25
    13f0:	8f 91       	pop	r24
    13f2:	7f 91       	pop	r23
    13f4:	6f 91       	pop	r22
    13f6:	5f 91       	pop	r21
    13f8:	4f 91       	pop	r20
    13fa:	3f 91       	pop	r19
    13fc:	2f 91       	pop	r18
    13fe:	0f 90       	pop	r0
    1400:	0f be       	out	0x3f, r0	; 63
    1402:	0f 90       	pop	r0
    1404:	1f 90       	pop	r1
    1406:	18 95       	reti

00001408 <SPI_voidMasterInit>:
/* Global Pointer to Function */
void (*Global_PF_Vector_12)(u8 *Copy_u8RecivedData) = NULL ;


void SPI_voidMasterInit (void)
{
    1408:	df 93       	push	r29
    140a:	cf 93       	push	r28
    140c:	cd b7       	in	r28, 0x3d	; 61
    140e:	de b7       	in	r29, 0x3e	; 62

/*        Master I/O DIO_PIN Mode           */
    DIO_voidSetPinDirection(DIO_PORTB,DIO_PIN5,DIO_OUTPUT);         // MOSI DIO_OUTPUT in Master Mode
    1410:	81 e0       	ldi	r24, 0x01	; 1
    1412:	65 e0       	ldi	r22, 0x05	; 5
    1414:	41 e0       	ldi	r20, 0x01	; 1
    1416:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(DIO_PORTB,DIO_PIN6,DIO_INPUT);          // MISO DIO_INPUT  in Master Mode
    141a:	81 e0       	ldi	r24, 0x01	; 1
    141c:	66 e0       	ldi	r22, 0x06	; 6
    141e:	40 e0       	ldi	r20, 0x00	; 0
    1420:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(DIO_PORTB,DIO_PIN7,DIO_OUTPUT);         // CLOK DIO_OUTPUT in Master Mode
    1424:	81 e0       	ldi	r24, 0x01	; 1
    1426:	67 e0       	ldi	r22, 0x07	; 7
    1428:	41 e0       	ldi	r20, 0x01	; 1
    142a:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(DIO_PORTB,DIO_PIN4,DIO_INPUT);          // SS Slave Select DIO_INPUT in Master Mode if we have one Slave only
    142e:	81 e0       	ldi	r24, 0x01	; 1
    1430:	64 e0       	ldi	r22, 0x04	; 4
    1432:	40 e0       	ldi	r20, 0x00	; 0
    1434:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>


/*          Select Master  Mode         */
    
        SET_BIT(SPCR_REG,SPCR_MSTR);
    1438:	ad e2       	ldi	r26, 0x2D	; 45
    143a:	b0 e0       	ldi	r27, 0x00	; 0
    143c:	ed e2       	ldi	r30, 0x2D	; 45
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	80 61       	ori	r24, 0x10	; 16
    1444:	8c 93       	st	X, r24


/*    Select MSB or LSB Send at First   */
   
    #if ( DATA_ORDER == MSB_FIRST )
        CLR_BIT(SPCR_REG,SPCR_DORD);                  // select MSB to be send first
    1446:	ad e2       	ldi	r26, 0x2D	; 45
    1448:	b0 e0       	ldi	r27, 0x00	; 0
    144a:	ed e2       	ldi	r30, 0x2D	; 45
    144c:	f0 e0       	ldi	r31, 0x00	; 0
    144e:	80 81       	ld	r24, Z
    1450:	8f 7d       	andi	r24, 0xDF	; 223
    1452:	8c 93       	st	X, r24


/*  Select Clock Polarity Raisinr or Falling */
     
    #if ( CLK_POLARITY == RAISING_Leading_Edge )    
        CLR_BIT(SPCR_REG,SPCR_CPOL);                  // Select Raising at Leading edge & Falling at Tralling Edge
    1454:	ad e2       	ldi	r26, 0x2D	; 45
    1456:	b0 e0       	ldi	r27, 0x00	; 0
    1458:	ed e2       	ldi	r30, 0x2D	; 45
    145a:	f0 e0       	ldi	r31, 0x00	; 0
    145c:	80 81       	ld	r24, Z
    145e:	87 7f       	andi	r24, 0xF7	; 247
    1460:	8c 93       	st	X, r24


/*  Select Clock Phase Sample or setup on Leading */
  
    #if ( CLK_PHASE == SAMPLE_Leading_Edge )     
        CLR_BIT(SPCR_REG,SPCR_CPHA);                  // Select Sampling at leadding edge & Setup at Trailling Edge
    1462:	ad e2       	ldi	r26, 0x2D	; 45
    1464:	b0 e0       	ldi	r27, 0x00	; 0
    1466:	ed e2       	ldi	r30, 0x2D	; 45
    1468:	f0 e0       	ldi	r31, 0x00	; 0
    146a:	80 81       	ld	r24, Z
    146c:	8b 7f       	andi	r24, 0xFB	; 251
    146e:	8c 93       	st	X, r24
    #if(PRESCALER == PRESCALER_DIVISION_BY_4)
        CLR_BIT(SPCR_REG,SPCR_SPR0);
        CLR_BIT(SPCR_REG,SPCR_SPR1);
        CLR_BIT(SPSR_REG,SPSR_SPI2X);
    #elif(PRESCALER == PRESCALER_DIVISION_BY_16)
          SET_BIT(SPCR_REG,SPCR_SPR0);
    1470:	ad e2       	ldi	r26, 0x2D	; 45
    1472:	b0 e0       	ldi	r27, 0x00	; 0
    1474:	ed e2       	ldi	r30, 0x2D	; 45
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 81       	ld	r24, Z
    147a:	81 60       	ori	r24, 0x01	; 1
    147c:	8c 93       	st	X, r24
        CLR_BIT(SPCR_REG,SPCR_SPR1);
    147e:	ad e2       	ldi	r26, 0x2D	; 45
    1480:	b0 e0       	ldi	r27, 0x00	; 0
    1482:	ed e2       	ldi	r30, 0x2D	; 45
    1484:	f0 e0       	ldi	r31, 0x00	; 0
    1486:	80 81       	ld	r24, Z
    1488:	8d 7f       	andi	r24, 0xFD	; 253
    148a:	8c 93       	st	X, r24
        CLR_BIT(SPSR_REG,SPSR_SPI2X);
    148c:	ae e2       	ldi	r26, 0x2E	; 46
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	ee e2       	ldi	r30, 0x2E	; 46
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	80 81       	ld	r24, Z
    1496:	8e 7f       	andi	r24, 0xFE	; 254
    1498:	8c 93       	st	X, r24
    #endif


/*              Enable SPI              */
        
    SET_BIT(SPCR_REG,SPCR_SPE);                     // Enable SPI
    149a:	ad e2       	ldi	r26, 0x2D	; 45
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	ed e2       	ldi	r30, 0x2D	; 45
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	80 64       	ori	r24, 0x40	; 64
    14a6:	8c 93       	st	X, r24

}
    14a8:	cf 91       	pop	r28
    14aa:	df 91       	pop	r29
    14ac:	08 95       	ret

000014ae <SPI_voidSlaveInit>:


void SPI_voidSlaveInit (void)
{
    14ae:	df 93       	push	r29
    14b0:	cf 93       	push	r28
    14b2:	cd b7       	in	r28, 0x3d	; 61
    14b4:	de b7       	in	r29, 0x3e	; 62

/*          Slave I/O DIO_PIN Mode          */
    DIO_voidSetPinDirection (DIO_PORTB,DIO_PIN5,DIO_INPUT);         // MOSI  DIO_INPUT in Slave Mode
    14b6:	81 e0       	ldi	r24, 0x01	; 1
    14b8:	65 e0       	ldi	r22, 0x05	; 5
    14ba:	40 e0       	ldi	r20, 0x00	; 0
    14bc:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(DIO_PORTB,DIO_PIN6,DIO_OUTPUT);         // MISO DIO_OUTPUT in Slave Mode
    14c0:	81 e0       	ldi	r24, 0x01	; 1
    14c2:	66 e0       	ldi	r22, 0x06	; 6
    14c4:	41 e0       	ldi	r20, 0x01	; 1
    14c6:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection (DIO_PORTB,DIO_PIN7,DIO_INPUT);         // CLOK  DIO_INPUT in Slave Mode
    14ca:	81 e0       	ldi	r24, 0x01	; 1
    14cc:	67 e0       	ldi	r22, 0x07	; 7
    14ce:	40 e0       	ldi	r20, 0x00	; 0
    14d0:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection (DIO_PORTB,DIO_PIN4,DIO_INPUT);         // SS Slave Select DIO_INPUT in Slave Mode
    14d4:	81 e0       	ldi	r24, 0x01	; 1
    14d6:	64 e0       	ldi	r22, 0x04	; 4
    14d8:	40 e0       	ldi	r20, 0x00	; 0
    14da:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinValue (DIO_PORTB,DIO_PIN4,DIO_LOW);               // Set LOW on SS Always if we have one Slave
    14de:	81 e0       	ldi	r24, 0x01	; 1
    14e0:	64 e0       	ldi	r22, 0x04	; 4
    14e2:	40 e0       	ldi	r20, 0x00	; 0
    14e4:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>

/*          Select Slave  Mode          */
    
    CLR_BIT(SPCR_REG,SPCR_MSTR);
    14e8:	ad e2       	ldi	r26, 0x2D	; 45
    14ea:	b0 e0       	ldi	r27, 0x00	; 0
    14ec:	ed e2       	ldi	r30, 0x2D	; 45
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	8f 7e       	andi	r24, 0xEF	; 239
    14f4:	8c 93       	st	X, r24

/*    Select MSB or LSB Send at First   */              // Same With Master Configration.   
    #if ( DATA_ORDER == MSB_FIRST )
        CLR_BIT(SPCR_REG,SPCR_DORD);                  // select MSB to be send first
    14f6:	ad e2       	ldi	r26, 0x2D	; 45
    14f8:	b0 e0       	ldi	r27, 0x00	; 0
    14fa:	ed e2       	ldi	r30, 0x2D	; 45
    14fc:	f0 e0       	ldi	r31, 0x00	; 0
    14fe:	80 81       	ld	r24, Z
    1500:	8f 7d       	andi	r24, 0xDF	; 223
    1502:	8c 93       	st	X, r24


/*  Select Clock Polarity Raisinr or Falling */         // Same With Master Configration.
     
    #if ( CLK_POLARITY == RAISING_Leading_Edge )    
        CLR_BIT(SPCR_REG,SPCR_CPOL);                  // Select Raising at Leading edge & Falling at Tralling Edge
    1504:	ad e2       	ldi	r26, 0x2D	; 45
    1506:	b0 e0       	ldi	r27, 0x00	; 0
    1508:	ed e2       	ldi	r30, 0x2D	; 45
    150a:	f0 e0       	ldi	r31, 0x00	; 0
    150c:	80 81       	ld	r24, Z
    150e:	87 7f       	andi	r24, 0xF7	; 247
    1510:	8c 93       	st	X, r24


/*  Select Clock Phase Sample or setup on Leading */    // Same With Master Configration.
  
    #if ( CLK_PHASE == SAMPLE_Leading_Edge )     
        CLR_BIT(SPCR_REG,SPCR_CPHA);                  // Select Sampling at leadding edge & Setup at Trailling Edge
    1512:	ad e2       	ldi	r26, 0x2D	; 45
    1514:	b0 e0       	ldi	r27, 0x00	; 0
    1516:	ed e2       	ldi	r30, 0x2D	; 45
    1518:	f0 e0       	ldi	r31, 0x00	; 0
    151a:	80 81       	ld	r24, Z
    151c:	8b 7f       	andi	r24, 0xFB	; 251
    151e:	8c 93       	st	X, r24
    #elif ( CLK_PHASE == SETUP_Leading_Edge )    
        SET_BIT(SPCR_REG,SPCR_CPHA);                    // Select Setup at leadding edge & Sampling at Trailling Edge
    #endif

/*              Enable SPI              */        
    SET_BIT(SPCR_REG,SPCR_SPE);                     // Enable SPI
    1520:	ad e2       	ldi	r26, 0x2D	; 45
    1522:	b0 e0       	ldi	r27, 0x00	; 0
    1524:	ed e2       	ldi	r30, 0x2D	; 45
    1526:	f0 e0       	ldi	r31, 0x00	; 0
    1528:	80 81       	ld	r24, Z
    152a:	80 64       	ori	r24, 0x40	; 64
    152c:	8c 93       	st	X, r24
     
}
    152e:	cf 91       	pop	r28
    1530:	df 91       	pop	r29
    1532:	08 95       	ret

00001534 <SPI_u8TranceiveData>:

u8 SPI_u8TranceiveData (u8 Copy_u8Data)
{
    1534:	df 93       	push	r29
    1536:	cf 93       	push	r28
    1538:	0f 92       	push	r0
    153a:	cd b7       	in	r28, 0x3d	; 61
    153c:	de b7       	in	r29, 0x3e	; 62
    153e:	89 83       	std	Y+1, r24	; 0x01
    /* Transmit */
    // set the data to REG
    SPDR_REG = Copy_u8Data ;
    1540:	ef e2       	ldi	r30, 0x2F	; 47
    1542:	f0 e0       	ldi	r31, 0x00	; 0
    1544:	89 81       	ldd	r24, Y+1	; 0x01
    1546:	80 83       	st	Z, r24
    // polling
    while( (GET_BIT(SPSR_REG,SPSR_SPIF)) == 0 );
    1548:	ee e2       	ldi	r30, 0x2E	; 46
    154a:	f0 e0       	ldi	r31, 0x00	; 0
    154c:	80 81       	ld	r24, Z
    154e:	88 23       	and	r24, r24
    1550:	dc f7       	brge	.-10     	; 0x1548 <SPI_u8TranceiveData+0x14>
    // clear the flag
    SET_BIT(SPSR_REG,SPSR_SPIF);
    1552:	ae e2       	ldi	r26, 0x2E	; 46
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	ee e2       	ldi	r30, 0x2E	; 46
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	80 68       	ori	r24, 0x80	; 128
    155e:	8c 93       	st	X, r24

    /* Recieve */
    return SPDR_REG ;
    1560:	ef e2       	ldi	r30, 0x2F	; 47
    1562:	f0 e0       	ldi	r31, 0x00	; 0
    1564:	80 81       	ld	r24, Z

}
    1566:	0f 90       	pop	r0
    1568:	cf 91       	pop	r28
    156a:	df 91       	pop	r29
    156c:	08 95       	ret

0000156e <SPI_voidTransmitData>:


void SPI_voidTransmitData (u8 Copy_u8Data)
{
    156e:	df 93       	push	r29
    1570:	cf 93       	push	r28
    1572:	0f 92       	push	r0
    1574:	cd b7       	in	r28, 0x3d	; 61
    1576:	de b7       	in	r29, 0x3e	; 62
    1578:	89 83       	std	Y+1, r24	; 0x01
    // set the data to REG
    SPDR_REG = Copy_u8Data ;
    157a:	ef e2       	ldi	r30, 0x2F	; 47
    157c:	f0 e0       	ldi	r31, 0x00	; 0
    157e:	89 81       	ldd	r24, Y+1	; 0x01
    1580:	80 83       	st	Z, r24
    // polling
    while( (GET_BIT(SPSR_REG,SPSR_SPIF)) == 0 );
    1582:	ee e2       	ldi	r30, 0x2E	; 46
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	88 23       	and	r24, r24
    158a:	dc f7       	brge	.-10     	; 0x1582 <SPI_voidTransmitData+0x14>
    // clear the flag
    SET_BIT(SPSR_REG,SPSR_SPIF);
    158c:	ae e2       	ldi	r26, 0x2E	; 46
    158e:	b0 e0       	ldi	r27, 0x00	; 0
    1590:	ee e2       	ldi	r30, 0x2E	; 46
    1592:	f0 e0       	ldi	r31, 0x00	; 0
    1594:	80 81       	ld	r24, Z
    1596:	80 68       	ori	r24, 0x80	; 128
    1598:	8c 93       	st	X, r24
}
    159a:	0f 90       	pop	r0
    159c:	cf 91       	pop	r28
    159e:	df 91       	pop	r29
    15a0:	08 95       	ret

000015a2 <SPI_voidRecieveData>:



u8 SPI_voidRecieveData (void)
{
    15a2:	df 93       	push	r29
    15a4:	cf 93       	push	r28
    15a6:	cd b7       	in	r28, 0x3d	; 61
    15a8:	de b7       	in	r29, 0x3e	; 62
    return SPDR_REG ;
    15aa:	ef e2       	ldi	r30, 0x2F	; 47
    15ac:	f0 e0       	ldi	r31, 0x00	; 0
    15ae:	80 81       	ld	r24, Z
}
    15b0:	cf 91       	pop	r28
    15b2:	df 91       	pop	r29
    15b4:	08 95       	ret

000015b6 <SPI_voidTranceiveString>:


void SPI_voidTranceiveString (u8 *Copy_Au8TransmitString , u8 *Copy_u8RecieveString )
{
    15b6:	df 93       	push	r29
    15b8:	cf 93       	push	r28
    15ba:	00 d0       	rcall	.+0      	; 0x15bc <SPI_voidTranceiveString+0x6>
    15bc:	00 d0       	rcall	.+0      	; 0x15be <SPI_voidTranceiveString+0x8>
    15be:	0f 92       	push	r0
    15c0:	cd b7       	in	r28, 0x3d	; 61
    15c2:	de b7       	in	r29, 0x3e	; 62
    15c4:	9b 83       	std	Y+3, r25	; 0x03
    15c6:	8a 83       	std	Y+2, r24	; 0x02
    15c8:	7d 83       	std	Y+5, r23	; 0x05
    15ca:	6c 83       	std	Y+4, r22	; 0x04
    for ( u8 iter=0 ; Copy_Au8TransmitString[iter] != '\0' ; iter++ )
    15cc:	19 82       	std	Y+1, r1	; 0x01
    15ce:	27 c0       	rjmp	.+78     	; 0x161e <SPI_voidTranceiveString+0x68>
    {
        /* Send Data */
        // set the data to REG
        SPDR_REG = Copy_Au8TransmitString[iter] ;
    15d0:	af e2       	ldi	r26, 0x2F	; 47
    15d2:	b0 e0       	ldi	r27, 0x00	; 0
    15d4:	89 81       	ldd	r24, Y+1	; 0x01
    15d6:	28 2f       	mov	r18, r24
    15d8:	30 e0       	ldi	r19, 0x00	; 0
    15da:	8a 81       	ldd	r24, Y+2	; 0x02
    15dc:	9b 81       	ldd	r25, Y+3	; 0x03
    15de:	fc 01       	movw	r30, r24
    15e0:	e2 0f       	add	r30, r18
    15e2:	f3 1f       	adc	r31, r19
    15e4:	80 81       	ld	r24, Z
    15e6:	8c 93       	st	X, r24
        // polling
        while( (GET_BIT(SPSR_REG,SPSR_SPIF)) == 0 );
    15e8:	ee e2       	ldi	r30, 0x2E	; 46
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	80 81       	ld	r24, Z
    15ee:	88 23       	and	r24, r24
    15f0:	dc f7       	brge	.-10     	; 0x15e8 <SPI_voidTranceiveString+0x32>
        // clear the flag
        SET_BIT(SPSR_REG,SPSR_SPIF);
    15f2:	ae e2       	ldi	r26, 0x2E	; 46
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	ee e2       	ldi	r30, 0x2E	; 46
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	80 68       	ori	r24, 0x80	; 128
    15fe:	8c 93       	st	X, r24

        /* Recieve Data */
        Copy_u8RecieveString[iter] = SPDR_REG ;
    1600:	89 81       	ldd	r24, Y+1	; 0x01
    1602:	28 2f       	mov	r18, r24
    1604:	30 e0       	ldi	r19, 0x00	; 0
    1606:	8c 81       	ldd	r24, Y+4	; 0x04
    1608:	9d 81       	ldd	r25, Y+5	; 0x05
    160a:	dc 01       	movw	r26, r24
    160c:	a2 0f       	add	r26, r18
    160e:	b3 1f       	adc	r27, r19
    1610:	ef e2       	ldi	r30, 0x2F	; 47
    1612:	f0 e0       	ldi	r31, 0x00	; 0
    1614:	80 81       	ld	r24, Z
    1616:	8c 93       	st	X, r24
}


void SPI_voidTranceiveString (u8 *Copy_Au8TransmitString , u8 *Copy_u8RecieveString )
{
    for ( u8 iter=0 ; Copy_Au8TransmitString[iter] != '\0' ; iter++ )
    1618:	89 81       	ldd	r24, Y+1	; 0x01
    161a:	8f 5f       	subi	r24, 0xFF	; 255
    161c:	89 83       	std	Y+1, r24	; 0x01
    161e:	89 81       	ldd	r24, Y+1	; 0x01
    1620:	28 2f       	mov	r18, r24
    1622:	30 e0       	ldi	r19, 0x00	; 0
    1624:	8a 81       	ldd	r24, Y+2	; 0x02
    1626:	9b 81       	ldd	r25, Y+3	; 0x03
    1628:	fc 01       	movw	r30, r24
    162a:	e2 0f       	add	r30, r18
    162c:	f3 1f       	adc	r31, r19
    162e:	80 81       	ld	r24, Z
    1630:	88 23       	and	r24, r24
    1632:	71 f6       	brne	.-100    	; 0x15d0 <SPI_voidTranceiveString+0x1a>
        SET_BIT(SPSR_REG,SPSR_SPIF);

        /* Recieve Data */
        Copy_u8RecieveString[iter] = SPDR_REG ;
    }
}
    1634:	0f 90       	pop	r0
    1636:	0f 90       	pop	r0
    1638:	0f 90       	pop	r0
    163a:	0f 90       	pop	r0
    163c:	0f 90       	pop	r0
    163e:	cf 91       	pop	r28
    1640:	df 91       	pop	r29
    1642:	08 95       	ret

00001644 <SPI_u8AsynTranceiveData>:

void SPI_u8AsynTranceiveData (u8 Copy_u8Data)
{
    1644:	df 93       	push	r29
    1646:	cf 93       	push	r28
    1648:	0f 92       	push	r0
    164a:	cd b7       	in	r28, 0x3d	; 61
    164c:	de b7       	in	r29, 0x3e	; 62
    164e:	89 83       	std	Y+1, r24	; 0x01
 
    SET_BIT(SPCR_REG,SPCR_SPIE);            // Enable SPI Interrupt
    1650:	ad e2       	ldi	r26, 0x2D	; 45
    1652:	b0 e0       	ldi	r27, 0x00	; 0
    1654:	ed e2       	ldi	r30, 0x2D	; 45
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	80 81       	ld	r24, Z
    165a:	80 68       	ori	r24, 0x80	; 128
    165c:	8c 93       	st	X, r24
    /* Transmit */
    SPDR_REG = Copy_u8Data ;                // set the data to REG
    165e:	ef e2       	ldi	r30, 0x2F	; 47
    1660:	f0 e0       	ldi	r31, 0x00	; 0
    1662:	89 81       	ldd	r24, Y+1	; 0x01
    1664:	80 83       	st	Z, r24
}
    1666:	0f 90       	pop	r0
    1668:	cf 91       	pop	r28
    166a:	df 91       	pop	r29
    166c:	08 95       	ret

0000166e <SPI_voidSetCallBack>:



void SPI_voidSetCallBack (  void (*Local_PointerToFunction) (u8 *Copy_u8RecivedData) )
{
    166e:	df 93       	push	r29
    1670:	cf 93       	push	r28
    1672:	00 d0       	rcall	.+0      	; 0x1674 <SPI_voidSetCallBack+0x6>
    1674:	cd b7       	in	r28, 0x3d	; 61
    1676:	de b7       	in	r29, 0x3e	; 62
    1678:	9a 83       	std	Y+2, r25	; 0x02
    167a:	89 83       	std	Y+1, r24	; 0x01
    Global_PF_Vector_12 = Local_PointerToFunction ;
    167c:	89 81       	ldd	r24, Y+1	; 0x01
    167e:	9a 81       	ldd	r25, Y+2	; 0x02
    1680:	90 93 f6 01 	sts	0x01F6, r25
    1684:	80 93 f5 01 	sts	0x01F5, r24
}
    1688:	0f 90       	pop	r0
    168a:	0f 90       	pop	r0
    168c:	cf 91       	pop	r28
    168e:	df 91       	pop	r29
    1690:	08 95       	ret

00001692 <__vector_12>:



void __vector_12 (void)    __attribute__((signal));
void __vector_12 (void)
{
    1692:	1f 92       	push	r1
    1694:	0f 92       	push	r0
    1696:	0f b6       	in	r0, 0x3f	; 63
    1698:	0f 92       	push	r0
    169a:	11 24       	eor	r1, r1
    169c:	2f 93       	push	r18
    169e:	3f 93       	push	r19
    16a0:	4f 93       	push	r20
    16a2:	5f 93       	push	r21
    16a4:	6f 93       	push	r22
    16a6:	7f 93       	push	r23
    16a8:	8f 93       	push	r24
    16aa:	9f 93       	push	r25
    16ac:	af 93       	push	r26
    16ae:	bf 93       	push	r27
    16b0:	ef 93       	push	r30
    16b2:	ff 93       	push	r31
    16b4:	df 93       	push	r29
    16b6:	cf 93       	push	r28
    16b8:	00 d0       	rcall	.+0      	; 0x16ba <__vector_12+0x28>
    16ba:	0f 92       	push	r0
    16bc:	cd b7       	in	r28, 0x3d	; 61
    16be:	de b7       	in	r29, 0x3e	; 62
    u8 Local_u8Data ;
    // Recieve Data
    Local_u8Data = SPDR_REG ;
    16c0:	ef e2       	ldi	r30, 0x2F	; 47
    16c2:	f0 e0       	ldi	r31, 0x00	; 0
    16c4:	80 81       	ld	r24, Z
    16c6:	8b 83       	std	Y+3, r24	; 0x03
    u8 *Local_Pu8Data = &Local_u8Data ;
    16c8:	ce 01       	movw	r24, r28
    16ca:	03 96       	adiw	r24, 0x03	; 3
    16cc:	9a 83       	std	Y+2, r25	; 0x02
    16ce:	89 83       	std	Y+1, r24	; 0x01
    Global_PF_Vector_12 ( Local_Pu8Data );      // Call Back Application Function
    16d0:	e0 91 f5 01 	lds	r30, 0x01F5
    16d4:	f0 91 f6 01 	lds	r31, 0x01F6
    16d8:	89 81       	ldd	r24, Y+1	; 0x01
    16da:	9a 81       	ldd	r25, Y+2	; 0x02
    16dc:	09 95       	icall
    CLR_BIT(SPCR_REG,SPCR_SPIE);              // Disable SPI Interrupt
    16de:	ad e2       	ldi	r26, 0x2D	; 45
    16e0:	b0 e0       	ldi	r27, 0x00	; 0
    16e2:	ed e2       	ldi	r30, 0x2D	; 45
    16e4:	f0 e0       	ldi	r31, 0x00	; 0
    16e6:	80 81       	ld	r24, Z
    16e8:	8f 77       	andi	r24, 0x7F	; 127
    16ea:	8c 93       	st	X, r24
}
    16ec:	0f 90       	pop	r0
    16ee:	0f 90       	pop	r0
    16f0:	0f 90       	pop	r0
    16f2:	cf 91       	pop	r28
    16f4:	df 91       	pop	r29
    16f6:	ff 91       	pop	r31
    16f8:	ef 91       	pop	r30
    16fa:	bf 91       	pop	r27
    16fc:	af 91       	pop	r26
    16fe:	9f 91       	pop	r25
    1700:	8f 91       	pop	r24
    1702:	7f 91       	pop	r23
    1704:	6f 91       	pop	r22
    1706:	5f 91       	pop	r21
    1708:	4f 91       	pop	r20
    170a:	3f 91       	pop	r19
    170c:	2f 91       	pop	r18
    170e:	0f 90       	pop	r0
    1710:	0f be       	out	0x3f, r0	; 63
    1712:	0f 90       	pop	r0
    1714:	1f 90       	pop	r1
    1716:	18 95       	reti

00001718 <ICU_voidInit>:
#include"../TIMERS/TIMER1/TIMER1_Config.h"
/* Global Pointer to Function */
void (*GlobalPF_vector_6) ( void ) = NULL ;

void ICU_voidInit (void)
{
    1718:	df 93       	push	r29
    171a:	cf 93       	push	r28
    171c:	cd b7       	in	r28, 0x3d	; 61
    171e:	de b7       	in	r29, 0x3e	; 62
    TIMER1_voidInit();
    1720:	0e 94 e9 06 	call	0xdd2	; 0xdd2 <TIMER1_voidInit>


/*  TIMER1 Normal Mode Selection to use ICU to Calculate PWM Frequency */

        /*       TIMER1 Normal Mode      */                             
        CLR_BIT(TCCR1A_REG,TCCR1A_WGM10);
    1724:	af e4       	ldi	r26, 0x4F	; 79
    1726:	b0 e0       	ldi	r27, 0x00	; 0
    1728:	ef e4       	ldi	r30, 0x4F	; 79
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	80 81       	ld	r24, Z
    172e:	8e 7f       	andi	r24, 0xFE	; 254
    1730:	8c 93       	st	X, r24
        CLR_BIT(TCCR1A_REG,TCCR1A_WGM11);
    1732:	af e4       	ldi	r26, 0x4F	; 79
    1734:	b0 e0       	ldi	r27, 0x00	; 0
    1736:	ef e4       	ldi	r30, 0x4F	; 79
    1738:	f0 e0       	ldi	r31, 0x00	; 0
    173a:	80 81       	ld	r24, Z
    173c:	8d 7f       	andi	r24, 0xFD	; 253
    173e:	8c 93       	st	X, r24
		CLR_BIT(TCCR1B_REG,TCCR1B_WGM12);
    1740:	ae e4       	ldi	r26, 0x4E	; 78
    1742:	b0 e0       	ldi	r27, 0x00	; 0
    1744:	ee e4       	ldi	r30, 0x4E	; 78
    1746:	f0 e0       	ldi	r31, 0x00	; 0
    1748:	80 81       	ld	r24, Z
    174a:	87 7f       	andi	r24, 0xF7	; 247
    174c:	8c 93       	st	X, r24
        CLR_BIT(TCCR1B_REG,TCCR1B_WGM13);
    174e:	ae e4       	ldi	r26, 0x4E	; 78
    1750:	b0 e0       	ldi	r27, 0x00	; 0
    1752:	ee e4       	ldi	r30, 0x4E	; 78
    1754:	f0 e0       	ldi	r31, 0x00	; 0
    1756:	80 81       	ld	r24, Z
    1758:	8f 7e       	andi	r24, 0xEF	; 239
    175a:	8c 93       	st	X, r24


/*                     TIMER1 Prescaller Selection                     */

    TCCR1B_REG = ( TCCR1B_REG & 0b11111000 );              // Clear Prescaller 
    175c:	ae e4       	ldi	r26, 0x4E	; 78
    175e:	b0 e0       	ldi	r27, 0x00	; 0
    1760:	ee e4       	ldi	r30, 0x4E	; 78
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	80 81       	ld	r24, Z
    1766:	88 7f       	andi	r24, 0xF8	; 248
    1768:	8c 93       	st	X, r24
    #elif ( PRESCALER == NOT_USE_PRESCALER )
          SET_BIT(TCCR1B_REG,TCCR1B_CS10);
        CLR_BIT(TCCR1B_REG,TCCR1B_CS11);
        CLR_BIT(TCCR1B_REG,TCCR1B_CS12);
    #elif ( PRESCALER == PRESCALER_DIVISION_BY_8 )
        CLR_BIT(TCCR1B_REG,TCCR1B_CS10);
    176a:	ae e4       	ldi	r26, 0x4E	; 78
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	ee e4       	ldi	r30, 0x4E	; 78
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	8e 7f       	andi	r24, 0xFE	; 254
    1776:	8c 93       	st	X, r24
          SET_BIT(TCCR1B_REG,TCCR1B_CS11);
    1778:	ae e4       	ldi	r26, 0x4E	; 78
    177a:	b0 e0       	ldi	r27, 0x00	; 0
    177c:	ee e4       	ldi	r30, 0x4E	; 78
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	82 60       	ori	r24, 0x02	; 2
    1784:	8c 93       	st	X, r24
        CLR_BIT(TCCR1B_REG,TCCR1B_CS12);
    1786:	ae e4       	ldi	r26, 0x4E	; 78
    1788:	b0 e0       	ldi	r27, 0x00	; 0
    178a:	ee e4       	ldi	r30, 0x4E	; 78
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	8b 7f       	andi	r24, 0xFB	; 251
    1792:	8c 93       	st	X, r24
        SET_BIT(TCCR1B_REG,TCCR1B_CS12);
    #else
        #error  Wrong selection of Prescaller mode
    #endif

    ICU_voidEdgeSelect ( RAISING_EDGE );        // Sense Raising Edge to start calculate time of Period Time from First Raising Ege to Second Raising Edge.
    1794:	81 e0       	ldi	r24, 0x01	; 1
    1796:	0e 94 e5 0b 	call	0x17ca	; 0x17ca <ICU_voidEdgeSelect>

    SET_BIT(TIMSK_REG,TIMER_TIMSK_TICIE);              // Enable PIE of ICU    
    179a:	a9 e5       	ldi	r26, 0x59	; 89
    179c:	b0 e0       	ldi	r27, 0x00	; 0
    179e:	e9 e5       	ldi	r30, 0x59	; 89
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	80 81       	ld	r24, Z
    17a4:	80 62       	ori	r24, 0x20	; 32
    17a6:	8c 93       	st	X, r24
}
    17a8:	cf 91       	pop	r28
    17aa:	df 91       	pop	r29
    17ac:	08 95       	ret

000017ae <ICU_voidDisableInterrupt>:


void ICU_voidDisableInterrupt(void)
{
    17ae:	df 93       	push	r29
    17b0:	cf 93       	push	r28
    17b2:	cd b7       	in	r28, 0x3d	; 61
    17b4:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK_REG,TIMER_TIMSK_TICIE);
    17b6:	a9 e5       	ldi	r26, 0x59	; 89
    17b8:	b0 e0       	ldi	r27, 0x00	; 0
    17ba:	e9 e5       	ldi	r30, 0x59	; 89
    17bc:	f0 e0       	ldi	r31, 0x00	; 0
    17be:	80 81       	ld	r24, Z
    17c0:	8f 7d       	andi	r24, 0xDF	; 223
    17c2:	8c 93       	st	X, r24
}
    17c4:	cf 91       	pop	r28
    17c6:	df 91       	pop	r29
    17c8:	08 95       	ret

000017ca <ICU_voidEdgeSelect>:

void ICU_voidEdgeSelect ( u8 Copy_u8EdgeSelect )
{
    17ca:	df 93       	push	r29
    17cc:	cf 93       	push	r28
    17ce:	00 d0       	rcall	.+0      	; 0x17d0 <ICU_voidEdgeSelect+0x6>
    17d0:	0f 92       	push	r0
    17d2:	cd b7       	in	r28, 0x3d	; 61
    17d4:	de b7       	in	r29, 0x3e	; 62
    17d6:	89 83       	std	Y+1, r24	; 0x01
    switch ( Copy_u8EdgeSelect )
    17d8:	89 81       	ldd	r24, Y+1	; 0x01
    17da:	28 2f       	mov	r18, r24
    17dc:	30 e0       	ldi	r19, 0x00	; 0
    17de:	3b 83       	std	Y+3, r19	; 0x03
    17e0:	2a 83       	std	Y+2, r18	; 0x02
    17e2:	8a 81       	ldd	r24, Y+2	; 0x02
    17e4:	9b 81       	ldd	r25, Y+3	; 0x03
    17e6:	00 97       	sbiw	r24, 0x00	; 0
    17e8:	31 f0       	breq	.+12     	; 0x17f6 <ICU_voidEdgeSelect+0x2c>
    17ea:	2a 81       	ldd	r18, Y+2	; 0x02
    17ec:	3b 81       	ldd	r19, Y+3	; 0x03
    17ee:	21 30       	cpi	r18, 0x01	; 1
    17f0:	31 05       	cpc	r19, r1
    17f2:	49 f0       	breq	.+18     	; 0x1806 <ICU_voidEdgeSelect+0x3c>
    17f4:	0f c0       	rjmp	.+30     	; 0x1814 <ICU_voidEdgeSelect+0x4a>
    {
        case FALLING_EDGE :  CLR_BIT(TCCR1B_REG,TCCR1B_ICES1);       break;
    17f6:	ae e4       	ldi	r26, 0x4E	; 78
    17f8:	b0 e0       	ldi	r27, 0x00	; 0
    17fa:	ee e4       	ldi	r30, 0x4E	; 78
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	80 81       	ld	r24, Z
    1800:	8f 7b       	andi	r24, 0xBF	; 191
    1802:	8c 93       	st	X, r24
    1804:	07 c0       	rjmp	.+14     	; 0x1814 <ICU_voidEdgeSelect+0x4a>
        case RAISING_EDGE :    SET_BIT(TCCR1B_REG,TCCR1B_ICES1);       break;
    1806:	ae e4       	ldi	r26, 0x4E	; 78
    1808:	b0 e0       	ldi	r27, 0x00	; 0
    180a:	ee e4       	ldi	r30, 0x4E	; 78
    180c:	f0 e0       	ldi	r31, 0x00	; 0
    180e:	80 81       	ld	r24, Z
    1810:	80 64       	ori	r24, 0x40	; 64
    1812:	8c 93       	st	X, r24
        default           :         break;
    }
}
    1814:	0f 90       	pop	r0
    1816:	0f 90       	pop	r0
    1818:	0f 90       	pop	r0
    181a:	cf 91       	pop	r28
    181c:	df 91       	pop	r29
    181e:	08 95       	ret

00001820 <ICU_u16GetReadICR1>:



u16 ICU_u16GetReadICR1 (void)
{
    1820:	df 93       	push	r29
    1822:	cf 93       	push	r28
    1824:	cd b7       	in	r28, 0x3d	; 61
    1826:	de b7       	in	r29, 0x3e	; 62
	return ICR1_REG ;
    1828:	e6 e4       	ldi	r30, 0x46	; 70
    182a:	f0 e0       	ldi	r31, 0x00	; 0
    182c:	80 81       	ld	r24, Z
    182e:	91 81       	ldd	r25, Z+1	; 0x01
}
    1830:	cf 91       	pop	r28
    1832:	df 91       	pop	r29
    1834:	08 95       	ret

00001836 <ICU_SetCallBackFun>:



void ICU_SetCallBackFun ( void (*LocalPF_vector_6) (void) )
{
    1836:	df 93       	push	r29
    1838:	cf 93       	push	r28
    183a:	00 d0       	rcall	.+0      	; 0x183c <ICU_SetCallBackFun+0x6>
    183c:	cd b7       	in	r28, 0x3d	; 61
    183e:	de b7       	in	r29, 0x3e	; 62
    1840:	9a 83       	std	Y+2, r25	; 0x02
    1842:	89 83       	std	Y+1, r24	; 0x01
	GlobalPF_vector_6 = LocalPF_vector_6 ;
    1844:	89 81       	ldd	r24, Y+1	; 0x01
    1846:	9a 81       	ldd	r25, Y+2	; 0x02
    1848:	90 93 f8 01 	sts	0x01F8, r25
    184c:	80 93 f7 01 	sts	0x01F7, r24
}
    1850:	0f 90       	pop	r0
    1852:	0f 90       	pop	r0
    1854:	cf 91       	pop	r28
    1856:	df 91       	pop	r29
    1858:	08 95       	ret

0000185a <__vector_6>:


/*  ISR (ICU)  */
void __vector_6 (void)    __attribute__((signal));
void __vector_6 (void)
{
    185a:	1f 92       	push	r1
    185c:	0f 92       	push	r0
    185e:	0f b6       	in	r0, 0x3f	; 63
    1860:	0f 92       	push	r0
    1862:	11 24       	eor	r1, r1
    1864:	2f 93       	push	r18
    1866:	3f 93       	push	r19
    1868:	4f 93       	push	r20
    186a:	5f 93       	push	r21
    186c:	6f 93       	push	r22
    186e:	7f 93       	push	r23
    1870:	8f 93       	push	r24
    1872:	9f 93       	push	r25
    1874:	af 93       	push	r26
    1876:	bf 93       	push	r27
    1878:	ef 93       	push	r30
    187a:	ff 93       	push	r31
    187c:	df 93       	push	r29
    187e:	cf 93       	push	r28
    1880:	cd b7       	in	r28, 0x3d	; 61
    1882:	de b7       	in	r29, 0x3e	; 62
	if (GlobalPF_vector_6 != NULL )
    1884:	80 91 f7 01 	lds	r24, 0x01F7
    1888:	90 91 f8 01 	lds	r25, 0x01F8
    188c:	00 97       	sbiw	r24, 0x00	; 0
    188e:	29 f0       	breq	.+10     	; 0x189a <__vector_6+0x40>
	{
		GlobalPF_vector_6();
    1890:	e0 91 f7 01 	lds	r30, 0x01F7
    1894:	f0 91 f8 01 	lds	r31, 0x01F8
    1898:	09 95       	icall
	}
}
    189a:	cf 91       	pop	r28
    189c:	df 91       	pop	r29
    189e:	ff 91       	pop	r31
    18a0:	ef 91       	pop	r30
    18a2:	bf 91       	pop	r27
    18a4:	af 91       	pop	r26
    18a6:	9f 91       	pop	r25
    18a8:	8f 91       	pop	r24
    18aa:	7f 91       	pop	r23
    18ac:	6f 91       	pop	r22
    18ae:	5f 91       	pop	r21
    18b0:	4f 91       	pop	r20
    18b2:	3f 91       	pop	r19
    18b4:	2f 91       	pop	r18
    18b6:	0f 90       	pop	r0
    18b8:	0f be       	out	0x3f, r0	; 63
    18ba:	0f 90       	pop	r0
    18bc:	1f 90       	pop	r1
    18be:	18 95       	reti

000018c0 <I2C_voidMasterInit>:
#include "I2C_Interface.h"
#include "I2C_Private.h"
#include "I2C_Config.h"

void I2C_voidMasterInit (u8 Copy_u8MasterAddress)
{
    18c0:	df 93       	push	r29
    18c2:	cf 93       	push	r28
    18c4:	0f 92       	push	r0
    18c6:	cd b7       	in	r28, 0x3d	; 61
    18c8:	de b7       	in	r29, 0x3e	; 62
    18ca:	89 83       	std	Y+1, r24	; 0x01
    Enable_ACK ();           // Enable ACK  
    18cc:	0e 94 9c 0f 	call	0x1f38	; 0x1f38 <Enable_ACK>
    
    TWBR_REG = 2 ;                        // Set TWBR with vale => 400 KHz ( TWBR = 2 )
    18d0:	e0 e2       	ldi	r30, 0x20	; 32
    18d2:	f0 e0       	ldi	r31, 0x00	; 0
    18d4:	82 e0       	ldi	r24, 0x02	; 2
    18d6:	80 83       	st	Z, r24
    // Set prescaller == 1 (clr TWSR 0,1)
    CLR_BIT(TWSR_REG,TWSR_TWPS0);
    18d8:	a1 e2       	ldi	r26, 0x21	; 33
    18da:	b0 e0       	ldi	r27, 0x00	; 0
    18dc:	e1 e2       	ldi	r30, 0x21	; 33
    18de:	f0 e0       	ldi	r31, 0x00	; 0
    18e0:	80 81       	ld	r24, Z
    18e2:	8e 7f       	andi	r24, 0xFE	; 254
    18e4:	8c 93       	st	X, r24
    CLR_BIT(TWSR_REG,TWSR_TWPS1);
    18e6:	a1 e2       	ldi	r26, 0x21	; 33
    18e8:	b0 e0       	ldi	r27, 0x00	; 0
    18ea:	e1 e2       	ldi	r30, 0x21	; 33
    18ec:	f0 e0       	ldi	r31, 0x00	; 0
    18ee:	80 81       	ld	r24, Z
    18f0:	8d 7f       	andi	r24, 0xFD	; 253
    18f2:	8c 93       	st	X, r24
    /*Check if the master node will be addressed or not*/
	if( Copy_u8MasterAddress == 0x00 )
    18f4:	89 81       	ldd	r24, Y+1	; 0x01
    18f6:	88 23       	and	r24, r24
    18f8:	29 f0       	breq	.+10     	; 0x1904 <I2C_voidMasterInit+0x44>
		/*Do Nothing*/
	}
	else
	{
		/*Set The Required Address to The Master*/
		TWAR_REG = (Copy_u8MasterAddress << 1);
    18fa:	e2 e2       	ldi	r30, 0x22	; 34
    18fc:	f0 e0       	ldi	r31, 0x00	; 0
    18fe:	89 81       	ldd	r24, Y+1	; 0x01
    1900:	88 0f       	add	r24, r24
    1902:	80 83       	st	Z, r24
	}
    // Enable I2C  ( set TWCR 2 )
    SET_BIT(TWCR_REG,TWCR_TWEN);
    1904:	a6 e5       	ldi	r26, 0x56	; 86
    1906:	b0 e0       	ldi	r27, 0x00	; 0
    1908:	e6 e5       	ldi	r30, 0x56	; 86
    190a:	f0 e0       	ldi	r31, 0x00	; 0
    190c:	80 81       	ld	r24, Z
    190e:	84 60       	ori	r24, 0x04	; 4
    1910:	8c 93       	st	X, r24
}
    1912:	0f 90       	pop	r0
    1914:	cf 91       	pop	r28
    1916:	df 91       	pop	r29
    1918:	08 95       	ret

0000191a <I2C_Master_u8StartCondition>:


Error_t I2C_Master_u8StartCondition (void)
{
    191a:	df 93       	push	r29
    191c:	cf 93       	push	r28
    191e:	0f 92       	push	r0
    1920:	cd b7       	in	r28, 0x3d	; 61
    1922:	de b7       	in	r29, 0x3e	; 62
    Error_t Local_Error = I2C_NO_Error ;
    1924:	19 82       	std	Y+1, r1	; 0x01
    SET_BIT(TWCR_REG,TWCR_TWSTA);                              // Start condition ( Set TWCR 5)
    1926:	a6 e5       	ldi	r26, 0x56	; 86
    1928:	b0 e0       	ldi	r27, 0x00	; 0
    192a:	e6 e5       	ldi	r30, 0x56	; 86
    192c:	f0 e0       	ldi	r31, 0x00	; 0
    192e:	80 81       	ld	r24, Z
    1930:	80 62       	ori	r24, 0x20	; 32
    1932:	8c 93       	st	X, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                              // Clear flag ( Set TWCR 7 )
    1934:	a6 e5       	ldi	r26, 0x56	; 86
    1936:	b0 e0       	ldi	r27, 0x00	; 0
    1938:	e6 e5       	ldi	r30, 0x56	; 86
    193a:	f0 e0       	ldi	r31, 0x00	; 0
    193c:	80 81       	ld	r24, Z
    193e:	80 68       	ori	r24, 0x80	; 128
    1940:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );            // Wait for flag ( TWCR 7 == 0 )
    1942:	e6 e5       	ldi	r30, 0x56	; 86
    1944:	f0 e0       	ldi	r31, 0x00	; 0
    1946:	80 81       	ld	r24, Z
    1948:	88 23       	and	r24, r24
    194a:	dc f7       	brge	.-10     	; 0x1942 <I2C_Master_u8StartCondition+0x28>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_START_ACK )    // Check status code == start condition ( TWSR & 0xf8 ) == 0x08
    194c:	e1 e2       	ldi	r30, 0x21	; 33
    194e:	f0 e0       	ldi	r31, 0x00	; 0
    1950:	80 81       	ld	r24, Z
    1952:	88 2f       	mov	r24, r24
    1954:	90 e0       	ldi	r25, 0x00	; 0
    1956:	88 7f       	andi	r24, 0xF8	; 248
    1958:	90 70       	andi	r25, 0x00	; 0
    195a:	88 30       	cpi	r24, 0x08	; 8
    195c:	91 05       	cpc	r25, r1
    195e:	11 f0       	breq	.+4      	; 0x1964 <I2C_Master_u8StartCondition+0x4a>
    {
        Local_Error = I2C_Error_Master_StartCond_ACK ; 
    1960:	81 e0       	ldi	r24, 0x01	; 1
    1962:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1964:	89 81       	ldd	r24, Y+1	; 0x01
}
    1966:	0f 90       	pop	r0
    1968:	cf 91       	pop	r28
    196a:	df 91       	pop	r29
    196c:	08 95       	ret

0000196e <I2C_Master_u8ReStartCondition>:



Error_t I2C_Master_u8ReStartCondition (void)
{
    196e:	df 93       	push	r29
    1970:	cf 93       	push	r28
    1972:	0f 92       	push	r0
    1974:	cd b7       	in	r28, 0x3d	; 61
    1976:	de b7       	in	r29, 0x3e	; 62
    Error_t Local_Error = I2C_NO_Error ;
    1978:	19 82       	std	Y+1, r1	; 0x01
    SET_BIT(TWCR_REG,TWCR_TWSTA);                                   // Start condition ( Set TWCR 5)
    197a:	a6 e5       	ldi	r26, 0x56	; 86
    197c:	b0 e0       	ldi	r27, 0x00	; 0
    197e:	e6 e5       	ldi	r30, 0x56	; 86
    1980:	f0 e0       	ldi	r31, 0x00	; 0
    1982:	80 81       	ld	r24, Z
    1984:	80 62       	ori	r24, 0x20	; 32
    1986:	8c 93       	st	X, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                   // Clear flag ( Set TWCR 7 )
    1988:	a6 e5       	ldi	r26, 0x56	; 86
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	e6 e5       	ldi	r30, 0x56	; 86
    198e:	f0 e0       	ldi	r31, 0x00	; 0
    1990:	80 81       	ld	r24, Z
    1992:	80 68       	ori	r24, 0x80	; 128
    1994:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                 // Wait for flag ( TWCR 7 == 0 )
    1996:	e6 e5       	ldi	r30, 0x56	; 86
    1998:	f0 e0       	ldi	r31, 0x00	; 0
    199a:	80 81       	ld	r24, Z
    199c:	88 23       	and	r24, r24
    199e:	dc f7       	brge	.-10     	; 0x1996 <I2C_Master_u8ReStartCondition+0x28>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_REP_START_ACK )     // Check status code == Repeat condition ( TWSR & 0xf8 ) == 0x10 
    19a0:	e1 e2       	ldi	r30, 0x21	; 33
    19a2:	f0 e0       	ldi	r31, 0x00	; 0
    19a4:	80 81       	ld	r24, Z
    19a6:	88 2f       	mov	r24, r24
    19a8:	90 e0       	ldi	r25, 0x00	; 0
    19aa:	88 7f       	andi	r24, 0xF8	; 248
    19ac:	90 70       	andi	r25, 0x00	; 0
    19ae:	80 31       	cpi	r24, 0x10	; 16
    19b0:	91 05       	cpc	r25, r1
    19b2:	11 f0       	breq	.+4      	; 0x19b8 <I2C_Master_u8ReStartCondition+0x4a>
    {
        Local_Error = I2C_Error_Master_ReStartCond_ACK ; 
    19b4:	82 e0       	ldi	r24, 0x02	; 2
    19b6:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    19b8:	89 81       	ldd	r24, Y+1	; 0x01
}
    19ba:	0f 90       	pop	r0
    19bc:	cf 91       	pop	r28
    19be:	df 91       	pop	r29
    19c0:	08 95       	ret

000019c2 <I2C_Master_u8SendSLA_Write_ACK>:




Error_t I2C_Master_u8SendSLA_Write_ACK (u8 Copy_u8SlaveAddress)
{
    19c2:	df 93       	push	r29
    19c4:	cf 93       	push	r28
    19c6:	00 d0       	rcall	.+0      	; 0x19c8 <I2C_Master_u8SendSLA_Write_ACK+0x6>
    19c8:	cd b7       	in	r28, 0x3d	; 61
    19ca:	de b7       	in	r29, 0x3e	; 62
    19cc:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    19ce:	19 82       	std	Y+1, r1	; 0x01
    TWDR_REG = (Copy_u8SlaveAddress<<1) ;                           // Write 7 bits slave address ( TWDR == address<<1 )
    19d0:	e3 e2       	ldi	r30, 0x23	; 35
    19d2:	f0 e0       	ldi	r31, 0x00	; 0
    19d4:	8a 81       	ldd	r24, Y+2	; 0x02
    19d6:	88 0f       	add	r24, r24
    19d8:	80 83       	st	Z, r24
    CLR_BIT(TWDR_REG,TWDR_TWD0);                                  // Write condition ( CLEAR TWDR 0 )
    19da:	a3 e2       	ldi	r26, 0x23	; 35
    19dc:	b0 e0       	ldi	r27, 0x00	; 0
    19de:	e3 e2       	ldi	r30, 0x23	; 35
    19e0:	f0 e0       	ldi	r31, 0x00	; 0
    19e2:	80 81       	ld	r24, Z
    19e4:	8e 7f       	andi	r24, 0xFE	; 254
    19e6:	8c 93       	st	X, r24
    CLR_BIT(TWCR_REG,TWCR_TWSTA);                                 // Clear start condition bit ( TWCR 5 ) - for sure
    19e8:	a6 e5       	ldi	r26, 0x56	; 86
    19ea:	b0 e0       	ldi	r27, 0x00	; 0
    19ec:	e6 e5       	ldi	r30, 0x56	; 86
    19ee:	f0 e0       	ldi	r31, 0x00	; 0
    19f0:	80 81       	ld	r24, Z
    19f2:	8f 7d       	andi	r24, 0xDF	; 223
    19f4:	8c 93       	st	X, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                   // Clear flag ( Set TWCR 7 )
    19f6:	a6 e5       	ldi	r26, 0x56	; 86
    19f8:	b0 e0       	ldi	r27, 0x00	; 0
    19fa:	e6 e5       	ldi	r30, 0x56	; 86
    19fc:	f0 e0       	ldi	r31, 0x00	; 0
    19fe:	80 81       	ld	r24, Z
    1a00:	80 68       	ori	r24, 0x80	; 128
    1a02:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                 // Wait for flag ( TWCR 7 == 0 )
    1a04:	e6 e5       	ldi	r30, 0x56	; 86
    1a06:	f0 e0       	ldi	r31, 0x00	; 0
    1a08:	80 81       	ld	r24, Z
    1a0a:	88 23       	and	r24, r24
    1a0c:	dc f7       	brge	.-10     	; 0x1a04 <I2C_Master_u8SendSLA_Write_ACK+0x42>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_SLA_Write_ACK )     // Check status code == SLA + Write + ACK == (0x18)
    1a0e:	e1 e2       	ldi	r30, 0x21	; 33
    1a10:	f0 e0       	ldi	r31, 0x00	; 0
    1a12:	80 81       	ld	r24, Z
    1a14:	88 2f       	mov	r24, r24
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	88 7f       	andi	r24, 0xF8	; 248
    1a1a:	90 70       	andi	r25, 0x00	; 0
    1a1c:	88 31       	cpi	r24, 0x18	; 24
    1a1e:	91 05       	cpc	r25, r1
    1a20:	11 f0       	breq	.+4      	; 0x1a26 <I2C_Master_u8SendSLA_Write_ACK+0x64>
    {
        Local_Error = I2C_Error_Master_SendSLA_Write_ACK ; 
    1a22:	83 e0       	ldi	r24, 0x03	; 3
    1a24:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1a26:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a28:	0f 90       	pop	r0
    1a2a:	0f 90       	pop	r0
    1a2c:	cf 91       	pop	r28
    1a2e:	df 91       	pop	r29
    1a30:	08 95       	ret

00001a32 <I2C_Master_u8SendSLA_Write_NOTACK>:



Error_t I2C_Master_u8SendSLA_Write_NOTACK (u8 Copy_u8SlaveAddress)
{
    1a32:	df 93       	push	r29
    1a34:	cf 93       	push	r28
    1a36:	00 d0       	rcall	.+0      	; 0x1a38 <I2C_Master_u8SendSLA_Write_NOTACK+0x6>
    1a38:	cd b7       	in	r28, 0x3d	; 61
    1a3a:	de b7       	in	r29, 0x3e	; 62
    1a3c:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1a3e:	19 82       	std	Y+1, r1	; 0x01
    Disable_ACK ();                                                    // Disable ACK
    1a40:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <Disable_ACK>
    TWDR_REG = (Copy_u8SlaveAddress<<1) ;                              // Write 7 bits slave address ( TWDR == address<<1 )
    1a44:	e3 e2       	ldi	r30, 0x23	; 35
    1a46:	f0 e0       	ldi	r31, 0x00	; 0
    1a48:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4a:	88 0f       	add	r24, r24
    1a4c:	80 83       	st	Z, r24
    CLR_BIT(TWDR_REG,TWDR_TWD0);                                     // Write condition ( CLEAR TWDR 0 )
    1a4e:	a3 e2       	ldi	r26, 0x23	; 35
    1a50:	b0 e0       	ldi	r27, 0x00	; 0
    1a52:	e3 e2       	ldi	r30, 0x23	; 35
    1a54:	f0 e0       	ldi	r31, 0x00	; 0
    1a56:	80 81       	ld	r24, Z
    1a58:	8e 7f       	andi	r24, 0xFE	; 254
    1a5a:	8c 93       	st	X, r24
    CLR_BIT(TWCR_REG,TWCR_TWSTA);                                    // Clear start condition bit ( TWCR 5 ) - for sure
    1a5c:	a6 e5       	ldi	r26, 0x56	; 86
    1a5e:	b0 e0       	ldi	r27, 0x00	; 0
    1a60:	e6 e5       	ldi	r30, 0x56	; 86
    1a62:	f0 e0       	ldi	r31, 0x00	; 0
    1a64:	80 81       	ld	r24, Z
    1a66:	8f 7d       	andi	r24, 0xDF	; 223
    1a68:	8c 93       	st	X, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                      // Clear flag ( Set TWCR 7 )
    1a6a:	a6 e5       	ldi	r26, 0x56	; 86
    1a6c:	b0 e0       	ldi	r27, 0x00	; 0
    1a6e:	e6 e5       	ldi	r30, 0x56	; 86
    1a70:	f0 e0       	ldi	r31, 0x00	; 0
    1a72:	80 81       	ld	r24, Z
    1a74:	80 68       	ori	r24, 0x80	; 128
    1a76:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                    // Wait for flag ( TWCR 7 == 0 )
    1a78:	e6 e5       	ldi	r30, 0x56	; 86
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	80 81       	ld	r24, Z
    1a7e:	88 23       	and	r24, r24
    1a80:	dc f7       	brge	.-10     	; 0x1a78 <I2C_Master_u8SendSLA_Write_NOTACK+0x46>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_SLA_Write_NOTACK )     // Check status code == SLA + Write + NOTACK == (0x20)
    1a82:	e1 e2       	ldi	r30, 0x21	; 33
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	88 2f       	mov	r24, r24
    1a8a:	90 e0       	ldi	r25, 0x00	; 0
    1a8c:	88 7f       	andi	r24, 0xF8	; 248
    1a8e:	90 70       	andi	r25, 0x00	; 0
    1a90:	80 32       	cpi	r24, 0x20	; 32
    1a92:	91 05       	cpc	r25, r1
    1a94:	11 f0       	breq	.+4      	; 0x1a9a <I2C_Master_u8SendSLA_Write_NOTACK+0x68>
    {
        Local_Error = I2C_Error_Master_SendSLA_Write_NOTACK ; 
    1a96:	84 e0       	ldi	r24, 0x04	; 4
    1a98:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1a9a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a9c:	0f 90       	pop	r0
    1a9e:	0f 90       	pop	r0
    1aa0:	cf 91       	pop	r28
    1aa2:	df 91       	pop	r29
    1aa4:	08 95       	ret

00001aa6 <I2C_Master_u8SendSLA_Read_ACK>:



Error_t I2C_Master_u8SendSLA_Read_ACK (u8 Copy_u8SlaveAddress)
{
    1aa6:	df 93       	push	r29
    1aa8:	cf 93       	push	r28
    1aaa:	00 d0       	rcall	.+0      	; 0x1aac <I2C_Master_u8SendSLA_Read_ACK+0x6>
    1aac:	cd b7       	in	r28, 0x3d	; 61
    1aae:	de b7       	in	r29, 0x3e	; 62
    1ab0:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1ab2:	19 82       	std	Y+1, r1	; 0x01
    TWDR_REG = (Copy_u8SlaveAddress<<1) ;                              // Write 7 bits slave address ( TWDR == address<<1 )
    1ab4:	e3 e2       	ldi	r30, 0x23	; 35
    1ab6:	f0 e0       	ldi	r31, 0x00	; 0
    1ab8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aba:	88 0f       	add	r24, r24
    1abc:	80 83       	st	Z, r24
    SET_BIT(TWDR_REG,TWDR_TWD0);                                       // Read condition ( SET TWDR 0 )
    1abe:	a3 e2       	ldi	r26, 0x23	; 35
    1ac0:	b0 e0       	ldi	r27, 0x00	; 0
    1ac2:	e3 e2       	ldi	r30, 0x23	; 35
    1ac4:	f0 e0       	ldi	r31, 0x00	; 0
    1ac6:	80 81       	ld	r24, Z
    1ac8:	81 60       	ori	r24, 0x01	; 1
    1aca:	8c 93       	st	X, r24
    CLR_BIT(TWCR_REG,TWCR_TWSTA);                                    // Clear start condition bit ( TWCR 5 ) - for sure
    1acc:	a6 e5       	ldi	r26, 0x56	; 86
    1ace:	b0 e0       	ldi	r27, 0x00	; 0
    1ad0:	e6 e5       	ldi	r30, 0x56	; 86
    1ad2:	f0 e0       	ldi	r31, 0x00	; 0
    1ad4:	80 81       	ld	r24, Z
    1ad6:	8f 7d       	andi	r24, 0xDF	; 223
    1ad8:	8c 93       	st	X, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                      // Clear flag ( Set TWCR 7 )
    1ada:	a6 e5       	ldi	r26, 0x56	; 86
    1adc:	b0 e0       	ldi	r27, 0x00	; 0
    1ade:	e6 e5       	ldi	r30, 0x56	; 86
    1ae0:	f0 e0       	ldi	r31, 0x00	; 0
    1ae2:	80 81       	ld	r24, Z
    1ae4:	80 68       	ori	r24, 0x80	; 128
    1ae6:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                    // Wait for flag ( TWCR 7 == 0 )
    1ae8:	e6 e5       	ldi	r30, 0x56	; 86
    1aea:	f0 e0       	ldi	r31, 0x00	; 0
    1aec:	80 81       	ld	r24, Z
    1aee:	88 23       	and	r24, r24
    1af0:	dc f7       	brge	.-10     	; 0x1ae8 <I2C_Master_u8SendSLA_Read_ACK+0x42>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_SLA_Read_ACK )         // Check status code == SLA + Read + ACK == (0x40)
    1af2:	e1 e2       	ldi	r30, 0x21	; 33
    1af4:	f0 e0       	ldi	r31, 0x00	; 0
    1af6:	80 81       	ld	r24, Z
    1af8:	88 2f       	mov	r24, r24
    1afa:	90 e0       	ldi	r25, 0x00	; 0
    1afc:	88 7f       	andi	r24, 0xF8	; 248
    1afe:	90 70       	andi	r25, 0x00	; 0
    1b00:	80 34       	cpi	r24, 0x40	; 64
    1b02:	91 05       	cpc	r25, r1
    1b04:	11 f0       	breq	.+4      	; 0x1b0a <I2C_Master_u8SendSLA_Read_ACK+0x64>
    {
        Local_Error = I2C_Error_Master_SendSLA_Read_ACK ; 
    1b06:	85 e0       	ldi	r24, 0x05	; 5
    1b08:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1b0a:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b0c:	0f 90       	pop	r0
    1b0e:	0f 90       	pop	r0
    1b10:	cf 91       	pop	r28
    1b12:	df 91       	pop	r29
    1b14:	08 95       	ret

00001b16 <I2C_Master_u8SendSLA_Read_NOTACK>:



Error_t I2C_Master_u8SendSLA_Read_NOTACK (u8 Copy_u8SlaveAddress)
{
    1b16:	df 93       	push	r29
    1b18:	cf 93       	push	r28
    1b1a:	00 d0       	rcall	.+0      	; 0x1b1c <I2C_Master_u8SendSLA_Read_NOTACK+0x6>
    1b1c:	cd b7       	in	r28, 0x3d	; 61
    1b1e:	de b7       	in	r29, 0x3e	; 62
    1b20:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1b22:	19 82       	std	Y+1, r1	; 0x01
    Disable_ACK ();                                                    // Disable ACK 
    1b24:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <Disable_ACK>
    TWDR_REG = (Copy_u8SlaveAddress<<1) ;                              // Write 7 bits slave address ( TWDR == address<<1 )
    1b28:	e3 e2       	ldi	r30, 0x23	; 35
    1b2a:	f0 e0       	ldi	r31, 0x00	; 0
    1b2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2e:	88 0f       	add	r24, r24
    1b30:	80 83       	st	Z, r24
    SET_BIT(TWDR_REG,TWDR_TWD0);                                       // Read condition ( SET TWDR 0 )
    1b32:	a3 e2       	ldi	r26, 0x23	; 35
    1b34:	b0 e0       	ldi	r27, 0x00	; 0
    1b36:	e3 e2       	ldi	r30, 0x23	; 35
    1b38:	f0 e0       	ldi	r31, 0x00	; 0
    1b3a:	80 81       	ld	r24, Z
    1b3c:	81 60       	ori	r24, 0x01	; 1
    1b3e:	8c 93       	st	X, r24
    CLR_BIT(TWCR_REG,TWCR_TWSTA);                                    // Clear start condition bit ( TWCR 5 ) - for sure
    1b40:	a6 e5       	ldi	r26, 0x56	; 86
    1b42:	b0 e0       	ldi	r27, 0x00	; 0
    1b44:	e6 e5       	ldi	r30, 0x56	; 86
    1b46:	f0 e0       	ldi	r31, 0x00	; 0
    1b48:	80 81       	ld	r24, Z
    1b4a:	8f 7d       	andi	r24, 0xDF	; 223
    1b4c:	8c 93       	st	X, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                      // Clear flag ( Set TWCR 7 )
    1b4e:	a6 e5       	ldi	r26, 0x56	; 86
    1b50:	b0 e0       	ldi	r27, 0x00	; 0
    1b52:	e6 e5       	ldi	r30, 0x56	; 86
    1b54:	f0 e0       	ldi	r31, 0x00	; 0
    1b56:	80 81       	ld	r24, Z
    1b58:	80 68       	ori	r24, 0x80	; 128
    1b5a:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                    // Wait for flag ( TWCR 7 == 0 )
    1b5c:	e6 e5       	ldi	r30, 0x56	; 86
    1b5e:	f0 e0       	ldi	r31, 0x00	; 0
    1b60:	80 81       	ld	r24, Z
    1b62:	88 23       	and	r24, r24
    1b64:	dc f7       	brge	.-10     	; 0x1b5c <I2C_Master_u8SendSLA_Read_NOTACK+0x46>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_SLA_Read_NOTACK )      // Check status code == SLA + Read + NOTACK == (0x48)
    1b66:	e1 e2       	ldi	r30, 0x21	; 33
    1b68:	f0 e0       	ldi	r31, 0x00	; 0
    1b6a:	80 81       	ld	r24, Z
    1b6c:	88 2f       	mov	r24, r24
    1b6e:	90 e0       	ldi	r25, 0x00	; 0
    1b70:	88 7f       	andi	r24, 0xF8	; 248
    1b72:	90 70       	andi	r25, 0x00	; 0
    1b74:	88 34       	cpi	r24, 0x48	; 72
    1b76:	91 05       	cpc	r25, r1
    1b78:	11 f0       	breq	.+4      	; 0x1b7e <I2C_Master_u8SendSLA_Read_NOTACK+0x68>
    {
        Local_Error = I2C_Error_Master_SendSLA_Read_NOTACK ; 
    1b7a:	86 e0       	ldi	r24, 0x06	; 6
    1b7c:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1b7e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1b80:	0f 90       	pop	r0
    1b82:	0f 90       	pop	r0
    1b84:	cf 91       	pop	r28
    1b86:	df 91       	pop	r29
    1b88:	08 95       	ret

00001b8a <I2C_Master_u8WriteDataByte_ACK>:



Error_t I2C_Master_u8WriteDataByte_ACK (u8 Copy_u8WriteData)
{
    1b8a:	df 93       	push	r29
    1b8c:	cf 93       	push	r28
    1b8e:	00 d0       	rcall	.+0      	; 0x1b90 <I2C_Master_u8WriteDataByte_ACK+0x6>
    1b90:	cd b7       	in	r28, 0x3d	; 61
    1b92:	de b7       	in	r29, 0x3e	; 62
    1b94:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1b96:	19 82       	std	Y+1, r1	; 0x01
    TWDR_REG = Copy_u8WriteData ;                                      // Write data in TWDR
    1b98:	e3 e2       	ldi	r30, 0x23	; 35
    1b9a:	f0 e0       	ldi	r31, 0x00	; 0
    1b9c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9e:	80 83       	st	Z, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                      // Clear flag ( Set TWCR 7 )
    1ba0:	a6 e5       	ldi	r26, 0x56	; 86
    1ba2:	b0 e0       	ldi	r27, 0x00	; 0
    1ba4:	e6 e5       	ldi	r30, 0x56	; 86
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	80 68       	ori	r24, 0x80	; 128
    1bac:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                    // Wait for flag ( TWCR 7 == 0 )
    1bae:	e6 e5       	ldi	r30, 0x56	; 86
    1bb0:	f0 e0       	ldi	r31, 0x00	; 0
    1bb2:	80 81       	ld	r24, Z
    1bb4:	88 23       	and	r24, r24
    1bb6:	dc f7       	brge	.-10     	; 0x1bae <I2C_Master_u8WriteDataByte_ACK+0x24>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_WR_DataByte_ACK )      // Check status code == Master Send Data + ACK == (0x28)
    1bb8:	e1 e2       	ldi	r30, 0x21	; 33
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	88 2f       	mov	r24, r24
    1bc0:	90 e0       	ldi	r25, 0x00	; 0
    1bc2:	88 7f       	andi	r24, 0xF8	; 248
    1bc4:	90 70       	andi	r25, 0x00	; 0
    1bc6:	88 32       	cpi	r24, 0x28	; 40
    1bc8:	91 05       	cpc	r25, r1
    1bca:	11 f0       	breq	.+4      	; 0x1bd0 <I2C_Master_u8WriteDataByte_ACK+0x46>
    {
        Local_Error = I2C_Error_Master_WriteDataByte_ACK ; 
    1bcc:	87 e0       	ldi	r24, 0x07	; 7
    1bce:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1bd0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bd2:	0f 90       	pop	r0
    1bd4:	0f 90       	pop	r0
    1bd6:	cf 91       	pop	r28
    1bd8:	df 91       	pop	r29
    1bda:	08 95       	ret

00001bdc <I2C_Master_u8WriteDataByte_NOTACK>:



Error_t I2C_Master_u8WriteDataByte_NOTACK (u8 Copy_u8WriteData)
{
    1bdc:	df 93       	push	r29
    1bde:	cf 93       	push	r28
    1be0:	00 d0       	rcall	.+0      	; 0x1be2 <I2C_Master_u8WriteDataByte_NOTACK+0x6>
    1be2:	cd b7       	in	r28, 0x3d	; 61
    1be4:	de b7       	in	r29, 0x3e	; 62
    1be6:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1be8:	19 82       	std	Y+1, r1	; 0x01
    Disable_ACK ();                                                    // Disable ACK 
    1bea:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <Disable_ACK>
    TWDR_REG = Copy_u8WriteData ;                                      // Write data in TWDR
    1bee:	e3 e2       	ldi	r30, 0x23	; 35
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bf4:	80 83       	st	Z, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                      // Clear flag ( Set TWCR 7 )
    1bf6:	a6 e5       	ldi	r26, 0x56	; 86
    1bf8:	b0 e0       	ldi	r27, 0x00	; 0
    1bfa:	e6 e5       	ldi	r30, 0x56	; 86
    1bfc:	f0 e0       	ldi	r31, 0x00	; 0
    1bfe:	80 81       	ld	r24, Z
    1c00:	80 68       	ori	r24, 0x80	; 128
    1c02:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                    // Wait for flag ( TWCR 7 == 0 )
    1c04:	e6 e5       	ldi	r30, 0x56	; 86
    1c06:	f0 e0       	ldi	r31, 0x00	; 0
    1c08:	80 81       	ld	r24, Z
    1c0a:	88 23       	and	r24, r24
    1c0c:	dc f7       	brge	.-10     	; 0x1c04 <I2C_Master_u8WriteDataByte_NOTACK+0x28>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_WR_DataByte_NOTACK )   // Check status code == Master Send Data + NOTACK == (0x30)
    1c0e:	e1 e2       	ldi	r30, 0x21	; 33
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	80 81       	ld	r24, Z
    1c14:	88 2f       	mov	r24, r24
    1c16:	90 e0       	ldi	r25, 0x00	; 0
    1c18:	88 7f       	andi	r24, 0xF8	; 248
    1c1a:	90 70       	andi	r25, 0x00	; 0
    1c1c:	80 33       	cpi	r24, 0x30	; 48
    1c1e:	91 05       	cpc	r25, r1
    1c20:	11 f0       	breq	.+4      	; 0x1c26 <I2C_Master_u8WriteDataByte_NOTACK+0x4a>
    {
        Local_Error = I2C_Error_Master_WriteDataByte_NOTACK ; 
    1c22:	88 e0       	ldi	r24, 0x08	; 8
    1c24:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1c26:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c28:	0f 90       	pop	r0
    1c2a:	0f 90       	pop	r0
    1c2c:	cf 91       	pop	r28
    1c2e:	df 91       	pop	r29
    1c30:	08 95       	ret

00001c32 <I2C_Master_u8ReadDataByte_ACK>:



Error_t I2C_Master_u8ReadDataByte_ACK (u8 *Copy_Pu8ReadData)
{
    1c32:	df 93       	push	r29
    1c34:	cf 93       	push	r28
    1c36:	00 d0       	rcall	.+0      	; 0x1c38 <I2C_Master_u8ReadDataByte_ACK+0x6>
    1c38:	0f 92       	push	r0
    1c3a:	cd b7       	in	r28, 0x3d	; 61
    1c3c:	de b7       	in	r29, 0x3e	; 62
    1c3e:	9b 83       	std	Y+3, r25	; 0x03
    1c40:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1c42:	19 82       	std	Y+1, r1	; 0x01
    SET_BIT(TWCR_REG,TWCR_TWINT);                                      // Clear flag ( Set TWCR 7 )
    1c44:	a6 e5       	ldi	r26, 0x56	; 86
    1c46:	b0 e0       	ldi	r27, 0x00	; 0
    1c48:	e6 e5       	ldi	r30, 0x56	; 86
    1c4a:	f0 e0       	ldi	r31, 0x00	; 0
    1c4c:	80 81       	ld	r24, Z
    1c4e:	80 68       	ori	r24, 0x80	; 128
    1c50:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                    // Wait for flag ( TWCR 7 == 0 )
    1c52:	e6 e5       	ldi	r30, 0x56	; 86
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	80 81       	ld	r24, Z
    1c58:	88 23       	and	r24, r24
    1c5a:	dc f7       	brge	.-10     	; 0x1c52 <I2C_Master_u8ReadDataByte_ACK+0x20>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_RD_DataByte_ACK )      // Check status code == Master Read Data + ACK == (0x50)
    1c5c:	e1 e2       	ldi	r30, 0x21	; 33
    1c5e:	f0 e0       	ldi	r31, 0x00	; 0
    1c60:	80 81       	ld	r24, Z
    1c62:	88 2f       	mov	r24, r24
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	88 7f       	andi	r24, 0xF8	; 248
    1c68:	90 70       	andi	r25, 0x00	; 0
    1c6a:	80 35       	cpi	r24, 0x50	; 80
    1c6c:	91 05       	cpc	r25, r1
    1c6e:	11 f0       	breq	.+4      	; 0x1c74 <I2C_Master_u8ReadDataByte_ACK+0x42>
    {
        Local_Error = I2C_Error_Master_ReadDataByte_ACK ; 
    1c70:	89 e0       	ldi	r24, 0x09	; 9
    1c72:	89 83       	std	Y+1, r24	; 0x01
    }
    *Copy_Pu8ReadData = TWDR_REG ;                                     // Read Data From Reg TWDR
    1c74:	e3 e2       	ldi	r30, 0x23	; 35
    1c76:	f0 e0       	ldi	r31, 0x00	; 0
    1c78:	80 81       	ld	r24, Z
    1c7a:	ea 81       	ldd	r30, Y+2	; 0x02
    1c7c:	fb 81       	ldd	r31, Y+3	; 0x03
    1c7e:	80 83       	st	Z, r24
    return Local_Error ;
    1c80:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c82:	0f 90       	pop	r0
    1c84:	0f 90       	pop	r0
    1c86:	0f 90       	pop	r0
    1c88:	cf 91       	pop	r28
    1c8a:	df 91       	pop	r29
    1c8c:	08 95       	ret

00001c8e <I2C_Master_u8ReadDataByte_NOTACK>:


Error_t I2C_Master_u8ReadDataByte_NOTACK (u8 *Copy_Pu8ReadData)
{
    1c8e:	df 93       	push	r29
    1c90:	cf 93       	push	r28
    1c92:	00 d0       	rcall	.+0      	; 0x1c94 <I2C_Master_u8ReadDataByte_NOTACK+0x6>
    1c94:	0f 92       	push	r0
    1c96:	cd b7       	in	r28, 0x3d	; 61
    1c98:	de b7       	in	r29, 0x3e	; 62
    1c9a:	9b 83       	std	Y+3, r25	; 0x03
    1c9c:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1c9e:	19 82       	std	Y+1, r1	; 0x01
    Disable_ACK ();                                                    // Disable ACK 
    1ca0:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <Disable_ACK>
    SET_BIT(TWCR_REG,TWCR_TWINT);                                      // Clear flag ( Set TWCR 7 )
    1ca4:	a6 e5       	ldi	r26, 0x56	; 86
    1ca6:	b0 e0       	ldi	r27, 0x00	; 0
    1ca8:	e6 e5       	ldi	r30, 0x56	; 86
    1caa:	f0 e0       	ldi	r31, 0x00	; 0
    1cac:	80 81       	ld	r24, Z
    1cae:	80 68       	ori	r24, 0x80	; 128
    1cb0:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                    // Wait for flag ( TWCR 7 == 0 )
    1cb2:	e6 e5       	ldi	r30, 0x56	; 86
    1cb4:	f0 e0       	ldi	r31, 0x00	; 0
    1cb6:	80 81       	ld	r24, Z
    1cb8:	88 23       	and	r24, r24
    1cba:	dc f7       	brge	.-10     	; 0x1cb2 <I2C_Master_u8ReadDataByte_NOTACK+0x24>
    if ( (TWSR_REG & STATUS_BIT_MASK) != MASTER_RD_DataByte_NOTACK )   // Check status code == Master Read Data + NOTACK == (0x58)
    1cbc:	e1 e2       	ldi	r30, 0x21	; 33
    1cbe:	f0 e0       	ldi	r31, 0x00	; 0
    1cc0:	80 81       	ld	r24, Z
    1cc2:	88 2f       	mov	r24, r24
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	88 7f       	andi	r24, 0xF8	; 248
    1cc8:	90 70       	andi	r25, 0x00	; 0
    1cca:	88 35       	cpi	r24, 0x58	; 88
    1ccc:	91 05       	cpc	r25, r1
    1cce:	11 f0       	breq	.+4      	; 0x1cd4 <I2C_Master_u8ReadDataByte_NOTACK+0x46>
    {
        Local_Error = I2C_Error_Master_ReadDataByte_NOTACK ; 
    1cd0:	8a e0       	ldi	r24, 0x0A	; 10
    1cd2:	89 83       	std	Y+1, r24	; 0x01
    }
    *Copy_Pu8ReadData = TWDR_REG ;                                     // Read Data From Reg TWDR
    1cd4:	e3 e2       	ldi	r30, 0x23	; 35
    1cd6:	f0 e0       	ldi	r31, 0x00	; 0
    1cd8:	80 81       	ld	r24, Z
    1cda:	ea 81       	ldd	r30, Y+2	; 0x02
    1cdc:	fb 81       	ldd	r31, Y+3	; 0x03
    1cde:	80 83       	st	Z, r24
    return Local_Error ;
    1ce0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ce2:	0f 90       	pop	r0
    1ce4:	0f 90       	pop	r0
    1ce6:	0f 90       	pop	r0
    1ce8:	cf 91       	pop	r28
    1cea:	df 91       	pop	r29
    1cec:	08 95       	ret

00001cee <I2C_Master_voidStopCondition>:


void I2C_Master_voidStopCondition (void)
{
    1cee:	df 93       	push	r29
    1cf0:	cf 93       	push	r28
    1cf2:	cd b7       	in	r28, 0x3d	; 61
    1cf4:	de b7       	in	r29, 0x3e	; 62
    SET_BIT(TWCR_REG,TWCR_TWSTO);               // Stop condition ( Set TWCR 4 )
    1cf6:	a6 e5       	ldi	r26, 0x56	; 86
    1cf8:	b0 e0       	ldi	r27, 0x00	; 0
    1cfa:	e6 e5       	ldi	r30, 0x56	; 86
    1cfc:	f0 e0       	ldi	r31, 0x00	; 0
    1cfe:	80 81       	ld	r24, Z
    1d00:	80 61       	ori	r24, 0x10	; 16
    1d02:	8c 93       	st	X, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);               // Clear flag ( Set TWCR 7 )  
    1d04:	a6 e5       	ldi	r26, 0x56	; 86
    1d06:	b0 e0       	ldi	r27, 0x00	; 0
    1d08:	e6 e5       	ldi	r30, 0x56	; 86
    1d0a:	f0 e0       	ldi	r31, 0x00	; 0
    1d0c:	80 81       	ld	r24, Z
    1d0e:	80 68       	ori	r24, 0x80	; 128
    1d10:	8c 93       	st	X, r24
}
    1d12:	cf 91       	pop	r28
    1d14:	df 91       	pop	r29
    1d16:	08 95       	ret

00001d18 <I2C_voidSlaveInit>:


void I2C_voidSlaveInit (u8 Copy_u8SlaveAddress)
{
    1d18:	df 93       	push	r29
    1d1a:	cf 93       	push	r28
    1d1c:	0f 92       	push	r0
    1d1e:	cd b7       	in	r28, 0x3d	; 61
    1d20:	de b7       	in	r29, 0x3e	; 62
    1d22:	89 83       	std	Y+1, r24	; 0x01
    TWAR_REG = Copy_u8SlaveAddress << 1 ;       // Set slave address in ( TWAR = address<<1 )
    1d24:	e2 e2       	ldi	r30, 0x22	; 34
    1d26:	f0 e0       	ldi	r31, 0x00	; 0
    1d28:	89 81       	ldd	r24, Y+1	; 0x01
    1d2a:	88 0f       	add	r24, r24
    1d2c:	80 83       	st	Z, r24
    Enable_ACK();                               // Enable ACK  ( set TWCR 6 )
    1d2e:	0e 94 9c 0f 	call	0x1f38	; 0x1f38 <Enable_ACK>
    SET_BIT(TWCR_REG,TWCR_TWEN);                // Enable I2C  ( set TWCR 2 )
    1d32:	a6 e5       	ldi	r26, 0x56	; 86
    1d34:	b0 e0       	ldi	r27, 0x00	; 0
    1d36:	e6 e5       	ldi	r30, 0x56	; 86
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 81       	ld	r24, Z
    1d3c:	84 60       	ori	r24, 0x04	; 4
    1d3e:	8c 93       	st	X, r24
}
    1d40:	0f 90       	pop	r0
    1d42:	cf 91       	pop	r28
    1d44:	df 91       	pop	r29
    1d46:	08 95       	ret

00001d48 <I2C_SLAVE_u8OwnSLA_Write_Recieved_ACK>:


Error_t I2C_SLAVE_u8OwnSLA_Write_Recieved_ACK (void)
{
    1d48:	df 93       	push	r29
    1d4a:	cf 93       	push	r28
    1d4c:	0f 92       	push	r0
    1d4e:	cd b7       	in	r28, 0x3d	; 61
    1d50:	de b7       	in	r29, 0x3e	; 62
    Error_t Local_Error = I2C_NO_Error ;
    1d52:	19 82       	std	Y+1, r1	; 0x01
    SET_BIT(TWCR_REG,TWCR_TWINT);                                            // Clear flag ( Set TWCR 7 )
    1d54:	a6 e5       	ldi	r26, 0x56	; 86
    1d56:	b0 e0       	ldi	r27, 0x00	; 0
    1d58:	e6 e5       	ldi	r30, 0x56	; 86
    1d5a:	f0 e0       	ldi	r31, 0x00	; 0
    1d5c:	80 81       	ld	r24, Z
    1d5e:	80 68       	ori	r24, 0x80	; 128
    1d60:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                          // Wait for flag ( TWCR 7 == 0 )
    1d62:	e6 e5       	ldi	r30, 0x56	; 86
    1d64:	f0 e0       	ldi	r31, 0x00	; 0
    1d66:	80 81       	ld	r24, Z
    1d68:	88 23       	and	r24, r24
    1d6a:	dc f7       	brge	.-10     	; 0x1d62 <I2C_SLAVE_u8OwnSLA_Write_Recieved_ACK+0x1a>
    if ( (TWSR_REG & STATUS_BIT_MASK) != SLAVE_OwnSLA_Write_Recieved_ACK )   // Check status code == Own Slave Address + Write + ACK == (0x60)
    1d6c:	e1 e2       	ldi	r30, 0x21	; 33
    1d6e:	f0 e0       	ldi	r31, 0x00	; 0
    1d70:	80 81       	ld	r24, Z
    1d72:	88 2f       	mov	r24, r24
    1d74:	90 e0       	ldi	r25, 0x00	; 0
    1d76:	88 7f       	andi	r24, 0xF8	; 248
    1d78:	90 70       	andi	r25, 0x00	; 0
    1d7a:	80 36       	cpi	r24, 0x60	; 96
    1d7c:	91 05       	cpc	r25, r1
    1d7e:	11 f0       	breq	.+4      	; 0x1d84 <I2C_SLAVE_u8OwnSLA_Write_Recieved_ACK+0x3c>
    {
        Local_Error = I2C_Error_Slave_OwnSLA_Write_ACK ; 
    1d80:	8b e0       	ldi	r24, 0x0B	; 11
    1d82:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1d84:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d86:	0f 90       	pop	r0
    1d88:	cf 91       	pop	r28
    1d8a:	df 91       	pop	r29
    1d8c:	08 95       	ret

00001d8e <I2C_SLAVE_u8OwnSLA_Read_Recieved_ACK>:


Error_t I2C_SLAVE_u8OwnSLA_Read_Recieved_ACK (void)
{
    1d8e:	df 93       	push	r29
    1d90:	cf 93       	push	r28
    1d92:	0f 92       	push	r0
    1d94:	cd b7       	in	r28, 0x3d	; 61
    1d96:	de b7       	in	r29, 0x3e	; 62
    Error_t Local_Error = I2C_NO_Error ;
    1d98:	19 82       	std	Y+1, r1	; 0x01
    SET_BIT(TWCR_REG,TWCR_TWINT);                                            // Clear flag ( Set TWCR 7 )
    1d9a:	a6 e5       	ldi	r26, 0x56	; 86
    1d9c:	b0 e0       	ldi	r27, 0x00	; 0
    1d9e:	e6 e5       	ldi	r30, 0x56	; 86
    1da0:	f0 e0       	ldi	r31, 0x00	; 0
    1da2:	80 81       	ld	r24, Z
    1da4:	80 68       	ori	r24, 0x80	; 128
    1da6:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                          // Wait for flag ( TWCR 7 == 0 )
    1da8:	e6 e5       	ldi	r30, 0x56	; 86
    1daa:	f0 e0       	ldi	r31, 0x00	; 0
    1dac:	80 81       	ld	r24, Z
    1dae:	88 23       	and	r24, r24
    1db0:	dc f7       	brge	.-10     	; 0x1da8 <I2C_SLAVE_u8OwnSLA_Read_Recieved_ACK+0x1a>
    if ( (TWSR_REG & STATUS_BIT_MASK) != SLAVE_OwnSLA_Read_Recieved_ACK )    // Check status code == Own Slave Address + Read + ACK == (0xA8)
    1db2:	e1 e2       	ldi	r30, 0x21	; 33
    1db4:	f0 e0       	ldi	r31, 0x00	; 0
    1db6:	80 81       	ld	r24, Z
    1db8:	88 2f       	mov	r24, r24
    1dba:	90 e0       	ldi	r25, 0x00	; 0
    1dbc:	88 7f       	andi	r24, 0xF8	; 248
    1dbe:	90 70       	andi	r25, 0x00	; 0
    1dc0:	88 3a       	cpi	r24, 0xA8	; 168
    1dc2:	91 05       	cpc	r25, r1
    1dc4:	11 f0       	breq	.+4      	; 0x1dca <I2C_SLAVE_u8OwnSLA_Read_Recieved_ACK+0x3c>
    {
        Local_Error = I2C_Error_Slave_OwnSLA_Read_ACK ; 
    1dc6:	8c e0       	ldi	r24, 0x0C	; 12
    1dc8:	89 83       	std	Y+1, r24	; 0x01
    }
    return Local_Error ;
    1dca:	89 81       	ldd	r24, Y+1	; 0x01
}
    1dcc:	0f 90       	pop	r0
    1dce:	cf 91       	pop	r28
    1dd0:	df 91       	pop	r29
    1dd2:	08 95       	ret

00001dd4 <I2C_SLAVE_u8DataByteRecieved_ACK>:


Error_t I2C_SLAVE_u8DataByteRecieved_ACK (u8 *Copy_Pu8RecievedData)
{
    1dd4:	df 93       	push	r29
    1dd6:	cf 93       	push	r28
    1dd8:	00 d0       	rcall	.+0      	; 0x1dda <I2C_SLAVE_u8DataByteRecieved_ACK+0x6>
    1dda:	0f 92       	push	r0
    1ddc:	cd b7       	in	r28, 0x3d	; 61
    1dde:	de b7       	in	r29, 0x3e	; 62
    1de0:	9b 83       	std	Y+3, r25	; 0x03
    1de2:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1de4:	19 82       	std	Y+1, r1	; 0x01
    SET_BIT(TWCR_REG,TWCR_TWINT);                                            // Clear flag ( Set TWCR 7 )
    1de6:	a6 e5       	ldi	r26, 0x56	; 86
    1de8:	b0 e0       	ldi	r27, 0x00	; 0
    1dea:	e6 e5       	ldi	r30, 0x56	; 86
    1dec:	f0 e0       	ldi	r31, 0x00	; 0
    1dee:	80 81       	ld	r24, Z
    1df0:	80 68       	ori	r24, 0x80	; 128
    1df2:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                          // Wait for flag ( TWCR 7 == 0 )
    1df4:	e6 e5       	ldi	r30, 0x56	; 86
    1df6:	f0 e0       	ldi	r31, 0x00	; 0
    1df8:	80 81       	ld	r24, Z
    1dfa:	88 23       	and	r24, r24
    1dfc:	dc f7       	brge	.-10     	; 0x1df4 <I2C_SLAVE_u8DataByteRecieved_ACK+0x20>
    if ( (TWSR_REG & STATUS_BIT_MASK) != SLAVE_DataByte_Recieved_ACK )       // Check status code == Data Byte Recived + ACK  == (0x80)
    1dfe:	e1 e2       	ldi	r30, 0x21	; 33
    1e00:	f0 e0       	ldi	r31, 0x00	; 0
    1e02:	80 81       	ld	r24, Z
    1e04:	88 2f       	mov	r24, r24
    1e06:	90 e0       	ldi	r25, 0x00	; 0
    1e08:	88 7f       	andi	r24, 0xF8	; 248
    1e0a:	90 70       	andi	r25, 0x00	; 0
    1e0c:	80 38       	cpi	r24, 0x80	; 128
    1e0e:	91 05       	cpc	r25, r1
    1e10:	11 f0       	breq	.+4      	; 0x1e16 <I2C_SLAVE_u8DataByteRecieved_ACK+0x42>
    {
        Local_Error = I2C_Error_Slave_DataByteRecieved_ACK ; 
    1e12:	8d e0       	ldi	r24, 0x0D	; 13
    1e14:	89 83       	std	Y+1, r24	; 0x01
    }
    *Copy_Pu8RecievedData = TWDR_REG ;                                       // Read Data From Reg TWDR 
    1e16:	e3 e2       	ldi	r30, 0x23	; 35
    1e18:	f0 e0       	ldi	r31, 0x00	; 0
    1e1a:	80 81       	ld	r24, Z
    1e1c:	ea 81       	ldd	r30, Y+2	; 0x02
    1e1e:	fb 81       	ldd	r31, Y+3	; 0x03
    1e20:	80 83       	st	Z, r24
    return Local_Error ;
    1e22:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e24:	0f 90       	pop	r0
    1e26:	0f 90       	pop	r0
    1e28:	0f 90       	pop	r0
    1e2a:	cf 91       	pop	r28
    1e2c:	df 91       	pop	r29
    1e2e:	08 95       	ret

00001e30 <I2C_SLAVE_u8DataByteRecieved_NOTACK>:


Error_t I2C_SLAVE_u8DataByteRecieved_NOTACK (u8 *Copy_Pu8RecievedData)
{
    1e30:	df 93       	push	r29
    1e32:	cf 93       	push	r28
    1e34:	00 d0       	rcall	.+0      	; 0x1e36 <I2C_SLAVE_u8DataByteRecieved_NOTACK+0x6>
    1e36:	0f 92       	push	r0
    1e38:	cd b7       	in	r28, 0x3d	; 61
    1e3a:	de b7       	in	r29, 0x3e	; 62
    1e3c:	9b 83       	std	Y+3, r25	; 0x03
    1e3e:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;    
    1e40:	19 82       	std	Y+1, r1	; 0x01
    Disable_ACK ();                                                             // Disable ACK 
    1e42:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <Disable_ACK>
    SET_BIT(TWCR_REG,TWCR_TWINT);                                               // Clear flag ( Set TWCR 7 )
    1e46:	a6 e5       	ldi	r26, 0x56	; 86
    1e48:	b0 e0       	ldi	r27, 0x00	; 0
    1e4a:	e6 e5       	ldi	r30, 0x56	; 86
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	80 81       	ld	r24, Z
    1e50:	80 68       	ori	r24, 0x80	; 128
    1e52:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                             // Wait for flag ( TWCR 7 == 0 )
    1e54:	e6 e5       	ldi	r30, 0x56	; 86
    1e56:	f0 e0       	ldi	r31, 0x00	; 0
    1e58:	80 81       	ld	r24, Z
    1e5a:	88 23       	and	r24, r24
    1e5c:	dc f7       	brge	.-10     	; 0x1e54 <I2C_SLAVE_u8DataByteRecieved_NOTACK+0x24>
    if ( (TWSR_REG & STATUS_BIT_MASK) != SLAVE_DataByte_Recieved_NOTACK )       // Check status code == Data Byte Recived + NOTACK  == (0x88)
    1e5e:	e1 e2       	ldi	r30, 0x21	; 33
    1e60:	f0 e0       	ldi	r31, 0x00	; 0
    1e62:	80 81       	ld	r24, Z
    1e64:	88 2f       	mov	r24, r24
    1e66:	90 e0       	ldi	r25, 0x00	; 0
    1e68:	88 7f       	andi	r24, 0xF8	; 248
    1e6a:	90 70       	andi	r25, 0x00	; 0
    1e6c:	88 38       	cpi	r24, 0x88	; 136
    1e6e:	91 05       	cpc	r25, r1
    1e70:	11 f0       	breq	.+4      	; 0x1e76 <I2C_SLAVE_u8DataByteRecieved_NOTACK+0x46>
    {
        Local_Error = I2C_Error_Slave_DataByteRecieved_NOTACK ; 
    1e72:	8e e0       	ldi	r24, 0x0E	; 14
    1e74:	89 83       	std	Y+1, r24	; 0x01
    }
    *Copy_Pu8RecievedData = TWDR_REG ;                                          // Read Data From Reg TWDR
    1e76:	e3 e2       	ldi	r30, 0x23	; 35
    1e78:	f0 e0       	ldi	r31, 0x00	; 0
    1e7a:	80 81       	ld	r24, Z
    1e7c:	ea 81       	ldd	r30, Y+2	; 0x02
    1e7e:	fb 81       	ldd	r31, Y+3	; 0x03
    1e80:	80 83       	st	Z, r24
    return Local_Error ;
    1e82:	89 81       	ldd	r24, Y+1	; 0x01
}
    1e84:	0f 90       	pop	r0
    1e86:	0f 90       	pop	r0
    1e88:	0f 90       	pop	r0
    1e8a:	cf 91       	pop	r28
    1e8c:	df 91       	pop	r29
    1e8e:	08 95       	ret

00001e90 <I2C_SLAVE_u8DataByteTransmit_ACK>:


Error_t I2C_SLAVE_u8DataByteTransmit_ACK (u8 Copy_Pu8TransmitData)
{
    1e90:	df 93       	push	r29
    1e92:	cf 93       	push	r28
    1e94:	00 d0       	rcall	.+0      	; 0x1e96 <I2C_SLAVE_u8DataByteTransmit_ACK+0x6>
    1e96:	cd b7       	in	r28, 0x3d	; 61
    1e98:	de b7       	in	r29, 0x3e	; 62
    1e9a:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1e9c:	19 82       	std	Y+1, r1	; 0x01
    TWDR_REG =  Copy_Pu8TransmitData ;                                       // Write Data in Reg TWDR 
    1e9e:	e3 e2       	ldi	r30, 0x23	; 35
    1ea0:	f0 e0       	ldi	r31, 0x00	; 0
    1ea2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ea4:	80 83       	st	Z, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                            // Clear flag ( Set TWCR 7 )
    1ea6:	a6 e5       	ldi	r26, 0x56	; 86
    1ea8:	b0 e0       	ldi	r27, 0x00	; 0
    1eaa:	e6 e5       	ldi	r30, 0x56	; 86
    1eac:	f0 e0       	ldi	r31, 0x00	; 0
    1eae:	80 81       	ld	r24, Z
    1eb0:	80 68       	ori	r24, 0x80	; 128
    1eb2:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                          // Wait for flag ( TWCR 7 == 0 )
    1eb4:	e6 e5       	ldi	r30, 0x56	; 86
    1eb6:	f0 e0       	ldi	r31, 0x00	; 0
    1eb8:	80 81       	ld	r24, Z
    1eba:	88 23       	and	r24, r24
    1ebc:	dc f7       	brge	.-10     	; 0x1eb4 <I2C_SLAVE_u8DataByteTransmit_ACK+0x24>
    if ( (TWSR_REG & STATUS_BIT_MASK) != SLAVE_DataByte_Transmitted_ACK )    // Check status code == Data Byte Transmit + ACK  == (0xB8)
    1ebe:	e1 e2       	ldi	r30, 0x21	; 33
    1ec0:	f0 e0       	ldi	r31, 0x00	; 0
    1ec2:	80 81       	ld	r24, Z
    1ec4:	88 2f       	mov	r24, r24
    1ec6:	90 e0       	ldi	r25, 0x00	; 0
    1ec8:	88 7f       	andi	r24, 0xF8	; 248
    1eca:	90 70       	andi	r25, 0x00	; 0
    1ecc:	88 3b       	cpi	r24, 0xB8	; 184
    1ece:	91 05       	cpc	r25, r1
    1ed0:	11 f0       	breq	.+4      	; 0x1ed6 <I2C_SLAVE_u8DataByteTransmit_ACK+0x46>
    {
        Local_Error = I2C_Error_Slave_DataByteTransmit_ACK ; 
    1ed2:	8f e0       	ldi	r24, 0x0F	; 15
    1ed4:	89 83       	std	Y+1, r24	; 0x01
    } 
    return Local_Error ;
    1ed6:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ed8:	0f 90       	pop	r0
    1eda:	0f 90       	pop	r0
    1edc:	cf 91       	pop	r28
    1ede:	df 91       	pop	r29
    1ee0:	08 95       	ret

00001ee2 <I2C_SLAVE_u8DataByteTransmit_NOTACK>:


Error_t I2C_SLAVE_u8DataByteTransmit_NOTACK (u8 Copy_Pu8TransmitData)
{
    1ee2:	df 93       	push	r29
    1ee4:	cf 93       	push	r28
    1ee6:	00 d0       	rcall	.+0      	; 0x1ee8 <I2C_SLAVE_u8DataByteTransmit_NOTACK+0x6>
    1ee8:	cd b7       	in	r28, 0x3d	; 61
    1eea:	de b7       	in	r29, 0x3e	; 62
    1eec:	8a 83       	std	Y+2, r24	; 0x02
    Error_t Local_Error = I2C_NO_Error ;
    1eee:	19 82       	std	Y+1, r1	; 0x01
    Disable_ACK ();                                                             // Disable ACK 
    1ef0:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <Disable_ACK>
    TWDR_REG =  Copy_Pu8TransmitData ;                                          // Write Data in Reg TWDR 
    1ef4:	e3 e2       	ldi	r30, 0x23	; 35
    1ef6:	f0 e0       	ldi	r31, 0x00	; 0
    1ef8:	8a 81       	ldd	r24, Y+2	; 0x02
    1efa:	80 83       	st	Z, r24
    SET_BIT(TWCR_REG,TWCR_TWINT);                                               // Clear flag ( Set TWCR 7 )
    1efc:	a6 e5       	ldi	r26, 0x56	; 86
    1efe:	b0 e0       	ldi	r27, 0x00	; 0
    1f00:	e6 e5       	ldi	r30, 0x56	; 86
    1f02:	f0 e0       	ldi	r31, 0x00	; 0
    1f04:	80 81       	ld	r24, Z
    1f06:	80 68       	ori	r24, 0x80	; 128
    1f08:	8c 93       	st	X, r24
    while( ( GET_BIT(TWCR_REG,TWCR_TWINT) ) == 0 );                             // Wait for flag ( TWCR 7 == 0 )
    1f0a:	e6 e5       	ldi	r30, 0x56	; 86
    1f0c:	f0 e0       	ldi	r31, 0x00	; 0
    1f0e:	80 81       	ld	r24, Z
    1f10:	88 23       	and	r24, r24
    1f12:	dc f7       	brge	.-10     	; 0x1f0a <I2C_SLAVE_u8DataByteTransmit_NOTACK+0x28>
    if ( (TWSR_REG & STATUS_BIT_MASK) != SLAVE_DataByte_Transmitted_NOTACK )    // Check status code == Data Byte Transmit + NOTACK  == (0xC0)
    1f14:	e1 e2       	ldi	r30, 0x21	; 33
    1f16:	f0 e0       	ldi	r31, 0x00	; 0
    1f18:	80 81       	ld	r24, Z
    1f1a:	88 2f       	mov	r24, r24
    1f1c:	90 e0       	ldi	r25, 0x00	; 0
    1f1e:	88 7f       	andi	r24, 0xF8	; 248
    1f20:	90 70       	andi	r25, 0x00	; 0
    1f22:	80 3c       	cpi	r24, 0xC0	; 192
    1f24:	91 05       	cpc	r25, r1
    1f26:	11 f0       	breq	.+4      	; 0x1f2c <I2C_SLAVE_u8DataByteTransmit_NOTACK+0x4a>
    {
        Local_Error = I2C_Error_Slave_DataByteTransmit_NOTACK ; 
    1f28:	80 e1       	ldi	r24, 0x10	; 16
    1f2a:	89 83       	std	Y+1, r24	; 0x01
    } 
    return Local_Error ;
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1f2e:	0f 90       	pop	r0
    1f30:	0f 90       	pop	r0
    1f32:	cf 91       	pop	r28
    1f34:	df 91       	pop	r29
    1f36:	08 95       	ret

00001f38 <Enable_ACK>:


void Enable_ACK (void)
{
    1f38:	df 93       	push	r29
    1f3a:	cf 93       	push	r28
    1f3c:	cd b7       	in	r28, 0x3d	; 61
    1f3e:	de b7       	in	r29, 0x3e	; 62
    // Enable ACK  ( Set TWCR 6 )
    SET_BIT(TWCR_REG,TWCR_TWEA);
    1f40:	a6 e5       	ldi	r26, 0x56	; 86
    1f42:	b0 e0       	ldi	r27, 0x00	; 0
    1f44:	e6 e5       	ldi	r30, 0x56	; 86
    1f46:	f0 e0       	ldi	r31, 0x00	; 0
    1f48:	80 81       	ld	r24, Z
    1f4a:	80 64       	ori	r24, 0x40	; 64
    1f4c:	8c 93       	st	X, r24
}
    1f4e:	cf 91       	pop	r28
    1f50:	df 91       	pop	r29
    1f52:	08 95       	ret

00001f54 <Disable_ACK>:


void Disable_ACK (void)
{
    1f54:	df 93       	push	r29
    1f56:	cf 93       	push	r28
    1f58:	cd b7       	in	r28, 0x3d	; 61
    1f5a:	de b7       	in	r29, 0x3e	; 62
    // Disable ACK  ( Clear TWCR 6 )
    CLR_BIT(TWCR_REG,TWCR_TWEA);
    1f5c:	a6 e5       	ldi	r26, 0x56	; 86
    1f5e:	b0 e0       	ldi	r27, 0x00	; 0
    1f60:	e6 e5       	ldi	r30, 0x56	; 86
    1f62:	f0 e0       	ldi	r31, 0x00	; 0
    1f64:	80 81       	ld	r24, Z
    1f66:	8f 7b       	andi	r24, 0xBF	; 191
    1f68:	8c 93       	st	X, r24
}
    1f6a:	cf 91       	pop	r28
    1f6c:	df 91       	pop	r29
    1f6e:	08 95       	ret

00001f70 <GIE_void_Enable>:
#include "GIE_Private.h"
#include "GIE_Config.h"


void GIE_void_Enable ( void)
{
    1f70:	df 93       	push	r29
    1f72:	cf 93       	push	r28
    1f74:	cd b7       	in	r28, 0x3d	; 61
    1f76:	de b7       	in	r29, 0x3e	; 62
         SET_BIT(SREG_REG,SREG_I);
    1f78:	af e5       	ldi	r26, 0x5F	; 95
    1f7a:	b0 e0       	ldi	r27, 0x00	; 0
    1f7c:	ef e5       	ldi	r30, 0x5F	; 95
    1f7e:	f0 e0       	ldi	r31, 0x00	; 0
    1f80:	80 81       	ld	r24, Z
    1f82:	80 68       	ori	r24, 0x80	; 128
    1f84:	8c 93       	st	X, r24
}
    1f86:	cf 91       	pop	r28
    1f88:	df 91       	pop	r29
    1f8a:	08 95       	ret

00001f8c <GIE_void_Disable>:
void GIE_void_Disable ( void)
{
    1f8c:	df 93       	push	r29
    1f8e:	cf 93       	push	r28
    1f90:	cd b7       	in	r28, 0x3d	; 61
    1f92:	de b7       	in	r29, 0x3e	; 62
         CLR_BIT(SREG_REG,SREG_I);
    1f94:	af e5       	ldi	r26, 0x5F	; 95
    1f96:	b0 e0       	ldi	r27, 0x00	; 0
    1f98:	ef e5       	ldi	r30, 0x5F	; 95
    1f9a:	f0 e0       	ldi	r31, 0x00	; 0
    1f9c:	80 81       	ld	r24, Z
    1f9e:	8f 77       	andi	r24, 0x7F	; 127
    1fa0:	8c 93       	st	X, r24
}
    1fa2:	cf 91       	pop	r28
    1fa4:	df 91       	pop	r29
    1fa6:	08 95       	ret

00001fa8 <EXTI_voidEnable>:
void (*Global_PF_Vector_3)(void) = NULL ;



void EXTI_voidEnable ( u8 Copy_u8EXTI_INTnumber , u8 Copy_u8SenseControl )
{
    1fa8:	df 93       	push	r29
    1faa:	cf 93       	push	r28
    1fac:	cd b7       	in	r28, 0x3d	; 61
    1fae:	de b7       	in	r29, 0x3e	; 62
    1fb0:	2a 97       	sbiw	r28, 0x0a	; 10
    1fb2:	0f b6       	in	r0, 0x3f	; 63
    1fb4:	f8 94       	cli
    1fb6:	de bf       	out	0x3e, r29	; 62
    1fb8:	0f be       	out	0x3f, r0	; 63
    1fba:	cd bf       	out	0x3d, r28	; 61
    1fbc:	89 83       	std	Y+1, r24	; 0x01
    1fbe:	6a 83       	std	Y+2, r22	; 0x02
    switch ( Copy_u8EXTI_INTnumber )
    1fc0:	89 81       	ldd	r24, Y+1	; 0x01
    1fc2:	28 2f       	mov	r18, r24
    1fc4:	30 e0       	ldi	r19, 0x00	; 0
    1fc6:	3a 87       	std	Y+10, r19	; 0x0a
    1fc8:	29 87       	std	Y+9, r18	; 0x09
    1fca:	89 85       	ldd	r24, Y+9	; 0x09
    1fcc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fce:	81 30       	cpi	r24, 0x01	; 1
    1fd0:	91 05       	cpc	r25, r1
    1fd2:	09 f4       	brne	.+2      	; 0x1fd6 <EXTI_voidEnable+0x2e>
    1fd4:	6d c0       	rjmp	.+218    	; 0x20b0 <EXTI_voidEnable+0x108>
    1fd6:	29 85       	ldd	r18, Y+9	; 0x09
    1fd8:	3a 85       	ldd	r19, Y+10	; 0x0a
    1fda:	22 30       	cpi	r18, 0x02	; 2
    1fdc:	31 05       	cpc	r19, r1
    1fde:	09 f4       	brne	.+2      	; 0x1fe2 <EXTI_voidEnable+0x3a>
    1fe0:	c9 c0       	rjmp	.+402    	; 0x2174 <EXTI_voidEnable+0x1cc>
    1fe2:	89 85       	ldd	r24, Y+9	; 0x09
    1fe4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fe6:	00 97       	sbiw	r24, 0x00	; 0
    1fe8:	09 f0       	breq	.+2      	; 0x1fec <EXTI_voidEnable+0x44>
    1fea:	e9 c0       	rjmp	.+466    	; 0x21be <EXTI_voidEnable+0x216>
    {
        case EXTI_INT0 :     // Set 1 On PIN6 At GTCR_REG to [Enable] (PIE) Peripheral EXTI_INTerrupt Enable to EXTI_INT0 .
                         SET_BIT(GICR_REG,PIN6);            
    1fec:	ab e5       	ldi	r26, 0x5B	; 91
    1fee:	b0 e0       	ldi	r27, 0x00	; 0
    1ff0:	eb e5       	ldi	r30, 0x5B	; 91
    1ff2:	f0 e0       	ldi	r31, 0x00	; 0
    1ff4:	80 81       	ld	r24, Z
    1ff6:	80 64       	ori	r24, 0x40	; 64
    1ff8:	8c 93       	st	X, r24
                        switch ( Copy_u8SenseControl )
    1ffa:	8a 81       	ldd	r24, Y+2	; 0x02
    1ffc:	28 2f       	mov	r18, r24
    1ffe:	30 e0       	ldi	r19, 0x00	; 0
    2000:	38 87       	std	Y+8, r19	; 0x08
    2002:	2f 83       	std	Y+7, r18	; 0x07
    2004:	8f 81       	ldd	r24, Y+7	; 0x07
    2006:	98 85       	ldd	r25, Y+8	; 0x08
    2008:	81 30       	cpi	r24, 0x01	; 1
    200a:	91 05       	cpc	r25, r1
    200c:	21 f1       	breq	.+72     	; 0x2056 <EXTI_voidEnable+0xae>
    200e:	2f 81       	ldd	r18, Y+7	; 0x07
    2010:	38 85       	ldd	r19, Y+8	; 0x08
    2012:	22 30       	cpi	r18, 0x02	; 2
    2014:	31 05       	cpc	r19, r1
    2016:	2c f4       	brge	.+10     	; 0x2022 <EXTI_voidEnable+0x7a>
    2018:	8f 81       	ldd	r24, Y+7	; 0x07
    201a:	98 85       	ldd	r25, Y+8	; 0x08
    201c:	00 97       	sbiw	r24, 0x00	; 0
    201e:	61 f0       	breq	.+24     	; 0x2038 <EXTI_voidEnable+0x90>
    2020:	ce c0       	rjmp	.+412    	; 0x21be <EXTI_voidEnable+0x216>
    2022:	2f 81       	ldd	r18, Y+7	; 0x07
    2024:	38 85       	ldd	r19, Y+8	; 0x08
    2026:	22 30       	cpi	r18, 0x02	; 2
    2028:	31 05       	cpc	r19, r1
    202a:	21 f1       	breq	.+72     	; 0x2074 <EXTI_voidEnable+0xcc>
    202c:	8f 81       	ldd	r24, Y+7	; 0x07
    202e:	98 85       	ldd	r25, Y+8	; 0x08
    2030:	83 30       	cpi	r24, 0x03	; 3
    2032:	91 05       	cpc	r25, r1
    2034:	71 f1       	breq	.+92     	; 0x2092 <EXTI_voidEnable+0xea>
    2036:	c3 c0       	rjmp	.+390    	; 0x21be <EXTI_voidEnable+0x216>
                        {															 // BIT1  -  BIT0  on MCUCR_REG
                            case FALLING_EDGE :										 //    1   -   0   Falling Edge
                            	SET_BIT(MCUCR_REG,PIN1);
    2038:	a5 e5       	ldi	r26, 0x55	; 85
    203a:	b0 e0       	ldi	r27, 0x00	; 0
    203c:	e5 e5       	ldi	r30, 0x55	; 85
    203e:	f0 e0       	ldi	r31, 0x00	; 0
    2040:	80 81       	ld	r24, Z
    2042:	82 60       	ori	r24, 0x02	; 2
    2044:	8c 93       	st	X, r24
                            	CLR_BIT(MCUCR_REG,PIN0);
    2046:	a5 e5       	ldi	r26, 0x55	; 85
    2048:	b0 e0       	ldi	r27, 0x00	; 0
    204a:	e5 e5       	ldi	r30, 0x55	; 85
    204c:	f0 e0       	ldi	r31, 0x00	; 0
    204e:	80 81       	ld	r24, Z
    2050:	8e 7f       	andi	r24, 0xFE	; 254
    2052:	8c 93       	st	X, r24
    2054:	b4 c0       	rjmp	.+360    	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                            case RAISING_EDGE :     								 //   1   -   1   Raising Edge
                            	SET_BIT(MCUCR_REG,PIN1);
    2056:	a5 e5       	ldi	r26, 0x55	; 85
    2058:	b0 e0       	ldi	r27, 0x00	; 0
    205a:	e5 e5       	ldi	r30, 0x55	; 85
    205c:	f0 e0       	ldi	r31, 0x00	; 0
    205e:	80 81       	ld	r24, Z
    2060:	82 60       	ori	r24, 0x02	; 2
    2062:	8c 93       	st	X, r24
                            	SET_BIT(MCUCR_REG,PIN0);
    2064:	a5 e5       	ldi	r26, 0x55	; 85
    2066:	b0 e0       	ldi	r27, 0x00	; 0
    2068:	e5 e5       	ldi	r30, 0x55	; 85
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	80 81       	ld	r24, Z
    206e:	81 60       	ori	r24, 0x01	; 1
    2070:	8c 93       	st	X, r24
    2072:	a5 c0       	rjmp	.+330    	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                            case LOW_LEVEL    :     								 //   0   -   0   Low Level
                            	CLR_BIT(MCUCR_REG,PIN1);
    2074:	a5 e5       	ldi	r26, 0x55	; 85
    2076:	b0 e0       	ldi	r27, 0x00	; 0
    2078:	e5 e5       	ldi	r30, 0x55	; 85
    207a:	f0 e0       	ldi	r31, 0x00	; 0
    207c:	80 81       	ld	r24, Z
    207e:	8d 7f       	andi	r24, 0xFD	; 253
    2080:	8c 93       	st	X, r24
                            	CLR_BIT(MCUCR_REG,PIN0);
    2082:	a5 e5       	ldi	r26, 0x55	; 85
    2084:	b0 e0       	ldi	r27, 0x00	; 0
    2086:	e5 e5       	ldi	r30, 0x55	; 85
    2088:	f0 e0       	ldi	r31, 0x00	; 0
    208a:	80 81       	ld	r24, Z
    208c:	8e 7f       	andi	r24, 0xFE	; 254
    208e:	8c 93       	st	X, r24
    2090:	96 c0       	rjmp	.+300    	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                            case ON_CHANGE    :										//   0   -   1   On Change
                            	CLR_BIT(MCUCR_REG,PIN1);
    2092:	a5 e5       	ldi	r26, 0x55	; 85
    2094:	b0 e0       	ldi	r27, 0x00	; 0
    2096:	e5 e5       	ldi	r30, 0x55	; 85
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	8d 7f       	andi	r24, 0xFD	; 253
    209e:	8c 93       	st	X, r24
                            	SET_BIT(MCUCR_REG,PIN0);
    20a0:	a5 e5       	ldi	r26, 0x55	; 85
    20a2:	b0 e0       	ldi	r27, 0x00	; 0
    20a4:	e5 e5       	ldi	r30, 0x55	; 85
    20a6:	f0 e0       	ldi	r31, 0x00	; 0
    20a8:	80 81       	ld	r24, Z
    20aa:	81 60       	ori	r24, 0x01	; 1
    20ac:	8c 93       	st	X, r24
    20ae:	87 c0       	rjmp	.+270    	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                        }
                        break;

        case EXTI_INT1 :     // Set 1 On PIN7 At GTCR_REG to [Enable] (PIE) Peripheral EXTI_INTerrupt Enable to EXTI_INT1 .
                        SET_BIT(GICR_REG,PIN7);             
    20b0:	ab e5       	ldi	r26, 0x5B	; 91
    20b2:	b0 e0       	ldi	r27, 0x00	; 0
    20b4:	eb e5       	ldi	r30, 0x5B	; 91
    20b6:	f0 e0       	ldi	r31, 0x00	; 0
    20b8:	80 81       	ld	r24, Z
    20ba:	80 68       	ori	r24, 0x80	; 128
    20bc:	8c 93       	st	X, r24
                        switch ( Copy_u8SenseControl )
    20be:	8a 81       	ldd	r24, Y+2	; 0x02
    20c0:	28 2f       	mov	r18, r24
    20c2:	30 e0       	ldi	r19, 0x00	; 0
    20c4:	3e 83       	std	Y+6, r19	; 0x06
    20c6:	2d 83       	std	Y+5, r18	; 0x05
    20c8:	8d 81       	ldd	r24, Y+5	; 0x05
    20ca:	9e 81       	ldd	r25, Y+6	; 0x06
    20cc:	81 30       	cpi	r24, 0x01	; 1
    20ce:	91 05       	cpc	r25, r1
    20d0:	21 f1       	breq	.+72     	; 0x211a <EXTI_voidEnable+0x172>
    20d2:	2d 81       	ldd	r18, Y+5	; 0x05
    20d4:	3e 81       	ldd	r19, Y+6	; 0x06
    20d6:	22 30       	cpi	r18, 0x02	; 2
    20d8:	31 05       	cpc	r19, r1
    20da:	2c f4       	brge	.+10     	; 0x20e6 <EXTI_voidEnable+0x13e>
    20dc:	8d 81       	ldd	r24, Y+5	; 0x05
    20de:	9e 81       	ldd	r25, Y+6	; 0x06
    20e0:	00 97       	sbiw	r24, 0x00	; 0
    20e2:	61 f0       	breq	.+24     	; 0x20fc <EXTI_voidEnable+0x154>
    20e4:	6c c0       	rjmp	.+216    	; 0x21be <EXTI_voidEnable+0x216>
    20e6:	2d 81       	ldd	r18, Y+5	; 0x05
    20e8:	3e 81       	ldd	r19, Y+6	; 0x06
    20ea:	22 30       	cpi	r18, 0x02	; 2
    20ec:	31 05       	cpc	r19, r1
    20ee:	21 f1       	breq	.+72     	; 0x2138 <EXTI_voidEnable+0x190>
    20f0:	8d 81       	ldd	r24, Y+5	; 0x05
    20f2:	9e 81       	ldd	r25, Y+6	; 0x06
    20f4:	83 30       	cpi	r24, 0x03	; 3
    20f6:	91 05       	cpc	r25, r1
    20f8:	71 f1       	breq	.+92     	; 0x2156 <EXTI_voidEnable+0x1ae>
    20fa:	61 c0       	rjmp	.+194    	; 0x21be <EXTI_voidEnable+0x216>
                        {                                                           // BIT3  -  BIT2  on MCUCR_REG
                            case FALLING_EDGE :										//   1   -   0   Falling Edge
                            	SET_BIT(MCUCR_REG,PIN3);
    20fc:	a5 e5       	ldi	r26, 0x55	; 85
    20fe:	b0 e0       	ldi	r27, 0x00	; 0
    2100:	e5 e5       	ldi	r30, 0x55	; 85
    2102:	f0 e0       	ldi	r31, 0x00	; 0
    2104:	80 81       	ld	r24, Z
    2106:	88 60       	ori	r24, 0x08	; 8
    2108:	8c 93       	st	X, r24
                            	CLR_BIT(MCUCR_REG,PIN2);
    210a:	a5 e5       	ldi	r26, 0x55	; 85
    210c:	b0 e0       	ldi	r27, 0x00	; 0
    210e:	e5 e5       	ldi	r30, 0x55	; 85
    2110:	f0 e0       	ldi	r31, 0x00	; 0
    2112:	80 81       	ld	r24, Z
    2114:	8b 7f       	andi	r24, 0xFB	; 251
    2116:	8c 93       	st	X, r24
    2118:	52 c0       	rjmp	.+164    	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                            case RAISING_EDGE :     								//   1   -   1   Raising Edge
                            	SET_BIT(MCUCR_REG,PIN3);
    211a:	a5 e5       	ldi	r26, 0x55	; 85
    211c:	b0 e0       	ldi	r27, 0x00	; 0
    211e:	e5 e5       	ldi	r30, 0x55	; 85
    2120:	f0 e0       	ldi	r31, 0x00	; 0
    2122:	80 81       	ld	r24, Z
    2124:	88 60       	ori	r24, 0x08	; 8
    2126:	8c 93       	st	X, r24
                            	SET_BIT(MCUCR_REG,PIN2);
    2128:	a5 e5       	ldi	r26, 0x55	; 85
    212a:	b0 e0       	ldi	r27, 0x00	; 0
    212c:	e5 e5       	ldi	r30, 0x55	; 85
    212e:	f0 e0       	ldi	r31, 0x00	; 0
    2130:	80 81       	ld	r24, Z
    2132:	84 60       	ori	r24, 0x04	; 4
    2134:	8c 93       	st	X, r24
    2136:	43 c0       	rjmp	.+134    	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                            case LOW_LEVEL    :										//   0   -   0   Low Level
                            	CLR_BIT(MCUCR_REG,PIN3);
    2138:	a5 e5       	ldi	r26, 0x55	; 85
    213a:	b0 e0       	ldi	r27, 0x00	; 0
    213c:	e5 e5       	ldi	r30, 0x55	; 85
    213e:	f0 e0       	ldi	r31, 0x00	; 0
    2140:	80 81       	ld	r24, Z
    2142:	87 7f       	andi	r24, 0xF7	; 247
    2144:	8c 93       	st	X, r24
                            	CLR_BIT(MCUCR_REG,PIN2);
    2146:	a5 e5       	ldi	r26, 0x55	; 85
    2148:	b0 e0       	ldi	r27, 0x00	; 0
    214a:	e5 e5       	ldi	r30, 0x55	; 85
    214c:	f0 e0       	ldi	r31, 0x00	; 0
    214e:	80 81       	ld	r24, Z
    2150:	8b 7f       	andi	r24, 0xFB	; 251
    2152:	8c 93       	st	X, r24
    2154:	34 c0       	rjmp	.+104    	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                            case ON_CHANGE    :										//   0   -   1   On Change
                            	CLR_BIT(MCUCR_REG,PIN3);
    2156:	a5 e5       	ldi	r26, 0x55	; 85
    2158:	b0 e0       	ldi	r27, 0x00	; 0
    215a:	e5 e5       	ldi	r30, 0x55	; 85
    215c:	f0 e0       	ldi	r31, 0x00	; 0
    215e:	80 81       	ld	r24, Z
    2160:	87 7f       	andi	r24, 0xF7	; 247
    2162:	8c 93       	st	X, r24
                            	SET_BIT(MCUCR_REG,PIN2);
    2164:	a5 e5       	ldi	r26, 0x55	; 85
    2166:	b0 e0       	ldi	r27, 0x00	; 0
    2168:	e5 e5       	ldi	r30, 0x55	; 85
    216a:	f0 e0       	ldi	r31, 0x00	; 0
    216c:	80 81       	ld	r24, Z
    216e:	84 60       	ori	r24, 0x04	; 4
    2170:	8c 93       	st	X, r24
    2172:	25 c0       	rjmp	.+74     	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                            default           :                                                                   break;  
                        }
                        break;
        case EXTI_INT2 :      // Set 1 On PIN5 At GTCR_REG to [Enable] (PIE) Peripheral EXTI_INTerrupt Enable to EXTI_INT2 .
                        SET_BIT(GICR_REG,PIN5);            
    2174:	ab e5       	ldi	r26, 0x5B	; 91
    2176:	b0 e0       	ldi	r27, 0x00	; 0
    2178:	eb e5       	ldi	r30, 0x5B	; 91
    217a:	f0 e0       	ldi	r31, 0x00	; 0
    217c:	80 81       	ld	r24, Z
    217e:	80 62       	ori	r24, 0x20	; 32
    2180:	8c 93       	st	X, r24
                        switch ( Copy_u8SenseControl )
    2182:	8a 81       	ldd	r24, Y+2	; 0x02
    2184:	28 2f       	mov	r18, r24
    2186:	30 e0       	ldi	r19, 0x00	; 0
    2188:	3c 83       	std	Y+4, r19	; 0x04
    218a:	2b 83       	std	Y+3, r18	; 0x03
    218c:	8b 81       	ldd	r24, Y+3	; 0x03
    218e:	9c 81       	ldd	r25, Y+4	; 0x04
    2190:	00 97       	sbiw	r24, 0x00	; 0
    2192:	31 f0       	breq	.+12     	; 0x21a0 <EXTI_voidEnable+0x1f8>
    2194:	2b 81       	ldd	r18, Y+3	; 0x03
    2196:	3c 81       	ldd	r19, Y+4	; 0x04
    2198:	21 30       	cpi	r18, 0x01	; 1
    219a:	31 05       	cpc	r19, r1
    219c:	49 f0       	breq	.+18     	; 0x21b0 <EXTI_voidEnable+0x208>
    219e:	0f c0       	rjmp	.+30     	; 0x21be <EXTI_voidEnable+0x216>
                        {                                                                      //  BIT6  on  MCUCSR_REG
                            case FALLING_EDGE :
                            	CLR_BIT(MCUCSR_REG,PIN6);      								   //   0    Falling Edge
    21a0:	a4 e5       	ldi	r26, 0x54	; 84
    21a2:	b0 e0       	ldi	r27, 0x00	; 0
    21a4:	e4 e5       	ldi	r30, 0x54	; 84
    21a6:	f0 e0       	ldi	r31, 0x00	; 0
    21a8:	80 81       	ld	r24, Z
    21aa:	8f 7b       	andi	r24, 0xBF	; 191
    21ac:	8c 93       	st	X, r24
    21ae:	07 c0       	rjmp	.+14     	; 0x21be <EXTI_voidEnable+0x216>
                            	break;
                            case RAISING_EDGE :     										   //   1    Raising Edge
                            	SET_BIT(MCUCSR_REG,PIN6);
    21b0:	a4 e5       	ldi	r26, 0x54	; 84
    21b2:	b0 e0       	ldi	r27, 0x00	; 0
    21b4:	e4 e5       	ldi	r30, 0x54	; 84
    21b6:	f0 e0       	ldi	r31, 0x00	; 0
    21b8:	80 81       	ld	r24, Z
    21ba:	80 64       	ori	r24, 0x40	; 64
    21bc:	8c 93       	st	X, r24
                        } 
                        break;
        default   :
        	break;
    }
}
    21be:	2a 96       	adiw	r28, 0x0a	; 10
    21c0:	0f b6       	in	r0, 0x3f	; 63
    21c2:	f8 94       	cli
    21c4:	de bf       	out	0x3e, r29	; 62
    21c6:	0f be       	out	0x3f, r0	; 63
    21c8:	cd bf       	out	0x3d, r28	; 61
    21ca:	cf 91       	pop	r28
    21cc:	df 91       	pop	r29
    21ce:	08 95       	ret

000021d0 <EXTI_voidDisable>:


void EXTI_voidDisable ( u8 Copy_u8EXTI_INTnumber )
{
    21d0:	df 93       	push	r29
    21d2:	cf 93       	push	r28
    21d4:	00 d0       	rcall	.+0      	; 0x21d6 <EXTI_voidDisable+0x6>
    21d6:	0f 92       	push	r0
    21d8:	cd b7       	in	r28, 0x3d	; 61
    21da:	de b7       	in	r29, 0x3e	; 62
    21dc:	89 83       	std	Y+1, r24	; 0x01
    switch ( Copy_u8EXTI_INTnumber )
    21de:	89 81       	ldd	r24, Y+1	; 0x01
    21e0:	28 2f       	mov	r18, r24
    21e2:	30 e0       	ldi	r19, 0x00	; 0
    21e4:	3b 83       	std	Y+3, r19	; 0x03
    21e6:	2a 83       	std	Y+2, r18	; 0x02
    21e8:	8a 81       	ldd	r24, Y+2	; 0x02
    21ea:	9b 81       	ldd	r25, Y+3	; 0x03
    21ec:	81 30       	cpi	r24, 0x01	; 1
    21ee:	91 05       	cpc	r25, r1
    21f0:	89 f0       	breq	.+34     	; 0x2214 <EXTI_voidDisable+0x44>
    21f2:	2a 81       	ldd	r18, Y+2	; 0x02
    21f4:	3b 81       	ldd	r19, Y+3	; 0x03
    21f6:	22 30       	cpi	r18, 0x02	; 2
    21f8:	31 05       	cpc	r19, r1
    21fa:	a1 f0       	breq	.+40     	; 0x2224 <EXTI_voidDisable+0x54>
    21fc:	8a 81       	ldd	r24, Y+2	; 0x02
    21fe:	9b 81       	ldd	r25, Y+3	; 0x03
    2200:	00 97       	sbiw	r24, 0x00	; 0
    2202:	b9 f4       	brne	.+46     	; 0x2232 <EXTI_voidDisable+0x62>
    {
        case EXTI_INT0 :         // Set 0 On PIN6 At GTCR_REG to [Disable] (PIE) Peripheral EXTI_INTerrupt Enable to EXTI_INT0 .
        	CLR_BIT(GICR_REG,PIN6);
    2204:	ab e5       	ldi	r26, 0x5B	; 91
    2206:	b0 e0       	ldi	r27, 0x00	; 0
    2208:	eb e5       	ldi	r30, 0x5B	; 91
    220a:	f0 e0       	ldi	r31, 0x00	; 0
    220c:	80 81       	ld	r24, Z
    220e:	8f 7b       	andi	r24, 0xBF	; 191
    2210:	8c 93       	st	X, r24
    2212:	0f c0       	rjmp	.+30     	; 0x2232 <EXTI_voidDisable+0x62>
        	break;
        case EXTI_INT1 :         // Set 0 On PIN7 At GTCR_REG to [Disable] (PIE) Peripheral EXTI_INTerrupt Enable to EXTI_INT1 .
        	CLR_BIT(GICR_REG,PIN7);
    2214:	ab e5       	ldi	r26, 0x5B	; 91
    2216:	b0 e0       	ldi	r27, 0x00	; 0
    2218:	eb e5       	ldi	r30, 0x5B	; 91
    221a:	f0 e0       	ldi	r31, 0x00	; 0
    221c:	80 81       	ld	r24, Z
    221e:	8f 77       	andi	r24, 0x7F	; 127
    2220:	8c 93       	st	X, r24
    2222:	07 c0       	rjmp	.+14     	; 0x2232 <EXTI_voidDisable+0x62>
        	break;
        case EXTI_INT2 :         // Set 0 On PIN5 At GTCR_REG to [Disable] (PIE) Peripheral EXTI_INTerrupt Enable to EXTI_INT2 .
        	CLR_BIT(GICR_REG,PIN5);
    2224:	ab e5       	ldi	r26, 0x5B	; 91
    2226:	b0 e0       	ldi	r27, 0x00	; 0
    2228:	eb e5       	ldi	r30, 0x5B	; 91
    222a:	f0 e0       	ldi	r31, 0x00	; 0
    222c:	80 81       	ld	r24, Z
    222e:	8f 7d       	andi	r24, 0xDF	; 223
    2230:	8c 93       	st	X, r24
        	break;
        default   :
        	break;
    }
}
    2232:	0f 90       	pop	r0
    2234:	0f 90       	pop	r0
    2236:	0f 90       	pop	r0
    2238:	cf 91       	pop	r28
    223a:	df 91       	pop	r29
    223c:	08 95       	ret

0000223e <EXTI_voidSetCallBack>:

void EXTI_voidSetCallBack ( u8 Copy_u8EXTI_INTnumber , void (*Local_PoEXTI_INTerToFunction) (void) )
{
    223e:	df 93       	push	r29
    2240:	cf 93       	push	r28
    2242:	00 d0       	rcall	.+0      	; 0x2244 <EXTI_voidSetCallBack+0x6>
    2244:	00 d0       	rcall	.+0      	; 0x2246 <EXTI_voidSetCallBack+0x8>
    2246:	0f 92       	push	r0
    2248:	cd b7       	in	r28, 0x3d	; 61
    224a:	de b7       	in	r29, 0x3e	; 62
    224c:	89 83       	std	Y+1, r24	; 0x01
    224e:	7b 83       	std	Y+3, r23	; 0x03
    2250:	6a 83       	std	Y+2, r22	; 0x02
    switch( Copy_u8EXTI_INTnumber )
    2252:	89 81       	ldd	r24, Y+1	; 0x01
    2254:	28 2f       	mov	r18, r24
    2256:	30 e0       	ldi	r19, 0x00	; 0
    2258:	3d 83       	std	Y+5, r19	; 0x05
    225a:	2c 83       	std	Y+4, r18	; 0x04
    225c:	8c 81       	ldd	r24, Y+4	; 0x04
    225e:	9d 81       	ldd	r25, Y+5	; 0x05
    2260:	81 30       	cpi	r24, 0x01	; 1
    2262:	91 05       	cpc	r25, r1
    2264:	81 f0       	breq	.+32     	; 0x2286 <EXTI_voidSetCallBack+0x48>
    2266:	2c 81       	ldd	r18, Y+4	; 0x04
    2268:	3d 81       	ldd	r19, Y+5	; 0x05
    226a:	22 30       	cpi	r18, 0x02	; 2
    226c:	31 05       	cpc	r19, r1
    226e:	91 f0       	breq	.+36     	; 0x2294 <EXTI_voidSetCallBack+0x56>
    2270:	8c 81       	ldd	r24, Y+4	; 0x04
    2272:	9d 81       	ldd	r25, Y+5	; 0x05
    2274:	00 97       	sbiw	r24, 0x00	; 0
    2276:	a1 f4       	brne	.+40     	; 0x22a0 <EXTI_voidSetCallBack+0x62>
    {
        case EXTI_INT0 :
        	Global_PF_Vector_1 = Local_PoEXTI_INTerToFunction ;
    2278:	8a 81       	ldd	r24, Y+2	; 0x02
    227a:	9b 81       	ldd	r25, Y+3	; 0x03
    227c:	90 93 fa 01 	sts	0x01FA, r25
    2280:	80 93 f9 01 	sts	0x01F9, r24
    2284:	0d c0       	rjmp	.+26     	; 0x22a0 <EXTI_voidSetCallBack+0x62>
        	break;
        case EXTI_INT1 :
        	Global_PF_Vector_2 = Local_PoEXTI_INTerToFunction ;
    2286:	8a 81       	ldd	r24, Y+2	; 0x02
    2288:	9b 81       	ldd	r25, Y+3	; 0x03
    228a:	90 93 fc 01 	sts	0x01FC, r25
    228e:	80 93 fb 01 	sts	0x01FB, r24
    2292:	06 c0       	rjmp	.+12     	; 0x22a0 <EXTI_voidSetCallBack+0x62>
        	break;
        case EXTI_INT2 :
        	Global_PF_Vector_3 = Local_PoEXTI_INTerToFunction ;
    2294:	8a 81       	ldd	r24, Y+2	; 0x02
    2296:	9b 81       	ldd	r25, Y+3	; 0x03
    2298:	90 93 fe 01 	sts	0x01FE, r25
    229c:	80 93 fd 01 	sts	0x01FD, r24
        	break;
        default   :
        	break;
    } 
}
    22a0:	0f 90       	pop	r0
    22a2:	0f 90       	pop	r0
    22a4:	0f 90       	pop	r0
    22a6:	0f 90       	pop	r0
    22a8:	0f 90       	pop	r0
    22aa:	cf 91       	pop	r28
    22ac:	df 91       	pop	r29
    22ae:	08 95       	ret

000022b0 <__vector_1>:


void __vector_1 (void)   __attribute__((signal));
void __vector_1 (void)
{
    22b0:	1f 92       	push	r1
    22b2:	0f 92       	push	r0
    22b4:	0f b6       	in	r0, 0x3f	; 63
    22b6:	0f 92       	push	r0
    22b8:	11 24       	eor	r1, r1
    22ba:	2f 93       	push	r18
    22bc:	3f 93       	push	r19
    22be:	4f 93       	push	r20
    22c0:	5f 93       	push	r21
    22c2:	6f 93       	push	r22
    22c4:	7f 93       	push	r23
    22c6:	8f 93       	push	r24
    22c8:	9f 93       	push	r25
    22ca:	af 93       	push	r26
    22cc:	bf 93       	push	r27
    22ce:	ef 93       	push	r30
    22d0:	ff 93       	push	r31
    22d2:	df 93       	push	r29
    22d4:	cf 93       	push	r28
    22d6:	cd b7       	in	r28, 0x3d	; 61
    22d8:	de b7       	in	r29, 0x3e	; 62
    if ( Global_PF_Vector_1 != NULL )
    22da:	80 91 f9 01 	lds	r24, 0x01F9
    22de:	90 91 fa 01 	lds	r25, 0x01FA
    22e2:	00 97       	sbiw	r24, 0x00	; 0
    22e4:	29 f0       	breq	.+10     	; 0x22f0 <__vector_1+0x40>
    {
        Global_PF_Vector_1 ();  // calling Global poEXTI_INTer to function that contain address of Application Function with EXTI_INT0.
    22e6:	e0 91 f9 01 	lds	r30, 0x01F9
    22ea:	f0 91 fa 01 	lds	r31, 0x01FA
    22ee:	09 95       	icall
    }

}
    22f0:	cf 91       	pop	r28
    22f2:	df 91       	pop	r29
    22f4:	ff 91       	pop	r31
    22f6:	ef 91       	pop	r30
    22f8:	bf 91       	pop	r27
    22fa:	af 91       	pop	r26
    22fc:	9f 91       	pop	r25
    22fe:	8f 91       	pop	r24
    2300:	7f 91       	pop	r23
    2302:	6f 91       	pop	r22
    2304:	5f 91       	pop	r21
    2306:	4f 91       	pop	r20
    2308:	3f 91       	pop	r19
    230a:	2f 91       	pop	r18
    230c:	0f 90       	pop	r0
    230e:	0f be       	out	0x3f, r0	; 63
    2310:	0f 90       	pop	r0
    2312:	1f 90       	pop	r1
    2314:	18 95       	reti

00002316 <__vector_2>:

void __vector_2 (void)   __attribute__((signal));
void __vector_2 (void) 
{
    2316:	1f 92       	push	r1
    2318:	0f 92       	push	r0
    231a:	0f b6       	in	r0, 0x3f	; 63
    231c:	0f 92       	push	r0
    231e:	11 24       	eor	r1, r1
    2320:	2f 93       	push	r18
    2322:	3f 93       	push	r19
    2324:	4f 93       	push	r20
    2326:	5f 93       	push	r21
    2328:	6f 93       	push	r22
    232a:	7f 93       	push	r23
    232c:	8f 93       	push	r24
    232e:	9f 93       	push	r25
    2330:	af 93       	push	r26
    2332:	bf 93       	push	r27
    2334:	ef 93       	push	r30
    2336:	ff 93       	push	r31
    2338:	df 93       	push	r29
    233a:	cf 93       	push	r28
    233c:	cd b7       	in	r28, 0x3d	; 61
    233e:	de b7       	in	r29, 0x3e	; 62
    if ( Global_PF_Vector_2 != NULL )
    2340:	80 91 fb 01 	lds	r24, 0x01FB
    2344:	90 91 fc 01 	lds	r25, 0x01FC
    2348:	00 97       	sbiw	r24, 0x00	; 0
    234a:	29 f0       	breq	.+10     	; 0x2356 <__vector_2+0x40>
    {
        Global_PF_Vector_2 ();  // calling Global poEXTI_INTer to function that contain address of Application Function with EXTI_INT1.
    234c:	e0 91 fb 01 	lds	r30, 0x01FB
    2350:	f0 91 fc 01 	lds	r31, 0x01FC
    2354:	09 95       	icall
    }
    
}
    2356:	cf 91       	pop	r28
    2358:	df 91       	pop	r29
    235a:	ff 91       	pop	r31
    235c:	ef 91       	pop	r30
    235e:	bf 91       	pop	r27
    2360:	af 91       	pop	r26
    2362:	9f 91       	pop	r25
    2364:	8f 91       	pop	r24
    2366:	7f 91       	pop	r23
    2368:	6f 91       	pop	r22
    236a:	5f 91       	pop	r21
    236c:	4f 91       	pop	r20
    236e:	3f 91       	pop	r19
    2370:	2f 91       	pop	r18
    2372:	0f 90       	pop	r0
    2374:	0f be       	out	0x3f, r0	; 63
    2376:	0f 90       	pop	r0
    2378:	1f 90       	pop	r1
    237a:	18 95       	reti

0000237c <__vector_3>:

void __vector_3 (void)   __attribute__((signal));
void __vector_3 (void) 
{
    237c:	1f 92       	push	r1
    237e:	0f 92       	push	r0
    2380:	0f b6       	in	r0, 0x3f	; 63
    2382:	0f 92       	push	r0
    2384:	11 24       	eor	r1, r1
    2386:	2f 93       	push	r18
    2388:	3f 93       	push	r19
    238a:	4f 93       	push	r20
    238c:	5f 93       	push	r21
    238e:	6f 93       	push	r22
    2390:	7f 93       	push	r23
    2392:	8f 93       	push	r24
    2394:	9f 93       	push	r25
    2396:	af 93       	push	r26
    2398:	bf 93       	push	r27
    239a:	ef 93       	push	r30
    239c:	ff 93       	push	r31
    239e:	df 93       	push	r29
    23a0:	cf 93       	push	r28
    23a2:	cd b7       	in	r28, 0x3d	; 61
    23a4:	de b7       	in	r29, 0x3e	; 62
    if ( Global_PF_Vector_3 != NULL )
    23a6:	80 91 fd 01 	lds	r24, 0x01FD
    23aa:	90 91 fe 01 	lds	r25, 0x01FE
    23ae:	00 97       	sbiw	r24, 0x00	; 0
    23b0:	29 f0       	breq	.+10     	; 0x23bc <__vector_3+0x40>
    {
        Global_PF_Vector_3 ();  // calling Global poEXTI_INTer to function that contain address of Application Function with EXTI_INT2.
    23b2:	e0 91 fd 01 	lds	r30, 0x01FD
    23b6:	f0 91 fe 01 	lds	r31, 0x01FE
    23ba:	09 95       	icall
    }
}
    23bc:	cf 91       	pop	r28
    23be:	df 91       	pop	r29
    23c0:	ff 91       	pop	r31
    23c2:	ef 91       	pop	r30
    23c4:	bf 91       	pop	r27
    23c6:	af 91       	pop	r26
    23c8:	9f 91       	pop	r25
    23ca:	8f 91       	pop	r24
    23cc:	7f 91       	pop	r23
    23ce:	6f 91       	pop	r22
    23d0:	5f 91       	pop	r21
    23d2:	4f 91       	pop	r20
    23d4:	3f 91       	pop	r19
    23d6:	2f 91       	pop	r18
    23d8:	0f 90       	pop	r0
    23da:	0f be       	out	0x3f, r0	; 63
    23dc:	0f 90       	pop	r0
    23de:	1f 90       	pop	r1
    23e0:	18 95       	reti

000023e2 <DIO_voidSetPinDirection>:
#include "DIO_Config.h"



void DIO_voidSetPinDirection (u8 Copy_u8PortNumber, u8 Copy_u8PinNumber, u8 Copy_u8Direction )
{
    23e2:	df 93       	push	r29
    23e4:	cf 93       	push	r28
    23e6:	cd b7       	in	r28, 0x3d	; 61
    23e8:	de b7       	in	r29, 0x3e	; 62
    23ea:	29 97       	sbiw	r28, 0x09	; 9
    23ec:	0f b6       	in	r0, 0x3f	; 63
    23ee:	f8 94       	cli
    23f0:	de bf       	out	0x3e, r29	; 62
    23f2:	0f be       	out	0x3f, r0	; 63
    23f4:	cd bf       	out	0x3d, r28	; 61
    23f6:	89 83       	std	Y+1, r24	; 0x01
    23f8:	6a 83       	std	Y+2, r22	; 0x02
    23fa:	4b 83       	std	Y+3, r20	; 0x03
    /* i/p validation */
    if ( Copy_u8PortNumber > DIO_PORTD || Copy_u8PinNumber > DIO_PIN7 )
    23fc:	89 81       	ldd	r24, Y+1	; 0x01
    23fe:	84 30       	cpi	r24, 0x04	; 4
    2400:	08 f0       	brcs	.+2      	; 0x2404 <DIO_voidSetPinDirection+0x22>
    2402:	f6 c0       	rjmp	.+492    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
    2404:	8a 81       	ldd	r24, Y+2	; 0x02
    2406:	88 30       	cpi	r24, 0x08	; 8
    2408:	08 f0       	brcs	.+2      	; 0x240c <DIO_voidSetPinDirection+0x2a>
    240a:	f2 c0       	rjmp	.+484    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
    {
        // Do Nothing
    }
    else
    {
        switch(Copy_u8Direction)
    240c:	8b 81       	ldd	r24, Y+3	; 0x03
    240e:	28 2f       	mov	r18, r24
    2410:	30 e0       	ldi	r19, 0x00	; 0
    2412:	39 87       	std	Y+9, r19	; 0x09
    2414:	28 87       	std	Y+8, r18	; 0x08
    2416:	88 85       	ldd	r24, Y+8	; 0x08
    2418:	99 85       	ldd	r25, Y+9	; 0x09
    241a:	00 97       	sbiw	r24, 0x00	; 0
    241c:	39 f0       	breq	.+14     	; 0x242c <DIO_voidSetPinDirection+0x4a>
    241e:	28 85       	ldd	r18, Y+8	; 0x08
    2420:	39 85       	ldd	r19, Y+9	; 0x09
    2422:	21 30       	cpi	r18, 0x01	; 1
    2424:	31 05       	cpc	r19, r1
    2426:	09 f4       	brne	.+2      	; 0x242a <DIO_voidSetPinDirection+0x48>
    2428:	75 c0       	rjmp	.+234    	; 0x2514 <DIO_voidSetPinDirection+0x132>
    242a:	e2 c0       	rjmp	.+452    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
        {
            case DIO_INPUT :    switch(Copy_u8PortNumber)
    242c:	89 81       	ldd	r24, Y+1	; 0x01
    242e:	28 2f       	mov	r18, r24
    2430:	30 e0       	ldi	r19, 0x00	; 0
    2432:	3f 83       	std	Y+7, r19	; 0x07
    2434:	2e 83       	std	Y+6, r18	; 0x06
    2436:	8e 81       	ldd	r24, Y+6	; 0x06
    2438:	9f 81       	ldd	r25, Y+7	; 0x07
    243a:	81 30       	cpi	r24, 0x01	; 1
    243c:	91 05       	cpc	r25, r1
    243e:	59 f1       	breq	.+86     	; 0x2496 <DIO_voidSetPinDirection+0xb4>
    2440:	2e 81       	ldd	r18, Y+6	; 0x06
    2442:	3f 81       	ldd	r19, Y+7	; 0x07
    2444:	22 30       	cpi	r18, 0x02	; 2
    2446:	31 05       	cpc	r19, r1
    2448:	2c f4       	brge	.+10     	; 0x2454 <DIO_voidSetPinDirection+0x72>
    244a:	8e 81       	ldd	r24, Y+6	; 0x06
    244c:	9f 81       	ldd	r25, Y+7	; 0x07
    244e:	00 97       	sbiw	r24, 0x00	; 0
    2450:	69 f0       	breq	.+26     	; 0x246c <DIO_voidSetPinDirection+0x8a>
    2452:	ce c0       	rjmp	.+412    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
    2454:	2e 81       	ldd	r18, Y+6	; 0x06
    2456:	3f 81       	ldd	r19, Y+7	; 0x07
    2458:	22 30       	cpi	r18, 0x02	; 2
    245a:	31 05       	cpc	r19, r1
    245c:	89 f1       	breq	.+98     	; 0x24c0 <DIO_voidSetPinDirection+0xde>
    245e:	8e 81       	ldd	r24, Y+6	; 0x06
    2460:	9f 81       	ldd	r25, Y+7	; 0x07
    2462:	83 30       	cpi	r24, 0x03	; 3
    2464:	91 05       	cpc	r25, r1
    2466:	09 f4       	brne	.+2      	; 0x246a <DIO_voidSetPinDirection+0x88>
    2468:	40 c0       	rjmp	.+128    	; 0x24ea <DIO_voidSetPinDirection+0x108>
    246a:	c2 c0       	rjmp	.+388    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                            {
                                case DIO_PORTA :    CLR_BIT( DDRA_REG ,Copy_u8PinNumber );    break;       
    246c:	aa e3       	ldi	r26, 0x3A	; 58
    246e:	b0 e0       	ldi	r27, 0x00	; 0
    2470:	ea e3       	ldi	r30, 0x3A	; 58
    2472:	f0 e0       	ldi	r31, 0x00	; 0
    2474:	80 81       	ld	r24, Z
    2476:	48 2f       	mov	r20, r24
    2478:	8a 81       	ldd	r24, Y+2	; 0x02
    247a:	28 2f       	mov	r18, r24
    247c:	30 e0       	ldi	r19, 0x00	; 0
    247e:	81 e0       	ldi	r24, 0x01	; 1
    2480:	90 e0       	ldi	r25, 0x00	; 0
    2482:	02 2e       	mov	r0, r18
    2484:	02 c0       	rjmp	.+4      	; 0x248a <DIO_voidSetPinDirection+0xa8>
    2486:	88 0f       	add	r24, r24
    2488:	99 1f       	adc	r25, r25
    248a:	0a 94       	dec	r0
    248c:	e2 f7       	brpl	.-8      	; 0x2486 <DIO_voidSetPinDirection+0xa4>
    248e:	80 95       	com	r24
    2490:	84 23       	and	r24, r20
    2492:	8c 93       	st	X, r24
    2494:	ad c0       	rjmp	.+346    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                                case DIO_PORTB :    CLR_BIT( DDRB_REG ,Copy_u8PinNumber );    break;
    2496:	a7 e3       	ldi	r26, 0x37	; 55
    2498:	b0 e0       	ldi	r27, 0x00	; 0
    249a:	e7 e3       	ldi	r30, 0x37	; 55
    249c:	f0 e0       	ldi	r31, 0x00	; 0
    249e:	80 81       	ld	r24, Z
    24a0:	48 2f       	mov	r20, r24
    24a2:	8a 81       	ldd	r24, Y+2	; 0x02
    24a4:	28 2f       	mov	r18, r24
    24a6:	30 e0       	ldi	r19, 0x00	; 0
    24a8:	81 e0       	ldi	r24, 0x01	; 1
    24aa:	90 e0       	ldi	r25, 0x00	; 0
    24ac:	02 2e       	mov	r0, r18
    24ae:	02 c0       	rjmp	.+4      	; 0x24b4 <DIO_voidSetPinDirection+0xd2>
    24b0:	88 0f       	add	r24, r24
    24b2:	99 1f       	adc	r25, r25
    24b4:	0a 94       	dec	r0
    24b6:	e2 f7       	brpl	.-8      	; 0x24b0 <DIO_voidSetPinDirection+0xce>
    24b8:	80 95       	com	r24
    24ba:	84 23       	and	r24, r20
    24bc:	8c 93       	st	X, r24
    24be:	98 c0       	rjmp	.+304    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                                case DIO_PORTC :    CLR_BIT( DDRC_REG ,Copy_u8PinNumber );    break;
    24c0:	a4 e3       	ldi	r26, 0x34	; 52
    24c2:	b0 e0       	ldi	r27, 0x00	; 0
    24c4:	e4 e3       	ldi	r30, 0x34	; 52
    24c6:	f0 e0       	ldi	r31, 0x00	; 0
    24c8:	80 81       	ld	r24, Z
    24ca:	48 2f       	mov	r20, r24
    24cc:	8a 81       	ldd	r24, Y+2	; 0x02
    24ce:	28 2f       	mov	r18, r24
    24d0:	30 e0       	ldi	r19, 0x00	; 0
    24d2:	81 e0       	ldi	r24, 0x01	; 1
    24d4:	90 e0       	ldi	r25, 0x00	; 0
    24d6:	02 2e       	mov	r0, r18
    24d8:	02 c0       	rjmp	.+4      	; 0x24de <DIO_voidSetPinDirection+0xfc>
    24da:	88 0f       	add	r24, r24
    24dc:	99 1f       	adc	r25, r25
    24de:	0a 94       	dec	r0
    24e0:	e2 f7       	brpl	.-8      	; 0x24da <DIO_voidSetPinDirection+0xf8>
    24e2:	80 95       	com	r24
    24e4:	84 23       	and	r24, r20
    24e6:	8c 93       	st	X, r24
    24e8:	83 c0       	rjmp	.+262    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                                case DIO_PORTD :    CLR_BIT( DDRD_REG ,Copy_u8PinNumber );    break;
    24ea:	a1 e3       	ldi	r26, 0x31	; 49
    24ec:	b0 e0       	ldi	r27, 0x00	; 0
    24ee:	e1 e3       	ldi	r30, 0x31	; 49
    24f0:	f0 e0       	ldi	r31, 0x00	; 0
    24f2:	80 81       	ld	r24, Z
    24f4:	48 2f       	mov	r20, r24
    24f6:	8a 81       	ldd	r24, Y+2	; 0x02
    24f8:	28 2f       	mov	r18, r24
    24fa:	30 e0       	ldi	r19, 0x00	; 0
    24fc:	81 e0       	ldi	r24, 0x01	; 1
    24fe:	90 e0       	ldi	r25, 0x00	; 0
    2500:	02 2e       	mov	r0, r18
    2502:	02 c0       	rjmp	.+4      	; 0x2508 <DIO_voidSetPinDirection+0x126>
    2504:	88 0f       	add	r24, r24
    2506:	99 1f       	adc	r25, r25
    2508:	0a 94       	dec	r0
    250a:	e2 f7       	brpl	.-8      	; 0x2504 <DIO_voidSetPinDirection+0x122>
    250c:	80 95       	com	r24
    250e:	84 23       	and	r24, r20
    2510:	8c 93       	st	X, r24
    2512:	6e c0       	rjmp	.+220    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                                default    :                                                break;
                            }
                            break;
            case DIO_OUTPUT :   switch(Copy_u8PortNumber)
    2514:	89 81       	ldd	r24, Y+1	; 0x01
    2516:	28 2f       	mov	r18, r24
    2518:	30 e0       	ldi	r19, 0x00	; 0
    251a:	3d 83       	std	Y+5, r19	; 0x05
    251c:	2c 83       	std	Y+4, r18	; 0x04
    251e:	8c 81       	ldd	r24, Y+4	; 0x04
    2520:	9d 81       	ldd	r25, Y+5	; 0x05
    2522:	81 30       	cpi	r24, 0x01	; 1
    2524:	91 05       	cpc	r25, r1
    2526:	49 f1       	breq	.+82     	; 0x257a <DIO_voidSetPinDirection+0x198>
    2528:	2c 81       	ldd	r18, Y+4	; 0x04
    252a:	3d 81       	ldd	r19, Y+5	; 0x05
    252c:	22 30       	cpi	r18, 0x02	; 2
    252e:	31 05       	cpc	r19, r1
    2530:	2c f4       	brge	.+10     	; 0x253c <DIO_voidSetPinDirection+0x15a>
    2532:	8c 81       	ldd	r24, Y+4	; 0x04
    2534:	9d 81       	ldd	r25, Y+5	; 0x05
    2536:	00 97       	sbiw	r24, 0x00	; 0
    2538:	61 f0       	breq	.+24     	; 0x2552 <DIO_voidSetPinDirection+0x170>
    253a:	5a c0       	rjmp	.+180    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
    253c:	2c 81       	ldd	r18, Y+4	; 0x04
    253e:	3d 81       	ldd	r19, Y+5	; 0x05
    2540:	22 30       	cpi	r18, 0x02	; 2
    2542:	31 05       	cpc	r19, r1
    2544:	71 f1       	breq	.+92     	; 0x25a2 <DIO_voidSetPinDirection+0x1c0>
    2546:	8c 81       	ldd	r24, Y+4	; 0x04
    2548:	9d 81       	ldd	r25, Y+5	; 0x05
    254a:	83 30       	cpi	r24, 0x03	; 3
    254c:	91 05       	cpc	r25, r1
    254e:	e9 f1       	breq	.+122    	; 0x25ca <DIO_voidSetPinDirection+0x1e8>
    2550:	4f c0       	rjmp	.+158    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                            {
                                case DIO_PORTA :    SET_BIT( DDRA_REG ,Copy_u8PinNumber );      break;
    2552:	aa e3       	ldi	r26, 0x3A	; 58
    2554:	b0 e0       	ldi	r27, 0x00	; 0
    2556:	ea e3       	ldi	r30, 0x3A	; 58
    2558:	f0 e0       	ldi	r31, 0x00	; 0
    255a:	80 81       	ld	r24, Z
    255c:	48 2f       	mov	r20, r24
    255e:	8a 81       	ldd	r24, Y+2	; 0x02
    2560:	28 2f       	mov	r18, r24
    2562:	30 e0       	ldi	r19, 0x00	; 0
    2564:	81 e0       	ldi	r24, 0x01	; 1
    2566:	90 e0       	ldi	r25, 0x00	; 0
    2568:	02 2e       	mov	r0, r18
    256a:	02 c0       	rjmp	.+4      	; 0x2570 <DIO_voidSetPinDirection+0x18e>
    256c:	88 0f       	add	r24, r24
    256e:	99 1f       	adc	r25, r25
    2570:	0a 94       	dec	r0
    2572:	e2 f7       	brpl	.-8      	; 0x256c <DIO_voidSetPinDirection+0x18a>
    2574:	84 2b       	or	r24, r20
    2576:	8c 93       	st	X, r24
    2578:	3b c0       	rjmp	.+118    	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                                case DIO_PORTB :    SET_BIT( DDRB_REG ,Copy_u8PinNumber );      break;
    257a:	a7 e3       	ldi	r26, 0x37	; 55
    257c:	b0 e0       	ldi	r27, 0x00	; 0
    257e:	e7 e3       	ldi	r30, 0x37	; 55
    2580:	f0 e0       	ldi	r31, 0x00	; 0
    2582:	80 81       	ld	r24, Z
    2584:	48 2f       	mov	r20, r24
    2586:	8a 81       	ldd	r24, Y+2	; 0x02
    2588:	28 2f       	mov	r18, r24
    258a:	30 e0       	ldi	r19, 0x00	; 0
    258c:	81 e0       	ldi	r24, 0x01	; 1
    258e:	90 e0       	ldi	r25, 0x00	; 0
    2590:	02 2e       	mov	r0, r18
    2592:	02 c0       	rjmp	.+4      	; 0x2598 <DIO_voidSetPinDirection+0x1b6>
    2594:	88 0f       	add	r24, r24
    2596:	99 1f       	adc	r25, r25
    2598:	0a 94       	dec	r0
    259a:	e2 f7       	brpl	.-8      	; 0x2594 <DIO_voidSetPinDirection+0x1b2>
    259c:	84 2b       	or	r24, r20
    259e:	8c 93       	st	X, r24
    25a0:	27 c0       	rjmp	.+78     	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                                case DIO_PORTC :    SET_BIT( DDRC_REG ,Copy_u8PinNumber );      break;
    25a2:	a4 e3       	ldi	r26, 0x34	; 52
    25a4:	b0 e0       	ldi	r27, 0x00	; 0
    25a6:	e4 e3       	ldi	r30, 0x34	; 52
    25a8:	f0 e0       	ldi	r31, 0x00	; 0
    25aa:	80 81       	ld	r24, Z
    25ac:	48 2f       	mov	r20, r24
    25ae:	8a 81       	ldd	r24, Y+2	; 0x02
    25b0:	28 2f       	mov	r18, r24
    25b2:	30 e0       	ldi	r19, 0x00	; 0
    25b4:	81 e0       	ldi	r24, 0x01	; 1
    25b6:	90 e0       	ldi	r25, 0x00	; 0
    25b8:	02 2e       	mov	r0, r18
    25ba:	02 c0       	rjmp	.+4      	; 0x25c0 <DIO_voidSetPinDirection+0x1de>
    25bc:	88 0f       	add	r24, r24
    25be:	99 1f       	adc	r25, r25
    25c0:	0a 94       	dec	r0
    25c2:	e2 f7       	brpl	.-8      	; 0x25bc <DIO_voidSetPinDirection+0x1da>
    25c4:	84 2b       	or	r24, r20
    25c6:	8c 93       	st	X, r24
    25c8:	13 c0       	rjmp	.+38     	; 0x25f0 <DIO_voidSetPinDirection+0x20e>
                                case DIO_PORTD :    SET_BIT( DDRD_REG ,Copy_u8PinNumber );      break;
    25ca:	a1 e3       	ldi	r26, 0x31	; 49
    25cc:	b0 e0       	ldi	r27, 0x00	; 0
    25ce:	e1 e3       	ldi	r30, 0x31	; 49
    25d0:	f0 e0       	ldi	r31, 0x00	; 0
    25d2:	80 81       	ld	r24, Z
    25d4:	48 2f       	mov	r20, r24
    25d6:	8a 81       	ldd	r24, Y+2	; 0x02
    25d8:	28 2f       	mov	r18, r24
    25da:	30 e0       	ldi	r19, 0x00	; 0
    25dc:	81 e0       	ldi	r24, 0x01	; 1
    25de:	90 e0       	ldi	r25, 0x00	; 0
    25e0:	02 2e       	mov	r0, r18
    25e2:	02 c0       	rjmp	.+4      	; 0x25e8 <DIO_voidSetPinDirection+0x206>
    25e4:	88 0f       	add	r24, r24
    25e6:	99 1f       	adc	r25, r25
    25e8:	0a 94       	dec	r0
    25ea:	e2 f7       	brpl	.-8      	; 0x25e4 <DIO_voidSetPinDirection+0x202>
    25ec:	84 2b       	or	r24, r20
    25ee:	8c 93       	st	X, r24
                            break;
            default :       break;
                            
        }
    }
}
    25f0:	29 96       	adiw	r28, 0x09	; 9
    25f2:	0f b6       	in	r0, 0x3f	; 63
    25f4:	f8 94       	cli
    25f6:	de bf       	out	0x3e, r29	; 62
    25f8:	0f be       	out	0x3f, r0	; 63
    25fa:	cd bf       	out	0x3d, r28	; 61
    25fc:	cf 91       	pop	r28
    25fe:	df 91       	pop	r29
    2600:	08 95       	ret

00002602 <DIO_voidSetPortDirection>:

void DIO_voidSetPortDirection (u8 Copy_u8PortNumber, u8 Copy_u8Direction )
{
    2602:	df 93       	push	r29
    2604:	cf 93       	push	r28
    2606:	cd b7       	in	r28, 0x3d	; 61
    2608:	de b7       	in	r29, 0x3e	; 62
    260a:	28 97       	sbiw	r28, 0x08	; 8
    260c:	0f b6       	in	r0, 0x3f	; 63
    260e:	f8 94       	cli
    2610:	de bf       	out	0x3e, r29	; 62
    2612:	0f be       	out	0x3f, r0	; 63
    2614:	cd bf       	out	0x3d, r28	; 61
    2616:	89 83       	std	Y+1, r24	; 0x01
    2618:	6a 83       	std	Y+2, r22	; 0x02
    /* i/p validation */
    if ( Copy_u8PortNumber > DIO_PORTD )
    261a:	89 81       	ldd	r24, Y+1	; 0x01
    261c:	84 30       	cpi	r24, 0x04	; 4
    261e:	08 f0       	brcs	.+2      	; 0x2622 <DIO_voidSetPortDirection+0x20>
    2620:	70 c0       	rjmp	.+224    	; 0x2702 <DIO_voidSetPortDirection+0x100>
    {
        // Do Nothing
    }
    else
    {
        switch(Copy_u8Direction)
    2622:	8a 81       	ldd	r24, Y+2	; 0x02
    2624:	28 2f       	mov	r18, r24
    2626:	30 e0       	ldi	r19, 0x00	; 0
    2628:	38 87       	std	Y+8, r19	; 0x08
    262a:	2f 83       	std	Y+7, r18	; 0x07
    262c:	8f 81       	ldd	r24, Y+7	; 0x07
    262e:	98 85       	ldd	r25, Y+8	; 0x08
    2630:	00 97       	sbiw	r24, 0x00	; 0
    2632:	31 f0       	breq	.+12     	; 0x2640 <DIO_voidSetPortDirection+0x3e>
    2634:	2f 81       	ldd	r18, Y+7	; 0x07
    2636:	38 85       	ldd	r19, Y+8	; 0x08
    2638:	21 30       	cpi	r18, 0x01	; 1
    263a:	31 05       	cpc	r19, r1
    263c:	81 f1       	breq	.+96     	; 0x269e <DIO_voidSetPortDirection+0x9c>
    263e:	61 c0       	rjmp	.+194    	; 0x2702 <DIO_voidSetPortDirection+0x100>
        {
            case DIO_INPUT :    switch(Copy_u8PortNumber)
    2640:	89 81       	ldd	r24, Y+1	; 0x01
    2642:	28 2f       	mov	r18, r24
    2644:	30 e0       	ldi	r19, 0x00	; 0
    2646:	3e 83       	std	Y+6, r19	; 0x06
    2648:	2d 83       	std	Y+5, r18	; 0x05
    264a:	8d 81       	ldd	r24, Y+5	; 0x05
    264c:	9e 81       	ldd	r25, Y+6	; 0x06
    264e:	81 30       	cpi	r24, 0x01	; 1
    2650:	91 05       	cpc	r25, r1
    2652:	c9 f0       	breq	.+50     	; 0x2686 <DIO_voidSetPortDirection+0x84>
    2654:	2d 81       	ldd	r18, Y+5	; 0x05
    2656:	3e 81       	ldd	r19, Y+6	; 0x06
    2658:	22 30       	cpi	r18, 0x02	; 2
    265a:	31 05       	cpc	r19, r1
    265c:	2c f4       	brge	.+10     	; 0x2668 <DIO_voidSetPortDirection+0x66>
    265e:	8d 81       	ldd	r24, Y+5	; 0x05
    2660:	9e 81       	ldd	r25, Y+6	; 0x06
    2662:	00 97       	sbiw	r24, 0x00	; 0
    2664:	61 f0       	breq	.+24     	; 0x267e <DIO_voidSetPortDirection+0x7c>
    2666:	4d c0       	rjmp	.+154    	; 0x2702 <DIO_voidSetPortDirection+0x100>
    2668:	2d 81       	ldd	r18, Y+5	; 0x05
    266a:	3e 81       	ldd	r19, Y+6	; 0x06
    266c:	22 30       	cpi	r18, 0x02	; 2
    266e:	31 05       	cpc	r19, r1
    2670:	71 f0       	breq	.+28     	; 0x268e <DIO_voidSetPortDirection+0x8c>
    2672:	8d 81       	ldd	r24, Y+5	; 0x05
    2674:	9e 81       	ldd	r25, Y+6	; 0x06
    2676:	83 30       	cpi	r24, 0x03	; 3
    2678:	91 05       	cpc	r25, r1
    267a:	69 f0       	breq	.+26     	; 0x2696 <DIO_voidSetPortDirection+0x94>
    267c:	42 c0       	rjmp	.+132    	; 0x2702 <DIO_voidSetPortDirection+0x100>
                            {
                                case DIO_PORTA :    DDRA_REG = 0x00 ;   break;
    267e:	ea e3       	ldi	r30, 0x3A	; 58
    2680:	f0 e0       	ldi	r31, 0x00	; 0
    2682:	10 82       	st	Z, r1
    2684:	3e c0       	rjmp	.+124    	; 0x2702 <DIO_voidSetPortDirection+0x100>
                                case DIO_PORTB :    DDRB_REG = 0x00 ;   break;
    2686:	e7 e3       	ldi	r30, 0x37	; 55
    2688:	f0 e0       	ldi	r31, 0x00	; 0
    268a:	10 82       	st	Z, r1
    268c:	3a c0       	rjmp	.+116    	; 0x2702 <DIO_voidSetPortDirection+0x100>
                                case DIO_PORTC :    DDRC_REG = 0x00 ;   break;
    268e:	e4 e3       	ldi	r30, 0x34	; 52
    2690:	f0 e0       	ldi	r31, 0x00	; 0
    2692:	10 82       	st	Z, r1
    2694:	36 c0       	rjmp	.+108    	; 0x2702 <DIO_voidSetPortDirection+0x100>
                                case DIO_PORTD :    DDRD_REG = 0x00 ;   break;
    2696:	e1 e3       	ldi	r30, 0x31	; 49
    2698:	f0 e0       	ldi	r31, 0x00	; 0
    269a:	10 82       	st	Z, r1
    269c:	32 c0       	rjmp	.+100    	; 0x2702 <DIO_voidSetPortDirection+0x100>
                                default    :                        break;
                            }
                            break;
            case DIO_OUTPUT :   switch(Copy_u8PortNumber)
    269e:	89 81       	ldd	r24, Y+1	; 0x01
    26a0:	28 2f       	mov	r18, r24
    26a2:	30 e0       	ldi	r19, 0x00	; 0
    26a4:	3c 83       	std	Y+4, r19	; 0x04
    26a6:	2b 83       	std	Y+3, r18	; 0x03
    26a8:	8b 81       	ldd	r24, Y+3	; 0x03
    26aa:	9c 81       	ldd	r25, Y+4	; 0x04
    26ac:	81 30       	cpi	r24, 0x01	; 1
    26ae:	91 05       	cpc	r25, r1
    26b0:	d1 f0       	breq	.+52     	; 0x26e6 <DIO_voidSetPortDirection+0xe4>
    26b2:	2b 81       	ldd	r18, Y+3	; 0x03
    26b4:	3c 81       	ldd	r19, Y+4	; 0x04
    26b6:	22 30       	cpi	r18, 0x02	; 2
    26b8:	31 05       	cpc	r19, r1
    26ba:	2c f4       	brge	.+10     	; 0x26c6 <DIO_voidSetPortDirection+0xc4>
    26bc:	8b 81       	ldd	r24, Y+3	; 0x03
    26be:	9c 81       	ldd	r25, Y+4	; 0x04
    26c0:	00 97       	sbiw	r24, 0x00	; 0
    26c2:	61 f0       	breq	.+24     	; 0x26dc <DIO_voidSetPortDirection+0xda>
    26c4:	1e c0       	rjmp	.+60     	; 0x2702 <DIO_voidSetPortDirection+0x100>
    26c6:	2b 81       	ldd	r18, Y+3	; 0x03
    26c8:	3c 81       	ldd	r19, Y+4	; 0x04
    26ca:	22 30       	cpi	r18, 0x02	; 2
    26cc:	31 05       	cpc	r19, r1
    26ce:	81 f0       	breq	.+32     	; 0x26f0 <DIO_voidSetPortDirection+0xee>
    26d0:	8b 81       	ldd	r24, Y+3	; 0x03
    26d2:	9c 81       	ldd	r25, Y+4	; 0x04
    26d4:	83 30       	cpi	r24, 0x03	; 3
    26d6:	91 05       	cpc	r25, r1
    26d8:	81 f0       	breq	.+32     	; 0x26fa <DIO_voidSetPortDirection+0xf8>
    26da:	13 c0       	rjmp	.+38     	; 0x2702 <DIO_voidSetPortDirection+0x100>
                            {
                                case DIO_PORTA :    DDRA_REG = 0xff ;   break;
    26dc:	ea e3       	ldi	r30, 0x3A	; 58
    26de:	f0 e0       	ldi	r31, 0x00	; 0
    26e0:	8f ef       	ldi	r24, 0xFF	; 255
    26e2:	80 83       	st	Z, r24
    26e4:	0e c0       	rjmp	.+28     	; 0x2702 <DIO_voidSetPortDirection+0x100>
                                case DIO_PORTB :    DDRB_REG = 0xff ;   break;
    26e6:	e7 e3       	ldi	r30, 0x37	; 55
    26e8:	f0 e0       	ldi	r31, 0x00	; 0
    26ea:	8f ef       	ldi	r24, 0xFF	; 255
    26ec:	80 83       	st	Z, r24
    26ee:	09 c0       	rjmp	.+18     	; 0x2702 <DIO_voidSetPortDirection+0x100>
                                case DIO_PORTC :    DDRC_REG = 0xff ;   break;
    26f0:	e4 e3       	ldi	r30, 0x34	; 52
    26f2:	f0 e0       	ldi	r31, 0x00	; 0
    26f4:	8f ef       	ldi	r24, 0xFF	; 255
    26f6:	80 83       	st	Z, r24
    26f8:	04 c0       	rjmp	.+8      	; 0x2702 <DIO_voidSetPortDirection+0x100>
                                case DIO_PORTD :    DDRD_REG = 0xff ;   break;
    26fa:	e1 e3       	ldi	r30, 0x31	; 49
    26fc:	f0 e0       	ldi	r31, 0x00	; 0
    26fe:	8f ef       	ldi	r24, 0xFF	; 255
    2700:	80 83       	st	Z, r24
                            break;
            default :       break;
                            
        }
    }
}
    2702:	28 96       	adiw	r28, 0x08	; 8
    2704:	0f b6       	in	r0, 0x3f	; 63
    2706:	f8 94       	cli
    2708:	de bf       	out	0x3e, r29	; 62
    270a:	0f be       	out	0x3f, r0	; 63
    270c:	cd bf       	out	0x3d, r28	; 61
    270e:	cf 91       	pop	r28
    2710:	df 91       	pop	r29
    2712:	08 95       	ret

00002714 <DIO_voidSetPinValue>:


void DIO_voidSetPinValue (u8 Copy_u8PortNumber, u8 Copy_u8PinNumber, u8 Copy_u8Value )
{
    2714:	df 93       	push	r29
    2716:	cf 93       	push	r28
    2718:	cd b7       	in	r28, 0x3d	; 61
    271a:	de b7       	in	r29, 0x3e	; 62
    271c:	29 97       	sbiw	r28, 0x09	; 9
    271e:	0f b6       	in	r0, 0x3f	; 63
    2720:	f8 94       	cli
    2722:	de bf       	out	0x3e, r29	; 62
    2724:	0f be       	out	0x3f, r0	; 63
    2726:	cd bf       	out	0x3d, r28	; 61
    2728:	89 83       	std	Y+1, r24	; 0x01
    272a:	6a 83       	std	Y+2, r22	; 0x02
    272c:	4b 83       	std	Y+3, r20	; 0x03
        /* i/p validation */
    if ( Copy_u8PortNumber > DIO_PORTD || Copy_u8PinNumber > DIO_PIN7 )
    272e:	89 81       	ldd	r24, Y+1	; 0x01
    2730:	84 30       	cpi	r24, 0x04	; 4
    2732:	08 f0       	brcs	.+2      	; 0x2736 <DIO_voidSetPinValue+0x22>
    2734:	f6 c0       	rjmp	.+492    	; 0x2922 <DIO_voidSetPinValue+0x20e>
    2736:	8a 81       	ldd	r24, Y+2	; 0x02
    2738:	88 30       	cpi	r24, 0x08	; 8
    273a:	08 f0       	brcs	.+2      	; 0x273e <DIO_voidSetPinValue+0x2a>
    273c:	f2 c0       	rjmp	.+484    	; 0x2922 <DIO_voidSetPinValue+0x20e>
    {
        // Do Nothing
    }
    else
    {
        switch(Copy_u8Value)
    273e:	8b 81       	ldd	r24, Y+3	; 0x03
    2740:	28 2f       	mov	r18, r24
    2742:	30 e0       	ldi	r19, 0x00	; 0
    2744:	39 87       	std	Y+9, r19	; 0x09
    2746:	28 87       	std	Y+8, r18	; 0x08
    2748:	88 85       	ldd	r24, Y+8	; 0x08
    274a:	99 85       	ldd	r25, Y+9	; 0x09
    274c:	00 97       	sbiw	r24, 0x00	; 0
    274e:	39 f0       	breq	.+14     	; 0x275e <DIO_voidSetPinValue+0x4a>
    2750:	28 85       	ldd	r18, Y+8	; 0x08
    2752:	39 85       	ldd	r19, Y+9	; 0x09
    2754:	21 30       	cpi	r18, 0x01	; 1
    2756:	31 05       	cpc	r19, r1
    2758:	09 f4       	brne	.+2      	; 0x275c <DIO_voidSetPinValue+0x48>
    275a:	75 c0       	rjmp	.+234    	; 0x2846 <DIO_voidSetPinValue+0x132>
    275c:	e2 c0       	rjmp	.+452    	; 0x2922 <DIO_voidSetPinValue+0x20e>
        {
            case DIO_LOW :    switch(Copy_u8PortNumber)
    275e:	89 81       	ldd	r24, Y+1	; 0x01
    2760:	28 2f       	mov	r18, r24
    2762:	30 e0       	ldi	r19, 0x00	; 0
    2764:	3f 83       	std	Y+7, r19	; 0x07
    2766:	2e 83       	std	Y+6, r18	; 0x06
    2768:	8e 81       	ldd	r24, Y+6	; 0x06
    276a:	9f 81       	ldd	r25, Y+7	; 0x07
    276c:	81 30       	cpi	r24, 0x01	; 1
    276e:	91 05       	cpc	r25, r1
    2770:	59 f1       	breq	.+86     	; 0x27c8 <DIO_voidSetPinValue+0xb4>
    2772:	2e 81       	ldd	r18, Y+6	; 0x06
    2774:	3f 81       	ldd	r19, Y+7	; 0x07
    2776:	22 30       	cpi	r18, 0x02	; 2
    2778:	31 05       	cpc	r19, r1
    277a:	2c f4       	brge	.+10     	; 0x2786 <DIO_voidSetPinValue+0x72>
    277c:	8e 81       	ldd	r24, Y+6	; 0x06
    277e:	9f 81       	ldd	r25, Y+7	; 0x07
    2780:	00 97       	sbiw	r24, 0x00	; 0
    2782:	69 f0       	breq	.+26     	; 0x279e <DIO_voidSetPinValue+0x8a>
    2784:	ce c0       	rjmp	.+412    	; 0x2922 <DIO_voidSetPinValue+0x20e>
    2786:	2e 81       	ldd	r18, Y+6	; 0x06
    2788:	3f 81       	ldd	r19, Y+7	; 0x07
    278a:	22 30       	cpi	r18, 0x02	; 2
    278c:	31 05       	cpc	r19, r1
    278e:	89 f1       	breq	.+98     	; 0x27f2 <DIO_voidSetPinValue+0xde>
    2790:	8e 81       	ldd	r24, Y+6	; 0x06
    2792:	9f 81       	ldd	r25, Y+7	; 0x07
    2794:	83 30       	cpi	r24, 0x03	; 3
    2796:	91 05       	cpc	r25, r1
    2798:	09 f4       	brne	.+2      	; 0x279c <DIO_voidSetPinValue+0x88>
    279a:	40 c0       	rjmp	.+128    	; 0x281c <DIO_voidSetPinValue+0x108>
    279c:	c2 c0       	rjmp	.+388    	; 0x2922 <DIO_voidSetPinValue+0x20e>
                            {
                                case DIO_PORTA :    CLR_BIT( PORTA_REG ,Copy_u8PinNumber );   break;
    279e:	ab e3       	ldi	r26, 0x3B	; 59
    27a0:	b0 e0       	ldi	r27, 0x00	; 0
    27a2:	eb e3       	ldi	r30, 0x3B	; 59
    27a4:	f0 e0       	ldi	r31, 0x00	; 0
    27a6:	80 81       	ld	r24, Z
    27a8:	48 2f       	mov	r20, r24
    27aa:	8a 81       	ldd	r24, Y+2	; 0x02
    27ac:	28 2f       	mov	r18, r24
    27ae:	30 e0       	ldi	r19, 0x00	; 0
    27b0:	81 e0       	ldi	r24, 0x01	; 1
    27b2:	90 e0       	ldi	r25, 0x00	; 0
    27b4:	02 2e       	mov	r0, r18
    27b6:	02 c0       	rjmp	.+4      	; 0x27bc <DIO_voidSetPinValue+0xa8>
    27b8:	88 0f       	add	r24, r24
    27ba:	99 1f       	adc	r25, r25
    27bc:	0a 94       	dec	r0
    27be:	e2 f7       	brpl	.-8      	; 0x27b8 <DIO_voidSetPinValue+0xa4>
    27c0:	80 95       	com	r24
    27c2:	84 23       	and	r24, r20
    27c4:	8c 93       	st	X, r24
    27c6:	ad c0       	rjmp	.+346    	; 0x2922 <DIO_voidSetPinValue+0x20e>
                                case DIO_PORTB :    CLR_BIT( PORTB_REG ,Copy_u8PinNumber );   break;
    27c8:	a8 e3       	ldi	r26, 0x38	; 56
    27ca:	b0 e0       	ldi	r27, 0x00	; 0
    27cc:	e8 e3       	ldi	r30, 0x38	; 56
    27ce:	f0 e0       	ldi	r31, 0x00	; 0
    27d0:	80 81       	ld	r24, Z
    27d2:	48 2f       	mov	r20, r24
    27d4:	8a 81       	ldd	r24, Y+2	; 0x02
    27d6:	28 2f       	mov	r18, r24
    27d8:	30 e0       	ldi	r19, 0x00	; 0
    27da:	81 e0       	ldi	r24, 0x01	; 1
    27dc:	90 e0       	ldi	r25, 0x00	; 0
    27de:	02 2e       	mov	r0, r18
    27e0:	02 c0       	rjmp	.+4      	; 0x27e6 <DIO_voidSetPinValue+0xd2>
    27e2:	88 0f       	add	r24, r24
    27e4:	99 1f       	adc	r25, r25
    27e6:	0a 94       	dec	r0
    27e8:	e2 f7       	brpl	.-8      	; 0x27e2 <DIO_voidSetPinValue+0xce>
    27ea:	80 95       	com	r24
    27ec:	84 23       	and	r24, r20
    27ee:	8c 93       	st	X, r24
    27f0:	98 c0       	rjmp	.+304    	; 0x2922 <DIO_voidSetPinValue+0x20e>
                                case DIO_PORTC :    CLR_BIT( PORTC_REG ,Copy_u8PinNumber );   break;
    27f2:	a5 e3       	ldi	r26, 0x35	; 53
    27f4:	b0 e0       	ldi	r27, 0x00	; 0
    27f6:	e5 e3       	ldi	r30, 0x35	; 53
    27f8:	f0 e0       	ldi	r31, 0x00	; 0
    27fa:	80 81       	ld	r24, Z
    27fc:	48 2f       	mov	r20, r24
    27fe:	8a 81       	ldd	r24, Y+2	; 0x02
    2800:	28 2f       	mov	r18, r24
    2802:	30 e0       	ldi	r19, 0x00	; 0
    2804:	81 e0       	ldi	r24, 0x01	; 1
    2806:	90 e0       	ldi	r25, 0x00	; 0
    2808:	02 2e       	mov	r0, r18
    280a:	02 c0       	rjmp	.+4      	; 0x2810 <DIO_voidSetPinValue+0xfc>
    280c:	88 0f       	add	r24, r24
    280e:	99 1f       	adc	r25, r25
    2810:	0a 94       	dec	r0
    2812:	e2 f7       	brpl	.-8      	; 0x280c <DIO_voidSetPinValue+0xf8>
    2814:	80 95       	com	r24
    2816:	84 23       	and	r24, r20
    2818:	8c 93       	st	X, r24
    281a:	83 c0       	rjmp	.+262    	; 0x2922 <DIO_voidSetPinValue+0x20e>
                                case DIO_PORTD :    CLR_BIT( PORTD_REG ,Copy_u8PinNumber );   break;
    281c:	a2 e3       	ldi	r26, 0x32	; 50
    281e:	b0 e0       	ldi	r27, 0x00	; 0
    2820:	e2 e3       	ldi	r30, 0x32	; 50
    2822:	f0 e0       	ldi	r31, 0x00	; 0
    2824:	80 81       	ld	r24, Z
    2826:	48 2f       	mov	r20, r24
    2828:	8a 81       	ldd	r24, Y+2	; 0x02
    282a:	28 2f       	mov	r18, r24
    282c:	30 e0       	ldi	r19, 0x00	; 0
    282e:	81 e0       	ldi	r24, 0x01	; 1
    2830:	90 e0       	ldi	r25, 0x00	; 0
    2832:	02 2e       	mov	r0, r18
    2834:	02 c0       	rjmp	.+4      	; 0x283a <DIO_voidSetPinValue+0x126>
    2836:	88 0f       	add	r24, r24
    2838:	99 1f       	adc	r25, r25
    283a:	0a 94       	dec	r0
    283c:	e2 f7       	brpl	.-8      	; 0x2836 <DIO_voidSetPinValue+0x122>
    283e:	80 95       	com	r24
    2840:	84 23       	and	r24, r20
    2842:	8c 93       	st	X, r24
    2844:	6e c0       	rjmp	.+220    	; 0x2922 <DIO_voidSetPinValue+0x20e>
                                default    :                                                break; 
                            }
                            break;
            case DIO_HIGH :   switch(Copy_u8PortNumber)
    2846:	89 81       	ldd	r24, Y+1	; 0x01
    2848:	28 2f       	mov	r18, r24
    284a:	30 e0       	ldi	r19, 0x00	; 0
    284c:	3d 83       	std	Y+5, r19	; 0x05
    284e:	2c 83       	std	Y+4, r18	; 0x04
    2850:	8c 81       	ldd	r24, Y+4	; 0x04
    2852:	9d 81       	ldd	r25, Y+5	; 0x05
    2854:	81 30       	cpi	r24, 0x01	; 1
    2856:	91 05       	cpc	r25, r1
    2858:	49 f1       	breq	.+82     	; 0x28ac <DIO_voidSetPinValue+0x198>
    285a:	2c 81       	ldd	r18, Y+4	; 0x04
    285c:	3d 81       	ldd	r19, Y+5	; 0x05
    285e:	22 30       	cpi	r18, 0x02	; 2
    2860:	31 05       	cpc	r19, r1
    2862:	2c f4       	brge	.+10     	; 0x286e <DIO_voidSetPinValue+0x15a>
    2864:	8c 81       	ldd	r24, Y+4	; 0x04
    2866:	9d 81       	ldd	r25, Y+5	; 0x05
    2868:	00 97       	sbiw	r24, 0x00	; 0
    286a:	61 f0       	breq	.+24     	; 0x2884 <DIO_voidSetPinValue+0x170>
    286c:	5a c0       	rjmp	.+180    	; 0x2922 <DIO_voidSetPinValue+0x20e>
    286e:	2c 81       	ldd	r18, Y+4	; 0x04
    2870:	3d 81       	ldd	r19, Y+5	; 0x05
    2872:	22 30       	cpi	r18, 0x02	; 2
    2874:	31 05       	cpc	r19, r1
    2876:	71 f1       	breq	.+92     	; 0x28d4 <DIO_voidSetPinValue+0x1c0>
    2878:	8c 81       	ldd	r24, Y+4	; 0x04
    287a:	9d 81       	ldd	r25, Y+5	; 0x05
    287c:	83 30       	cpi	r24, 0x03	; 3
    287e:	91 05       	cpc	r25, r1
    2880:	e9 f1       	breq	.+122    	; 0x28fc <DIO_voidSetPinValue+0x1e8>
    2882:	4f c0       	rjmp	.+158    	; 0x2922 <DIO_voidSetPinValue+0x20e>
                            {
                                case DIO_PORTA :    SET_BIT( PORTA_REG ,Copy_u8PinNumber );     break;
    2884:	ab e3       	ldi	r26, 0x3B	; 59
    2886:	b0 e0       	ldi	r27, 0x00	; 0
    2888:	eb e3       	ldi	r30, 0x3B	; 59
    288a:	f0 e0       	ldi	r31, 0x00	; 0
    288c:	80 81       	ld	r24, Z
    288e:	48 2f       	mov	r20, r24
    2890:	8a 81       	ldd	r24, Y+2	; 0x02
    2892:	28 2f       	mov	r18, r24
    2894:	30 e0       	ldi	r19, 0x00	; 0
    2896:	81 e0       	ldi	r24, 0x01	; 1
    2898:	90 e0       	ldi	r25, 0x00	; 0
    289a:	02 2e       	mov	r0, r18
    289c:	02 c0       	rjmp	.+4      	; 0x28a2 <DIO_voidSetPinValue+0x18e>
    289e:	88 0f       	add	r24, r24
    28a0:	99 1f       	adc	r25, r25
    28a2:	0a 94       	dec	r0
    28a4:	e2 f7       	brpl	.-8      	; 0x289e <DIO_voidSetPinValue+0x18a>
    28a6:	84 2b       	or	r24, r20
    28a8:	8c 93       	st	X, r24
    28aa:	3b c0       	rjmp	.+118    	; 0x2922 <DIO_voidSetPinValue+0x20e>
                                case DIO_PORTB :    SET_BIT( PORTB_REG ,Copy_u8PinNumber );     break;
    28ac:	a8 e3       	ldi	r26, 0x38	; 56
    28ae:	b0 e0       	ldi	r27, 0x00	; 0
    28b0:	e8 e3       	ldi	r30, 0x38	; 56
    28b2:	f0 e0       	ldi	r31, 0x00	; 0
    28b4:	80 81       	ld	r24, Z
    28b6:	48 2f       	mov	r20, r24
    28b8:	8a 81       	ldd	r24, Y+2	; 0x02
    28ba:	28 2f       	mov	r18, r24
    28bc:	30 e0       	ldi	r19, 0x00	; 0
    28be:	81 e0       	ldi	r24, 0x01	; 1
    28c0:	90 e0       	ldi	r25, 0x00	; 0
    28c2:	02 2e       	mov	r0, r18
    28c4:	02 c0       	rjmp	.+4      	; 0x28ca <DIO_voidSetPinValue+0x1b6>
    28c6:	88 0f       	add	r24, r24
    28c8:	99 1f       	adc	r25, r25
    28ca:	0a 94       	dec	r0
    28cc:	e2 f7       	brpl	.-8      	; 0x28c6 <DIO_voidSetPinValue+0x1b2>
    28ce:	84 2b       	or	r24, r20
    28d0:	8c 93       	st	X, r24
    28d2:	27 c0       	rjmp	.+78     	; 0x2922 <DIO_voidSetPinValue+0x20e>
                                case DIO_PORTC :    SET_BIT( PORTC_REG ,Copy_u8PinNumber );     break;
    28d4:	a5 e3       	ldi	r26, 0x35	; 53
    28d6:	b0 e0       	ldi	r27, 0x00	; 0
    28d8:	e5 e3       	ldi	r30, 0x35	; 53
    28da:	f0 e0       	ldi	r31, 0x00	; 0
    28dc:	80 81       	ld	r24, Z
    28de:	48 2f       	mov	r20, r24
    28e0:	8a 81       	ldd	r24, Y+2	; 0x02
    28e2:	28 2f       	mov	r18, r24
    28e4:	30 e0       	ldi	r19, 0x00	; 0
    28e6:	81 e0       	ldi	r24, 0x01	; 1
    28e8:	90 e0       	ldi	r25, 0x00	; 0
    28ea:	02 2e       	mov	r0, r18
    28ec:	02 c0       	rjmp	.+4      	; 0x28f2 <DIO_voidSetPinValue+0x1de>
    28ee:	88 0f       	add	r24, r24
    28f0:	99 1f       	adc	r25, r25
    28f2:	0a 94       	dec	r0
    28f4:	e2 f7       	brpl	.-8      	; 0x28ee <DIO_voidSetPinValue+0x1da>
    28f6:	84 2b       	or	r24, r20
    28f8:	8c 93       	st	X, r24
    28fa:	13 c0       	rjmp	.+38     	; 0x2922 <DIO_voidSetPinValue+0x20e>
                                case DIO_PORTD :    SET_BIT( PORTD_REG ,Copy_u8PinNumber );     break;
    28fc:	a2 e3       	ldi	r26, 0x32	; 50
    28fe:	b0 e0       	ldi	r27, 0x00	; 0
    2900:	e2 e3       	ldi	r30, 0x32	; 50
    2902:	f0 e0       	ldi	r31, 0x00	; 0
    2904:	80 81       	ld	r24, Z
    2906:	48 2f       	mov	r20, r24
    2908:	8a 81       	ldd	r24, Y+2	; 0x02
    290a:	28 2f       	mov	r18, r24
    290c:	30 e0       	ldi	r19, 0x00	; 0
    290e:	81 e0       	ldi	r24, 0x01	; 1
    2910:	90 e0       	ldi	r25, 0x00	; 0
    2912:	02 2e       	mov	r0, r18
    2914:	02 c0       	rjmp	.+4      	; 0x291a <DIO_voidSetPinValue+0x206>
    2916:	88 0f       	add	r24, r24
    2918:	99 1f       	adc	r25, r25
    291a:	0a 94       	dec	r0
    291c:	e2 f7       	brpl	.-8      	; 0x2916 <DIO_voidSetPinValue+0x202>
    291e:	84 2b       	or	r24, r20
    2920:	8c 93       	st	X, r24
                            break;
            default :       break;
                            
        }
    }
}
    2922:	29 96       	adiw	r28, 0x09	; 9
    2924:	0f b6       	in	r0, 0x3f	; 63
    2926:	f8 94       	cli
    2928:	de bf       	out	0x3e, r29	; 62
    292a:	0f be       	out	0x3f, r0	; 63
    292c:	cd bf       	out	0x3d, r28	; 61
    292e:	cf 91       	pop	r28
    2930:	df 91       	pop	r29
    2932:	08 95       	ret

00002934 <DIO_voidSetPortValue>:

void DIO_voidSetPortValue (u8 Copy_u8PortNumber, u8 Copy_u8Value )
{
    2934:	df 93       	push	r29
    2936:	cf 93       	push	r28
    2938:	00 d0       	rcall	.+0      	; 0x293a <DIO_voidSetPortValue+0x6>
    293a:	00 d0       	rcall	.+0      	; 0x293c <DIO_voidSetPortValue+0x8>
    293c:	cd b7       	in	r28, 0x3d	; 61
    293e:	de b7       	in	r29, 0x3e	; 62
    2940:	89 83       	std	Y+1, r24	; 0x01
    2942:	6a 83       	std	Y+2, r22	; 0x02
    /* i/p validation */
    if ( Copy_u8PortNumber > DIO_PORTD )
    2944:	89 81       	ldd	r24, Y+1	; 0x01
    2946:	84 30       	cpi	r24, 0x04	; 4
    2948:	90 f5       	brcc	.+100    	; 0x29ae <DIO_voidSetPortValue+0x7a>
    {
        // Do Nothing
    }
    else
    {
        switch(Copy_u8PortNumber)
    294a:	89 81       	ldd	r24, Y+1	; 0x01
    294c:	28 2f       	mov	r18, r24
    294e:	30 e0       	ldi	r19, 0x00	; 0
    2950:	3c 83       	std	Y+4, r19	; 0x04
    2952:	2b 83       	std	Y+3, r18	; 0x03
    2954:	8b 81       	ldd	r24, Y+3	; 0x03
    2956:	9c 81       	ldd	r25, Y+4	; 0x04
    2958:	81 30       	cpi	r24, 0x01	; 1
    295a:	91 05       	cpc	r25, r1
    295c:	d1 f0       	breq	.+52     	; 0x2992 <DIO_voidSetPortValue+0x5e>
    295e:	2b 81       	ldd	r18, Y+3	; 0x03
    2960:	3c 81       	ldd	r19, Y+4	; 0x04
    2962:	22 30       	cpi	r18, 0x02	; 2
    2964:	31 05       	cpc	r19, r1
    2966:	2c f4       	brge	.+10     	; 0x2972 <DIO_voidSetPortValue+0x3e>
    2968:	8b 81       	ldd	r24, Y+3	; 0x03
    296a:	9c 81       	ldd	r25, Y+4	; 0x04
    296c:	00 97       	sbiw	r24, 0x00	; 0
    296e:	61 f0       	breq	.+24     	; 0x2988 <DIO_voidSetPortValue+0x54>
    2970:	1e c0       	rjmp	.+60     	; 0x29ae <DIO_voidSetPortValue+0x7a>
    2972:	2b 81       	ldd	r18, Y+3	; 0x03
    2974:	3c 81       	ldd	r19, Y+4	; 0x04
    2976:	22 30       	cpi	r18, 0x02	; 2
    2978:	31 05       	cpc	r19, r1
    297a:	81 f0       	breq	.+32     	; 0x299c <DIO_voidSetPortValue+0x68>
    297c:	8b 81       	ldd	r24, Y+3	; 0x03
    297e:	9c 81       	ldd	r25, Y+4	; 0x04
    2980:	83 30       	cpi	r24, 0x03	; 3
    2982:	91 05       	cpc	r25, r1
    2984:	81 f0       	breq	.+32     	; 0x29a6 <DIO_voidSetPortValue+0x72>
    2986:	13 c0       	rjmp	.+38     	; 0x29ae <DIO_voidSetPortValue+0x7a>
        {
            case DIO_PORTA: PORTA_REG = Copy_u8Value;
    2988:	eb e3       	ldi	r30, 0x3B	; 59
    298a:	f0 e0       	ldi	r31, 0x00	; 0
    298c:	8a 81       	ldd	r24, Y+2	; 0x02
    298e:	80 83       	st	Z, r24
    2990:	0e c0       	rjmp	.+28     	; 0x29ae <DIO_voidSetPortValue+0x7a>
                        break;
    
            case DIO_PORTB: PORTB_REG = Copy_u8Value;
    2992:	e8 e3       	ldi	r30, 0x38	; 56
    2994:	f0 e0       	ldi	r31, 0x00	; 0
    2996:	8a 81       	ldd	r24, Y+2	; 0x02
    2998:	80 83       	st	Z, r24
    299a:	09 c0       	rjmp	.+18     	; 0x29ae <DIO_voidSetPortValue+0x7a>
                        break;
    
            case DIO_PORTC: PORTC_REG = Copy_u8Value;
    299c:	e5 e3       	ldi	r30, 0x35	; 53
    299e:	f0 e0       	ldi	r31, 0x00	; 0
    29a0:	8a 81       	ldd	r24, Y+2	; 0x02
    29a2:	80 83       	st	Z, r24
    29a4:	04 c0       	rjmp	.+8      	; 0x29ae <DIO_voidSetPortValue+0x7a>
                        break;
    
            case DIO_PORTD: PORTD_REG = Copy_u8Value;
    29a6:	e2 e3       	ldi	r30, 0x32	; 50
    29a8:	f0 e0       	ldi	r31, 0x00	; 0
    29aa:	8a 81       	ldd	r24, Y+2	; 0x02
    29ac:	80 83       	st	Z, r24
                        break;
            default:
                        break;
        }
    }
}
    29ae:	0f 90       	pop	r0
    29b0:	0f 90       	pop	r0
    29b2:	0f 90       	pop	r0
    29b4:	0f 90       	pop	r0
    29b6:	cf 91       	pop	r28
    29b8:	df 91       	pop	r29
    29ba:	08 95       	ret

000029bc <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue (u8 Copy_u8PortNumber, u8 Copy_u8PinNumber )
{
    29bc:	df 93       	push	r29
    29be:	cf 93       	push	r28
    29c0:	00 d0       	rcall	.+0      	; 0x29c2 <DIO_u8GetPinValue+0x6>
    29c2:	00 d0       	rcall	.+0      	; 0x29c4 <DIO_u8GetPinValue+0x8>
    29c4:	0f 92       	push	r0
    29c6:	cd b7       	in	r28, 0x3d	; 61
    29c8:	de b7       	in	r29, 0x3e	; 62
    29ca:	8a 83       	std	Y+2, r24	; 0x02
    29cc:	6b 83       	std	Y+3, r22	; 0x03
    u8 Local_u8Variable;
    /* i/p validation */
    if ( Copy_u8PortNumber > DIO_PORTD || Copy_u8PinNumber > DIO_PIN7 )
    29ce:	8a 81       	ldd	r24, Y+2	; 0x02
    29d0:	84 30       	cpi	r24, 0x04	; 4
    29d2:	08 f0       	brcs	.+2      	; 0x29d6 <DIO_u8GetPinValue+0x1a>
    29d4:	6a c0       	rjmp	.+212    	; 0x2aaa <DIO_u8GetPinValue+0xee>
    29d6:	8b 81       	ldd	r24, Y+3	; 0x03
    29d8:	88 30       	cpi	r24, 0x08	; 8
    29da:	08 f0       	brcs	.+2      	; 0x29de <DIO_u8GetPinValue+0x22>
    29dc:	66 c0       	rjmp	.+204    	; 0x2aaa <DIO_u8GetPinValue+0xee>
    {
        // Do Nothing
    }
    else
    {
        switch(Copy_u8PortNumber)
    29de:	8a 81       	ldd	r24, Y+2	; 0x02
    29e0:	28 2f       	mov	r18, r24
    29e2:	30 e0       	ldi	r19, 0x00	; 0
    29e4:	3d 83       	std	Y+5, r19	; 0x05
    29e6:	2c 83       	std	Y+4, r18	; 0x04
    29e8:	8c 81       	ldd	r24, Y+4	; 0x04
    29ea:	9d 81       	ldd	r25, Y+5	; 0x05
    29ec:	81 30       	cpi	r24, 0x01	; 1
    29ee:	91 05       	cpc	r25, r1
    29f0:	39 f1       	breq	.+78     	; 0x2a40 <DIO_u8GetPinValue+0x84>
    29f2:	2c 81       	ldd	r18, Y+4	; 0x04
    29f4:	3d 81       	ldd	r19, Y+5	; 0x05
    29f6:	22 30       	cpi	r18, 0x02	; 2
    29f8:	31 05       	cpc	r19, r1
    29fa:	2c f4       	brge	.+10     	; 0x2a06 <DIO_u8GetPinValue+0x4a>
    29fc:	8c 81       	ldd	r24, Y+4	; 0x04
    29fe:	9d 81       	ldd	r25, Y+5	; 0x05
    2a00:	00 97       	sbiw	r24, 0x00	; 0
    2a02:	61 f0       	breq	.+24     	; 0x2a1c <DIO_u8GetPinValue+0x60>
    2a04:	52 c0       	rjmp	.+164    	; 0x2aaa <DIO_u8GetPinValue+0xee>
    2a06:	2c 81       	ldd	r18, Y+4	; 0x04
    2a08:	3d 81       	ldd	r19, Y+5	; 0x05
    2a0a:	22 30       	cpi	r18, 0x02	; 2
    2a0c:	31 05       	cpc	r19, r1
    2a0e:	51 f1       	breq	.+84     	; 0x2a64 <DIO_u8GetPinValue+0xa8>
    2a10:	8c 81       	ldd	r24, Y+4	; 0x04
    2a12:	9d 81       	ldd	r25, Y+5	; 0x05
    2a14:	83 30       	cpi	r24, 0x03	; 3
    2a16:	91 05       	cpc	r25, r1
    2a18:	b9 f1       	breq	.+110    	; 0x2a88 <DIO_u8GetPinValue+0xcc>
    2a1a:	47 c0       	rjmp	.+142    	; 0x2aaa <DIO_u8GetPinValue+0xee>
        {
            case DIO_PORTA :    Local_u8Variable = GET_BIT( PINA_REG ,Copy_u8PinNumber );   break;   
    2a1c:	e9 e3       	ldi	r30, 0x39	; 57
    2a1e:	f0 e0       	ldi	r31, 0x00	; 0
    2a20:	80 81       	ld	r24, Z
    2a22:	48 2f       	mov	r20, r24
    2a24:	8b 81       	ldd	r24, Y+3	; 0x03
    2a26:	28 2f       	mov	r18, r24
    2a28:	30 e0       	ldi	r19, 0x00	; 0
    2a2a:	81 e0       	ldi	r24, 0x01	; 1
    2a2c:	90 e0       	ldi	r25, 0x00	; 0
    2a2e:	02 2e       	mov	r0, r18
    2a30:	02 c0       	rjmp	.+4      	; 0x2a36 <DIO_u8GetPinValue+0x7a>
    2a32:	88 0f       	add	r24, r24
    2a34:	99 1f       	adc	r25, r25
    2a36:	0a 94       	dec	r0
    2a38:	e2 f7       	brpl	.-8      	; 0x2a32 <DIO_u8GetPinValue+0x76>
    2a3a:	84 23       	and	r24, r20
    2a3c:	89 83       	std	Y+1, r24	; 0x01
    2a3e:	35 c0       	rjmp	.+106    	; 0x2aaa <DIO_u8GetPinValue+0xee>
            case DIO_PORTB :    Local_u8Variable = GET_BIT( PINB_REG ,Copy_u8PinNumber );   break;
    2a40:	e6 e3       	ldi	r30, 0x36	; 54
    2a42:	f0 e0       	ldi	r31, 0x00	; 0
    2a44:	80 81       	ld	r24, Z
    2a46:	48 2f       	mov	r20, r24
    2a48:	8b 81       	ldd	r24, Y+3	; 0x03
    2a4a:	28 2f       	mov	r18, r24
    2a4c:	30 e0       	ldi	r19, 0x00	; 0
    2a4e:	81 e0       	ldi	r24, 0x01	; 1
    2a50:	90 e0       	ldi	r25, 0x00	; 0
    2a52:	02 2e       	mov	r0, r18
    2a54:	02 c0       	rjmp	.+4      	; 0x2a5a <DIO_u8GetPinValue+0x9e>
    2a56:	88 0f       	add	r24, r24
    2a58:	99 1f       	adc	r25, r25
    2a5a:	0a 94       	dec	r0
    2a5c:	e2 f7       	brpl	.-8      	; 0x2a56 <DIO_u8GetPinValue+0x9a>
    2a5e:	84 23       	and	r24, r20
    2a60:	89 83       	std	Y+1, r24	; 0x01
    2a62:	23 c0       	rjmp	.+70     	; 0x2aaa <DIO_u8GetPinValue+0xee>
            case DIO_PORTC :    Local_u8Variable = GET_BIT( PINC_REG ,Copy_u8PinNumber );   break;
    2a64:	e3 e3       	ldi	r30, 0x33	; 51
    2a66:	f0 e0       	ldi	r31, 0x00	; 0
    2a68:	80 81       	ld	r24, Z
    2a6a:	48 2f       	mov	r20, r24
    2a6c:	8b 81       	ldd	r24, Y+3	; 0x03
    2a6e:	28 2f       	mov	r18, r24
    2a70:	30 e0       	ldi	r19, 0x00	; 0
    2a72:	81 e0       	ldi	r24, 0x01	; 1
    2a74:	90 e0       	ldi	r25, 0x00	; 0
    2a76:	02 2e       	mov	r0, r18
    2a78:	02 c0       	rjmp	.+4      	; 0x2a7e <DIO_u8GetPinValue+0xc2>
    2a7a:	88 0f       	add	r24, r24
    2a7c:	99 1f       	adc	r25, r25
    2a7e:	0a 94       	dec	r0
    2a80:	e2 f7       	brpl	.-8      	; 0x2a7a <DIO_u8GetPinValue+0xbe>
    2a82:	84 23       	and	r24, r20
    2a84:	89 83       	std	Y+1, r24	; 0x01
    2a86:	11 c0       	rjmp	.+34     	; 0x2aaa <DIO_u8GetPinValue+0xee>
            case DIO_PORTD :    Local_u8Variable = GET_BIT( PIND_REG ,Copy_u8PinNumber );   break;
    2a88:	e0 e3       	ldi	r30, 0x30	; 48
    2a8a:	f0 e0       	ldi	r31, 0x00	; 0
    2a8c:	80 81       	ld	r24, Z
    2a8e:	48 2f       	mov	r20, r24
    2a90:	8b 81       	ldd	r24, Y+3	; 0x03
    2a92:	28 2f       	mov	r18, r24
    2a94:	30 e0       	ldi	r19, 0x00	; 0
    2a96:	81 e0       	ldi	r24, 0x01	; 1
    2a98:	90 e0       	ldi	r25, 0x00	; 0
    2a9a:	02 2e       	mov	r0, r18
    2a9c:	02 c0       	rjmp	.+4      	; 0x2aa2 <DIO_u8GetPinValue+0xe6>
    2a9e:	88 0f       	add	r24, r24
    2aa0:	99 1f       	adc	r25, r25
    2aa2:	0a 94       	dec	r0
    2aa4:	e2 f7       	brpl	.-8      	; 0x2a9e <DIO_u8GetPinValue+0xe2>
    2aa6:	84 23       	and	r24, r20
    2aa8:	89 83       	std	Y+1, r24	; 0x01
            default :                                                                   break;
        }
    }
    return Local_u8Variable ;
    2aaa:	89 81       	ldd	r24, Y+1	; 0x01
}
    2aac:	0f 90       	pop	r0
    2aae:	0f 90       	pop	r0
    2ab0:	0f 90       	pop	r0
    2ab2:	0f 90       	pop	r0
    2ab4:	0f 90       	pop	r0
    2ab6:	cf 91       	pop	r28
    2ab8:	df 91       	pop	r29
    2aba:	08 95       	ret

00002abc <DIO_u8GetPortValue>:


u8 DIO_u8GetPortValue (u8 Copy_u8PortNumber )
{
    2abc:	df 93       	push	r29
    2abe:	cf 93       	push	r28
    2ac0:	00 d0       	rcall	.+0      	; 0x2ac2 <DIO_u8GetPortValue+0x6>
    2ac2:	00 d0       	rcall	.+0      	; 0x2ac4 <DIO_u8GetPortValue+0x8>
    2ac4:	cd b7       	in	r28, 0x3d	; 61
    2ac6:	de b7       	in	r29, 0x3e	; 62
    2ac8:	8a 83       	std	Y+2, r24	; 0x02
    u8 Local_u8Variable;
    /* i/p validation */
    if ( Copy_u8PortNumber > DIO_PORTD )
    2aca:	8a 81       	ldd	r24, Y+2	; 0x02
    2acc:	84 30       	cpi	r24, 0x04	; 4
    2ace:	90 f5       	brcc	.+100    	; 0x2b34 <DIO_u8GetPortValue+0x78>
    {
        // Do Nothing
    }
    else
    {
        switch(Copy_u8PortNumber)
    2ad0:	8a 81       	ldd	r24, Y+2	; 0x02
    2ad2:	28 2f       	mov	r18, r24
    2ad4:	30 e0       	ldi	r19, 0x00	; 0
    2ad6:	3c 83       	std	Y+4, r19	; 0x04
    2ad8:	2b 83       	std	Y+3, r18	; 0x03
    2ada:	8b 81       	ldd	r24, Y+3	; 0x03
    2adc:	9c 81       	ldd	r25, Y+4	; 0x04
    2ade:	81 30       	cpi	r24, 0x01	; 1
    2ae0:	91 05       	cpc	r25, r1
    2ae2:	d1 f0       	breq	.+52     	; 0x2b18 <DIO_u8GetPortValue+0x5c>
    2ae4:	2b 81       	ldd	r18, Y+3	; 0x03
    2ae6:	3c 81       	ldd	r19, Y+4	; 0x04
    2ae8:	22 30       	cpi	r18, 0x02	; 2
    2aea:	31 05       	cpc	r19, r1
    2aec:	2c f4       	brge	.+10     	; 0x2af8 <DIO_u8GetPortValue+0x3c>
    2aee:	8b 81       	ldd	r24, Y+3	; 0x03
    2af0:	9c 81       	ldd	r25, Y+4	; 0x04
    2af2:	00 97       	sbiw	r24, 0x00	; 0
    2af4:	61 f0       	breq	.+24     	; 0x2b0e <DIO_u8GetPortValue+0x52>
    2af6:	1e c0       	rjmp	.+60     	; 0x2b34 <DIO_u8GetPortValue+0x78>
    2af8:	2b 81       	ldd	r18, Y+3	; 0x03
    2afa:	3c 81       	ldd	r19, Y+4	; 0x04
    2afc:	22 30       	cpi	r18, 0x02	; 2
    2afe:	31 05       	cpc	r19, r1
    2b00:	81 f0       	breq	.+32     	; 0x2b22 <DIO_u8GetPortValue+0x66>
    2b02:	8b 81       	ldd	r24, Y+3	; 0x03
    2b04:	9c 81       	ldd	r25, Y+4	; 0x04
    2b06:	83 30       	cpi	r24, 0x03	; 3
    2b08:	91 05       	cpc	r25, r1
    2b0a:	81 f0       	breq	.+32     	; 0x2b2c <DIO_u8GetPortValue+0x70>
    2b0c:	13 c0       	rjmp	.+38     	; 0x2b34 <DIO_u8GetPortValue+0x78>
        {
            case DIO_PORTA :    Local_u8Variable = PINA_REG ;   break;  
    2b0e:	e9 e3       	ldi	r30, 0x39	; 57
    2b10:	f0 e0       	ldi	r31, 0x00	; 0
    2b12:	80 81       	ld	r24, Z
    2b14:	89 83       	std	Y+1, r24	; 0x01
    2b16:	0e c0       	rjmp	.+28     	; 0x2b34 <DIO_u8GetPortValue+0x78>
            case DIO_PORTB :    Local_u8Variable = PINB_REG ;   break;
    2b18:	e6 e3       	ldi	r30, 0x36	; 54
    2b1a:	f0 e0       	ldi	r31, 0x00	; 0
    2b1c:	80 81       	ld	r24, Z
    2b1e:	89 83       	std	Y+1, r24	; 0x01
    2b20:	09 c0       	rjmp	.+18     	; 0x2b34 <DIO_u8GetPortValue+0x78>
            case DIO_PORTC :    Local_u8Variable = PINC_REG ;   break;
    2b22:	e3 e3       	ldi	r30, 0x33	; 51
    2b24:	f0 e0       	ldi	r31, 0x00	; 0
    2b26:	80 81       	ld	r24, Z
    2b28:	89 83       	std	Y+1, r24	; 0x01
    2b2a:	04 c0       	rjmp	.+8      	; 0x2b34 <DIO_u8GetPortValue+0x78>
            case DIO_PORTD :    Local_u8Variable = PIND_REG ;   break;
    2b2c:	e0 e3       	ldi	r30, 0x30	; 48
    2b2e:	f0 e0       	ldi	r31, 0x00	; 0
    2b30:	80 81       	ld	r24, Z
    2b32:	89 83       	std	Y+1, r24	; 0x01
            default    :                                    break;
        }
    }
    return Local_u8Variable ;
    2b34:	89 81       	ldd	r24, Y+1	; 0x01
}
    2b36:	0f 90       	pop	r0
    2b38:	0f 90       	pop	r0
    2b3a:	0f 90       	pop	r0
    2b3c:	0f 90       	pop	r0
    2b3e:	cf 91       	pop	r28
    2b40:	df 91       	pop	r29
    2b42:	08 95       	ret

00002b44 <DIO_voidTogglePinValue>:


void DIO_voidTogglePinValue (u8 Copy_u8PortNumber, u8 Copy_u8PinNumber )
{
    2b44:	df 93       	push	r29
    2b46:	cf 93       	push	r28
    2b48:	00 d0       	rcall	.+0      	; 0x2b4a <DIO_voidTogglePinValue+0x6>
    2b4a:	00 d0       	rcall	.+0      	; 0x2b4c <DIO_voidTogglePinValue+0x8>
    2b4c:	cd b7       	in	r28, 0x3d	; 61
    2b4e:	de b7       	in	r29, 0x3e	; 62
    2b50:	89 83       	std	Y+1, r24	; 0x01
    2b52:	6a 83       	std	Y+2, r22	; 0x02
    /* i/p validation */
    if ( Copy_u8PortNumber > DIO_PORTD || Copy_u8PinNumber > DIO_PIN7 )
    2b54:	89 81       	ldd	r24, Y+1	; 0x01
    2b56:	84 30       	cpi	r24, 0x04	; 4
    2b58:	08 f0       	brcs	.+2      	; 0x2b5c <DIO_voidTogglePinValue+0x18>
    2b5a:	72 c0       	rjmp	.+228    	; 0x2c40 <DIO_voidTogglePinValue+0xfc>
    2b5c:	8a 81       	ldd	r24, Y+2	; 0x02
    2b5e:	88 30       	cpi	r24, 0x08	; 8
    2b60:	08 f0       	brcs	.+2      	; 0x2b64 <DIO_voidTogglePinValue+0x20>
    2b62:	6e c0       	rjmp	.+220    	; 0x2c40 <DIO_voidTogglePinValue+0xfc>
    {
        // Do Nothing
    }
    else
    {
        switch(Copy_u8PortNumber)
    2b64:	89 81       	ldd	r24, Y+1	; 0x01
    2b66:	28 2f       	mov	r18, r24
    2b68:	30 e0       	ldi	r19, 0x00	; 0
    2b6a:	3c 83       	std	Y+4, r19	; 0x04
    2b6c:	2b 83       	std	Y+3, r18	; 0x03
    2b6e:	8b 81       	ldd	r24, Y+3	; 0x03
    2b70:	9c 81       	ldd	r25, Y+4	; 0x04
    2b72:	81 30       	cpi	r24, 0x01	; 1
    2b74:	91 05       	cpc	r25, r1
    2b76:	49 f1       	breq	.+82     	; 0x2bca <DIO_voidTogglePinValue+0x86>
    2b78:	2b 81       	ldd	r18, Y+3	; 0x03
    2b7a:	3c 81       	ldd	r19, Y+4	; 0x04
    2b7c:	22 30       	cpi	r18, 0x02	; 2
    2b7e:	31 05       	cpc	r19, r1
    2b80:	2c f4       	brge	.+10     	; 0x2b8c <DIO_voidTogglePinValue+0x48>
    2b82:	8b 81       	ldd	r24, Y+3	; 0x03
    2b84:	9c 81       	ldd	r25, Y+4	; 0x04
    2b86:	00 97       	sbiw	r24, 0x00	; 0
    2b88:	61 f0       	breq	.+24     	; 0x2ba2 <DIO_voidTogglePinValue+0x5e>
    2b8a:	5a c0       	rjmp	.+180    	; 0x2c40 <DIO_voidTogglePinValue+0xfc>
    2b8c:	2b 81       	ldd	r18, Y+3	; 0x03
    2b8e:	3c 81       	ldd	r19, Y+4	; 0x04
    2b90:	22 30       	cpi	r18, 0x02	; 2
    2b92:	31 05       	cpc	r19, r1
    2b94:	71 f1       	breq	.+92     	; 0x2bf2 <DIO_voidTogglePinValue+0xae>
    2b96:	8b 81       	ldd	r24, Y+3	; 0x03
    2b98:	9c 81       	ldd	r25, Y+4	; 0x04
    2b9a:	83 30       	cpi	r24, 0x03	; 3
    2b9c:	91 05       	cpc	r25, r1
    2b9e:	e9 f1       	breq	.+122    	; 0x2c1a <DIO_voidTogglePinValue+0xd6>
    2ba0:	4f c0       	rjmp	.+158    	; 0x2c40 <DIO_voidTogglePinValue+0xfc>
        {
            case DIO_PORTA :    TOG_BIT( PORTA_REG, Copy_u8PinNumber );     break;
    2ba2:	ab e3       	ldi	r26, 0x3B	; 59
    2ba4:	b0 e0       	ldi	r27, 0x00	; 0
    2ba6:	eb e3       	ldi	r30, 0x3B	; 59
    2ba8:	f0 e0       	ldi	r31, 0x00	; 0
    2baa:	80 81       	ld	r24, Z
    2bac:	48 2f       	mov	r20, r24
    2bae:	8a 81       	ldd	r24, Y+2	; 0x02
    2bb0:	28 2f       	mov	r18, r24
    2bb2:	30 e0       	ldi	r19, 0x00	; 0
    2bb4:	81 e0       	ldi	r24, 0x01	; 1
    2bb6:	90 e0       	ldi	r25, 0x00	; 0
    2bb8:	02 2e       	mov	r0, r18
    2bba:	02 c0       	rjmp	.+4      	; 0x2bc0 <DIO_voidTogglePinValue+0x7c>
    2bbc:	88 0f       	add	r24, r24
    2bbe:	99 1f       	adc	r25, r25
    2bc0:	0a 94       	dec	r0
    2bc2:	e2 f7       	brpl	.-8      	; 0x2bbc <DIO_voidTogglePinValue+0x78>
    2bc4:	84 27       	eor	r24, r20
    2bc6:	8c 93       	st	X, r24
    2bc8:	3b c0       	rjmp	.+118    	; 0x2c40 <DIO_voidTogglePinValue+0xfc>
            case DIO_PORTB :    TOG_BIT( PORTB_REG, Copy_u8PinNumber );     break;
    2bca:	a8 e3       	ldi	r26, 0x38	; 56
    2bcc:	b0 e0       	ldi	r27, 0x00	; 0
    2bce:	e8 e3       	ldi	r30, 0x38	; 56
    2bd0:	f0 e0       	ldi	r31, 0x00	; 0
    2bd2:	80 81       	ld	r24, Z
    2bd4:	48 2f       	mov	r20, r24
    2bd6:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd8:	28 2f       	mov	r18, r24
    2bda:	30 e0       	ldi	r19, 0x00	; 0
    2bdc:	81 e0       	ldi	r24, 0x01	; 1
    2bde:	90 e0       	ldi	r25, 0x00	; 0
    2be0:	02 2e       	mov	r0, r18
    2be2:	02 c0       	rjmp	.+4      	; 0x2be8 <DIO_voidTogglePinValue+0xa4>
    2be4:	88 0f       	add	r24, r24
    2be6:	99 1f       	adc	r25, r25
    2be8:	0a 94       	dec	r0
    2bea:	e2 f7       	brpl	.-8      	; 0x2be4 <DIO_voidTogglePinValue+0xa0>
    2bec:	84 27       	eor	r24, r20
    2bee:	8c 93       	st	X, r24
    2bf0:	27 c0       	rjmp	.+78     	; 0x2c40 <DIO_voidTogglePinValue+0xfc>
            case DIO_PORTC :    TOG_BIT( PORTC_REG, Copy_u8PinNumber );     break;
    2bf2:	a5 e3       	ldi	r26, 0x35	; 53
    2bf4:	b0 e0       	ldi	r27, 0x00	; 0
    2bf6:	e5 e3       	ldi	r30, 0x35	; 53
    2bf8:	f0 e0       	ldi	r31, 0x00	; 0
    2bfa:	80 81       	ld	r24, Z
    2bfc:	48 2f       	mov	r20, r24
    2bfe:	8a 81       	ldd	r24, Y+2	; 0x02
    2c00:	28 2f       	mov	r18, r24
    2c02:	30 e0       	ldi	r19, 0x00	; 0
    2c04:	81 e0       	ldi	r24, 0x01	; 1
    2c06:	90 e0       	ldi	r25, 0x00	; 0
    2c08:	02 2e       	mov	r0, r18
    2c0a:	02 c0       	rjmp	.+4      	; 0x2c10 <DIO_voidTogglePinValue+0xcc>
    2c0c:	88 0f       	add	r24, r24
    2c0e:	99 1f       	adc	r25, r25
    2c10:	0a 94       	dec	r0
    2c12:	e2 f7       	brpl	.-8      	; 0x2c0c <DIO_voidTogglePinValue+0xc8>
    2c14:	84 27       	eor	r24, r20
    2c16:	8c 93       	st	X, r24
    2c18:	13 c0       	rjmp	.+38     	; 0x2c40 <DIO_voidTogglePinValue+0xfc>
            case DIO_PORTD :    TOG_BIT( PORTD_REG, Copy_u8PinNumber );     break;
    2c1a:	a2 e3       	ldi	r26, 0x32	; 50
    2c1c:	b0 e0       	ldi	r27, 0x00	; 0
    2c1e:	e2 e3       	ldi	r30, 0x32	; 50
    2c20:	f0 e0       	ldi	r31, 0x00	; 0
    2c22:	80 81       	ld	r24, Z
    2c24:	48 2f       	mov	r20, r24
    2c26:	8a 81       	ldd	r24, Y+2	; 0x02
    2c28:	28 2f       	mov	r18, r24
    2c2a:	30 e0       	ldi	r19, 0x00	; 0
    2c2c:	81 e0       	ldi	r24, 0x01	; 1
    2c2e:	90 e0       	ldi	r25, 0x00	; 0
    2c30:	02 2e       	mov	r0, r18
    2c32:	02 c0       	rjmp	.+4      	; 0x2c38 <DIO_voidTogglePinValue+0xf4>
    2c34:	88 0f       	add	r24, r24
    2c36:	99 1f       	adc	r25, r25
    2c38:	0a 94       	dec	r0
    2c3a:	e2 f7       	brpl	.-8      	; 0x2c34 <DIO_voidTogglePinValue+0xf0>
    2c3c:	84 27       	eor	r24, r20
    2c3e:	8c 93       	st	X, r24
            default :                                                      break;
        }
    }
}
    2c40:	0f 90       	pop	r0
    2c42:	0f 90       	pop	r0
    2c44:	0f 90       	pop	r0
    2c46:	0f 90       	pop	r0
    2c48:	cf 91       	pop	r28
    2c4a:	df 91       	pop	r29
    2c4c:	08 95       	ret

00002c4e <DIO_voidTogglePortValue>:


void DIO_voidTogglePortValue (u8 Copy_u8PortNumber )
{
    2c4e:	df 93       	push	r29
    2c50:	cf 93       	push	r28
    2c52:	00 d0       	rcall	.+0      	; 0x2c54 <DIO_voidTogglePortValue+0x6>
    2c54:	0f 92       	push	r0
    2c56:	cd b7       	in	r28, 0x3d	; 61
    2c58:	de b7       	in	r29, 0x3e	; 62
    2c5a:	89 83       	std	Y+1, r24	; 0x01
        /* i/p validation */
    if ( Copy_u8PortNumber > DIO_PORTD )
    2c5c:	89 81       	ldd	r24, Y+1	; 0x01
    2c5e:	84 30       	cpi	r24, 0x04	; 4
    2c60:	08 f0       	brcs	.+2      	; 0x2c64 <DIO_voidTogglePortValue+0x16>
    2c62:	3e c0       	rjmp	.+124    	; 0x2ce0 <DIO_voidTogglePortValue+0x92>
    {
        // Do Nothing
    }
    else 
    {
        switch(Copy_u8PortNumber)
    2c64:	89 81       	ldd	r24, Y+1	; 0x01
    2c66:	28 2f       	mov	r18, r24
    2c68:	30 e0       	ldi	r19, 0x00	; 0
    2c6a:	3b 83       	std	Y+3, r19	; 0x03
    2c6c:	2a 83       	std	Y+2, r18	; 0x02
    2c6e:	8a 81       	ldd	r24, Y+2	; 0x02
    2c70:	9b 81       	ldd	r25, Y+3	; 0x03
    2c72:	81 30       	cpi	r24, 0x01	; 1
    2c74:	91 05       	cpc	r25, r1
    2c76:	e9 f0       	breq	.+58     	; 0x2cb2 <DIO_voidTogglePortValue+0x64>
    2c78:	2a 81       	ldd	r18, Y+2	; 0x02
    2c7a:	3b 81       	ldd	r19, Y+3	; 0x03
    2c7c:	22 30       	cpi	r18, 0x02	; 2
    2c7e:	31 05       	cpc	r19, r1
    2c80:	2c f4       	brge	.+10     	; 0x2c8c <DIO_voidTogglePortValue+0x3e>
    2c82:	8a 81       	ldd	r24, Y+2	; 0x02
    2c84:	9b 81       	ldd	r25, Y+3	; 0x03
    2c86:	00 97       	sbiw	r24, 0x00	; 0
    2c88:	61 f0       	breq	.+24     	; 0x2ca2 <DIO_voidTogglePortValue+0x54>
    2c8a:	2a c0       	rjmp	.+84     	; 0x2ce0 <DIO_voidTogglePortValue+0x92>
    2c8c:	2a 81       	ldd	r18, Y+2	; 0x02
    2c8e:	3b 81       	ldd	r19, Y+3	; 0x03
    2c90:	22 30       	cpi	r18, 0x02	; 2
    2c92:	31 05       	cpc	r19, r1
    2c94:	b1 f0       	breq	.+44     	; 0x2cc2 <DIO_voidTogglePortValue+0x74>
    2c96:	8a 81       	ldd	r24, Y+2	; 0x02
    2c98:	9b 81       	ldd	r25, Y+3	; 0x03
    2c9a:	83 30       	cpi	r24, 0x03	; 3
    2c9c:	91 05       	cpc	r25, r1
    2c9e:	c9 f0       	breq	.+50     	; 0x2cd2 <DIO_voidTogglePortValue+0x84>
    2ca0:	1f c0       	rjmp	.+62     	; 0x2ce0 <DIO_voidTogglePortValue+0x92>
        {
            case DIO_PORTA :    PORTA_REG ^= 0xff ;     break;           
    2ca2:	ab e3       	ldi	r26, 0x3B	; 59
    2ca4:	b0 e0       	ldi	r27, 0x00	; 0
    2ca6:	eb e3       	ldi	r30, 0x3B	; 59
    2ca8:	f0 e0       	ldi	r31, 0x00	; 0
    2caa:	80 81       	ld	r24, Z
    2cac:	80 95       	com	r24
    2cae:	8c 93       	st	X, r24
    2cb0:	17 c0       	rjmp	.+46     	; 0x2ce0 <DIO_voidTogglePortValue+0x92>
            case DIO_PORTB :    PORTB_REG ^= 0xff ;     break;          
    2cb2:	a8 e3       	ldi	r26, 0x38	; 56
    2cb4:	b0 e0       	ldi	r27, 0x00	; 0
    2cb6:	e8 e3       	ldi	r30, 0x38	; 56
    2cb8:	f0 e0       	ldi	r31, 0x00	; 0
    2cba:	80 81       	ld	r24, Z
    2cbc:	80 95       	com	r24
    2cbe:	8c 93       	st	X, r24
    2cc0:	0f c0       	rjmp	.+30     	; 0x2ce0 <DIO_voidTogglePortValue+0x92>
            case DIO_PORTC :    PORTC_REG ^= 0xff ;     break; 
    2cc2:	a5 e3       	ldi	r26, 0x35	; 53
    2cc4:	b0 e0       	ldi	r27, 0x00	; 0
    2cc6:	e5 e3       	ldi	r30, 0x35	; 53
    2cc8:	f0 e0       	ldi	r31, 0x00	; 0
    2cca:	80 81       	ld	r24, Z
    2ccc:	80 95       	com	r24
    2cce:	8c 93       	st	X, r24
    2cd0:	07 c0       	rjmp	.+14     	; 0x2ce0 <DIO_voidTogglePortValue+0x92>
            case DIO_PORTD :    PORTD_REG ^= 0xff ;     break; 
    2cd2:	a2 e3       	ldi	r26, 0x32	; 50
    2cd4:	b0 e0       	ldi	r27, 0x00	; 0
    2cd6:	e2 e3       	ldi	r30, 0x32	; 50
    2cd8:	f0 e0       	ldi	r31, 0x00	; 0
    2cda:	80 81       	ld	r24, Z
    2cdc:	80 95       	com	r24
    2cde:	8c 93       	st	X, r24
            default    :                            break;
        }
    }
}
    2ce0:	0f 90       	pop	r0
    2ce2:	0f 90       	pop	r0
    2ce4:	0f 90       	pop	r0
    2ce6:	cf 91       	pop	r28
    2ce8:	df 91       	pop	r29
    2cea:	08 95       	ret

00002cec <ADC_voidInit>:

u16 ADC_u16Result = 0 ;
u8 ADC_u18BusyFlag = 0 ;

void ADC_voidInit (void)
{
    2cec:	df 93       	push	r29
    2cee:	cf 93       	push	r28
    2cf0:	cd b7       	in	r28, 0x3d	; 61
    2cf2:	de b7       	in	r29, 0x3e	; 62

    #if ( REFERENCE_VOLTAGE == AREF )
        CLR_BIT(ADMUX_REG,ADMUX_REFS0);
        CLR_BIT(ADMUX_REG,ADMUX_REFS1);
    #elif ( REFERENCE_VOLTAGE == AVCC )
      SET_BIT(ADMUX_REG,ADMUX_REFS0);
    2cf4:	a7 e2       	ldi	r26, 0x27	; 39
    2cf6:	b0 e0       	ldi	r27, 0x00	; 0
    2cf8:	e7 e2       	ldi	r30, 0x27	; 39
    2cfa:	f0 e0       	ldi	r31, 0x00	; 0
    2cfc:	80 81       	ld	r24, Z
    2cfe:	80 64       	ori	r24, 0x40	; 64
    2d00:	8c 93       	st	X, r24
        CLR_BIT(ADMUX_REG,ADMUX_REFS1);
    2d02:	a7 e2       	ldi	r26, 0x27	; 39
    2d04:	b0 e0       	ldi	r27, 0x00	; 0
    2d06:	e7 e2       	ldi	r30, 0x27	; 39
    2d08:	f0 e0       	ldi	r31, 0x00	; 0
    2d0a:	80 81       	ld	r24, Z
    2d0c:	8f 77       	andi	r24, 0x7F	; 127
    2d0e:	8c 93       	st	X, r24
    #endif

/*     Select RIGHT or LEFT Adjust      */

    #if ( ADJUST == RIGHT )
        CLR_BIT(ADMUX_REG,ADMUX_ADLAR);
    2d10:	a7 e2       	ldi	r26, 0x27	; 39
    2d12:	b0 e0       	ldi	r27, 0x00	; 0
    2d14:	e7 e2       	ldi	r30, 0x27	; 39
    2d16:	f0 e0       	ldi	r31, 0x00	; 0
    2d18:	80 81       	ld	r24, Z
    2d1a:	8f 7d       	andi	r24, 0xDF	; 223
    2d1c:	8c 93       	st	X, r24
    #endif

/*        ADC Enable or Disable         */

    #if ( ADEN == ENABLE )
      SET_BIT(ADCSRA_REG,ADCSRA_ADEN);
    2d1e:	a6 e2       	ldi	r26, 0x26	; 38
    2d20:	b0 e0       	ldi	r27, 0x00	; 0
    2d22:	e6 e2       	ldi	r30, 0x26	; 38
    2d24:	f0 e0       	ldi	r31, 0x00	; 0
    2d26:	80 81       	ld	r24, Z
    2d28:	80 68       	ori	r24, 0x80	; 128
    2d2a:	8c 93       	st	X, r24
            SET_BIT(SFIOR_REG,SFIOR_ADTS1);
            SET_BIT(SFIOR_REG,SFIOR_ADTS2);
        #endif

    #elif ( ADATE == DISABLE )
        CLR_BIT(ADCSRA_REG,ADCSRA_ADATE);
    2d2c:	a6 e2       	ldi	r26, 0x26	; 38
    2d2e:	b0 e0       	ldi	r27, 0x00	; 0
    2d30:	e6 e2       	ldi	r30, 0x26	; 38
    2d32:	f0 e0       	ldi	r31, 0x00	; 0
    2d34:	80 81       	ld	r24, Z
    2d36:	8f 7d       	andi	r24, 0xDF	; 223
    2d38:	8c 93       	st	X, r24
/*    ADC Interrupt Enable or Disable   */

    #if ( ADIE == ENABLE )          // work with Interrupt
        SET_BIT(ADCSRA_REG,ADCSRA_ADIE);
    #elif ( ADIE == DISABLE )       // work with Polling
        CLR_BIT(ADCSRA_REG,ADCSRA_ADIE);
    2d3a:	a6 e2       	ldi	r26, 0x26	; 38
    2d3c:	b0 e0       	ldi	r27, 0x00	; 0
    2d3e:	e6 e2       	ldi	r30, 0x26	; 38
    2d40:	f0 e0       	ldi	r31, 0x00	; 0
    2d42:	80 81       	ld	r24, Z
    2d44:	87 7f       	andi	r24, 0xF7	; 247
    2d46:	8c 93       	st	X, r24
    #endif

/*       ADC Prescaler Selection        */

    /*     Clear Prescaler      */ 
    ADCSRA_REG = ( ADCSRA_REG & 0b11111000 );
    2d48:	a6 e2       	ldi	r26, 0x26	; 38
    2d4a:	b0 e0       	ldi	r27, 0x00	; 0
    2d4c:	e6 e2       	ldi	r30, 0x26	; 38
    2d4e:	f0 e0       	ldi	r31, 0x00	; 0
    2d50:	80 81       	ld	r24, Z
    2d52:	88 7f       	andi	r24, 0xF8	; 248
    2d54:	8c 93       	st	X, r24
    #elif ( PRESCALER == PRESCALER_DIVISION_BY_64 )
        CLR_BIT(ADCSRA_REG,ADCSRA_ADPS0);
        SET_BIT(ADCSRA_REG,ADCSRA_ADPS1);
        SET_BIT(ADCSRA_REG,ADCSRA_ADPS2);
    #elif ( PRESCALER == PRESCALER_DIVISION_BY_128 )
        SET_BIT(ADCSRA_REG,ADCSRA_ADPS0);
    2d56:	a6 e2       	ldi	r26, 0x26	; 38
    2d58:	b0 e0       	ldi	r27, 0x00	; 0
    2d5a:	e6 e2       	ldi	r30, 0x26	; 38
    2d5c:	f0 e0       	ldi	r31, 0x00	; 0
    2d5e:	80 81       	ld	r24, Z
    2d60:	81 60       	ori	r24, 0x01	; 1
    2d62:	8c 93       	st	X, r24
        SET_BIT(ADCSRA_REG,ADCSRA_ADPS1);
    2d64:	a6 e2       	ldi	r26, 0x26	; 38
    2d66:	b0 e0       	ldi	r27, 0x00	; 0
    2d68:	e6 e2       	ldi	r30, 0x26	; 38
    2d6a:	f0 e0       	ldi	r31, 0x00	; 0
    2d6c:	80 81       	ld	r24, Z
    2d6e:	82 60       	ori	r24, 0x02	; 2
    2d70:	8c 93       	st	X, r24
        SET_BIT(ADCSRA_REG,ADCSRA_ADPS2);
    2d72:	a6 e2       	ldi	r26, 0x26	; 38
    2d74:	b0 e0       	ldi	r27, 0x00	; 0
    2d76:	e6 e2       	ldi	r30, 0x26	; 38
    2d78:	f0 e0       	ldi	r31, 0x00	; 0
    2d7a:	80 81       	ld	r24, Z
    2d7c:	84 60       	ori	r24, 0x04	; 4
    2d7e:	8c 93       	st	X, r24
    #endif

}
    2d80:	cf 91       	pop	r28
    2d82:	df 91       	pop	r29
    2d84:	08 95       	ret

00002d86 <ADC_u16ReadSynchronus>:

u16 ADC_u16ReadSynchronus ( u8 Copy_u8ChannelNumber ) 
{
    2d86:	df 93       	push	r29
    2d88:	cf 93       	push	r28
    2d8a:	00 d0       	rcall	.+0      	; 0x2d8c <ADC_u16ReadSynchronus+0x6>
    2d8c:	00 d0       	rcall	.+0      	; 0x2d8e <ADC_u16ReadSynchronus+0x8>
    2d8e:	cd b7       	in	r28, 0x3d	; 61
    2d90:	de b7       	in	r29, 0x3e	; 62
    2d92:	8a 83       	std	Y+2, r24	; 0x02

    /*     Clear MUX      */ 
    ADMUX_REG = ( ADMUX_REG & 0b11100000 );        
    2d94:	a7 e2       	ldi	r26, 0x27	; 39
    2d96:	b0 e0       	ldi	r27, 0x00	; 0
    2d98:	e7 e2       	ldi	r30, 0x27	; 39
    2d9a:	f0 e0       	ldi	r31, 0x00	; 0
    2d9c:	80 81       	ld	r24, Z
    2d9e:	80 7e       	andi	r24, 0xE0	; 224
    2da0:	8c 93       	st	X, r24

    /*   Select channel   */ 
    switch ( Copy_u8ChannelNumber )
    2da2:	8a 81       	ldd	r24, Y+2	; 0x02
    2da4:	28 2f       	mov	r18, r24
    2da6:	30 e0       	ldi	r19, 0x00	; 0
    2da8:	3c 83       	std	Y+4, r19	; 0x04
    2daa:	2b 83       	std	Y+3, r18	; 0x03
    2dac:	8b 81       	ldd	r24, Y+3	; 0x03
    2dae:	9c 81       	ldd	r25, Y+4	; 0x04
    2db0:	83 30       	cpi	r24, 0x03	; 3
    2db2:	91 05       	cpc	r25, r1
    2db4:	09 f4       	brne	.+2      	; 0x2db8 <ADC_u16ReadSynchronus+0x32>
    2db6:	45 c0       	rjmp	.+138    	; 0x2e42 <ADC_u16ReadSynchronus+0xbc>
    2db8:	2b 81       	ldd	r18, Y+3	; 0x03
    2dba:	3c 81       	ldd	r19, Y+4	; 0x04
    2dbc:	24 30       	cpi	r18, 0x04	; 4
    2dbe:	31 05       	cpc	r19, r1
    2dc0:	7c f4       	brge	.+30     	; 0x2de0 <ADC_u16ReadSynchronus+0x5a>
    2dc2:	8b 81       	ldd	r24, Y+3	; 0x03
    2dc4:	9c 81       	ldd	r25, Y+4	; 0x04
    2dc6:	81 30       	cpi	r24, 0x01	; 1
    2dc8:	91 05       	cpc	r25, r1
    2dca:	49 f1       	breq	.+82     	; 0x2e1e <ADC_u16ReadSynchronus+0x98>
    2dcc:	2b 81       	ldd	r18, Y+3	; 0x03
    2dce:	3c 81       	ldd	r19, Y+4	; 0x04
    2dd0:	22 30       	cpi	r18, 0x02	; 2
    2dd2:	31 05       	cpc	r19, r1
    2dd4:	6c f5       	brge	.+90     	; 0x2e30 <ADC_u16ReadSynchronus+0xaa>
    2dd6:	8b 81       	ldd	r24, Y+3	; 0x03
    2dd8:	9c 81       	ldd	r25, Y+4	; 0x04
    2dda:	00 97       	sbiw	r24, 0x00	; 0
    2ddc:	c1 f0       	breq	.+48     	; 0x2e0e <ADC_u16ReadSynchronus+0x88>
    2dde:	5d c0       	rjmp	.+186    	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
    2de0:	2b 81       	ldd	r18, Y+3	; 0x03
    2de2:	3c 81       	ldd	r19, Y+4	; 0x04
    2de4:	25 30       	cpi	r18, 0x05	; 5
    2de6:	31 05       	cpc	r19, r1
    2de8:	09 f4       	brne	.+2      	; 0x2dec <ADC_u16ReadSynchronus+0x66>
    2dea:	3d c0       	rjmp	.+122    	; 0x2e66 <ADC_u16ReadSynchronus+0xe0>
    2dec:	8b 81       	ldd	r24, Y+3	; 0x03
    2dee:	9c 81       	ldd	r25, Y+4	; 0x04
    2df0:	85 30       	cpi	r24, 0x05	; 5
    2df2:	91 05       	cpc	r25, r1
    2df4:	7c f1       	brlt	.+94     	; 0x2e54 <ADC_u16ReadSynchronus+0xce>
    2df6:	2b 81       	ldd	r18, Y+3	; 0x03
    2df8:	3c 81       	ldd	r19, Y+4	; 0x04
    2dfa:	26 30       	cpi	r18, 0x06	; 6
    2dfc:	31 05       	cpc	r19, r1
    2dfe:	e1 f1       	breq	.+120    	; 0x2e78 <ADC_u16ReadSynchronus+0xf2>
    2e00:	8b 81       	ldd	r24, Y+3	; 0x03
    2e02:	9c 81       	ldd	r25, Y+4	; 0x04
    2e04:	87 30       	cpi	r24, 0x07	; 7
    2e06:	91 05       	cpc	r25, r1
    2e08:	09 f4       	brne	.+2      	; 0x2e0c <ADC_u16ReadSynchronus+0x86>
    2e0a:	3f c0       	rjmp	.+126    	; 0x2e8a <ADC_u16ReadSynchronus+0x104>
    2e0c:	46 c0       	rjmp	.+140    	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
    {
        case ADC0 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000000 );     break;
    2e0e:	a7 e2       	ldi	r26, 0x27	; 39
    2e10:	b0 e0       	ldi	r27, 0x00	; 0
    2e12:	e7 e2       	ldi	r30, 0x27	; 39
    2e14:	f0 e0       	ldi	r31, 0x00	; 0
    2e16:	80 81       	ld	r24, Z
    2e18:	80 7e       	andi	r24, 0xE0	; 224
    2e1a:	8c 93       	st	X, r24
    2e1c:	3e c0       	rjmp	.+124    	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
        case ADC1 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000001 );     break;
    2e1e:	a7 e2       	ldi	r26, 0x27	; 39
    2e20:	b0 e0       	ldi	r27, 0x00	; 0
    2e22:	e7 e2       	ldi	r30, 0x27	; 39
    2e24:	f0 e0       	ldi	r31, 0x00	; 0
    2e26:	80 81       	ld	r24, Z
    2e28:	80 7e       	andi	r24, 0xE0	; 224
    2e2a:	81 60       	ori	r24, 0x01	; 1
    2e2c:	8c 93       	st	X, r24
    2e2e:	35 c0       	rjmp	.+106    	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
        case ADC2 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000010 );     break;        
    2e30:	a7 e2       	ldi	r26, 0x27	; 39
    2e32:	b0 e0       	ldi	r27, 0x00	; 0
    2e34:	e7 e2       	ldi	r30, 0x27	; 39
    2e36:	f0 e0       	ldi	r31, 0x00	; 0
    2e38:	80 81       	ld	r24, Z
    2e3a:	80 7e       	andi	r24, 0xE0	; 224
    2e3c:	82 60       	ori	r24, 0x02	; 2
    2e3e:	8c 93       	st	X, r24
    2e40:	2c c0       	rjmp	.+88     	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
        case ADC3 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000011 );     break;
    2e42:	a7 e2       	ldi	r26, 0x27	; 39
    2e44:	b0 e0       	ldi	r27, 0x00	; 0
    2e46:	e7 e2       	ldi	r30, 0x27	; 39
    2e48:	f0 e0       	ldi	r31, 0x00	; 0
    2e4a:	80 81       	ld	r24, Z
    2e4c:	80 7e       	andi	r24, 0xE0	; 224
    2e4e:	83 60       	ori	r24, 0x03	; 3
    2e50:	8c 93       	st	X, r24
    2e52:	23 c0       	rjmp	.+70     	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
        case ADC4 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000100 );     break;
    2e54:	a7 e2       	ldi	r26, 0x27	; 39
    2e56:	b0 e0       	ldi	r27, 0x00	; 0
    2e58:	e7 e2       	ldi	r30, 0x27	; 39
    2e5a:	f0 e0       	ldi	r31, 0x00	; 0
    2e5c:	80 81       	ld	r24, Z
    2e5e:	80 7e       	andi	r24, 0xE0	; 224
    2e60:	84 60       	ori	r24, 0x04	; 4
    2e62:	8c 93       	st	X, r24
    2e64:	1a c0       	rjmp	.+52     	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
        case ADC5 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000101 );     break;
    2e66:	a7 e2       	ldi	r26, 0x27	; 39
    2e68:	b0 e0       	ldi	r27, 0x00	; 0
    2e6a:	e7 e2       	ldi	r30, 0x27	; 39
    2e6c:	f0 e0       	ldi	r31, 0x00	; 0
    2e6e:	80 81       	ld	r24, Z
    2e70:	80 7e       	andi	r24, 0xE0	; 224
    2e72:	85 60       	ori	r24, 0x05	; 5
    2e74:	8c 93       	st	X, r24
    2e76:	11 c0       	rjmp	.+34     	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
        case ADC6 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000110 );     break;
    2e78:	a7 e2       	ldi	r26, 0x27	; 39
    2e7a:	b0 e0       	ldi	r27, 0x00	; 0
    2e7c:	e7 e2       	ldi	r30, 0x27	; 39
    2e7e:	f0 e0       	ldi	r31, 0x00	; 0
    2e80:	80 81       	ld	r24, Z
    2e82:	80 7e       	andi	r24, 0xE0	; 224
    2e84:	86 60       	ori	r24, 0x06	; 6
    2e86:	8c 93       	st	X, r24
    2e88:	08 c0       	rjmp	.+16     	; 0x2e9a <ADC_u16ReadSynchronus+0x114>
        case ADC7 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000111 );     break;
    2e8a:	a7 e2       	ldi	r26, 0x27	; 39
    2e8c:	b0 e0       	ldi	r27, 0x00	; 0
    2e8e:	e7 e2       	ldi	r30, 0x27	; 39
    2e90:	f0 e0       	ldi	r31, 0x00	; 0
    2e92:	80 81       	ld	r24, Z
    2e94:	80 7e       	andi	r24, 0xE0	; 224
    2e96:	87 60       	ori	r24, 0x07	; 7
    2e98:	8c 93       	st	X, r24
 
    /*    Start Conversion    */ 
    #if ( ADATE == ENABLE )
        // Start Conversion When Triggering Occures.
    #elif ( ADATE == DISABLE )
      SET_BIT(ADCSRA_REG,ADCSRA_ADSC);
    2e9a:	a6 e2       	ldi	r26, 0x26	; 38
    2e9c:	b0 e0       	ldi	r27, 0x00	; 0
    2e9e:	e6 e2       	ldi	r30, 0x26	; 38
    2ea0:	f0 e0       	ldi	r31, 0x00	; 0
    2ea2:	80 81       	ld	r24, Z
    2ea4:	80 64       	ori	r24, 0x40	; 64
    2ea6:	8c 93       	st	X, r24
    // work with Interrupt
    #if ( ADIE == ENABLE )                        
    // When ADC Finish conversion will Raising Interrupt Flag and Jump to ADC_ISR Function.    
    #elif ( ADIE == DISABLE )                     // work with Polling
        /* GET FLAG and Polling the Flag */
        u8 ADIF=0 ;
    2ea8:	19 82       	std	Y+1, r1	; 0x01
    2eaa:	05 c0       	rjmp	.+10     	; 0x2eb6 <ADC_u16ReadSynchronus+0x130>
        while( ADIF == 0 )
        {
            ADIF = GET_BIT(ADCSRA_REG,ADCSRA_ADIF);    // Stuck on while untill Flag Raising 1 .
    2eac:	e6 e2       	ldi	r30, 0x26	; 38
    2eae:	f0 e0       	ldi	r31, 0x00	; 0
    2eb0:	80 81       	ld	r24, Z
    2eb2:	80 71       	andi	r24, 0x10	; 16
    2eb4:	89 83       	std	Y+1, r24	; 0x01
    #if ( ADIE == ENABLE )                        
    // When ADC Finish conversion will Raising Interrupt Flag and Jump to ADC_ISR Function.    
    #elif ( ADIE == DISABLE )                     // work with Polling
        /* GET FLAG and Polling the Flag */
        u8 ADIF=0 ;
        while( ADIF == 0 )
    2eb6:	89 81       	ldd	r24, Y+1	; 0x01
    2eb8:	88 23       	and	r24, r24
    2eba:	c1 f3       	breq	.-16     	; 0x2eac <ADC_u16ReadSynchronus+0x126>

    #if ( ADIE == ENABLE )          // work with Interrupt
        // Interrupt Flag Will Cleared Automaticlly.    
    #elif ( ADIE == DISABLE )       // work with Polling
        /* Clear Flag */
      SET_BIT(ADCSRA_REG,ADCSRA_ADIF);
    2ebc:	a6 e2       	ldi	r26, 0x26	; 38
    2ebe:	b0 e0       	ldi	r27, 0x00	; 0
    2ec0:	e6 e2       	ldi	r30, 0x26	; 38
    2ec2:	f0 e0       	ldi	r31, 0x00	; 0
    2ec4:	80 81       	ld	r24, Z
    2ec6:	80 61       	ori	r24, 0x10	; 16
    2ec8:	8c 93       	st	X, r24
    #endif 

    #if ( ADJUST == RIGHT )
        return ADC_REG ;      
    2eca:	e4 e2       	ldi	r30, 0x24	; 36
    2ecc:	f0 e0       	ldi	r31, 0x00	; 0
    2ece:	80 81       	ld	r24, Z
    2ed0:	91 81       	ldd	r25, Z+1	; 0x01
    #elif ( ADJUST == LEFT )
        return ADCH_REG ;
    #endif

}
    2ed2:	0f 90       	pop	r0
    2ed4:	0f 90       	pop	r0
    2ed6:	0f 90       	pop	r0
    2ed8:	0f 90       	pop	r0
    2eda:	cf 91       	pop	r28
    2edc:	df 91       	pop	r29
    2ede:	08 95       	ret

00002ee0 <ADC_u16ReadASynchronus>:

u16 ADC_u16ReadASynchronus ( u8 Copy_u8ChannelNumber ,  void (*Local_PvoidCallBackFunctionPtr) (void) ) 
{
    2ee0:	df 93       	push	r29
    2ee2:	cf 93       	push	r28
    2ee4:	cd b7       	in	r28, 0x3d	; 61
    2ee6:	de b7       	in	r29, 0x3e	; 62
    2ee8:	27 97       	sbiw	r28, 0x07	; 7
    2eea:	0f b6       	in	r0, 0x3f	; 63
    2eec:	f8 94       	cli
    2eee:	de bf       	out	0x3e, r29	; 62
    2ef0:	0f be       	out	0x3f, r0	; 63
    2ef2:	cd bf       	out	0x3d, r28	; 61
    2ef4:	89 83       	std	Y+1, r24	; 0x01
    2ef6:	7b 83       	std	Y+3, r23	; 0x03
    2ef8:	6a 83       	std	Y+2, r22	; 0x02
    if ( (ADC_u18BusyFlag == BUSY) ||  (Local_PvoidCallBackFunctionPtr == NULL) )
    2efa:	80 91 03 02 	lds	r24, 0x0203
    2efe:	88 23       	and	r24, r24
    2f00:	21 f0       	breq	.+8      	; 0x2f0a <ADC_u16ReadASynchronus+0x2a>
    2f02:	8a 81       	ldd	r24, Y+2	; 0x02
    2f04:	9b 81       	ldd	r25, Y+3	; 0x03
    2f06:	00 97       	sbiw	r24, 0x00	; 0
    2f08:	19 f4       	brne	.+6      	; 0x2f10 <ADC_u16ReadASynchronus+0x30>
    {
        return 0;
    2f0a:	1f 82       	std	Y+7, r1	; 0x07
    2f0c:	1e 82       	std	Y+6, r1	; 0x06
    2f0e:	9f c0       	rjmp	.+318    	; 0x304e <ADC_u16ReadASynchronus+0x16e>
    }
    else
    {
        /*   Make the ADC State is Busy   */
            ADC_u18BusyFlag = BUSY ;
    2f10:	10 92 03 02 	sts	0x0203, r1
        
            /*     Clear MUX      */ 
            ADMUX_REG = ( ADMUX_REG & 0b11100000 );        
    2f14:	a7 e2       	ldi	r26, 0x27	; 39
    2f16:	b0 e0       	ldi	r27, 0x00	; 0
    2f18:	e7 e2       	ldi	r30, 0x27	; 39
    2f1a:	f0 e0       	ldi	r31, 0x00	; 0
    2f1c:	80 81       	ld	r24, Z
    2f1e:	80 7e       	andi	r24, 0xE0	; 224
    2f20:	8c 93       	st	X, r24
        
            /*   Select channel   */ 
            switch ( Copy_u8ChannelNumber )
    2f22:	89 81       	ldd	r24, Y+1	; 0x01
    2f24:	28 2f       	mov	r18, r24
    2f26:	30 e0       	ldi	r19, 0x00	; 0
    2f28:	3d 83       	std	Y+5, r19	; 0x05
    2f2a:	2c 83       	std	Y+4, r18	; 0x04
    2f2c:	8c 81       	ldd	r24, Y+4	; 0x04
    2f2e:	9d 81       	ldd	r25, Y+5	; 0x05
    2f30:	83 30       	cpi	r24, 0x03	; 3
    2f32:	91 05       	cpc	r25, r1
    2f34:	09 f4       	brne	.+2      	; 0x2f38 <ADC_u16ReadASynchronus+0x58>
    2f36:	45 c0       	rjmp	.+138    	; 0x2fc2 <ADC_u16ReadASynchronus+0xe2>
    2f38:	2c 81       	ldd	r18, Y+4	; 0x04
    2f3a:	3d 81       	ldd	r19, Y+5	; 0x05
    2f3c:	24 30       	cpi	r18, 0x04	; 4
    2f3e:	31 05       	cpc	r19, r1
    2f40:	7c f4       	brge	.+30     	; 0x2f60 <ADC_u16ReadASynchronus+0x80>
    2f42:	8c 81       	ldd	r24, Y+4	; 0x04
    2f44:	9d 81       	ldd	r25, Y+5	; 0x05
    2f46:	81 30       	cpi	r24, 0x01	; 1
    2f48:	91 05       	cpc	r25, r1
    2f4a:	49 f1       	breq	.+82     	; 0x2f9e <ADC_u16ReadASynchronus+0xbe>
    2f4c:	2c 81       	ldd	r18, Y+4	; 0x04
    2f4e:	3d 81       	ldd	r19, Y+5	; 0x05
    2f50:	22 30       	cpi	r18, 0x02	; 2
    2f52:	31 05       	cpc	r19, r1
    2f54:	6c f5       	brge	.+90     	; 0x2fb0 <ADC_u16ReadASynchronus+0xd0>
    2f56:	8c 81       	ldd	r24, Y+4	; 0x04
    2f58:	9d 81       	ldd	r25, Y+5	; 0x05
    2f5a:	00 97       	sbiw	r24, 0x00	; 0
    2f5c:	c1 f0       	breq	.+48     	; 0x2f8e <ADC_u16ReadASynchronus+0xae>
    2f5e:	5d c0       	rjmp	.+186    	; 0x301a <ADC_u16ReadASynchronus+0x13a>
    2f60:	2c 81       	ldd	r18, Y+4	; 0x04
    2f62:	3d 81       	ldd	r19, Y+5	; 0x05
    2f64:	25 30       	cpi	r18, 0x05	; 5
    2f66:	31 05       	cpc	r19, r1
    2f68:	09 f4       	brne	.+2      	; 0x2f6c <ADC_u16ReadASynchronus+0x8c>
    2f6a:	3d c0       	rjmp	.+122    	; 0x2fe6 <ADC_u16ReadASynchronus+0x106>
    2f6c:	8c 81       	ldd	r24, Y+4	; 0x04
    2f6e:	9d 81       	ldd	r25, Y+5	; 0x05
    2f70:	85 30       	cpi	r24, 0x05	; 5
    2f72:	91 05       	cpc	r25, r1
    2f74:	7c f1       	brlt	.+94     	; 0x2fd4 <ADC_u16ReadASynchronus+0xf4>
    2f76:	2c 81       	ldd	r18, Y+4	; 0x04
    2f78:	3d 81       	ldd	r19, Y+5	; 0x05
    2f7a:	26 30       	cpi	r18, 0x06	; 6
    2f7c:	31 05       	cpc	r19, r1
    2f7e:	e1 f1       	breq	.+120    	; 0x2ff8 <ADC_u16ReadASynchronus+0x118>
    2f80:	8c 81       	ldd	r24, Y+4	; 0x04
    2f82:	9d 81       	ldd	r25, Y+5	; 0x05
    2f84:	87 30       	cpi	r24, 0x07	; 7
    2f86:	91 05       	cpc	r25, r1
    2f88:	09 f4       	brne	.+2      	; 0x2f8c <ADC_u16ReadASynchronus+0xac>
    2f8a:	3f c0       	rjmp	.+126    	; 0x300a <ADC_u16ReadASynchronus+0x12a>
    2f8c:	46 c0       	rjmp	.+140    	; 0x301a <ADC_u16ReadASynchronus+0x13a>
            {
                case ADC0 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000000 );     break;
    2f8e:	a7 e2       	ldi	r26, 0x27	; 39
    2f90:	b0 e0       	ldi	r27, 0x00	; 0
    2f92:	e7 e2       	ldi	r30, 0x27	; 39
    2f94:	f0 e0       	ldi	r31, 0x00	; 0
    2f96:	80 81       	ld	r24, Z
    2f98:	80 7e       	andi	r24, 0xE0	; 224
    2f9a:	8c 93       	st	X, r24
    2f9c:	3e c0       	rjmp	.+124    	; 0x301a <ADC_u16ReadASynchronus+0x13a>
                case ADC1 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000001 );     break;
    2f9e:	a7 e2       	ldi	r26, 0x27	; 39
    2fa0:	b0 e0       	ldi	r27, 0x00	; 0
    2fa2:	e7 e2       	ldi	r30, 0x27	; 39
    2fa4:	f0 e0       	ldi	r31, 0x00	; 0
    2fa6:	80 81       	ld	r24, Z
    2fa8:	80 7e       	andi	r24, 0xE0	; 224
    2faa:	81 60       	ori	r24, 0x01	; 1
    2fac:	8c 93       	st	X, r24
    2fae:	35 c0       	rjmp	.+106    	; 0x301a <ADC_u16ReadASynchronus+0x13a>
                case ADC2 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000010 );     break;        
    2fb0:	a7 e2       	ldi	r26, 0x27	; 39
    2fb2:	b0 e0       	ldi	r27, 0x00	; 0
    2fb4:	e7 e2       	ldi	r30, 0x27	; 39
    2fb6:	f0 e0       	ldi	r31, 0x00	; 0
    2fb8:	80 81       	ld	r24, Z
    2fba:	80 7e       	andi	r24, 0xE0	; 224
    2fbc:	82 60       	ori	r24, 0x02	; 2
    2fbe:	8c 93       	st	X, r24
    2fc0:	2c c0       	rjmp	.+88     	; 0x301a <ADC_u16ReadASynchronus+0x13a>
                case ADC3 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000011 );     break;
    2fc2:	a7 e2       	ldi	r26, 0x27	; 39
    2fc4:	b0 e0       	ldi	r27, 0x00	; 0
    2fc6:	e7 e2       	ldi	r30, 0x27	; 39
    2fc8:	f0 e0       	ldi	r31, 0x00	; 0
    2fca:	80 81       	ld	r24, Z
    2fcc:	80 7e       	andi	r24, 0xE0	; 224
    2fce:	83 60       	ori	r24, 0x03	; 3
    2fd0:	8c 93       	st	X, r24
    2fd2:	23 c0       	rjmp	.+70     	; 0x301a <ADC_u16ReadASynchronus+0x13a>
                case ADC4 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000100 );     break;
    2fd4:	a7 e2       	ldi	r26, 0x27	; 39
    2fd6:	b0 e0       	ldi	r27, 0x00	; 0
    2fd8:	e7 e2       	ldi	r30, 0x27	; 39
    2fda:	f0 e0       	ldi	r31, 0x00	; 0
    2fdc:	80 81       	ld	r24, Z
    2fde:	80 7e       	andi	r24, 0xE0	; 224
    2fe0:	84 60       	ori	r24, 0x04	; 4
    2fe2:	8c 93       	st	X, r24
    2fe4:	1a c0       	rjmp	.+52     	; 0x301a <ADC_u16ReadASynchronus+0x13a>
                case ADC5 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000101 );     break;
    2fe6:	a7 e2       	ldi	r26, 0x27	; 39
    2fe8:	b0 e0       	ldi	r27, 0x00	; 0
    2fea:	e7 e2       	ldi	r30, 0x27	; 39
    2fec:	f0 e0       	ldi	r31, 0x00	; 0
    2fee:	80 81       	ld	r24, Z
    2ff0:	80 7e       	andi	r24, 0xE0	; 224
    2ff2:	85 60       	ori	r24, 0x05	; 5
    2ff4:	8c 93       	st	X, r24
    2ff6:	11 c0       	rjmp	.+34     	; 0x301a <ADC_u16ReadASynchronus+0x13a>
                case ADC6 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000110 );     break;
    2ff8:	a7 e2       	ldi	r26, 0x27	; 39
    2ffa:	b0 e0       	ldi	r27, 0x00	; 0
    2ffc:	e7 e2       	ldi	r30, 0x27	; 39
    2ffe:	f0 e0       	ldi	r31, 0x00	; 0
    3000:	80 81       	ld	r24, Z
    3002:	80 7e       	andi	r24, 0xE0	; 224
    3004:	86 60       	ori	r24, 0x06	; 6
    3006:	8c 93       	st	X, r24
    3008:	08 c0       	rjmp	.+16     	; 0x301a <ADC_u16ReadASynchronus+0x13a>
                case ADC7 :     ADMUX_REG = (( ADMUX_REG & 0b11100000 ) | 0b00000111 );     break;
    300a:	a7 e2       	ldi	r26, 0x27	; 39
    300c:	b0 e0       	ldi	r27, 0x00	; 0
    300e:	e7 e2       	ldi	r30, 0x27	; 39
    3010:	f0 e0       	ldi	r31, 0x00	; 0
    3012:	80 81       	ld	r24, Z
    3014:	80 7e       	andi	r24, 0xE0	; 224
    3016:	87 60       	ori	r24, 0x07	; 7
    3018:	8c 93       	st	X, r24
                default   :                                                                 break;
            }
        
            /*    Set The Call Back Function    */ 
            Global_PF_Vector_16 = Local_PvoidCallBackFunctionPtr ;
    301a:	8a 81       	ldd	r24, Y+2	; 0x02
    301c:	9b 81       	ldd	r25, Y+3	; 0x03
    301e:	90 93 00 02 	sts	0x0200, r25
    3022:	80 93 ff 01 	sts	0x01FF, r24
          
            /*    Start Conversion    */ 
            #if ( ADATE == ENABLE )
                // Start Conversion When Triggering Occures.
            #elif ( ADATE == DISABLE )
              SET_BIT(ADCSRA_REG,ADCSRA_ADSC);
    3026:	a6 e2       	ldi	r26, 0x26	; 38
    3028:	b0 e0       	ldi	r27, 0x00	; 0
    302a:	e6 e2       	ldi	r30, 0x26	; 38
    302c:	f0 e0       	ldi	r31, 0x00	; 0
    302e:	80 81       	ld	r24, Z
    3030:	80 64       	ori	r24, 0x40	; 64
    3032:	8c 93       	st	X, r24
            #endif
          
            /*     Enable ADIE  AD Interrupt Enable  and Interrupt Flag Will Cleared Automaticlly.       */   
          SET_BIT(ADCSRA_REG,ADCSRA_ADIE);
    3034:	a6 e2       	ldi	r26, 0x26	; 38
    3036:	b0 e0       	ldi	r27, 0x00	; 0
    3038:	e6 e2       	ldi	r30, 0x26	; 38
    303a:	f0 e0       	ldi	r31, 0x00	; 0
    303c:	80 81       	ld	r24, Z
    303e:	88 60       	ori	r24, 0x08	; 8
    3040:	8c 93       	st	X, r24
     
           return ADC_u16Result ; 
    3042:	20 91 01 02 	lds	r18, 0x0201
    3046:	30 91 02 02 	lds	r19, 0x0202
    304a:	3f 83       	std	Y+7, r19	; 0x07
    304c:	2e 83       	std	Y+6, r18	; 0x06
    304e:	8e 81       	ldd	r24, Y+6	; 0x06
    3050:	9f 81       	ldd	r25, Y+7	; 0x07
        
    }
}
    3052:	27 96       	adiw	r28, 0x07	; 7
    3054:	0f b6       	in	r0, 0x3f	; 63
    3056:	f8 94       	cli
    3058:	de bf       	out	0x3e, r29	; 62
    305a:	0f be       	out	0x3f, r0	; 63
    305c:	cd bf       	out	0x3d, r28	; 61
    305e:	cf 91       	pop	r28
    3060:	df 91       	pop	r29
    3062:	08 95       	ret

00003064 <__vector_16>:

void __vector_16 (void)   __attribute__((signal));
void __vector_16 (void)
{
    3064:	1f 92       	push	r1
    3066:	0f 92       	push	r0
    3068:	0f b6       	in	r0, 0x3f	; 63
    306a:	0f 92       	push	r0
    306c:	11 24       	eor	r1, r1
    306e:	2f 93       	push	r18
    3070:	3f 93       	push	r19
    3072:	4f 93       	push	r20
    3074:	5f 93       	push	r21
    3076:	6f 93       	push	r22
    3078:	7f 93       	push	r23
    307a:	8f 93       	push	r24
    307c:	9f 93       	push	r25
    307e:	af 93       	push	r26
    3080:	bf 93       	push	r27
    3082:	ef 93       	push	r30
    3084:	ff 93       	push	r31
    3086:	df 93       	push	r29
    3088:	cf 93       	push	r28
    308a:	cd b7       	in	r28, 0x3d	; 61
    308c:	de b7       	in	r29, 0x3e	; 62


    #if ( ADJUST == RIGHT )
    ADC_u16Result = ADC_REG ;      
    308e:	e4 e2       	ldi	r30, 0x24	; 36
    3090:	f0 e0       	ldi	r31, 0x00	; 0
    3092:	80 81       	ld	r24, Z
    3094:	91 81       	ldd	r25, Z+1	; 0x01
    3096:	90 93 02 02 	sts	0x0202, r25
    309a:	80 93 01 02 	sts	0x0201, r24
    #elif ( ADJUST == LEFT )
    ADC_u16Result = ADCH_REG ;
    #endif

/*   Make the ADC State is NOT Busy because it's Completed   */
    ADC_u18BusyFlag = NOT_BUSY ;
    309e:	81 e0       	ldi	r24, 0x01	; 1
    30a0:	80 93 03 02 	sts	0x0203, r24

/*   Call Call Back Function br Global PTR   */
    Global_PF_Vector_16 ();
    30a4:	e0 91 ff 01 	lds	r30, 0x01FF
    30a8:	f0 91 00 02 	lds	r31, 0x0200
    30ac:	09 95       	icall

/*     Disable ADIE  AD Interrupt Enable     */   
    CLR_BIT(ADCSRA_REG,ADCSRA_ADIE);
    30ae:	a6 e2       	ldi	r26, 0x26	; 38
    30b0:	b0 e0       	ldi	r27, 0x00	; 0
    30b2:	e6 e2       	ldi	r30, 0x26	; 38
    30b4:	f0 e0       	ldi	r31, 0x00	; 0
    30b6:	80 81       	ld	r24, Z
    30b8:	87 7f       	andi	r24, 0xF7	; 247
    30ba:	8c 93       	st	X, r24
    
}
    30bc:	cf 91       	pop	r28
    30be:	df 91       	pop	r29
    30c0:	ff 91       	pop	r31
    30c2:	ef 91       	pop	r30
    30c4:	bf 91       	pop	r27
    30c6:	af 91       	pop	r26
    30c8:	9f 91       	pop	r25
    30ca:	8f 91       	pop	r24
    30cc:	7f 91       	pop	r23
    30ce:	6f 91       	pop	r22
    30d0:	5f 91       	pop	r21
    30d2:	4f 91       	pop	r20
    30d4:	3f 91       	pop	r19
    30d6:	2f 91       	pop	r18
    30d8:	0f 90       	pop	r0
    30da:	0f be       	out	0x3f, r0	; 63
    30dc:	0f 90       	pop	r0
    30de:	1f 90       	pop	r1
    30e0:	18 95       	reti

000030e2 <LCD_voidInit>:
#include "LCD_Interface.h"
#include "LCD_Private.h"
#include "LCD_Config.h"

void LCD_voidInit (void)
{
    30e2:	0f 93       	push	r16
    30e4:	1f 93       	push	r17
    30e6:	df 93       	push	r29
    30e8:	cf 93       	push	r28
    30ea:	cd b7       	in	r28, 0x3d	; 61
    30ec:	de b7       	in	r29, 0x3e	; 62
    30ee:	c6 54       	subi	r28, 0x46	; 70
    30f0:	d0 40       	sbci	r29, 0x00	; 0
    30f2:	0f b6       	in	r0, 0x3f	; 63
    30f4:	f8 94       	cli
    30f6:	de bf       	out	0x3e, r29	; 62
    30f8:	0f be       	out	0x3f, r0	; 63
    30fa:	cd bf       	out	0x3d, r28	; 61
    /* Control Pins Directions */
    DIO_voidSetPortDirection(LCD_DATA_PORT , DIO_OUTPUT);
    30fc:	81 e0       	ldi	r24, 0x01	; 1
    30fe:	61 e0       	ldi	r22, 0x01	; 1
    3100:	0e 94 01 13 	call	0x2602	; 0x2602 <DIO_voidSetPortDirection>
    DIO_voidSetPinDirection(LCD_CONTROL_PORT,RS_PIN,DIO_OUTPUT);
    3104:	80 e0       	ldi	r24, 0x00	; 0
    3106:	65 e0       	ldi	r22, 0x05	; 5
    3108:	41 e0       	ldi	r20, 0x01	; 1
    310a:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(LCD_CONTROL_PORT,RW_PIN,DIO_OUTPUT);
    310e:	80 e0       	ldi	r24, 0x00	; 0
    3110:	66 e0       	ldi	r22, 0x06	; 6
    3112:	41 e0       	ldi	r20, 0x01	; 1
    3114:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(LCD_CONTROL_PORT,E_PIN,DIO_OUTPUT);
    3118:	80 e0       	ldi	r24, 0x00	; 0
    311a:	67 e0       	ldi	r22, 0x07	; 7
    311c:	41 e0       	ldi	r20, 0x01	; 1
    311e:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
    3122:	fe 01       	movw	r30, r28
    3124:	ed 5b       	subi	r30, 0xBD	; 189
    3126:	ff 4f       	sbci	r31, 0xFF	; 255
    3128:	80 e0       	ldi	r24, 0x00	; 0
    312a:	90 e0       	ldi	r25, 0x00	; 0
    312c:	ac e0       	ldi	r26, 0x0C	; 12
    312e:	b2 e4       	ldi	r27, 0x42	; 66
    3130:	80 83       	st	Z, r24
    3132:	91 83       	std	Z+1, r25	; 0x01
    3134:	a2 83       	std	Z+2, r26	; 0x02
    3136:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3138:	8e 01       	movw	r16, r28
    313a:	01 5c       	subi	r16, 0xC1	; 193
    313c:	1f 4f       	sbci	r17, 0xFF	; 255
    313e:	fe 01       	movw	r30, r28
    3140:	ed 5b       	subi	r30, 0xBD	; 189
    3142:	ff 4f       	sbci	r31, 0xFF	; 255
    3144:	60 81       	ld	r22, Z
    3146:	71 81       	ldd	r23, Z+1	; 0x01
    3148:	82 81       	ldd	r24, Z+2	; 0x02
    314a:	93 81       	ldd	r25, Z+3	; 0x03
    314c:	20 e0       	ldi	r18, 0x00	; 0
    314e:	30 e0       	ldi	r19, 0x00	; 0
    3150:	4a ef       	ldi	r20, 0xFA	; 250
    3152:	54 e4       	ldi	r21, 0x44	; 68
    3154:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3158:	dc 01       	movw	r26, r24
    315a:	cb 01       	movw	r24, r22
    315c:	f8 01       	movw	r30, r16
    315e:	80 83       	st	Z, r24
    3160:	91 83       	std	Z+1, r25	; 0x01
    3162:	a2 83       	std	Z+2, r26	; 0x02
    3164:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3166:	fe 01       	movw	r30, r28
    3168:	ff 96       	adiw	r30, 0x3f	; 63
    316a:	60 81       	ld	r22, Z
    316c:	71 81       	ldd	r23, Z+1	; 0x01
    316e:	82 81       	ldd	r24, Z+2	; 0x02
    3170:	93 81       	ldd	r25, Z+3	; 0x03
    3172:	20 e0       	ldi	r18, 0x00	; 0
    3174:	30 e0       	ldi	r19, 0x00	; 0
    3176:	40 e8       	ldi	r20, 0x80	; 128
    3178:	5f e3       	ldi	r21, 0x3F	; 63
    317a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    317e:	88 23       	and	r24, r24
    3180:	2c f4       	brge	.+10     	; 0x318c <LCD_voidInit+0xaa>
		__ticks = 1;
    3182:	81 e0       	ldi	r24, 0x01	; 1
    3184:	90 e0       	ldi	r25, 0x00	; 0
    3186:	9e af       	std	Y+62, r25	; 0x3e
    3188:	8d af       	std	Y+61, r24	; 0x3d
    318a:	46 c0       	rjmp	.+140    	; 0x3218 <LCD_voidInit+0x136>
	else if (__tmp > 65535)
    318c:	fe 01       	movw	r30, r28
    318e:	ff 96       	adiw	r30, 0x3f	; 63
    3190:	60 81       	ld	r22, Z
    3192:	71 81       	ldd	r23, Z+1	; 0x01
    3194:	82 81       	ldd	r24, Z+2	; 0x02
    3196:	93 81       	ldd	r25, Z+3	; 0x03
    3198:	20 e0       	ldi	r18, 0x00	; 0
    319a:	3f ef       	ldi	r19, 0xFF	; 255
    319c:	4f e7       	ldi	r20, 0x7F	; 127
    319e:	57 e4       	ldi	r21, 0x47	; 71
    31a0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    31a4:	18 16       	cp	r1, r24
    31a6:	64 f5       	brge	.+88     	; 0x3200 <LCD_voidInit+0x11e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31a8:	fe 01       	movw	r30, r28
    31aa:	ed 5b       	subi	r30, 0xBD	; 189
    31ac:	ff 4f       	sbci	r31, 0xFF	; 255
    31ae:	60 81       	ld	r22, Z
    31b0:	71 81       	ldd	r23, Z+1	; 0x01
    31b2:	82 81       	ldd	r24, Z+2	; 0x02
    31b4:	93 81       	ldd	r25, Z+3	; 0x03
    31b6:	20 e0       	ldi	r18, 0x00	; 0
    31b8:	30 e0       	ldi	r19, 0x00	; 0
    31ba:	40 e2       	ldi	r20, 0x20	; 32
    31bc:	51 e4       	ldi	r21, 0x41	; 65
    31be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31c2:	dc 01       	movw	r26, r24
    31c4:	cb 01       	movw	r24, r22
    31c6:	bc 01       	movw	r22, r24
    31c8:	cd 01       	movw	r24, r26
    31ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    31ce:	dc 01       	movw	r26, r24
    31d0:	cb 01       	movw	r24, r22
    31d2:	9e af       	std	Y+62, r25	; 0x3e
    31d4:	8d af       	std	Y+61, r24	; 0x3d
    31d6:	0f c0       	rjmp	.+30     	; 0x31f6 <LCD_voidInit+0x114>
    31d8:	88 ec       	ldi	r24, 0xC8	; 200
    31da:	90 e0       	ldi	r25, 0x00	; 0
    31dc:	9c af       	std	Y+60, r25	; 0x3c
    31de:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    31e0:	8b ad       	ldd	r24, Y+59	; 0x3b
    31e2:	9c ad       	ldd	r25, Y+60	; 0x3c
    31e4:	01 97       	sbiw	r24, 0x01	; 1
    31e6:	f1 f7       	brne	.-4      	; 0x31e4 <LCD_voidInit+0x102>
    31e8:	9c af       	std	Y+60, r25	; 0x3c
    31ea:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    31ec:	8d ad       	ldd	r24, Y+61	; 0x3d
    31ee:	9e ad       	ldd	r25, Y+62	; 0x3e
    31f0:	01 97       	sbiw	r24, 0x01	; 1
    31f2:	9e af       	std	Y+62, r25	; 0x3e
    31f4:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    31f6:	8d ad       	ldd	r24, Y+61	; 0x3d
    31f8:	9e ad       	ldd	r25, Y+62	; 0x3e
    31fa:	00 97       	sbiw	r24, 0x00	; 0
    31fc:	69 f7       	brne	.-38     	; 0x31d8 <LCD_voidInit+0xf6>
    31fe:	16 c0       	rjmp	.+44     	; 0x322c <LCD_voidInit+0x14a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3200:	fe 01       	movw	r30, r28
    3202:	ff 96       	adiw	r30, 0x3f	; 63
    3204:	60 81       	ld	r22, Z
    3206:	71 81       	ldd	r23, Z+1	; 0x01
    3208:	82 81       	ldd	r24, Z+2	; 0x02
    320a:	93 81       	ldd	r25, Z+3	; 0x03
    320c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3210:	dc 01       	movw	r26, r24
    3212:	cb 01       	movw	r24, r22
    3214:	9e af       	std	Y+62, r25	; 0x3e
    3216:	8d af       	std	Y+61, r24	; 0x3d
    3218:	8d ad       	ldd	r24, Y+61	; 0x3d
    321a:	9e ad       	ldd	r25, Y+62	; 0x3e
    321c:	9a af       	std	Y+58, r25	; 0x3a
    321e:	89 af       	std	Y+57, r24	; 0x39
    3220:	89 ad       	ldd	r24, Y+57	; 0x39
    3222:	9a ad       	ldd	r25, Y+58	; 0x3a
    3224:	01 97       	sbiw	r24, 0x01	; 1
    3226:	f1 f7       	brne	.-4      	; 0x3224 <LCD_voidInit+0x142>
    3228:	9a af       	std	Y+58, r25	; 0x3a
    322a:	89 af       	std	Y+57, r24	; 0x39

    _delay_ms(35);    //TIMER0_voidSetBusyWait_ms(35);

    /* Send Command Function Set */
    LCD_voidWriteCommand ( FS_8BIT_2LINES_5x7 );
    322c:	88 e3       	ldi	r24, 0x38	; 56
    322e:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
    3232:	80 e0       	ldi	r24, 0x00	; 0
    3234:	90 e0       	ldi	r25, 0x00	; 0
    3236:	a0 e8       	ldi	r26, 0x80	; 128
    3238:	bf e3       	ldi	r27, 0x3F	; 63
    323a:	8d ab       	std	Y+53, r24	; 0x35
    323c:	9e ab       	std	Y+54, r25	; 0x36
    323e:	af ab       	std	Y+55, r26	; 0x37
    3240:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3242:	6d a9       	ldd	r22, Y+53	; 0x35
    3244:	7e a9       	ldd	r23, Y+54	; 0x36
    3246:	8f a9       	ldd	r24, Y+55	; 0x37
    3248:	98 ad       	ldd	r25, Y+56	; 0x38
    324a:	20 e0       	ldi	r18, 0x00	; 0
    324c:	30 e0       	ldi	r19, 0x00	; 0
    324e:	4a ef       	ldi	r20, 0xFA	; 250
    3250:	54 e4       	ldi	r21, 0x44	; 68
    3252:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3256:	dc 01       	movw	r26, r24
    3258:	cb 01       	movw	r24, r22
    325a:	89 ab       	std	Y+49, r24	; 0x31
    325c:	9a ab       	std	Y+50, r25	; 0x32
    325e:	ab ab       	std	Y+51, r26	; 0x33
    3260:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    3262:	69 a9       	ldd	r22, Y+49	; 0x31
    3264:	7a a9       	ldd	r23, Y+50	; 0x32
    3266:	8b a9       	ldd	r24, Y+51	; 0x33
    3268:	9c a9       	ldd	r25, Y+52	; 0x34
    326a:	20 e0       	ldi	r18, 0x00	; 0
    326c:	30 e0       	ldi	r19, 0x00	; 0
    326e:	40 e8       	ldi	r20, 0x80	; 128
    3270:	5f e3       	ldi	r21, 0x3F	; 63
    3272:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3276:	88 23       	and	r24, r24
    3278:	2c f4       	brge	.+10     	; 0x3284 <LCD_voidInit+0x1a2>
		__ticks = 1;
    327a:	81 e0       	ldi	r24, 0x01	; 1
    327c:	90 e0       	ldi	r25, 0x00	; 0
    327e:	98 ab       	std	Y+48, r25	; 0x30
    3280:	8f a7       	std	Y+47, r24	; 0x2f
    3282:	3f c0       	rjmp	.+126    	; 0x3302 <LCD_voidInit+0x220>
	else if (__tmp > 65535)
    3284:	69 a9       	ldd	r22, Y+49	; 0x31
    3286:	7a a9       	ldd	r23, Y+50	; 0x32
    3288:	8b a9       	ldd	r24, Y+51	; 0x33
    328a:	9c a9       	ldd	r25, Y+52	; 0x34
    328c:	20 e0       	ldi	r18, 0x00	; 0
    328e:	3f ef       	ldi	r19, 0xFF	; 255
    3290:	4f e7       	ldi	r20, 0x7F	; 127
    3292:	57 e4       	ldi	r21, 0x47	; 71
    3294:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3298:	18 16       	cp	r1, r24
    329a:	4c f5       	brge	.+82     	; 0x32ee <LCD_voidInit+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    329c:	6d a9       	ldd	r22, Y+53	; 0x35
    329e:	7e a9       	ldd	r23, Y+54	; 0x36
    32a0:	8f a9       	ldd	r24, Y+55	; 0x37
    32a2:	98 ad       	ldd	r25, Y+56	; 0x38
    32a4:	20 e0       	ldi	r18, 0x00	; 0
    32a6:	30 e0       	ldi	r19, 0x00	; 0
    32a8:	40 e2       	ldi	r20, 0x20	; 32
    32aa:	51 e4       	ldi	r21, 0x41	; 65
    32ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32b0:	dc 01       	movw	r26, r24
    32b2:	cb 01       	movw	r24, r22
    32b4:	bc 01       	movw	r22, r24
    32b6:	cd 01       	movw	r24, r26
    32b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32bc:	dc 01       	movw	r26, r24
    32be:	cb 01       	movw	r24, r22
    32c0:	98 ab       	std	Y+48, r25	; 0x30
    32c2:	8f a7       	std	Y+47, r24	; 0x2f
    32c4:	0f c0       	rjmp	.+30     	; 0x32e4 <LCD_voidInit+0x202>
    32c6:	88 ec       	ldi	r24, 0xC8	; 200
    32c8:	90 e0       	ldi	r25, 0x00	; 0
    32ca:	9e a7       	std	Y+46, r25	; 0x2e
    32cc:	8d a7       	std	Y+45, r24	; 0x2d
    32ce:	8d a5       	ldd	r24, Y+45	; 0x2d
    32d0:	9e a5       	ldd	r25, Y+46	; 0x2e
    32d2:	01 97       	sbiw	r24, 0x01	; 1
    32d4:	f1 f7       	brne	.-4      	; 0x32d2 <LCD_voidInit+0x1f0>
    32d6:	9e a7       	std	Y+46, r25	; 0x2e
    32d8:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    32da:	8f a5       	ldd	r24, Y+47	; 0x2f
    32dc:	98 a9       	ldd	r25, Y+48	; 0x30
    32de:	01 97       	sbiw	r24, 0x01	; 1
    32e0:	98 ab       	std	Y+48, r25	; 0x30
    32e2:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    32e4:	8f a5       	ldd	r24, Y+47	; 0x2f
    32e6:	98 a9       	ldd	r25, Y+48	; 0x30
    32e8:	00 97       	sbiw	r24, 0x00	; 0
    32ea:	69 f7       	brne	.-38     	; 0x32c6 <LCD_voidInit+0x1e4>
    32ec:	14 c0       	rjmp	.+40     	; 0x3316 <LCD_voidInit+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    32ee:	69 a9       	ldd	r22, Y+49	; 0x31
    32f0:	7a a9       	ldd	r23, Y+50	; 0x32
    32f2:	8b a9       	ldd	r24, Y+51	; 0x33
    32f4:	9c a9       	ldd	r25, Y+52	; 0x34
    32f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32fa:	dc 01       	movw	r26, r24
    32fc:	cb 01       	movw	r24, r22
    32fe:	98 ab       	std	Y+48, r25	; 0x30
    3300:	8f a7       	std	Y+47, r24	; 0x2f
    3302:	8f a5       	ldd	r24, Y+47	; 0x2f
    3304:	98 a9       	ldd	r25, Y+48	; 0x30
    3306:	9c a7       	std	Y+44, r25	; 0x2c
    3308:	8b a7       	std	Y+43, r24	; 0x2b
    330a:	8b a5       	ldd	r24, Y+43	; 0x2b
    330c:	9c a5       	ldd	r25, Y+44	; 0x2c
    330e:	01 97       	sbiw	r24, 0x01	; 1
    3310:	f1 f7       	brne	.-4      	; 0x330e <LCD_voidInit+0x22c>
    3312:	9c a7       	std	Y+44, r25	; 0x2c
    3314:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(1);     // TIMER0_voidSetBusyWait_ms(1);

    /* Send Command Display ON-OFF Control */
    LCD_voidWriteCommand ( DIS_ON_NO_CURSER );
    3316:	8c e0       	ldi	r24, 0x0C	; 12
    3318:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
    331c:	80 e0       	ldi	r24, 0x00	; 0
    331e:	90 e0       	ldi	r25, 0x00	; 0
    3320:	a0 e8       	ldi	r26, 0x80	; 128
    3322:	bf e3       	ldi	r27, 0x3F	; 63
    3324:	8f a3       	std	Y+39, r24	; 0x27
    3326:	98 a7       	std	Y+40, r25	; 0x28
    3328:	a9 a7       	std	Y+41, r26	; 0x29
    332a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    332c:	6f a1       	ldd	r22, Y+39	; 0x27
    332e:	78 a5       	ldd	r23, Y+40	; 0x28
    3330:	89 a5       	ldd	r24, Y+41	; 0x29
    3332:	9a a5       	ldd	r25, Y+42	; 0x2a
    3334:	20 e0       	ldi	r18, 0x00	; 0
    3336:	30 e0       	ldi	r19, 0x00	; 0
    3338:	4a ef       	ldi	r20, 0xFA	; 250
    333a:	54 e4       	ldi	r21, 0x44	; 68
    333c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3340:	dc 01       	movw	r26, r24
    3342:	cb 01       	movw	r24, r22
    3344:	8b a3       	std	Y+35, r24	; 0x23
    3346:	9c a3       	std	Y+36, r25	; 0x24
    3348:	ad a3       	std	Y+37, r26	; 0x25
    334a:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    334c:	6b a1       	ldd	r22, Y+35	; 0x23
    334e:	7c a1       	ldd	r23, Y+36	; 0x24
    3350:	8d a1       	ldd	r24, Y+37	; 0x25
    3352:	9e a1       	ldd	r25, Y+38	; 0x26
    3354:	20 e0       	ldi	r18, 0x00	; 0
    3356:	30 e0       	ldi	r19, 0x00	; 0
    3358:	40 e8       	ldi	r20, 0x80	; 128
    335a:	5f e3       	ldi	r21, 0x3F	; 63
    335c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3360:	88 23       	and	r24, r24
    3362:	2c f4       	brge	.+10     	; 0x336e <LCD_voidInit+0x28c>
		__ticks = 1;
    3364:	81 e0       	ldi	r24, 0x01	; 1
    3366:	90 e0       	ldi	r25, 0x00	; 0
    3368:	9a a3       	std	Y+34, r25	; 0x22
    336a:	89 a3       	std	Y+33, r24	; 0x21
    336c:	3f c0       	rjmp	.+126    	; 0x33ec <LCD_voidInit+0x30a>
	else if (__tmp > 65535)
    336e:	6b a1       	ldd	r22, Y+35	; 0x23
    3370:	7c a1       	ldd	r23, Y+36	; 0x24
    3372:	8d a1       	ldd	r24, Y+37	; 0x25
    3374:	9e a1       	ldd	r25, Y+38	; 0x26
    3376:	20 e0       	ldi	r18, 0x00	; 0
    3378:	3f ef       	ldi	r19, 0xFF	; 255
    337a:	4f e7       	ldi	r20, 0x7F	; 127
    337c:	57 e4       	ldi	r21, 0x47	; 71
    337e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3382:	18 16       	cp	r1, r24
    3384:	4c f5       	brge	.+82     	; 0x33d8 <LCD_voidInit+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3386:	6f a1       	ldd	r22, Y+39	; 0x27
    3388:	78 a5       	ldd	r23, Y+40	; 0x28
    338a:	89 a5       	ldd	r24, Y+41	; 0x29
    338c:	9a a5       	ldd	r25, Y+42	; 0x2a
    338e:	20 e0       	ldi	r18, 0x00	; 0
    3390:	30 e0       	ldi	r19, 0x00	; 0
    3392:	40 e2       	ldi	r20, 0x20	; 32
    3394:	51 e4       	ldi	r21, 0x41	; 65
    3396:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    339a:	dc 01       	movw	r26, r24
    339c:	cb 01       	movw	r24, r22
    339e:	bc 01       	movw	r22, r24
    33a0:	cd 01       	movw	r24, r26
    33a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33a6:	dc 01       	movw	r26, r24
    33a8:	cb 01       	movw	r24, r22
    33aa:	9a a3       	std	Y+34, r25	; 0x22
    33ac:	89 a3       	std	Y+33, r24	; 0x21
    33ae:	0f c0       	rjmp	.+30     	; 0x33ce <LCD_voidInit+0x2ec>
    33b0:	88 ec       	ldi	r24, 0xC8	; 200
    33b2:	90 e0       	ldi	r25, 0x00	; 0
    33b4:	98 a3       	std	Y+32, r25	; 0x20
    33b6:	8f 8f       	std	Y+31, r24	; 0x1f
    33b8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    33ba:	98 a1       	ldd	r25, Y+32	; 0x20
    33bc:	01 97       	sbiw	r24, 0x01	; 1
    33be:	f1 f7       	brne	.-4      	; 0x33bc <LCD_voidInit+0x2da>
    33c0:	98 a3       	std	Y+32, r25	; 0x20
    33c2:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33c4:	89 a1       	ldd	r24, Y+33	; 0x21
    33c6:	9a a1       	ldd	r25, Y+34	; 0x22
    33c8:	01 97       	sbiw	r24, 0x01	; 1
    33ca:	9a a3       	std	Y+34, r25	; 0x22
    33cc:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33ce:	89 a1       	ldd	r24, Y+33	; 0x21
    33d0:	9a a1       	ldd	r25, Y+34	; 0x22
    33d2:	00 97       	sbiw	r24, 0x00	; 0
    33d4:	69 f7       	brne	.-38     	; 0x33b0 <LCD_voidInit+0x2ce>
    33d6:	14 c0       	rjmp	.+40     	; 0x3400 <LCD_voidInit+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33d8:	6b a1       	ldd	r22, Y+35	; 0x23
    33da:	7c a1       	ldd	r23, Y+36	; 0x24
    33dc:	8d a1       	ldd	r24, Y+37	; 0x25
    33de:	9e a1       	ldd	r25, Y+38	; 0x26
    33e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33e4:	dc 01       	movw	r26, r24
    33e6:	cb 01       	movw	r24, r22
    33e8:	9a a3       	std	Y+34, r25	; 0x22
    33ea:	89 a3       	std	Y+33, r24	; 0x21
    33ec:	89 a1       	ldd	r24, Y+33	; 0x21
    33ee:	9a a1       	ldd	r25, Y+34	; 0x22
    33f0:	9e 8f       	std	Y+30, r25	; 0x1e
    33f2:	8d 8f       	std	Y+29, r24	; 0x1d
    33f4:	8d 8d       	ldd	r24, Y+29	; 0x1d
    33f6:	9e 8d       	ldd	r25, Y+30	; 0x1e
    33f8:	01 97       	sbiw	r24, 0x01	; 1
    33fa:	f1 f7       	brne	.-4      	; 0x33f8 <LCD_voidInit+0x316>
    33fc:	9e 8f       	std	Y+30, r25	; 0x1e
    33fe:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(1);     //TIMER0_voidSetBusyWait_ms(1);

    /* Send Command Display Clear */
    LCD_voidWriteCommand ( DIS_CLEAR );
    3400:	81 e0       	ldi	r24, 0x01	; 1
    3402:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
    3406:	80 e0       	ldi	r24, 0x00	; 0
    3408:	90 e0       	ldi	r25, 0x00	; 0
    340a:	a0 e0       	ldi	r26, 0x00	; 0
    340c:	b0 e4       	ldi	r27, 0x40	; 64
    340e:	89 8f       	std	Y+25, r24	; 0x19
    3410:	9a 8f       	std	Y+26, r25	; 0x1a
    3412:	ab 8f       	std	Y+27, r26	; 0x1b
    3414:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3416:	69 8d       	ldd	r22, Y+25	; 0x19
    3418:	7a 8d       	ldd	r23, Y+26	; 0x1a
    341a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    341c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    341e:	20 e0       	ldi	r18, 0x00	; 0
    3420:	30 e0       	ldi	r19, 0x00	; 0
    3422:	4a ef       	ldi	r20, 0xFA	; 250
    3424:	54 e4       	ldi	r21, 0x44	; 68
    3426:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    342a:	dc 01       	movw	r26, r24
    342c:	cb 01       	movw	r24, r22
    342e:	8d 8b       	std	Y+21, r24	; 0x15
    3430:	9e 8b       	std	Y+22, r25	; 0x16
    3432:	af 8b       	std	Y+23, r26	; 0x17
    3434:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3436:	6d 89       	ldd	r22, Y+21	; 0x15
    3438:	7e 89       	ldd	r23, Y+22	; 0x16
    343a:	8f 89       	ldd	r24, Y+23	; 0x17
    343c:	98 8d       	ldd	r25, Y+24	; 0x18
    343e:	20 e0       	ldi	r18, 0x00	; 0
    3440:	30 e0       	ldi	r19, 0x00	; 0
    3442:	40 e8       	ldi	r20, 0x80	; 128
    3444:	5f e3       	ldi	r21, 0x3F	; 63
    3446:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    344a:	88 23       	and	r24, r24
    344c:	2c f4       	brge	.+10     	; 0x3458 <LCD_voidInit+0x376>
		__ticks = 1;
    344e:	81 e0       	ldi	r24, 0x01	; 1
    3450:	90 e0       	ldi	r25, 0x00	; 0
    3452:	9c 8b       	std	Y+20, r25	; 0x14
    3454:	8b 8b       	std	Y+19, r24	; 0x13
    3456:	3f c0       	rjmp	.+126    	; 0x34d6 <LCD_voidInit+0x3f4>
	else if (__tmp > 65535)
    3458:	6d 89       	ldd	r22, Y+21	; 0x15
    345a:	7e 89       	ldd	r23, Y+22	; 0x16
    345c:	8f 89       	ldd	r24, Y+23	; 0x17
    345e:	98 8d       	ldd	r25, Y+24	; 0x18
    3460:	20 e0       	ldi	r18, 0x00	; 0
    3462:	3f ef       	ldi	r19, 0xFF	; 255
    3464:	4f e7       	ldi	r20, 0x7F	; 127
    3466:	57 e4       	ldi	r21, 0x47	; 71
    3468:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    346c:	18 16       	cp	r1, r24
    346e:	4c f5       	brge	.+82     	; 0x34c2 <LCD_voidInit+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3470:	69 8d       	ldd	r22, Y+25	; 0x19
    3472:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3474:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3476:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3478:	20 e0       	ldi	r18, 0x00	; 0
    347a:	30 e0       	ldi	r19, 0x00	; 0
    347c:	40 e2       	ldi	r20, 0x20	; 32
    347e:	51 e4       	ldi	r21, 0x41	; 65
    3480:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3484:	dc 01       	movw	r26, r24
    3486:	cb 01       	movw	r24, r22
    3488:	bc 01       	movw	r22, r24
    348a:	cd 01       	movw	r24, r26
    348c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3490:	dc 01       	movw	r26, r24
    3492:	cb 01       	movw	r24, r22
    3494:	9c 8b       	std	Y+20, r25	; 0x14
    3496:	8b 8b       	std	Y+19, r24	; 0x13
    3498:	0f c0       	rjmp	.+30     	; 0x34b8 <LCD_voidInit+0x3d6>
    349a:	88 ec       	ldi	r24, 0xC8	; 200
    349c:	90 e0       	ldi	r25, 0x00	; 0
    349e:	9a 8b       	std	Y+18, r25	; 0x12
    34a0:	89 8b       	std	Y+17, r24	; 0x11
    34a2:	89 89       	ldd	r24, Y+17	; 0x11
    34a4:	9a 89       	ldd	r25, Y+18	; 0x12
    34a6:	01 97       	sbiw	r24, 0x01	; 1
    34a8:	f1 f7       	brne	.-4      	; 0x34a6 <LCD_voidInit+0x3c4>
    34aa:	9a 8b       	std	Y+18, r25	; 0x12
    34ac:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34ae:	8b 89       	ldd	r24, Y+19	; 0x13
    34b0:	9c 89       	ldd	r25, Y+20	; 0x14
    34b2:	01 97       	sbiw	r24, 0x01	; 1
    34b4:	9c 8b       	std	Y+20, r25	; 0x14
    34b6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34b8:	8b 89       	ldd	r24, Y+19	; 0x13
    34ba:	9c 89       	ldd	r25, Y+20	; 0x14
    34bc:	00 97       	sbiw	r24, 0x00	; 0
    34be:	69 f7       	brne	.-38     	; 0x349a <LCD_voidInit+0x3b8>
    34c0:	14 c0       	rjmp	.+40     	; 0x34ea <LCD_voidInit+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34c2:	6d 89       	ldd	r22, Y+21	; 0x15
    34c4:	7e 89       	ldd	r23, Y+22	; 0x16
    34c6:	8f 89       	ldd	r24, Y+23	; 0x17
    34c8:	98 8d       	ldd	r25, Y+24	; 0x18
    34ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34ce:	dc 01       	movw	r26, r24
    34d0:	cb 01       	movw	r24, r22
    34d2:	9c 8b       	std	Y+20, r25	; 0x14
    34d4:	8b 8b       	std	Y+19, r24	; 0x13
    34d6:	8b 89       	ldd	r24, Y+19	; 0x13
    34d8:	9c 89       	ldd	r25, Y+20	; 0x14
    34da:	98 8b       	std	Y+16, r25	; 0x10
    34dc:	8f 87       	std	Y+15, r24	; 0x0f
    34de:	8f 85       	ldd	r24, Y+15	; 0x0f
    34e0:	98 89       	ldd	r25, Y+16	; 0x10
    34e2:	01 97       	sbiw	r24, 0x01	; 1
    34e4:	f1 f7       	brne	.-4      	; 0x34e2 <LCD_voidInit+0x400>
    34e6:	98 8b       	std	Y+16, r25	; 0x10
    34e8:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(2);     //TIMER0_voidSetBusyWait_ms(2);

    /* Send Command Entry Mode */
    LCD_voidWriteCommand ( ENTRY_MODE_INCREASE_NO_SHIFT );
    34ea:	86 e0       	ldi	r24, 0x06	; 6
    34ec:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
    34f0:	80 e0       	ldi	r24, 0x00	; 0
    34f2:	90 e0       	ldi	r25, 0x00	; 0
    34f4:	a0 e8       	ldi	r26, 0x80	; 128
    34f6:	bf e3       	ldi	r27, 0x3F	; 63
    34f8:	8b 87       	std	Y+11, r24	; 0x0b
    34fa:	9c 87       	std	Y+12, r25	; 0x0c
    34fc:	ad 87       	std	Y+13, r26	; 0x0d
    34fe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3500:	6b 85       	ldd	r22, Y+11	; 0x0b
    3502:	7c 85       	ldd	r23, Y+12	; 0x0c
    3504:	8d 85       	ldd	r24, Y+13	; 0x0d
    3506:	9e 85       	ldd	r25, Y+14	; 0x0e
    3508:	20 e0       	ldi	r18, 0x00	; 0
    350a:	30 e0       	ldi	r19, 0x00	; 0
    350c:	4a ef       	ldi	r20, 0xFA	; 250
    350e:	54 e4       	ldi	r21, 0x44	; 68
    3510:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3514:	dc 01       	movw	r26, r24
    3516:	cb 01       	movw	r24, r22
    3518:	8f 83       	std	Y+7, r24	; 0x07
    351a:	98 87       	std	Y+8, r25	; 0x08
    351c:	a9 87       	std	Y+9, r26	; 0x09
    351e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3520:	6f 81       	ldd	r22, Y+7	; 0x07
    3522:	78 85       	ldd	r23, Y+8	; 0x08
    3524:	89 85       	ldd	r24, Y+9	; 0x09
    3526:	9a 85       	ldd	r25, Y+10	; 0x0a
    3528:	20 e0       	ldi	r18, 0x00	; 0
    352a:	30 e0       	ldi	r19, 0x00	; 0
    352c:	40 e8       	ldi	r20, 0x80	; 128
    352e:	5f e3       	ldi	r21, 0x3F	; 63
    3530:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3534:	88 23       	and	r24, r24
    3536:	2c f4       	brge	.+10     	; 0x3542 <LCD_voidInit+0x460>
		__ticks = 1;
    3538:	81 e0       	ldi	r24, 0x01	; 1
    353a:	90 e0       	ldi	r25, 0x00	; 0
    353c:	9e 83       	std	Y+6, r25	; 0x06
    353e:	8d 83       	std	Y+5, r24	; 0x05
    3540:	3f c0       	rjmp	.+126    	; 0x35c0 <LCD_voidInit+0x4de>
	else if (__tmp > 65535)
    3542:	6f 81       	ldd	r22, Y+7	; 0x07
    3544:	78 85       	ldd	r23, Y+8	; 0x08
    3546:	89 85       	ldd	r24, Y+9	; 0x09
    3548:	9a 85       	ldd	r25, Y+10	; 0x0a
    354a:	20 e0       	ldi	r18, 0x00	; 0
    354c:	3f ef       	ldi	r19, 0xFF	; 255
    354e:	4f e7       	ldi	r20, 0x7F	; 127
    3550:	57 e4       	ldi	r21, 0x47	; 71
    3552:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3556:	18 16       	cp	r1, r24
    3558:	4c f5       	brge	.+82     	; 0x35ac <LCD_voidInit+0x4ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    355a:	6b 85       	ldd	r22, Y+11	; 0x0b
    355c:	7c 85       	ldd	r23, Y+12	; 0x0c
    355e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3560:	9e 85       	ldd	r25, Y+14	; 0x0e
    3562:	20 e0       	ldi	r18, 0x00	; 0
    3564:	30 e0       	ldi	r19, 0x00	; 0
    3566:	40 e2       	ldi	r20, 0x20	; 32
    3568:	51 e4       	ldi	r21, 0x41	; 65
    356a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    356e:	dc 01       	movw	r26, r24
    3570:	cb 01       	movw	r24, r22
    3572:	bc 01       	movw	r22, r24
    3574:	cd 01       	movw	r24, r26
    3576:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    357a:	dc 01       	movw	r26, r24
    357c:	cb 01       	movw	r24, r22
    357e:	9e 83       	std	Y+6, r25	; 0x06
    3580:	8d 83       	std	Y+5, r24	; 0x05
    3582:	0f c0       	rjmp	.+30     	; 0x35a2 <LCD_voidInit+0x4c0>
    3584:	88 ec       	ldi	r24, 0xC8	; 200
    3586:	90 e0       	ldi	r25, 0x00	; 0
    3588:	9c 83       	std	Y+4, r25	; 0x04
    358a:	8b 83       	std	Y+3, r24	; 0x03
    358c:	8b 81       	ldd	r24, Y+3	; 0x03
    358e:	9c 81       	ldd	r25, Y+4	; 0x04
    3590:	01 97       	sbiw	r24, 0x01	; 1
    3592:	f1 f7       	brne	.-4      	; 0x3590 <LCD_voidInit+0x4ae>
    3594:	9c 83       	std	Y+4, r25	; 0x04
    3596:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3598:	8d 81       	ldd	r24, Y+5	; 0x05
    359a:	9e 81       	ldd	r25, Y+6	; 0x06
    359c:	01 97       	sbiw	r24, 0x01	; 1
    359e:	9e 83       	std	Y+6, r25	; 0x06
    35a0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    35a2:	8d 81       	ldd	r24, Y+5	; 0x05
    35a4:	9e 81       	ldd	r25, Y+6	; 0x06
    35a6:	00 97       	sbiw	r24, 0x00	; 0
    35a8:	69 f7       	brne	.-38     	; 0x3584 <LCD_voidInit+0x4a2>
    35aa:	14 c0       	rjmp	.+40     	; 0x35d4 <LCD_voidInit+0x4f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    35ac:	6f 81       	ldd	r22, Y+7	; 0x07
    35ae:	78 85       	ldd	r23, Y+8	; 0x08
    35b0:	89 85       	ldd	r24, Y+9	; 0x09
    35b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    35b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35b8:	dc 01       	movw	r26, r24
    35ba:	cb 01       	movw	r24, r22
    35bc:	9e 83       	std	Y+6, r25	; 0x06
    35be:	8d 83       	std	Y+5, r24	; 0x05
    35c0:	8d 81       	ldd	r24, Y+5	; 0x05
    35c2:	9e 81       	ldd	r25, Y+6	; 0x06
    35c4:	9a 83       	std	Y+2, r25	; 0x02
    35c6:	89 83       	std	Y+1, r24	; 0x01
    35c8:	89 81       	ldd	r24, Y+1	; 0x01
    35ca:	9a 81       	ldd	r25, Y+2	; 0x02
    35cc:	01 97       	sbiw	r24, 0x01	; 1
    35ce:	f1 f7       	brne	.-4      	; 0x35cc <LCD_voidInit+0x4ea>
    35d0:	9a 83       	std	Y+2, r25	; 0x02
    35d2:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(1);     //TIMER0_voidSetBusyWait_ms(1);


}
    35d4:	ca 5b       	subi	r28, 0xBA	; 186
    35d6:	df 4f       	sbci	r29, 0xFF	; 255
    35d8:	0f b6       	in	r0, 0x3f	; 63
    35da:	f8 94       	cli
    35dc:	de bf       	out	0x3e, r29	; 62
    35de:	0f be       	out	0x3f, r0	; 63
    35e0:	cd bf       	out	0x3d, r28	; 61
    35e2:	cf 91       	pop	r28
    35e4:	df 91       	pop	r29
    35e6:	1f 91       	pop	r17
    35e8:	0f 91       	pop	r16
    35ea:	08 95       	ret

000035ec <LCD_voidWriteCommand>:


void LCD_voidWriteCommand ( u8 Copy_u8Command )
{
    35ec:	df 93       	push	r29
    35ee:	cf 93       	push	r28
    35f0:	0f 92       	push	r0
    35f2:	cd b7       	in	r28, 0x3d	; 61
    35f4:	de b7       	in	r29, 0x3e	; 62
    35f6:	89 83       	std	Y+1, r24	; 0x01
    /* RS=0 because we send a Command not Data */
    DIO_voidSetPinValue (LCD_CONTROL_PORT,RS_PIN,DIO_LOW);
    35f8:	80 e0       	ldi	r24, 0x00	; 0
    35fa:	65 e0       	ldi	r22, 0x05	; 5
    35fc:	40 e0       	ldi	r20, 0x00	; 0
    35fe:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>

    /* RW=0 because we Write a Command not Read */
    DIO_voidSetPinValue (LCD_CONTROL_PORT,RW_PIN,DIO_LOW);
    3602:	80 e0       	ldi	r24, 0x00	; 0
    3604:	66 e0       	ldi	r22, 0x06	; 6
    3606:	40 e0       	ldi	r20, 0x00	; 0
    3608:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>

    /* Send Data bits from MC PINS to LCD Data PINS */
    DIO_voidSetPortValue(LCD_DATA_PORT,Copy_u8Command);
    360c:	81 e0       	ldi	r24, 0x01	; 1
    360e:	69 81       	ldd	r22, Y+1	; 0x01
    3610:	0e 94 9a 14 	call	0x2934	; 0x2934 <DIO_voidSetPortValue>

    /* Falling Edge on E PIN to make LCD Read This Command */
    DIO_voidSetPinValue (LCD_CONTROL_PORT,E_PIN,DIO_HIGH);
    3614:	80 e0       	ldi	r24, 0x00	; 0
    3616:	67 e0       	ldi	r22, 0x07	; 7
    3618:	41 e0       	ldi	r20, 0x01	; 1
    361a:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
    //_delay_ms(1);
    DIO_voidSetPinValue (LCD_CONTROL_PORT,E_PIN,DIO_LOW);
    361e:	80 e0       	ldi	r24, 0x00	; 0
    3620:	67 e0       	ldi	r22, 0x07	; 7
    3622:	40 e0       	ldi	r20, 0x00	; 0
    3624:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    3628:	0f 90       	pop	r0
    362a:	cf 91       	pop	r28
    362c:	df 91       	pop	r29
    362e:	08 95       	ret

00003630 <LCD_voidWriteChar>:


void LCD_voidWriteChar ( u8 Copy_u8Char )
{
    3630:	df 93       	push	r29
    3632:	cf 93       	push	r28
    3634:	0f 92       	push	r0
    3636:	cd b7       	in	r28, 0x3d	; 61
    3638:	de b7       	in	r29, 0x3e	; 62
    363a:	89 83       	std	Y+1, r24	; 0x01
    /* RS=1 because we send a Data not Command */
    DIO_voidSetPinValue (LCD_CONTROL_PORT,RS_PIN,DIO_HIGH);
    363c:	80 e0       	ldi	r24, 0x00	; 0
    363e:	65 e0       	ldi	r22, 0x05	; 5
    3640:	41 e0       	ldi	r20, 0x01	; 1
    3642:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>

    /* RW=0 because we Write a Data not Read */
    DIO_voidSetPinValue (LCD_CONTROL_PORT,RW_PIN,DIO_LOW);
    3646:	80 e0       	ldi	r24, 0x00	; 0
    3648:	66 e0       	ldi	r22, 0x06	; 6
    364a:	40 e0       	ldi	r20, 0x00	; 0
    364c:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>

    /* Send Data bits from MC PINS to LCD Data PINS */
    DIO_voidSetPortValue(LCD_DATA_PORT,Copy_u8Char);
    3650:	81 e0       	ldi	r24, 0x01	; 1
    3652:	69 81       	ldd	r22, Y+1	; 0x01
    3654:	0e 94 9a 14 	call	0x2934	; 0x2934 <DIO_voidSetPortValue>

    /* Falling Edge on E PIN to make LCD Read This Command */
    DIO_voidSetPinValue (LCD_CONTROL_PORT,E_PIN,DIO_HIGH);
    3658:	80 e0       	ldi	r24, 0x00	; 0
    365a:	67 e0       	ldi	r22, 0x07	; 7
    365c:	41 e0       	ldi	r20, 0x01	; 1
    365e:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
    //_delay_ms(1);
    DIO_voidSetPinValue (LCD_CONTROL_PORT,E_PIN,DIO_LOW);
    3662:	80 e0       	ldi	r24, 0x00	; 0
    3664:	67 e0       	ldi	r22, 0x07	; 7
    3666:	40 e0       	ldi	r20, 0x00	; 0
    3668:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    366c:	0f 90       	pop	r0
    366e:	cf 91       	pop	r28
    3670:	df 91       	pop	r29
    3672:	08 95       	ret

00003674 <LCD_voidWriteString>:



void LCD_voidWriteString (u8 *Copy_u8Arr )
{
    3674:	df 93       	push	r29
    3676:	cf 93       	push	r28
    3678:	00 d0       	rcall	.+0      	; 0x367a <LCD_voidWriteString+0x6>
    367a:	0f 92       	push	r0
    367c:	cd b7       	in	r28, 0x3d	; 61
    367e:	de b7       	in	r29, 0x3e	; 62
    3680:	9b 83       	std	Y+3, r25	; 0x03
    3682:	8a 83       	std	Y+2, r24	; 0x02
    u8 i = 0 ;
    3684:	19 82       	std	Y+1, r1	; 0x01
    3686:	0e c0       	rjmp	.+28     	; 0x36a4 <LCD_voidWriteString+0x30>
    while (Copy_u8Arr[i] != '\0' )
    {
        LCD_voidWriteChar ( Copy_u8Arr[i] );
    3688:	89 81       	ldd	r24, Y+1	; 0x01
    368a:	28 2f       	mov	r18, r24
    368c:	30 e0       	ldi	r19, 0x00	; 0
    368e:	8a 81       	ldd	r24, Y+2	; 0x02
    3690:	9b 81       	ldd	r25, Y+3	; 0x03
    3692:	fc 01       	movw	r30, r24
    3694:	e2 0f       	add	r30, r18
    3696:	f3 1f       	adc	r31, r19
    3698:	80 81       	ld	r24, Z
    369a:	0e 94 18 1b 	call	0x3630	; 0x3630 <LCD_voidWriteChar>
        i++;
    369e:	89 81       	ldd	r24, Y+1	; 0x01
    36a0:	8f 5f       	subi	r24, 0xFF	; 255
    36a2:	89 83       	std	Y+1, r24	; 0x01


void LCD_voidWriteString (u8 *Copy_u8Arr )
{
    u8 i = 0 ;
    while (Copy_u8Arr[i] != '\0' )
    36a4:	89 81       	ldd	r24, Y+1	; 0x01
    36a6:	28 2f       	mov	r18, r24
    36a8:	30 e0       	ldi	r19, 0x00	; 0
    36aa:	8a 81       	ldd	r24, Y+2	; 0x02
    36ac:	9b 81       	ldd	r25, Y+3	; 0x03
    36ae:	fc 01       	movw	r30, r24
    36b0:	e2 0f       	add	r30, r18
    36b2:	f3 1f       	adc	r31, r19
    36b4:	80 81       	ld	r24, Z
    36b6:	88 23       	and	r24, r24
    36b8:	39 f7       	brne	.-50     	; 0x3688 <LCD_voidWriteString+0x14>
    {
        LCD_voidWriteChar ( Copy_u8Arr[i] );
        i++;
    }
}
    36ba:	0f 90       	pop	r0
    36bc:	0f 90       	pop	r0
    36be:	0f 90       	pop	r0
    36c0:	cf 91       	pop	r28
    36c2:	df 91       	pop	r29
    36c4:	08 95       	ret

000036c6 <LCD_voidWrite_u32Number>:


void LCD_voidWrite_u32Number ( u32 Copy_u32Number)
{
    36c6:	0f 93       	push	r16
    36c8:	1f 93       	push	r17
    36ca:	df 93       	push	r29
    36cc:	cf 93       	push	r28
    36ce:	cd b7       	in	r28, 0x3d	; 61
    36d0:	de b7       	in	r29, 0x3e	; 62
    36d2:	6b 97       	sbiw	r28, 0x1b	; 27
    36d4:	0f b6       	in	r0, 0x3f	; 63
    36d6:	f8 94       	cli
    36d8:	de bf       	out	0x3e, r29	; 62
    36da:	0f be       	out	0x3f, r0	; 63
    36dc:	cd bf       	out	0x3d, r28	; 61
    36de:	68 8f       	std	Y+24, r22	; 0x18
    36e0:	79 8f       	std	Y+25, r23	; 0x19
    36e2:	8a 8f       	std	Y+26, r24	; 0x1a
    36e4:	9b 8f       	std	Y+27, r25	; 0x1b
    u8 Arr[20] ;
    u8 i=0 ;
    36e6:	1b 82       	std	Y+3, r1	; 0x03
    36e8:	2d c0       	rjmp	.+90     	; 0x3744 <LCD_voidWrite_u32Number+0x7e>
    while ( Copy_u32Number > 0 )
    {
        Arr[i] = Copy_u32Number % 10 ;
    36ea:	8b 81       	ldd	r24, Y+3	; 0x03
    36ec:	08 2f       	mov	r16, r24
    36ee:	10 e0       	ldi	r17, 0x00	; 0
    36f0:	88 8d       	ldd	r24, Y+24	; 0x18
    36f2:	99 8d       	ldd	r25, Y+25	; 0x19
    36f4:	aa 8d       	ldd	r26, Y+26	; 0x1a
    36f6:	bb 8d       	ldd	r27, Y+27	; 0x1b
    36f8:	2a e0       	ldi	r18, 0x0A	; 10
    36fa:	30 e0       	ldi	r19, 0x00	; 0
    36fc:	40 e0       	ldi	r20, 0x00	; 0
    36fe:	50 e0       	ldi	r21, 0x00	; 0
    3700:	bc 01       	movw	r22, r24
    3702:	cd 01       	movw	r24, r26
    3704:	0e 94 eb 25 	call	0x4bd6	; 0x4bd6 <__udivmodsi4>
    3708:	dc 01       	movw	r26, r24
    370a:	cb 01       	movw	r24, r22
    370c:	28 2f       	mov	r18, r24
    370e:	ce 01       	movw	r24, r28
    3710:	04 96       	adiw	r24, 0x04	; 4
    3712:	fc 01       	movw	r30, r24
    3714:	e0 0f       	add	r30, r16
    3716:	f1 1f       	adc	r31, r17
    3718:	20 83       	st	Z, r18
        Copy_u32Number /= 10 ;
    371a:	88 8d       	ldd	r24, Y+24	; 0x18
    371c:	99 8d       	ldd	r25, Y+25	; 0x19
    371e:	aa 8d       	ldd	r26, Y+26	; 0x1a
    3720:	bb 8d       	ldd	r27, Y+27	; 0x1b
    3722:	2a e0       	ldi	r18, 0x0A	; 10
    3724:	30 e0       	ldi	r19, 0x00	; 0
    3726:	40 e0       	ldi	r20, 0x00	; 0
    3728:	50 e0       	ldi	r21, 0x00	; 0
    372a:	bc 01       	movw	r22, r24
    372c:	cd 01       	movw	r24, r26
    372e:	0e 94 eb 25 	call	0x4bd6	; 0x4bd6 <__udivmodsi4>
    3732:	da 01       	movw	r26, r20
    3734:	c9 01       	movw	r24, r18
    3736:	88 8f       	std	Y+24, r24	; 0x18
    3738:	99 8f       	std	Y+25, r25	; 0x19
    373a:	aa 8f       	std	Y+26, r26	; 0x1a
    373c:	bb 8f       	std	Y+27, r27	; 0x1b
        i++;
    373e:	8b 81       	ldd	r24, Y+3	; 0x03
    3740:	8f 5f       	subi	r24, 0xFF	; 255
    3742:	8b 83       	std	Y+3, r24	; 0x03

void LCD_voidWrite_u32Number ( u32 Copy_u32Number)
{
    u8 Arr[20] ;
    u8 i=0 ;
    while ( Copy_u32Number > 0 )
    3744:	88 8d       	ldd	r24, Y+24	; 0x18
    3746:	99 8d       	ldd	r25, Y+25	; 0x19
    3748:	aa 8d       	ldd	r26, Y+26	; 0x1a
    374a:	bb 8d       	ldd	r27, Y+27	; 0x1b
    374c:	00 97       	sbiw	r24, 0x00	; 0
    374e:	a1 05       	cpc	r26, r1
    3750:	b1 05       	cpc	r27, r1
    3752:	59 f6       	brne	.-106    	; 0x36ea <LCD_voidWrite_u32Number+0x24>
    {
        Arr[i] = Copy_u32Number % 10 ;
        Copy_u32Number /= 10 ;
        i++;
    }
    i--;
    3754:	8b 81       	ldd	r24, Y+3	; 0x03
    3756:	81 50       	subi	r24, 0x01	; 1
    3758:	8b 83       	std	Y+3, r24	; 0x03
    for( s16 j=i ; j>=0 ; j--)
    375a:	8b 81       	ldd	r24, Y+3	; 0x03
    375c:	88 2f       	mov	r24, r24
    375e:	90 e0       	ldi	r25, 0x00	; 0
    3760:	9a 83       	std	Y+2, r25	; 0x02
    3762:	89 83       	std	Y+1, r24	; 0x01
    3764:	10 c0       	rjmp	.+32     	; 0x3786 <LCD_voidWrite_u32Number+0xc0>
    {
        LCD_voidWriteChar ( Arr[j] + '0' );
    3766:	29 81       	ldd	r18, Y+1	; 0x01
    3768:	3a 81       	ldd	r19, Y+2	; 0x02
    376a:	ce 01       	movw	r24, r28
    376c:	04 96       	adiw	r24, 0x04	; 4
    376e:	fc 01       	movw	r30, r24
    3770:	e2 0f       	add	r30, r18
    3772:	f3 1f       	adc	r31, r19
    3774:	80 81       	ld	r24, Z
    3776:	80 5d       	subi	r24, 0xD0	; 208
    3778:	0e 94 18 1b 	call	0x3630	; 0x3630 <LCD_voidWriteChar>
        Arr[i] = Copy_u32Number % 10 ;
        Copy_u32Number /= 10 ;
        i++;
    }
    i--;
    for( s16 j=i ; j>=0 ; j--)
    377c:	89 81       	ldd	r24, Y+1	; 0x01
    377e:	9a 81       	ldd	r25, Y+2	; 0x02
    3780:	01 97       	sbiw	r24, 0x01	; 1
    3782:	9a 83       	std	Y+2, r25	; 0x02
    3784:	89 83       	std	Y+1, r24	; 0x01
    3786:	89 81       	ldd	r24, Y+1	; 0x01
    3788:	9a 81       	ldd	r25, Y+2	; 0x02
    378a:	99 23       	and	r25, r25
    378c:	64 f7       	brge	.-40     	; 0x3766 <LCD_voidWrite_u32Number+0xa0>
    {
        LCD_voidWriteChar ( Arr[j] + '0' );
    }
}
    378e:	6b 96       	adiw	r28, 0x1b	; 27
    3790:	0f b6       	in	r0, 0x3f	; 63
    3792:	f8 94       	cli
    3794:	de bf       	out	0x3e, r29	; 62
    3796:	0f be       	out	0x3f, r0	; 63
    3798:	cd bf       	out	0x3d, r28	; 61
    379a:	cf 91       	pop	r28
    379c:	df 91       	pop	r29
    379e:	1f 91       	pop	r17
    37a0:	0f 91       	pop	r16
    37a2:	08 95       	ret

000037a4 <LCD_voidGoTo_XY>:


void LCD_voidGoTo_XY ( u8 Copy_u8Line , u8 Copy_u8Position )
{
    37a4:	df 93       	push	r29
    37a6:	cf 93       	push	r28
    37a8:	00 d0       	rcall	.+0      	; 0x37aa <LCD_voidGoTo_XY+0x6>
    37aa:	00 d0       	rcall	.+0      	; 0x37ac <LCD_voidGoTo_XY+0x8>
    37ac:	cd b7       	in	r28, 0x3d	; 61
    37ae:	de b7       	in	r29, 0x3e	; 62
    37b0:	89 83       	std	Y+1, r24	; 0x01
    37b2:	6a 83       	std	Y+2, r22	; 0x02
    /* i/p validation */
    if ( Copy_u8Line > LINE_2 || Copy_u8Position > 15 )
    37b4:	89 81       	ldd	r24, Y+1	; 0x01
    37b6:	82 30       	cpi	r24, 0x02	; 2
    37b8:	d8 f4       	brcc	.+54     	; 0x37f0 <LCD_voidGoTo_XY+0x4c>
    37ba:	8a 81       	ldd	r24, Y+2	; 0x02
    37bc:	80 31       	cpi	r24, 0x10	; 16
    37be:	c0 f4       	brcc	.+48     	; 0x37f0 <LCD_voidGoTo_XY+0x4c>
    {
        // Do Nothing
    }
    else
    {
        switch(Copy_u8Line)
    37c0:	89 81       	ldd	r24, Y+1	; 0x01
    37c2:	28 2f       	mov	r18, r24
    37c4:	30 e0       	ldi	r19, 0x00	; 0
    37c6:	3c 83       	std	Y+4, r19	; 0x04
    37c8:	2b 83       	std	Y+3, r18	; 0x03
    37ca:	8b 81       	ldd	r24, Y+3	; 0x03
    37cc:	9c 81       	ldd	r25, Y+4	; 0x04
    37ce:	00 97       	sbiw	r24, 0x00	; 0
    37d0:	31 f0       	breq	.+12     	; 0x37de <LCD_voidGoTo_XY+0x3a>
    37d2:	2b 81       	ldd	r18, Y+3	; 0x03
    37d4:	3c 81       	ldd	r19, Y+4	; 0x04
    37d6:	21 30       	cpi	r18, 0x01	; 1
    37d8:	31 05       	cpc	r19, r1
    37da:	31 f0       	breq	.+12     	; 0x37e8 <LCD_voidGoTo_XY+0x44>
    37dc:	09 c0       	rjmp	.+18     	; 0x37f0 <LCD_voidGoTo_XY+0x4c>
        {
            case LINE_1 :    LCD_voidWriteCommand ( 0x80 + Copy_u8Position );      break;  //First position at Line_1 is 0x80 Address at DDRAM
    37de:	8a 81       	ldd	r24, Y+2	; 0x02
    37e0:	80 58       	subi	r24, 0x80	; 128
    37e2:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
    37e6:	04 c0       	rjmp	.+8      	; 0x37f0 <LCD_voidGoTo_XY+0x4c>
            case LINE_2 :    LCD_voidWriteCommand ( 0xC0 + Copy_u8Position );      break;  //First position at Line_2 is 0xC0 Address at DDRAM
    37e8:	8a 81       	ldd	r24, Y+2	; 0x02
    37ea:	80 54       	subi	r24, 0x40	; 64
    37ec:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
            default     :                                                          break;
        }        
    }
}
    37f0:	0f 90       	pop	r0
    37f2:	0f 90       	pop	r0
    37f4:	0f 90       	pop	r0
    37f6:	0f 90       	pop	r0
    37f8:	cf 91       	pop	r28
    37fa:	df 91       	pop	r29
    37fc:	08 95       	ret

000037fe <LCD_voidDrawPattern>:



void LCD_voidDrawPattern ( u8 Copy_u8Pattern_Number , u8 *Copy_u8Arr_Pattern )
{
    37fe:	df 93       	push	r29
    3800:	cf 93       	push	r28
    3802:	00 d0       	rcall	.+0      	; 0x3804 <LCD_voidDrawPattern+0x6>
    3804:	00 d0       	rcall	.+0      	; 0x3806 <LCD_voidDrawPattern+0x8>
    3806:	cd b7       	in	r28, 0x3d	; 61
    3808:	de b7       	in	r29, 0x3e	; 62
    380a:	8a 83       	std	Y+2, r24	; 0x02
    380c:	7c 83       	std	Y+4, r23	; 0x04
    380e:	6b 83       	std	Y+3, r22	; 0x03
    LCD_voidWriteCommand ( Copy_u8Pattern_Number );
    3810:	8a 81       	ldd	r24, Y+2	; 0x02
    3812:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>

    for ( u8 i=0 ; i < 8 ; i++ )
    3816:	19 82       	std	Y+1, r1	; 0x01
    3818:	0e c0       	rjmp	.+28     	; 0x3836 <LCD_voidDrawPattern+0x38>
    {
        LCD_voidWriteChar ( Copy_u8Arr_Pattern[i] );
    381a:	89 81       	ldd	r24, Y+1	; 0x01
    381c:	28 2f       	mov	r18, r24
    381e:	30 e0       	ldi	r19, 0x00	; 0
    3820:	8b 81       	ldd	r24, Y+3	; 0x03
    3822:	9c 81       	ldd	r25, Y+4	; 0x04
    3824:	fc 01       	movw	r30, r24
    3826:	e2 0f       	add	r30, r18
    3828:	f3 1f       	adc	r31, r19
    382a:	80 81       	ld	r24, Z
    382c:	0e 94 18 1b 	call	0x3630	; 0x3630 <LCD_voidWriteChar>

void LCD_voidDrawPattern ( u8 Copy_u8Pattern_Number , u8 *Copy_u8Arr_Pattern )
{
    LCD_voidWriteCommand ( Copy_u8Pattern_Number );

    for ( u8 i=0 ; i < 8 ; i++ )
    3830:	89 81       	ldd	r24, Y+1	; 0x01
    3832:	8f 5f       	subi	r24, 0xFF	; 255
    3834:	89 83       	std	Y+1, r24	; 0x01
    3836:	89 81       	ldd	r24, Y+1	; 0x01
    3838:	88 30       	cpi	r24, 0x08	; 8
    383a:	78 f3       	brcs	.-34     	; 0x381a <LCD_voidDrawPattern+0x1c>
    {
        LCD_voidWriteChar ( Copy_u8Arr_Pattern[i] );
    }
}
    383c:	0f 90       	pop	r0
    383e:	0f 90       	pop	r0
    3840:	0f 90       	pop	r0
    3842:	0f 90       	pop	r0
    3844:	cf 91       	pop	r28
    3846:	df 91       	pop	r29
    3848:	08 95       	ret

0000384a <LCD_voidWritePattern>:




void LCD_voidWritePattern ( u8 Copy_u8Pattern , u8 Copy_u8Line , u8 Copy_u8Position )
{
    384a:	df 93       	push	r29
    384c:	cf 93       	push	r28
    384e:	00 d0       	rcall	.+0      	; 0x3850 <LCD_voidWritePattern+0x6>
    3850:	0f 92       	push	r0
    3852:	cd b7       	in	r28, 0x3d	; 61
    3854:	de b7       	in	r29, 0x3e	; 62
    3856:	89 83       	std	Y+1, r24	; 0x01
    3858:	6a 83       	std	Y+2, r22	; 0x02
    385a:	4b 83       	std	Y+3, r20	; 0x03
    LCD_voidGoTo_XY ( Copy_u8Line , Copy_u8Position );
    385c:	8a 81       	ldd	r24, Y+2	; 0x02
    385e:	6b 81       	ldd	r22, Y+3	; 0x03
    3860:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
    LCD_voidWriteChar ( Copy_u8Pattern );
    3864:	89 81       	ldd	r24, Y+1	; 0x01
    3866:	0e 94 18 1b 	call	0x3630	; 0x3630 <LCD_voidWriteChar>
}
    386a:	0f 90       	pop	r0
    386c:	0f 90       	pop	r0
    386e:	0f 90       	pop	r0
    3870:	cf 91       	pop	r28
    3872:	df 91       	pop	r29
    3874:	08 95       	ret

00003876 <LCD_voidClearDisplay>:




void LCD_voidClearDisplay (void)
{
    3876:	df 93       	push	r29
    3878:	cf 93       	push	r28
    387a:	cd b7       	in	r28, 0x3d	; 61
    387c:	de b7       	in	r29, 0x3e	; 62
    LCD_voidWriteCommand ( DIS_CLEAR );
    387e:	81 e0       	ldi	r24, 0x01	; 1
    3880:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
}
    3884:	cf 91       	pop	r28
    3886:	df 91       	pop	r29
    3888:	08 95       	ret

0000388a <LCD_voidShiftLeft>:




void LCD_voidShiftLeft (void)
{
    388a:	df 93       	push	r29
    388c:	cf 93       	push	r28
    388e:	cd b7       	in	r28, 0x3d	; 61
    3890:	de b7       	in	r29, 0x3e	; 62
    LCD_voidWriteCommand ( ENTRY_MODE_INCREASE_LEFT_SHIFT );
    3892:	87 e0       	ldi	r24, 0x07	; 7
    3894:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
}
    3898:	cf 91       	pop	r28
    389a:	df 91       	pop	r29
    389c:	08 95       	ret

0000389e <LCD_voidShiftRight>:




void LCD_voidShiftRight (void)
{
    389e:	df 93       	push	r29
    38a0:	cf 93       	push	r28
    38a2:	cd b7       	in	r28, 0x3d	; 61
    38a4:	de b7       	in	r29, 0x3e	; 62
    LCD_voidWriteCommand ( ENTRY_MODE_DECREASE_RIGHT_SHIFT );
    38a6:	85 e0       	ldi	r24, 0x05	; 5
    38a8:	0e 94 f6 1a 	call	0x35ec	; 0x35ec <LCD_voidWriteCommand>
}
    38ac:	cf 91       	pop	r28
    38ae:	df 91       	pop	r29
    38b0:	08 95       	ret

000038b2 <LCD_voidClearGrid>:




void LCD_voidClearGrid ( u8 Copy_u8Line , u8 Copy_u8Position )
{
    38b2:	df 93       	push	r29
    38b4:	cf 93       	push	r28
    38b6:	00 d0       	rcall	.+0      	; 0x38b8 <LCD_voidClearGrid+0x6>
    38b8:	cd b7       	in	r28, 0x3d	; 61
    38ba:	de b7       	in	r29, 0x3e	; 62
    38bc:	89 83       	std	Y+1, r24	; 0x01
    38be:	6a 83       	std	Y+2, r22	; 0x02
    LCD_voidGoTo_XY (Copy_u8Line ,Copy_u8Position);
    38c0:	89 81       	ldd	r24, Y+1	; 0x01
    38c2:	6a 81       	ldd	r22, Y+2	; 0x02
    38c4:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
    LCD_voidWriteChar ( ' ' );
    38c8:	80 e2       	ldi	r24, 0x20	; 32
    38ca:	0e 94 18 1b 	call	0x3630	; 0x3630 <LCD_voidWriteChar>
}
    38ce:	0f 90       	pop	r0
    38d0:	0f 90       	pop	r0
    38d2:	cf 91       	pop	r28
    38d4:	df 91       	pop	r29
    38d6:	08 95       	ret

000038d8 <LCD_voidClearLine>:




void LCD_voidClearLine ( u8 Copy_u8Line )
{
    38d8:	df 93       	push	r29
    38da:	cf 93       	push	r28
    38dc:	00 d0       	rcall	.+0      	; 0x38de <LCD_voidClearLine+0x6>
    38de:	cd b7       	in	r28, 0x3d	; 61
    38e0:	de b7       	in	r29, 0x3e	; 62
    38e2:	8a 83       	std	Y+2, r24	; 0x02
	for(u8 i=0 ; i<16 ; i++)
    38e4:	19 82       	std	Y+1, r1	; 0x01
    38e6:	0a c0       	rjmp	.+20     	; 0x38fc <LCD_voidClearLine+0x24>
	{
		LCD_voidGoTo_XY (Copy_u8Line ,i);
    38e8:	8a 81       	ldd	r24, Y+2	; 0x02
    38ea:	69 81       	ldd	r22, Y+1	; 0x01
    38ec:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
		LCD_voidWriteChar ( ' ' );
    38f0:	80 e2       	ldi	r24, 0x20	; 32
    38f2:	0e 94 18 1b 	call	0x3630	; 0x3630 <LCD_voidWriteChar>



void LCD_voidClearLine ( u8 Copy_u8Line )
{
	for(u8 i=0 ; i<16 ; i++)
    38f6:	89 81       	ldd	r24, Y+1	; 0x01
    38f8:	8f 5f       	subi	r24, 0xFF	; 255
    38fa:	89 83       	std	Y+1, r24	; 0x01
    38fc:	89 81       	ldd	r24, Y+1	; 0x01
    38fe:	80 31       	cpi	r24, 0x10	; 16
    3900:	98 f3       	brcs	.-26     	; 0x38e8 <LCD_voidClearLine+0x10>
	{
		LCD_voidGoTo_XY (Copy_u8Line ,i);
		LCD_voidWriteChar ( ' ' );
	}
}
    3902:	0f 90       	pop	r0
    3904:	0f 90       	pop	r0
    3906:	cf 91       	pop	r28
    3908:	df 91       	pop	r29
    390a:	08 95       	ret

0000390c <DCMOTOR_voidInit1>:
#include"DCMOTOR_Interface.h"



void DCMOTOR_voidInit1(void)
{
    390c:	df 93       	push	r29
    390e:	cf 93       	push	r28
    3910:	cd b7       	in	r28, 0x3d	; 61
    3912:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDirection(DCMOTOR_PORT1,DCMOTOR1_PIN1,DIO_OUTPUT);
    3914:	82 e0       	ldi	r24, 0x02	; 2
    3916:	60 e0       	ldi	r22, 0x00	; 0
    3918:	41 e0       	ldi	r20, 0x01	; 1
    391a:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DCMOTOR_PORT1,DCMOTOR1_PIN2,DIO_OUTPUT);
    391e:	82 e0       	ldi	r24, 0x02	; 2
    3920:	61 e0       	ldi	r22, 0x01	; 1
    3922:	41 e0       	ldi	r20, 0x01	; 1
    3924:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
}
    3928:	cf 91       	pop	r28
    392a:	df 91       	pop	r29
    392c:	08 95       	ret

0000392e <DCMOTOR_voidRotateCW1>:
void DCMOTOR_voidRotateCW1(void)
{
    392e:	df 93       	push	r29
    3930:	cf 93       	push	r28
    3932:	cd b7       	in	r28, 0x3d	; 61
    3934:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(DCMOTOR_PORT1,DCMOTOR1_PIN1,DIO_HIGH);   //A
    3936:	82 e0       	ldi	r24, 0x02	; 2
    3938:	60 e0       	ldi	r22, 0x00	; 0
    393a:	41 e0       	ldi	r20, 0x01	; 1
    393c:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(DCMOTOR_PORT1,DCMOTOR1_PIN2,DIO_LOW);    //B
    3940:	82 e0       	ldi	r24, 0x02	; 2
    3942:	61 e0       	ldi	r22, 0x01	; 1
    3944:	40 e0       	ldi	r20, 0x00	; 0
    3946:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    394a:	cf 91       	pop	r28
    394c:	df 91       	pop	r29
    394e:	08 95       	ret

00003950 <DCMOTOR_voidInit2>:
void DCMOTOR_voidInit2(void)
{
    3950:	df 93       	push	r29
    3952:	cf 93       	push	r28
    3954:	cd b7       	in	r28, 0x3d	; 61
    3956:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinDirection(DCMOTOR_PORT2,DCMOTOR2_PIN1,DIO_OUTPUT);
    3958:	83 e0       	ldi	r24, 0x03	; 3
    395a:	64 e0       	ldi	r22, 0x04	; 4
    395c:	41 e0       	ldi	r20, 0x01	; 1
    395e:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DCMOTOR_PORT2,DCMOTOR2_PIN2,DIO_OUTPUT);
    3962:	83 e0       	ldi	r24, 0x03	; 3
    3964:	65 e0       	ldi	r22, 0x05	; 5
    3966:	41 e0       	ldi	r20, 0x01	; 1
    3968:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
}
    396c:	cf 91       	pop	r28
    396e:	df 91       	pop	r29
    3970:	08 95       	ret

00003972 <DCMOTOR_voidRotateCW2>:
void DCMOTOR_voidRotateCW2(void)
{
    3972:	df 93       	push	r29
    3974:	cf 93       	push	r28
    3976:	cd b7       	in	r28, 0x3d	; 61
    3978:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(DCMOTOR_PORT2,DCMOTOR2_PIN1,DIO_HIGH);   //A
    397a:	83 e0       	ldi	r24, 0x03	; 3
    397c:	64 e0       	ldi	r22, 0x04	; 4
    397e:	41 e0       	ldi	r20, 0x01	; 1
    3980:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(DCMOTOR_PORT2,DCMOTOR2_PIN2,DIO_LOW);    //B
    3984:	83 e0       	ldi	r24, 0x03	; 3
    3986:	65 e0       	ldi	r22, 0x05	; 5
    3988:	40 e0       	ldi	r20, 0x00	; 0
    398a:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    398e:	cf 91       	pop	r28
    3990:	df 91       	pop	r29
    3992:	08 95       	ret

00003994 <DCMOTOR_voidStop1>:

void DCMOTOR_voidStop1(void)
{
    3994:	df 93       	push	r29
    3996:	cf 93       	push	r28
    3998:	cd b7       	in	r28, 0x3d	; 61
    399a:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(DCMOTOR_PORT1,DCMOTOR1_PIN1,DIO_LOW);  //A
    399c:	82 e0       	ldi	r24, 0x02	; 2
    399e:	60 e0       	ldi	r22, 0x00	; 0
    39a0:	40 e0       	ldi	r20, 0x00	; 0
    39a2:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(DCMOTOR_PORT1,DCMOTOR1_PIN2,DIO_LOW);  //B
    39a6:	82 e0       	ldi	r24, 0x02	; 2
    39a8:	61 e0       	ldi	r22, 0x01	; 1
    39aa:	40 e0       	ldi	r20, 0x00	; 0
    39ac:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    39b0:	cf 91       	pop	r28
    39b2:	df 91       	pop	r29
    39b4:	08 95       	ret

000039b6 <DCMOTOR_voidStop2>:
void DCMOTOR_voidStop2(void)
{
    39b6:	df 93       	push	r29
    39b8:	cf 93       	push	r28
    39ba:	cd b7       	in	r28, 0x3d	; 61
    39bc:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(DCMOTOR_PORT2,DCMOTOR2_PIN1,DIO_LOW);  //A
    39be:	83 e0       	ldi	r24, 0x03	; 3
    39c0:	64 e0       	ldi	r22, 0x04	; 4
    39c2:	40 e0       	ldi	r20, 0x00	; 0
    39c4:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(DCMOTOR_PORT2,DCMOTOR2_PIN2,DIO_LOW);  //B
    39c8:	83 e0       	ldi	r24, 0x03	; 3
    39ca:	65 e0       	ldi	r22, 0x05	; 5
    39cc:	40 e0       	ldi	r20, 0x00	; 0
    39ce:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    39d2:	cf 91       	pop	r28
    39d4:	df 91       	pop	r29
    39d6:	08 95       	ret

000039d8 <main>:
void Open_Pump 	  			 	(void);
void Close_Pump 		 		(void);

u8 ExitAutoData = 0 ;
void main()
{
    39d8:	0f 93       	push	r16
    39da:	1f 93       	push	r17
    39dc:	df 93       	push	r29
    39de:	cf 93       	push	r28
    39e0:	cd b7       	in	r28, 0x3d	; 61
    39e2:	de b7       	in	r29, 0x3e	; 62
    39e4:	c5 56       	subi	r28, 0x65	; 101
    39e6:	d0 40       	sbci	r29, 0x00	; 0
    39e8:	0f b6       	in	r0, 0x3f	; 63
    39ea:	f8 94       	cli
    39ec:	de bf       	out	0x3e, r29	; 62
    39ee:	0f be       	out	0x3f, r0	; 63
    39f0:	cd bf       	out	0x3d, r28	; 61
	USART_voidInit ();
    39f2:	0e 94 a3 05 	call	0xb46	; 0xb46 <USART_voidInit>
	LCD_voidInit ();
    39f6:	0e 94 71 18 	call	0x30e2	; 0x30e2 <LCD_voidInit>
	ADC_voidInit ();
    39fa:	0e 94 76 16 	call	0x2cec	; 0x2cec <ADC_voidInit>
	DCMOTOR_voidInit1();
    39fe:	0e 94 86 1c 	call	0x390c	; 0x390c <DCMOTOR_voidInit1>
	DCMOTOR_voidInit2();
    3a02:	0e 94 a8 1c 	call	0x3950	; 0x3950 <DCMOTOR_voidInit2>



	u8 Access = 0;
    3a06:	fe 01       	movw	r30, r28
    3a08:	e1 5a       	subi	r30, 0xA1	; 161
    3a0a:	ff 4f       	sbci	r31, 0xFF	; 255
    3a0c:	10 82       	st	Z, r1
	u8 ActuatorData = 0 ;
    3a0e:	fe 01       	movw	r30, r28
    3a10:	e0 5a       	subi	r30, 0xA0	; 160
    3a12:	ff 4f       	sbci	r31, 0xFF	; 255
    3a14:	10 82       	st	Z, r1
	u8 TVData = 0 ;
    3a16:	fe 01       	movw	r30, r28
    3a18:	ef 59       	subi	r30, 0x9F	; 159
    3a1a:	ff 4f       	sbci	r31, 0xFF	; 255
    3a1c:	10 82       	st	Z, r1
	u8 ModeData = 0 ;
    3a1e:	fe 01       	movw	r30, r28
    3a20:	ee 59       	subi	r30, 0x9E	; 158
    3a22:	ff 4f       	sbci	r31, 0xFF	; 255
    3a24:	10 82       	st	Z, r1
	u8 LightData = 0 ;
    3a26:	fe 01       	movw	r30, r28
    3a28:	ed 59       	subi	r30, 0x9D	; 157
    3a2a:	ff 4f       	sbci	r31, 0xFF	; 255
    3a2c:	10 82       	st	Z, r1
	u8 FanData = 0 ;
    3a2e:	fe 01       	movw	r30, r28
    3a30:	ec 59       	subi	r30, 0x9C	; 156
    3a32:	ff 4f       	sbci	r31, 0xFF	; 255
    3a34:	10 82       	st	Z, r1
	u8 OvenData = 0 ;
    3a36:	fe 01       	movw	r30, r28
    3a38:	eb 59       	subi	r30, 0x9B	; 155
    3a3a:	ff 4f       	sbci	r31, 0xFF	; 255
    3a3c:	10 82       	st	Z, r1
	u16 Digital_Signal_Temp=0;
    3a3e:	fe 01       	movw	r30, r28
    3a40:	e3 5a       	subi	r30, 0xA3	; 163
    3a42:	ff 4f       	sbci	r31, 0xFF	; 255
    3a44:	11 82       	std	Z+1, r1	; 0x01
    3a46:	10 82       	st	Z, r1
	u16 Digital_Signal_LDR=0;
    3a48:	fe 01       	movw	r30, r28
    3a4a:	e5 5a       	subi	r30, 0xA5	; 165
    3a4c:	ff 4f       	sbci	r31, 0xFF	; 255
    3a4e:	11 82       	std	Z+1, r1	; 0x01
    3a50:	10 82       	st	Z, r1
	u16 Analog_Signal_Temp=0;
    3a52:	fe 01       	movw	r30, r28
    3a54:	e7 5a       	subi	r30, 0xA7	; 167
    3a56:	ff 4f       	sbci	r31, 0xFF	; 255
    3a58:	11 82       	std	Z+1, r1	; 0x01
    3a5a:	10 82       	st	Z, r1
	u16 Analog_Signal_LDR=0;
    3a5c:	fe 01       	movw	r30, r28
    3a5e:	e9 5a       	subi	r30, 0xA9	; 169
    3a60:	ff 4f       	sbci	r31, 0xFF	; 255
    3a62:	11 82       	std	Z+1, r1	; 0x01
    3a64:	10 82       	st	Z, r1
	u16 Temp_Value=0;
    3a66:	fe 01       	movw	r30, r28
    3a68:	eb 5a       	subi	r30, 0xAB	; 171
    3a6a:	ff 4f       	sbci	r31, 0xFF	; 255
    3a6c:	11 82       	std	Z+1, r1	; 0x01
    3a6e:	10 82       	st	Z, r1


	DIO_voidSetPinDirection(DIO_PORTA,DIO_PIN2,DIO_INPUT);
    3a70:	80 e0       	ldi	r24, 0x00	; 0
    3a72:	62 e0       	ldi	r22, 0x02	; 2
    3a74:	40 e0       	ldi	r20, 0x00	; 0
    3a76:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTA,DIO_PIN3,DIO_OUTPUT);
    3a7a:	80 e0       	ldi	r24, 0x00	; 0
    3a7c:	63 e0       	ldi	r22, 0x03	; 3
    3a7e:	41 e0       	ldi	r20, 0x01	; 1
    3a80:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTA,DIO_PIN4,DIO_OUTPUT);
    3a84:	80 e0       	ldi	r24, 0x00	; 0
    3a86:	64 e0       	ldi	r22, 0x04	; 4
    3a88:	41 e0       	ldi	r20, 0x01	; 1
    3a8a:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>

	DIO_voidSetPinDirection(DIO_PORTC,DIO_PIN2,DIO_OUTPUT);
    3a8e:	82 e0       	ldi	r24, 0x02	; 2
    3a90:	62 e0       	ldi	r22, 0x02	; 2
    3a92:	41 e0       	ldi	r20, 0x01	; 1
    3a94:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTC,DIO_PIN3,DIO_OUTPUT);
    3a98:	82 e0       	ldi	r24, 0x02	; 2
    3a9a:	63 e0       	ldi	r22, 0x03	; 3
    3a9c:	41 e0       	ldi	r20, 0x01	; 1
    3a9e:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTC,DIO_PIN4,DIO_OUTPUT);
    3aa2:	82 e0       	ldi	r24, 0x02	; 2
    3aa4:	64 e0       	ldi	r22, 0x04	; 4
    3aa6:	41 e0       	ldi	r20, 0x01	; 1
    3aa8:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTC,DIO_PIN5,DIO_OUTPUT);
    3aac:	82 e0       	ldi	r24, 0x02	; 2
    3aae:	65 e0       	ldi	r22, 0x05	; 5
    3ab0:	41 e0       	ldi	r20, 0x01	; 1
    3ab2:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTC,DIO_PIN6,DIO_OUTPUT);
    3ab6:	82 e0       	ldi	r24, 0x02	; 2
    3ab8:	66 e0       	ldi	r22, 0x06	; 6
    3aba:	41 e0       	ldi	r20, 0x01	; 1
    3abc:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTC,DIO_PIN7,DIO_OUTPUT);
    3ac0:	82 e0       	ldi	r24, 0x02	; 2
    3ac2:	67 e0       	ldi	r22, 0x07	; 7
    3ac4:	41 e0       	ldi	r20, 0x01	; 1
    3ac6:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>

	DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN2,DIO_OUTPUT);
    3aca:	83 e0       	ldi	r24, 0x03	; 3
    3acc:	62 e0       	ldi	r22, 0x02	; 2
    3ace:	41 e0       	ldi	r20, 0x01	; 1
    3ad0:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN3,DIO_OUTPUT);
    3ad4:	83 e0       	ldi	r24, 0x03	; 3
    3ad6:	63 e0       	ldi	r22, 0x03	; 3
    3ad8:	41 e0       	ldi	r20, 0x01	; 1
    3ada:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN6,DIO_OUTPUT);
    3ade:	83 e0       	ldi	r24, 0x03	; 3
    3ae0:	66 e0       	ldi	r22, 0x06	; 6
    3ae2:	41 e0       	ldi	r20, 0x01	; 1
    3ae4:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(DIO_PORTD,DIO_PIN7,DIO_OUTPUT);
    3ae8:	83 e0       	ldi	r24, 0x03	; 3
    3aea:	67 e0       	ldi	r22, 0x07	; 7
    3aec:	41 e0       	ldi	r20, 0x01	; 1
    3aee:	0e 94 f1 11 	call	0x23e2	; 0x23e2 <DIO_voidSetPinDirection>



		StartProgram();
    3af2:	0e 94 a2 23 	call	0x4744	; 0x4744 <StartProgram>
		USART_voidSendData('x');
    3af6:	88 e7       	ldi	r24, 0x78	; 120
    3af8:	0e 94 0b 06 	call	0xc16	; 0xc16 <USART_voidSendData>
		USART_voidRecieveData (&Access);
    3afc:	ce 01       	movw	r24, r28
    3afe:	81 5a       	subi	r24, 0xA1	; 161
    3b00:	9f 4f       	sbci	r25, 0xFF	; 255
    3b02:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
		if( Access == 'Z' )
    3b06:	fe 01       	movw	r30, r28
    3b08:	e1 5a       	subi	r30, 0xA1	; 161
    3b0a:	ff 4f       	sbci	r31, 0xFF	; 255
    3b0c:	80 81       	ld	r24, Z
    3b0e:	8a 35       	cpi	r24, 0x5A	; 90
    3b10:	09 f0       	breq	.+2      	; 0x3b14 <main+0x13c>
    3b12:	f0 c5       	rjmp	.+3040   	; 0x46f4 <main+0xd1c>
		{
			LCD_voidClearLine(0);
    3b14:	80 e0       	ldi	r24, 0x00	; 0
    3b16:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
			LCD_voidClearLine(1);
    3b1a:	81 e0       	ldi	r24, 0x01	; 1
    3b1c:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
			LCD_voidGoTo_XY ( 0 , 0 );
    3b20:	80 e0       	ldi	r24, 0x00	; 0
    3b22:	60 e0       	ldi	r22, 0x00	; 0
    3b24:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			LCD_voidWriteString ("   Welome To ");
    3b28:	80 e6       	ldi	r24, 0x60	; 96
    3b2a:	90 e0       	ldi	r25, 0x00	; 0
    3b2c:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
			LCD_voidGoTo_XY (1,0);
    3b30:	81 e0       	ldi	r24, 0x01	; 1
    3b32:	60 e0       	ldi	r22, 0x00	; 0
    3b34:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			LCD_voidWriteString ("   You Home :)");
    3b38:	8e e6       	ldi	r24, 0x6E	; 110
    3b3a:	90 e0       	ldi	r25, 0x00	; 0
    3b3c:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
			while(1)
			{
				USART_voidRecieveData (&ModeData);
    3b40:	ce 01       	movw	r24, r28
    3b42:	8e 59       	subi	r24, 0x9E	; 158
    3b44:	9f 4f       	sbci	r25, 0xFF	; 255
    3b46:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
				if( ModeData == '1' )
    3b4a:	fe 01       	movw	r30, r28
    3b4c:	ee 59       	subi	r30, 0x9E	; 158
    3b4e:	ff 4f       	sbci	r31, 0xFF	; 255
    3b50:	80 81       	ld	r24, Z
    3b52:	81 33       	cpi	r24, 0x31	; 49
    3b54:	09 f0       	breq	.+2      	; 0x3b58 <main+0x180>
    3b56:	38 c1       	rjmp	.+624    	; 0x3dc8 <main+0x3f0>
				{
					LCD_voidClearLine(0);
    3b58:	80 e0       	ldi	r24, 0x00	; 0
    3b5a:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    3b5e:	81 e0       	ldi	r24, 0x01	; 1
    3b60:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidGoTo_XY ( 0 , 0 );
    3b64:	80 e0       	ldi	r24, 0x00	; 0
    3b66:	60 e0       	ldi	r22, 0x00	; 0
    3b68:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString (" Room1 ");
    3b6c:	8d e7       	ldi	r24, 0x7D	; 125
    3b6e:	90 e0       	ldi	r25, 0x00	; 0
    3b70:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
					LCD_voidGoTo_XY ( 1 , 0 );
    3b74:	81 e0       	ldi	r24, 0x01	; 1
    3b76:	60 e0       	ldi	r22, 0x00	; 0
    3b78:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString ("Door is opened  ");
    3b7c:	85 e8       	ldi	r24, 0x85	; 133
    3b7e:	90 e0       	ldi	r25, 0x00	; 0
    3b80:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
					DIO_voidSetPinValue(DIO_PORTD,DIO_PIN3,DIO_HIGH);
    3b84:	83 e0       	ldi	r24, 0x03	; 3
    3b86:	63 e0       	ldi	r22, 0x03	; 3
    3b88:	41 e0       	ldi	r20, 0x01	; 1
    3b8a:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
    3b8e:	fe 01       	movw	r30, r28
    3b90:	ef 5a       	subi	r30, 0xAF	; 175
    3b92:	ff 4f       	sbci	r31, 0xFF	; 255
    3b94:	80 e0       	ldi	r24, 0x00	; 0
    3b96:	90 e0       	ldi	r25, 0x00	; 0
    3b98:	a8 ec       	ldi	r26, 0xC8	; 200
    3b9a:	b3 e4       	ldi	r27, 0x43	; 67
    3b9c:	80 83       	st	Z, r24
    3b9e:	91 83       	std	Z+1, r25	; 0x01
    3ba0:	a2 83       	std	Z+2, r26	; 0x02
    3ba2:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3ba4:	8e 01       	movw	r16, r28
    3ba6:	03 5b       	subi	r16, 0xB3	; 179
    3ba8:	1f 4f       	sbci	r17, 0xFF	; 255
    3baa:	fe 01       	movw	r30, r28
    3bac:	ef 5a       	subi	r30, 0xAF	; 175
    3bae:	ff 4f       	sbci	r31, 0xFF	; 255
    3bb0:	60 81       	ld	r22, Z
    3bb2:	71 81       	ldd	r23, Z+1	; 0x01
    3bb4:	82 81       	ldd	r24, Z+2	; 0x02
    3bb6:	93 81       	ldd	r25, Z+3	; 0x03
    3bb8:	20 e0       	ldi	r18, 0x00	; 0
    3bba:	30 e0       	ldi	r19, 0x00	; 0
    3bbc:	4a ef       	ldi	r20, 0xFA	; 250
    3bbe:	54 e4       	ldi	r21, 0x44	; 68
    3bc0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3bc4:	dc 01       	movw	r26, r24
    3bc6:	cb 01       	movw	r24, r22
    3bc8:	f8 01       	movw	r30, r16
    3bca:	80 83       	st	Z, r24
    3bcc:	91 83       	std	Z+1, r25	; 0x01
    3bce:	a2 83       	std	Z+2, r26	; 0x02
    3bd0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3bd2:	fe 01       	movw	r30, r28
    3bd4:	e3 5b       	subi	r30, 0xB3	; 179
    3bd6:	ff 4f       	sbci	r31, 0xFF	; 255
    3bd8:	60 81       	ld	r22, Z
    3bda:	71 81       	ldd	r23, Z+1	; 0x01
    3bdc:	82 81       	ldd	r24, Z+2	; 0x02
    3bde:	93 81       	ldd	r25, Z+3	; 0x03
    3be0:	20 e0       	ldi	r18, 0x00	; 0
    3be2:	30 e0       	ldi	r19, 0x00	; 0
    3be4:	40 e8       	ldi	r20, 0x80	; 128
    3be6:	5f e3       	ldi	r21, 0x3F	; 63
    3be8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3bec:	88 23       	and	r24, r24
    3bee:	44 f4       	brge	.+16     	; 0x3c00 <main+0x228>
		__ticks = 1;
    3bf0:	fe 01       	movw	r30, r28
    3bf2:	e5 5b       	subi	r30, 0xB5	; 181
    3bf4:	ff 4f       	sbci	r31, 0xFF	; 255
    3bf6:	81 e0       	ldi	r24, 0x01	; 1
    3bf8:	90 e0       	ldi	r25, 0x00	; 0
    3bfa:	91 83       	std	Z+1, r25	; 0x01
    3bfc:	80 83       	st	Z, r24
    3bfe:	64 c0       	rjmp	.+200    	; 0x3cc8 <main+0x2f0>
	else if (__tmp > 65535)
    3c00:	fe 01       	movw	r30, r28
    3c02:	e3 5b       	subi	r30, 0xB3	; 179
    3c04:	ff 4f       	sbci	r31, 0xFF	; 255
    3c06:	60 81       	ld	r22, Z
    3c08:	71 81       	ldd	r23, Z+1	; 0x01
    3c0a:	82 81       	ldd	r24, Z+2	; 0x02
    3c0c:	93 81       	ldd	r25, Z+3	; 0x03
    3c0e:	20 e0       	ldi	r18, 0x00	; 0
    3c10:	3f ef       	ldi	r19, 0xFF	; 255
    3c12:	4f e7       	ldi	r20, 0x7F	; 127
    3c14:	57 e4       	ldi	r21, 0x47	; 71
    3c16:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3c1a:	18 16       	cp	r1, r24
    3c1c:	0c f0       	brlt	.+2      	; 0x3c20 <main+0x248>
    3c1e:	43 c0       	rjmp	.+134    	; 0x3ca6 <main+0x2ce>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3c20:	fe 01       	movw	r30, r28
    3c22:	ef 5a       	subi	r30, 0xAF	; 175
    3c24:	ff 4f       	sbci	r31, 0xFF	; 255
    3c26:	60 81       	ld	r22, Z
    3c28:	71 81       	ldd	r23, Z+1	; 0x01
    3c2a:	82 81       	ldd	r24, Z+2	; 0x02
    3c2c:	93 81       	ldd	r25, Z+3	; 0x03
    3c2e:	20 e0       	ldi	r18, 0x00	; 0
    3c30:	30 e0       	ldi	r19, 0x00	; 0
    3c32:	40 e2       	ldi	r20, 0x20	; 32
    3c34:	51 e4       	ldi	r21, 0x41	; 65
    3c36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c3a:	dc 01       	movw	r26, r24
    3c3c:	cb 01       	movw	r24, r22
    3c3e:	8e 01       	movw	r16, r28
    3c40:	05 5b       	subi	r16, 0xB5	; 181
    3c42:	1f 4f       	sbci	r17, 0xFF	; 255
    3c44:	bc 01       	movw	r22, r24
    3c46:	cd 01       	movw	r24, r26
    3c48:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c4c:	dc 01       	movw	r26, r24
    3c4e:	cb 01       	movw	r24, r22
    3c50:	f8 01       	movw	r30, r16
    3c52:	91 83       	std	Z+1, r25	; 0x01
    3c54:	80 83       	st	Z, r24
    3c56:	1f c0       	rjmp	.+62     	; 0x3c96 <main+0x2be>
    3c58:	fe 01       	movw	r30, r28
    3c5a:	e7 5b       	subi	r30, 0xB7	; 183
    3c5c:	ff 4f       	sbci	r31, 0xFF	; 255
    3c5e:	88 ec       	ldi	r24, 0xC8	; 200
    3c60:	90 e0       	ldi	r25, 0x00	; 0
    3c62:	91 83       	std	Z+1, r25	; 0x01
    3c64:	80 83       	st	Z, r24
    3c66:	fe 01       	movw	r30, r28
    3c68:	e7 5b       	subi	r30, 0xB7	; 183
    3c6a:	ff 4f       	sbci	r31, 0xFF	; 255
    3c6c:	80 81       	ld	r24, Z
    3c6e:	91 81       	ldd	r25, Z+1	; 0x01
    3c70:	01 97       	sbiw	r24, 0x01	; 1
    3c72:	f1 f7       	brne	.-4      	; 0x3c70 <main+0x298>
    3c74:	fe 01       	movw	r30, r28
    3c76:	e7 5b       	subi	r30, 0xB7	; 183
    3c78:	ff 4f       	sbci	r31, 0xFF	; 255
    3c7a:	91 83       	std	Z+1, r25	; 0x01
    3c7c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3c7e:	de 01       	movw	r26, r28
    3c80:	a5 5b       	subi	r26, 0xB5	; 181
    3c82:	bf 4f       	sbci	r27, 0xFF	; 255
    3c84:	fe 01       	movw	r30, r28
    3c86:	e5 5b       	subi	r30, 0xB5	; 181
    3c88:	ff 4f       	sbci	r31, 0xFF	; 255
    3c8a:	80 81       	ld	r24, Z
    3c8c:	91 81       	ldd	r25, Z+1	; 0x01
    3c8e:	01 97       	sbiw	r24, 0x01	; 1
    3c90:	11 96       	adiw	r26, 0x01	; 1
    3c92:	9c 93       	st	X, r25
    3c94:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3c96:	fe 01       	movw	r30, r28
    3c98:	e5 5b       	subi	r30, 0xB5	; 181
    3c9a:	ff 4f       	sbci	r31, 0xFF	; 255
    3c9c:	80 81       	ld	r24, Z
    3c9e:	91 81       	ldd	r25, Z+1	; 0x01
    3ca0:	00 97       	sbiw	r24, 0x00	; 0
    3ca2:	d1 f6       	brne	.-76     	; 0x3c58 <main+0x280>
    3ca4:	27 c0       	rjmp	.+78     	; 0x3cf4 <main+0x31c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3ca6:	8e 01       	movw	r16, r28
    3ca8:	05 5b       	subi	r16, 0xB5	; 181
    3caa:	1f 4f       	sbci	r17, 0xFF	; 255
    3cac:	fe 01       	movw	r30, r28
    3cae:	e3 5b       	subi	r30, 0xB3	; 179
    3cb0:	ff 4f       	sbci	r31, 0xFF	; 255
    3cb2:	60 81       	ld	r22, Z
    3cb4:	71 81       	ldd	r23, Z+1	; 0x01
    3cb6:	82 81       	ldd	r24, Z+2	; 0x02
    3cb8:	93 81       	ldd	r25, Z+3	; 0x03
    3cba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3cbe:	dc 01       	movw	r26, r24
    3cc0:	cb 01       	movw	r24, r22
    3cc2:	f8 01       	movw	r30, r16
    3cc4:	91 83       	std	Z+1, r25	; 0x01
    3cc6:	80 83       	st	Z, r24
    3cc8:	de 01       	movw	r26, r28
    3cca:	a9 5b       	subi	r26, 0xB9	; 185
    3ccc:	bf 4f       	sbci	r27, 0xFF	; 255
    3cce:	fe 01       	movw	r30, r28
    3cd0:	e5 5b       	subi	r30, 0xB5	; 181
    3cd2:	ff 4f       	sbci	r31, 0xFF	; 255
    3cd4:	80 81       	ld	r24, Z
    3cd6:	91 81       	ldd	r25, Z+1	; 0x01
    3cd8:	8d 93       	st	X+, r24
    3cda:	9c 93       	st	X, r25
    3cdc:	fe 01       	movw	r30, r28
    3cde:	e9 5b       	subi	r30, 0xB9	; 185
    3ce0:	ff 4f       	sbci	r31, 0xFF	; 255
    3ce2:	80 81       	ld	r24, Z
    3ce4:	91 81       	ldd	r25, Z+1	; 0x01
    3ce6:	01 97       	sbiw	r24, 0x01	; 1
    3ce8:	f1 f7       	brne	.-4      	; 0x3ce6 <main+0x30e>
    3cea:	fe 01       	movw	r30, r28
    3cec:	e9 5b       	subi	r30, 0xB9	; 185
    3cee:	ff 4f       	sbci	r31, 0xFF	; 255
    3cf0:	91 83       	std	Z+1, r25	; 0x01
    3cf2:	80 83       	st	Z, r24
					_delay_ms(400);
					DIO_voidSetPinValue(DIO_PORTD,DIO_PIN3,DIO_LOW);
    3cf4:	83 e0       	ldi	r24, 0x03	; 3
    3cf6:	63 e0       	ldi	r22, 0x03	; 3
    3cf8:	40 e0       	ldi	r20, 0x00	; 0
    3cfa:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
					LCD_voidClearLine(0);
    3cfe:	80 e0       	ldi	r24, 0x00	; 0
    3d00:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    3d04:	81 e0       	ldi	r24, 0x01	; 1
    3d06:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>

					while(1)
					{
						USART_voidRecieveData (&ActuatorData);
    3d0a:	ce 01       	movw	r24, r28
    3d0c:	80 5a       	subi	r24, 0xA0	; 160
    3d0e:	9f 4f       	sbci	r25, 0xFF	; 255
    3d10:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>

						/* Control Light */
						 if ( ActuatorData == 'L')
    3d14:	fe 01       	movw	r30, r28
    3d16:	e0 5a       	subi	r30, 0xA0	; 160
    3d18:	ff 4f       	sbci	r31, 0xFF	; 255
    3d1a:	80 81       	ld	r24, Z
    3d1c:	8c 34       	cpi	r24, 0x4C	; 76
    3d1e:	c9 f4       	brne	.+50     	; 0x3d52 <main+0x37a>
						{
							USART_voidRecieveData (&LightData);
    3d20:	ce 01       	movw	r24, r28
    3d22:	8d 59       	subi	r24, 0x9D	; 157
    3d24:	9f 4f       	sbci	r25, 0xFF	; 255
    3d26:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
							if ( LightData == '1' )
    3d2a:	fe 01       	movw	r30, r28
    3d2c:	ed 59       	subi	r30, 0x9D	; 157
    3d2e:	ff 4f       	sbci	r31, 0xFF	; 255
    3d30:	80 81       	ld	r24, Z
    3d32:	81 33       	cpi	r24, 0x31	; 49
    3d34:	21 f4       	brne	.+8      	; 0x3d3e <main+0x366>
							{
								Open_Light(1);
    3d36:	81 e0       	ldi	r24, 0x01	; 1
    3d38:	0e 94 cc 23 	call	0x4798	; 0x4798 <Open_Light>
    3d3c:	e6 cf       	rjmp	.-52     	; 0x3d0a <main+0x332>
							}
							else if ( LightData == '0' )
    3d3e:	fe 01       	movw	r30, r28
    3d40:	ed 59       	subi	r30, 0x9D	; 157
    3d42:	ff 4f       	sbci	r31, 0xFF	; 255
    3d44:	80 81       	ld	r24, Z
    3d46:	80 33       	cpi	r24, 0x30	; 48
    3d48:	01 f7       	brne	.-64     	; 0x3d0a <main+0x332>
							{
								Close_Light(1);
    3d4a:	81 e0       	ldi	r24, 0x01	; 1
    3d4c:	0e 94 30 24 	call	0x4860	; 0x4860 <Close_Light>
    3d50:	dc cf       	rjmp	.-72     	; 0x3d0a <main+0x332>
							}
						}


						/* Control Fan */
						else if ( ActuatorData == 'F')
    3d52:	fe 01       	movw	r30, r28
    3d54:	e0 5a       	subi	r30, 0xA0	; 160
    3d56:	ff 4f       	sbci	r31, 0xFF	; 255
    3d58:	80 81       	ld	r24, Z
    3d5a:	86 34       	cpi	r24, 0x46	; 70
    3d5c:	c9 f4       	brne	.+50     	; 0x3d90 <main+0x3b8>
						{
							USART_voidRecieveData (&FanData);
    3d5e:	ce 01       	movw	r24, r28
    3d60:	8c 59       	subi	r24, 0x9C	; 156
    3d62:	9f 4f       	sbci	r25, 0xFF	; 255
    3d64:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
							if ( FanData == '1' )
    3d68:	fe 01       	movw	r30, r28
    3d6a:	ec 59       	subi	r30, 0x9C	; 156
    3d6c:	ff 4f       	sbci	r31, 0xFF	; 255
    3d6e:	80 81       	ld	r24, Z
    3d70:	81 33       	cpi	r24, 0x31	; 49
    3d72:	21 f4       	brne	.+8      	; 0x3d7c <main+0x3a4>
							{
								Open_Fan(1);
    3d74:	81 e0       	ldi	r24, 0x01	; 1
    3d76:	0e 94 94 24 	call	0x4928	; 0x4928 <Open_Fan>
    3d7a:	c7 cf       	rjmp	.-114    	; 0x3d0a <main+0x332>
							}
							else if ( FanData == '0' )
    3d7c:	fe 01       	movw	r30, r28
    3d7e:	ec 59       	subi	r30, 0x9C	; 156
    3d80:	ff 4f       	sbci	r31, 0xFF	; 255
    3d82:	80 81       	ld	r24, Z
    3d84:	80 33       	cpi	r24, 0x30	; 48
    3d86:	09 f6       	brne	.-126    	; 0x3d0a <main+0x332>
							{
								Close_Fan(1);
    3d88:	81 e0       	ldi	r24, 0x01	; 1
    3d8a:	0e 94 c6 24 	call	0x498c	; 0x498c <Close_Fan>
    3d8e:	bd cf       	rjmp	.-134    	; 0x3d0a <main+0x332>
							}
						}


						/* Exit from Manual Mode */
						else if ( ActuatorData == '#')
    3d90:	fe 01       	movw	r30, r28
    3d92:	e0 5a       	subi	r30, 0xA0	; 160
    3d94:	ff 4f       	sbci	r31, 0xFF	; 255
    3d96:	80 81       	ld	r24, Z
    3d98:	83 32       	cpi	r24, 0x23	; 35
    3d9a:	09 f0       	breq	.+2      	; 0x3d9e <main+0x3c6>
    3d9c:	b6 cf       	rjmp	.-148    	; 0x3d0a <main+0x332>
						{

							ModeData = 0 ;
    3d9e:	fe 01       	movw	r30, r28
    3da0:	ee 59       	subi	r30, 0x9E	; 158
    3da2:	ff 4f       	sbci	r31, 0xFF	; 255
    3da4:	10 82       	st	Z, r1
							ActuatorData = 0 ;
    3da6:	fe 01       	movw	r30, r28
    3da8:	e0 5a       	subi	r30, 0xA0	; 160
    3daa:	ff 4f       	sbci	r31, 0xFF	; 255
    3dac:	10 82       	st	Z, r1
							Close_Light(1);
    3dae:	81 e0       	ldi	r24, 0x01	; 1
    3db0:	0e 94 30 24 	call	0x4860	; 0x4860 <Close_Light>
							Close_Fan(1);
    3db4:	81 e0       	ldi	r24, 0x01	; 1
    3db6:	0e 94 c6 24 	call	0x498c	; 0x498c <Close_Fan>
							LCD_voidClearLine(0);
    3dba:	80 e0       	ldi	r24, 0x00	; 0
    3dbc:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
							LCD_voidClearLine(1);
    3dc0:	81 e0       	ldi	r24, 0x01	; 1
    3dc2:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
    3dc6:	bc ce       	rjmp	.-648    	; 0x3b40 <main+0x168>
							break;
						}

					}
				}
				else if( ModeData == '2' )
    3dc8:	fe 01       	movw	r30, r28
    3dca:	ee 59       	subi	r30, 0x9E	; 158
    3dcc:	ff 4f       	sbci	r31, 0xFF	; 255
    3dce:	80 81       	ld	r24, Z
    3dd0:	82 33       	cpi	r24, 0x32	; 50
    3dd2:	09 f0       	breq	.+2      	; 0x3dd6 <main+0x3fe>
    3dd4:	0a c1       	rjmp	.+532    	; 0x3fea <main+0x612>
				{
					LCD_voidClearLine(0);
    3dd6:	80 e0       	ldi	r24, 0x00	; 0
    3dd8:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    3ddc:	81 e0       	ldi	r24, 0x01	; 1
    3dde:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidGoTo_XY ( 0 , 0 );
    3de2:	80 e0       	ldi	r24, 0x00	; 0
    3de4:	60 e0       	ldi	r22, 0x00	; 0
    3de6:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString (" Room2 ");
    3dea:	86 e9       	ldi	r24, 0x96	; 150
    3dec:	90 e0       	ldi	r25, 0x00	; 0
    3dee:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
					LCD_voidGoTo_XY ( 1 , 0 );
    3df2:	81 e0       	ldi	r24, 0x01	; 1
    3df4:	60 e0       	ldi	r22, 0x00	; 0
    3df6:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString ("Door is opened  ");
    3dfa:	85 e8       	ldi	r24, 0x85	; 133
    3dfc:	90 e0       	ldi	r25, 0x00	; 0
    3dfe:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
					DIO_voidSetPinValue(DIO_PORTA,DIO_PIN4,DIO_HIGH);
    3e02:	80 e0       	ldi	r24, 0x00	; 0
    3e04:	64 e0       	ldi	r22, 0x04	; 4
    3e06:	41 e0       	ldi	r20, 0x01	; 1
    3e08:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
    3e0c:	fe 01       	movw	r30, r28
    3e0e:	ed 5b       	subi	r30, 0xBD	; 189
    3e10:	ff 4f       	sbci	r31, 0xFF	; 255
    3e12:	80 e0       	ldi	r24, 0x00	; 0
    3e14:	90 e0       	ldi	r25, 0x00	; 0
    3e16:	a8 ec       	ldi	r26, 0xC8	; 200
    3e18:	b3 e4       	ldi	r27, 0x43	; 67
    3e1a:	80 83       	st	Z, r24
    3e1c:	91 83       	std	Z+1, r25	; 0x01
    3e1e:	a2 83       	std	Z+2, r26	; 0x02
    3e20:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3e22:	8e 01       	movw	r16, r28
    3e24:	01 5c       	subi	r16, 0xC1	; 193
    3e26:	1f 4f       	sbci	r17, 0xFF	; 255
    3e28:	fe 01       	movw	r30, r28
    3e2a:	ed 5b       	subi	r30, 0xBD	; 189
    3e2c:	ff 4f       	sbci	r31, 0xFF	; 255
    3e2e:	60 81       	ld	r22, Z
    3e30:	71 81       	ldd	r23, Z+1	; 0x01
    3e32:	82 81       	ldd	r24, Z+2	; 0x02
    3e34:	93 81       	ldd	r25, Z+3	; 0x03
    3e36:	20 e0       	ldi	r18, 0x00	; 0
    3e38:	30 e0       	ldi	r19, 0x00	; 0
    3e3a:	4a ef       	ldi	r20, 0xFA	; 250
    3e3c:	54 e4       	ldi	r21, 0x44	; 68
    3e3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3e42:	dc 01       	movw	r26, r24
    3e44:	cb 01       	movw	r24, r22
    3e46:	f8 01       	movw	r30, r16
    3e48:	80 83       	st	Z, r24
    3e4a:	91 83       	std	Z+1, r25	; 0x01
    3e4c:	a2 83       	std	Z+2, r26	; 0x02
    3e4e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    3e50:	fe 01       	movw	r30, r28
    3e52:	ff 96       	adiw	r30, 0x3f	; 63
    3e54:	60 81       	ld	r22, Z
    3e56:	71 81       	ldd	r23, Z+1	; 0x01
    3e58:	82 81       	ldd	r24, Z+2	; 0x02
    3e5a:	93 81       	ldd	r25, Z+3	; 0x03
    3e5c:	20 e0       	ldi	r18, 0x00	; 0
    3e5e:	30 e0       	ldi	r19, 0x00	; 0
    3e60:	40 e8       	ldi	r20, 0x80	; 128
    3e62:	5f e3       	ldi	r21, 0x3F	; 63
    3e64:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3e68:	88 23       	and	r24, r24
    3e6a:	2c f4       	brge	.+10     	; 0x3e76 <main+0x49e>
		__ticks = 1;
    3e6c:	81 e0       	ldi	r24, 0x01	; 1
    3e6e:	90 e0       	ldi	r25, 0x00	; 0
    3e70:	9e af       	std	Y+62, r25	; 0x3e
    3e72:	8d af       	std	Y+61, r24	; 0x3d
    3e74:	46 c0       	rjmp	.+140    	; 0x3f02 <main+0x52a>
	else if (__tmp > 65535)
    3e76:	fe 01       	movw	r30, r28
    3e78:	ff 96       	adiw	r30, 0x3f	; 63
    3e7a:	60 81       	ld	r22, Z
    3e7c:	71 81       	ldd	r23, Z+1	; 0x01
    3e7e:	82 81       	ldd	r24, Z+2	; 0x02
    3e80:	93 81       	ldd	r25, Z+3	; 0x03
    3e82:	20 e0       	ldi	r18, 0x00	; 0
    3e84:	3f ef       	ldi	r19, 0xFF	; 255
    3e86:	4f e7       	ldi	r20, 0x7F	; 127
    3e88:	57 e4       	ldi	r21, 0x47	; 71
    3e8a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3e8e:	18 16       	cp	r1, r24
    3e90:	64 f5       	brge	.+88     	; 0x3eea <main+0x512>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3e92:	fe 01       	movw	r30, r28
    3e94:	ed 5b       	subi	r30, 0xBD	; 189
    3e96:	ff 4f       	sbci	r31, 0xFF	; 255
    3e98:	60 81       	ld	r22, Z
    3e9a:	71 81       	ldd	r23, Z+1	; 0x01
    3e9c:	82 81       	ldd	r24, Z+2	; 0x02
    3e9e:	93 81       	ldd	r25, Z+3	; 0x03
    3ea0:	20 e0       	ldi	r18, 0x00	; 0
    3ea2:	30 e0       	ldi	r19, 0x00	; 0
    3ea4:	40 e2       	ldi	r20, 0x20	; 32
    3ea6:	51 e4       	ldi	r21, 0x41	; 65
    3ea8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3eac:	dc 01       	movw	r26, r24
    3eae:	cb 01       	movw	r24, r22
    3eb0:	bc 01       	movw	r22, r24
    3eb2:	cd 01       	movw	r24, r26
    3eb4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3eb8:	dc 01       	movw	r26, r24
    3eba:	cb 01       	movw	r24, r22
    3ebc:	9e af       	std	Y+62, r25	; 0x3e
    3ebe:	8d af       	std	Y+61, r24	; 0x3d
    3ec0:	0f c0       	rjmp	.+30     	; 0x3ee0 <main+0x508>
    3ec2:	88 ec       	ldi	r24, 0xC8	; 200
    3ec4:	90 e0       	ldi	r25, 0x00	; 0
    3ec6:	9c af       	std	Y+60, r25	; 0x3c
    3ec8:	8b af       	std	Y+59, r24	; 0x3b
    3eca:	8b ad       	ldd	r24, Y+59	; 0x3b
    3ecc:	9c ad       	ldd	r25, Y+60	; 0x3c
    3ece:	01 97       	sbiw	r24, 0x01	; 1
    3ed0:	f1 f7       	brne	.-4      	; 0x3ece <main+0x4f6>
    3ed2:	9c af       	std	Y+60, r25	; 0x3c
    3ed4:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3ed6:	8d ad       	ldd	r24, Y+61	; 0x3d
    3ed8:	9e ad       	ldd	r25, Y+62	; 0x3e
    3eda:	01 97       	sbiw	r24, 0x01	; 1
    3edc:	9e af       	std	Y+62, r25	; 0x3e
    3ede:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3ee0:	8d ad       	ldd	r24, Y+61	; 0x3d
    3ee2:	9e ad       	ldd	r25, Y+62	; 0x3e
    3ee4:	00 97       	sbiw	r24, 0x00	; 0
    3ee6:	69 f7       	brne	.-38     	; 0x3ec2 <main+0x4ea>
    3ee8:	16 c0       	rjmp	.+44     	; 0x3f16 <main+0x53e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3eea:	fe 01       	movw	r30, r28
    3eec:	ff 96       	adiw	r30, 0x3f	; 63
    3eee:	60 81       	ld	r22, Z
    3ef0:	71 81       	ldd	r23, Z+1	; 0x01
    3ef2:	82 81       	ldd	r24, Z+2	; 0x02
    3ef4:	93 81       	ldd	r25, Z+3	; 0x03
    3ef6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3efa:	dc 01       	movw	r26, r24
    3efc:	cb 01       	movw	r24, r22
    3efe:	9e af       	std	Y+62, r25	; 0x3e
    3f00:	8d af       	std	Y+61, r24	; 0x3d
    3f02:	8d ad       	ldd	r24, Y+61	; 0x3d
    3f04:	9e ad       	ldd	r25, Y+62	; 0x3e
    3f06:	9a af       	std	Y+58, r25	; 0x3a
    3f08:	89 af       	std	Y+57, r24	; 0x39
    3f0a:	89 ad       	ldd	r24, Y+57	; 0x39
    3f0c:	9a ad       	ldd	r25, Y+58	; 0x3a
    3f0e:	01 97       	sbiw	r24, 0x01	; 1
    3f10:	f1 f7       	brne	.-4      	; 0x3f0e <main+0x536>
    3f12:	9a af       	std	Y+58, r25	; 0x3a
    3f14:	89 af       	std	Y+57, r24	; 0x39
					_delay_ms(400);
					DIO_voidSetPinValue(DIO_PORTA,DIO_PIN4,DIO_LOW);
    3f16:	80 e0       	ldi	r24, 0x00	; 0
    3f18:	64 e0       	ldi	r22, 0x04	; 4
    3f1a:	40 e0       	ldi	r20, 0x00	; 0
    3f1c:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
					LCD_voidClearLine(0);
    3f20:	80 e0       	ldi	r24, 0x00	; 0
    3f22:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    3f26:	81 e0       	ldi	r24, 0x01	; 1
    3f28:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>

					while(1)
					{
						USART_voidRecieveData (&ActuatorData);
    3f2c:	ce 01       	movw	r24, r28
    3f2e:	80 5a       	subi	r24, 0xA0	; 160
    3f30:	9f 4f       	sbci	r25, 0xFF	; 255
    3f32:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>

						/* Control Light */
						 if ( ActuatorData == 'L')
    3f36:	fe 01       	movw	r30, r28
    3f38:	e0 5a       	subi	r30, 0xA0	; 160
    3f3a:	ff 4f       	sbci	r31, 0xFF	; 255
    3f3c:	80 81       	ld	r24, Z
    3f3e:	8c 34       	cpi	r24, 0x4C	; 76
    3f40:	c9 f4       	brne	.+50     	; 0x3f74 <main+0x59c>
						{
							USART_voidRecieveData (&LightData);
    3f42:	ce 01       	movw	r24, r28
    3f44:	8d 59       	subi	r24, 0x9D	; 157
    3f46:	9f 4f       	sbci	r25, 0xFF	; 255
    3f48:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
							if ( LightData == '1' )
    3f4c:	fe 01       	movw	r30, r28
    3f4e:	ed 59       	subi	r30, 0x9D	; 157
    3f50:	ff 4f       	sbci	r31, 0xFF	; 255
    3f52:	80 81       	ld	r24, Z
    3f54:	81 33       	cpi	r24, 0x31	; 49
    3f56:	21 f4       	brne	.+8      	; 0x3f60 <main+0x588>
							{
								Open_Light(2);
    3f58:	82 e0       	ldi	r24, 0x02	; 2
    3f5a:	0e 94 cc 23 	call	0x4798	; 0x4798 <Open_Light>
    3f5e:	e6 cf       	rjmp	.-52     	; 0x3f2c <main+0x554>
							}
							else if ( LightData == '0' )
    3f60:	fe 01       	movw	r30, r28
    3f62:	ed 59       	subi	r30, 0x9D	; 157
    3f64:	ff 4f       	sbci	r31, 0xFF	; 255
    3f66:	80 81       	ld	r24, Z
    3f68:	80 33       	cpi	r24, 0x30	; 48
    3f6a:	01 f7       	brne	.-64     	; 0x3f2c <main+0x554>
							{
								Close_Light(2);
    3f6c:	82 e0       	ldi	r24, 0x02	; 2
    3f6e:	0e 94 30 24 	call	0x4860	; 0x4860 <Close_Light>
    3f72:	dc cf       	rjmp	.-72     	; 0x3f2c <main+0x554>
							}
						}


						/* Control Fan */
						else if ( ActuatorData == 'F')
    3f74:	fe 01       	movw	r30, r28
    3f76:	e0 5a       	subi	r30, 0xA0	; 160
    3f78:	ff 4f       	sbci	r31, 0xFF	; 255
    3f7a:	80 81       	ld	r24, Z
    3f7c:	86 34       	cpi	r24, 0x46	; 70
    3f7e:	c9 f4       	brne	.+50     	; 0x3fb2 <main+0x5da>
						{
							USART_voidRecieveData (&FanData);
    3f80:	ce 01       	movw	r24, r28
    3f82:	8c 59       	subi	r24, 0x9C	; 156
    3f84:	9f 4f       	sbci	r25, 0xFF	; 255
    3f86:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
							if ( FanData == '1' )
    3f8a:	fe 01       	movw	r30, r28
    3f8c:	ec 59       	subi	r30, 0x9C	; 156
    3f8e:	ff 4f       	sbci	r31, 0xFF	; 255
    3f90:	80 81       	ld	r24, Z
    3f92:	81 33       	cpi	r24, 0x31	; 49
    3f94:	21 f4       	brne	.+8      	; 0x3f9e <main+0x5c6>
							{
								Open_Fan(2);
    3f96:	82 e0       	ldi	r24, 0x02	; 2
    3f98:	0e 94 94 24 	call	0x4928	; 0x4928 <Open_Fan>
    3f9c:	c7 cf       	rjmp	.-114    	; 0x3f2c <main+0x554>
							}
							else if ( FanData == '0' )
    3f9e:	fe 01       	movw	r30, r28
    3fa0:	ec 59       	subi	r30, 0x9C	; 156
    3fa2:	ff 4f       	sbci	r31, 0xFF	; 255
    3fa4:	80 81       	ld	r24, Z
    3fa6:	80 33       	cpi	r24, 0x30	; 48
    3fa8:	09 f6       	brne	.-126    	; 0x3f2c <main+0x554>
							{
								Close_Fan(2);
    3faa:	82 e0       	ldi	r24, 0x02	; 2
    3fac:	0e 94 c6 24 	call	0x498c	; 0x498c <Close_Fan>
    3fb0:	bd cf       	rjmp	.-134    	; 0x3f2c <main+0x554>
							}
						}


						/* Exit from Manual Mode */
						else if ( ActuatorData == '#')
    3fb2:	fe 01       	movw	r30, r28
    3fb4:	e0 5a       	subi	r30, 0xA0	; 160
    3fb6:	ff 4f       	sbci	r31, 0xFF	; 255
    3fb8:	80 81       	ld	r24, Z
    3fba:	83 32       	cpi	r24, 0x23	; 35
    3fbc:	09 f0       	breq	.+2      	; 0x3fc0 <main+0x5e8>
    3fbe:	b6 cf       	rjmp	.-148    	; 0x3f2c <main+0x554>
						{

							ModeData = 0 ;
    3fc0:	fe 01       	movw	r30, r28
    3fc2:	ee 59       	subi	r30, 0x9E	; 158
    3fc4:	ff 4f       	sbci	r31, 0xFF	; 255
    3fc6:	10 82       	st	Z, r1
							ActuatorData = 0 ;
    3fc8:	fe 01       	movw	r30, r28
    3fca:	e0 5a       	subi	r30, 0xA0	; 160
    3fcc:	ff 4f       	sbci	r31, 0xFF	; 255
    3fce:	10 82       	st	Z, r1
							Close_Light(2);
    3fd0:	82 e0       	ldi	r24, 0x02	; 2
    3fd2:	0e 94 30 24 	call	0x4860	; 0x4860 <Close_Light>
							Close_Fan(2);
    3fd6:	82 e0       	ldi	r24, 0x02	; 2
    3fd8:	0e 94 c6 24 	call	0x498c	; 0x498c <Close_Fan>
							LCD_voidClearLine(0);
    3fdc:	80 e0       	ldi	r24, 0x00	; 0
    3fde:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
							LCD_voidClearLine(1);
    3fe2:	81 e0       	ldi	r24, 0x01	; 1
    3fe4:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
    3fe8:	ab cd       	rjmp	.-1194   	; 0x3b40 <main+0x168>

					}
				}


				else if( ModeData == '3' )
    3fea:	fe 01       	movw	r30, r28
    3fec:	ee 59       	subi	r30, 0x9E	; 158
    3fee:	ff 4f       	sbci	r31, 0xFF	; 255
    3ff0:	80 81       	ld	r24, Z
    3ff2:	83 33       	cpi	r24, 0x33	; 51
    3ff4:	09 f0       	breq	.+2      	; 0x3ff8 <main+0x620>
    3ff6:	f4 c0       	rjmp	.+488    	; 0x41e0 <main+0x808>
				{
					LCD_voidClearLine(0);
    3ff8:	80 e0       	ldi	r24, 0x00	; 0
    3ffa:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    3ffe:	81 e0       	ldi	r24, 0x01	; 1
    4000:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidGoTo_XY ( 0 , 0 );
    4004:	80 e0       	ldi	r24, 0x00	; 0
    4006:	60 e0       	ldi	r22, 0x00	; 0
    4008:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString (" kitchen ");
    400c:	8e e9       	ldi	r24, 0x9E	; 158
    400e:	90 e0       	ldi	r25, 0x00	; 0
    4010:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
					LCD_voidGoTo_XY ( 1 , 0 );
    4014:	81 e0       	ldi	r24, 0x01	; 1
    4016:	60 e0       	ldi	r22, 0x00	; 0
    4018:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString ("Door is opened  ");
    401c:	85 e8       	ldi	r24, 0x85	; 133
    401e:	90 e0       	ldi	r25, 0x00	; 0
    4020:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
					DIO_voidSetPinValue(DIO_PORTD,DIO_PIN7,DIO_HIGH);
    4024:	83 e0       	ldi	r24, 0x03	; 3
    4026:	67 e0       	ldi	r22, 0x07	; 7
    4028:	41 e0       	ldi	r20, 0x01	; 1
    402a:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
    402e:	80 e0       	ldi	r24, 0x00	; 0
    4030:	90 e0       	ldi	r25, 0x00	; 0
    4032:	a8 ec       	ldi	r26, 0xC8	; 200
    4034:	b3 e4       	ldi	r27, 0x43	; 67
    4036:	8d ab       	std	Y+53, r24	; 0x35
    4038:	9e ab       	std	Y+54, r25	; 0x36
    403a:	af ab       	std	Y+55, r26	; 0x37
    403c:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    403e:	6d a9       	ldd	r22, Y+53	; 0x35
    4040:	7e a9       	ldd	r23, Y+54	; 0x36
    4042:	8f a9       	ldd	r24, Y+55	; 0x37
    4044:	98 ad       	ldd	r25, Y+56	; 0x38
    4046:	20 e0       	ldi	r18, 0x00	; 0
    4048:	30 e0       	ldi	r19, 0x00	; 0
    404a:	4a ef       	ldi	r20, 0xFA	; 250
    404c:	54 e4       	ldi	r21, 0x44	; 68
    404e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4052:	dc 01       	movw	r26, r24
    4054:	cb 01       	movw	r24, r22
    4056:	89 ab       	std	Y+49, r24	; 0x31
    4058:	9a ab       	std	Y+50, r25	; 0x32
    405a:	ab ab       	std	Y+51, r26	; 0x33
    405c:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    405e:	69 a9       	ldd	r22, Y+49	; 0x31
    4060:	7a a9       	ldd	r23, Y+50	; 0x32
    4062:	8b a9       	ldd	r24, Y+51	; 0x33
    4064:	9c a9       	ldd	r25, Y+52	; 0x34
    4066:	20 e0       	ldi	r18, 0x00	; 0
    4068:	30 e0       	ldi	r19, 0x00	; 0
    406a:	40 e8       	ldi	r20, 0x80	; 128
    406c:	5f e3       	ldi	r21, 0x3F	; 63
    406e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    4072:	88 23       	and	r24, r24
    4074:	2c f4       	brge	.+10     	; 0x4080 <main+0x6a8>
		__ticks = 1;
    4076:	81 e0       	ldi	r24, 0x01	; 1
    4078:	90 e0       	ldi	r25, 0x00	; 0
    407a:	98 ab       	std	Y+48, r25	; 0x30
    407c:	8f a7       	std	Y+47, r24	; 0x2f
    407e:	3f c0       	rjmp	.+126    	; 0x40fe <main+0x726>
	else if (__tmp > 65535)
    4080:	69 a9       	ldd	r22, Y+49	; 0x31
    4082:	7a a9       	ldd	r23, Y+50	; 0x32
    4084:	8b a9       	ldd	r24, Y+51	; 0x33
    4086:	9c a9       	ldd	r25, Y+52	; 0x34
    4088:	20 e0       	ldi	r18, 0x00	; 0
    408a:	3f ef       	ldi	r19, 0xFF	; 255
    408c:	4f e7       	ldi	r20, 0x7F	; 127
    408e:	57 e4       	ldi	r21, 0x47	; 71
    4090:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4094:	18 16       	cp	r1, r24
    4096:	4c f5       	brge	.+82     	; 0x40ea <main+0x712>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4098:	6d a9       	ldd	r22, Y+53	; 0x35
    409a:	7e a9       	ldd	r23, Y+54	; 0x36
    409c:	8f a9       	ldd	r24, Y+55	; 0x37
    409e:	98 ad       	ldd	r25, Y+56	; 0x38
    40a0:	20 e0       	ldi	r18, 0x00	; 0
    40a2:	30 e0       	ldi	r19, 0x00	; 0
    40a4:	40 e2       	ldi	r20, 0x20	; 32
    40a6:	51 e4       	ldi	r21, 0x41	; 65
    40a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    40ac:	dc 01       	movw	r26, r24
    40ae:	cb 01       	movw	r24, r22
    40b0:	bc 01       	movw	r22, r24
    40b2:	cd 01       	movw	r24, r26
    40b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40b8:	dc 01       	movw	r26, r24
    40ba:	cb 01       	movw	r24, r22
    40bc:	98 ab       	std	Y+48, r25	; 0x30
    40be:	8f a7       	std	Y+47, r24	; 0x2f
    40c0:	0f c0       	rjmp	.+30     	; 0x40e0 <main+0x708>
    40c2:	88 ec       	ldi	r24, 0xC8	; 200
    40c4:	90 e0       	ldi	r25, 0x00	; 0
    40c6:	9e a7       	std	Y+46, r25	; 0x2e
    40c8:	8d a7       	std	Y+45, r24	; 0x2d
    40ca:	8d a5       	ldd	r24, Y+45	; 0x2d
    40cc:	9e a5       	ldd	r25, Y+46	; 0x2e
    40ce:	01 97       	sbiw	r24, 0x01	; 1
    40d0:	f1 f7       	brne	.-4      	; 0x40ce <main+0x6f6>
    40d2:	9e a7       	std	Y+46, r25	; 0x2e
    40d4:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    40d6:	8f a5       	ldd	r24, Y+47	; 0x2f
    40d8:	98 a9       	ldd	r25, Y+48	; 0x30
    40da:	01 97       	sbiw	r24, 0x01	; 1
    40dc:	98 ab       	std	Y+48, r25	; 0x30
    40de:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    40e0:	8f a5       	ldd	r24, Y+47	; 0x2f
    40e2:	98 a9       	ldd	r25, Y+48	; 0x30
    40e4:	00 97       	sbiw	r24, 0x00	; 0
    40e6:	69 f7       	brne	.-38     	; 0x40c2 <main+0x6ea>
    40e8:	14 c0       	rjmp	.+40     	; 0x4112 <main+0x73a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    40ea:	69 a9       	ldd	r22, Y+49	; 0x31
    40ec:	7a a9       	ldd	r23, Y+50	; 0x32
    40ee:	8b a9       	ldd	r24, Y+51	; 0x33
    40f0:	9c a9       	ldd	r25, Y+52	; 0x34
    40f2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    40f6:	dc 01       	movw	r26, r24
    40f8:	cb 01       	movw	r24, r22
    40fa:	98 ab       	std	Y+48, r25	; 0x30
    40fc:	8f a7       	std	Y+47, r24	; 0x2f
    40fe:	8f a5       	ldd	r24, Y+47	; 0x2f
    4100:	98 a9       	ldd	r25, Y+48	; 0x30
    4102:	9c a7       	std	Y+44, r25	; 0x2c
    4104:	8b a7       	std	Y+43, r24	; 0x2b
    4106:	8b a5       	ldd	r24, Y+43	; 0x2b
    4108:	9c a5       	ldd	r25, Y+44	; 0x2c
    410a:	01 97       	sbiw	r24, 0x01	; 1
    410c:	f1 f7       	brne	.-4      	; 0x410a <main+0x732>
    410e:	9c a7       	std	Y+44, r25	; 0x2c
    4110:	8b a7       	std	Y+43, r24	; 0x2b
					_delay_ms(400);
					DIO_voidSetPinValue(DIO_PORTD,DIO_PIN7,DIO_LOW);
    4112:	83 e0       	ldi	r24, 0x03	; 3
    4114:	67 e0       	ldi	r22, 0x07	; 7
    4116:	40 e0       	ldi	r20, 0x00	; 0
    4118:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
					LCD_voidClearLine(0);
    411c:	80 e0       	ldi	r24, 0x00	; 0
    411e:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    4122:	81 e0       	ldi	r24, 0x01	; 1
    4124:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>

					while(1)
					{
						USART_voidRecieveData (&ActuatorData);
    4128:	ce 01       	movw	r24, r28
    412a:	80 5a       	subi	r24, 0xA0	; 160
    412c:	9f 4f       	sbci	r25, 0xFF	; 255
    412e:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>

						/* Control Light */
						 if ( ActuatorData == 'L')
    4132:	fe 01       	movw	r30, r28
    4134:	e0 5a       	subi	r30, 0xA0	; 160
    4136:	ff 4f       	sbci	r31, 0xFF	; 255
    4138:	80 81       	ld	r24, Z
    413a:	8c 34       	cpi	r24, 0x4C	; 76
    413c:	c9 f4       	brne	.+50     	; 0x4170 <main+0x798>
						{
							USART_voidRecieveData (&LightData);
    413e:	ce 01       	movw	r24, r28
    4140:	8d 59       	subi	r24, 0x9D	; 157
    4142:	9f 4f       	sbci	r25, 0xFF	; 255
    4144:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
							if ( LightData == '1' )
    4148:	fe 01       	movw	r30, r28
    414a:	ed 59       	subi	r30, 0x9D	; 157
    414c:	ff 4f       	sbci	r31, 0xFF	; 255
    414e:	80 81       	ld	r24, Z
    4150:	81 33       	cpi	r24, 0x31	; 49
    4152:	21 f4       	brne	.+8      	; 0x415c <main+0x784>
							{
								Open_Light(3);
    4154:	83 e0       	ldi	r24, 0x03	; 3
    4156:	0e 94 cc 23 	call	0x4798	; 0x4798 <Open_Light>
    415a:	e6 cf       	rjmp	.-52     	; 0x4128 <main+0x750>
							}
							else if ( LightData == '0' )
    415c:	fe 01       	movw	r30, r28
    415e:	ed 59       	subi	r30, 0x9D	; 157
    4160:	ff 4f       	sbci	r31, 0xFF	; 255
    4162:	80 81       	ld	r24, Z
    4164:	80 33       	cpi	r24, 0x30	; 48
    4166:	01 f7       	brne	.-64     	; 0x4128 <main+0x750>
							{
								Close_Light(3);
    4168:	83 e0       	ldi	r24, 0x03	; 3
    416a:	0e 94 30 24 	call	0x4860	; 0x4860 <Close_Light>
    416e:	dc cf       	rjmp	.-72     	; 0x4128 <main+0x750>
							}
						}


						/* Control Fan */
						else if ( ActuatorData == 'O')
    4170:	fe 01       	movw	r30, r28
    4172:	e0 5a       	subi	r30, 0xA0	; 160
    4174:	ff 4f       	sbci	r31, 0xFF	; 255
    4176:	80 81       	ld	r24, Z
    4178:	8f 34       	cpi	r24, 0x4F	; 79
    417a:	b9 f4       	brne	.+46     	; 0x41aa <main+0x7d2>
						{
							USART_voidRecieveData (&OvenData);
    417c:	ce 01       	movw	r24, r28
    417e:	8b 59       	subi	r24, 0x9B	; 155
    4180:	9f 4f       	sbci	r25, 0xFF	; 255
    4182:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
							if ( OvenData == '1' )
    4186:	fe 01       	movw	r30, r28
    4188:	eb 59       	subi	r30, 0x9B	; 155
    418a:	ff 4f       	sbci	r31, 0xFF	; 255
    418c:	80 81       	ld	r24, Z
    418e:	81 33       	cpi	r24, 0x31	; 49
    4190:	19 f4       	brne	.+6      	; 0x4198 <main+0x7c0>
							{
								Open_Oven();
    4192:	0e 94 48 25 	call	0x4a90	; 0x4a90 <Open_Oven>
    4196:	c8 cf       	rjmp	.-112    	; 0x4128 <main+0x750>
							}
							else if ( OvenData == '0' )
    4198:	fe 01       	movw	r30, r28
    419a:	eb 59       	subi	r30, 0x9B	; 155
    419c:	ff 4f       	sbci	r31, 0xFF	; 255
    419e:	80 81       	ld	r24, Z
    41a0:	80 33       	cpi	r24, 0x30	; 48
    41a2:	11 f6       	brne	.-124    	; 0x4128 <main+0x750>
							{
								Close_Oven();
    41a4:	0e 94 5c 25 	call	0x4ab8	; 0x4ab8 <Close_Oven>
    41a8:	bf cf       	rjmp	.-130    	; 0x4128 <main+0x750>
							}
						}


						/* Exit from Manual Mode */
						else if ( ActuatorData == '#')
    41aa:	fe 01       	movw	r30, r28
    41ac:	e0 5a       	subi	r30, 0xA0	; 160
    41ae:	ff 4f       	sbci	r31, 0xFF	; 255
    41b0:	80 81       	ld	r24, Z
    41b2:	83 32       	cpi	r24, 0x23	; 35
    41b4:	09 f0       	breq	.+2      	; 0x41b8 <main+0x7e0>
    41b6:	b8 cf       	rjmp	.-144    	; 0x4128 <main+0x750>
						{

							ModeData = 0 ;
    41b8:	fe 01       	movw	r30, r28
    41ba:	ee 59       	subi	r30, 0x9E	; 158
    41bc:	ff 4f       	sbci	r31, 0xFF	; 255
    41be:	10 82       	st	Z, r1
							ActuatorData = 0 ;
    41c0:	fe 01       	movw	r30, r28
    41c2:	e0 5a       	subi	r30, 0xA0	; 160
    41c4:	ff 4f       	sbci	r31, 0xFF	; 255
    41c6:	10 82       	st	Z, r1
							Close_Light(3);
    41c8:	83 e0       	ldi	r24, 0x03	; 3
    41ca:	0e 94 30 24 	call	0x4860	; 0x4860 <Close_Light>
							Close_Oven();
    41ce:	0e 94 5c 25 	call	0x4ab8	; 0x4ab8 <Close_Oven>
							LCD_voidClearLine(0);
    41d2:	80 e0       	ldi	r24, 0x00	; 0
    41d4:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
							LCD_voidClearLine(1);
    41d8:	81 e0       	ldi	r24, 0x01	; 1
    41da:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
    41de:	b0 cc       	rjmp	.-1696   	; 0x3b40 <main+0x168>
							break;
						}

					}
				}
				else if( ModeData == '4' )
    41e0:	fe 01       	movw	r30, r28
    41e2:	ee 59       	subi	r30, 0x9E	; 158
    41e4:	ff 4f       	sbci	r31, 0xFF	; 255
    41e6:	80 81       	ld	r24, Z
    41e8:	84 33       	cpi	r24, 0x34	; 52
    41ea:	09 f0       	breq	.+2      	; 0x41ee <main+0x816>
    41ec:	ec c0       	rjmp	.+472    	; 0x43c6 <main+0x9ee>
				{
					LCD_voidClearLine(0);
    41ee:	80 e0       	ldi	r24, 0x00	; 0
    41f0:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    41f4:	81 e0       	ldi	r24, 0x01	; 1
    41f6:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidGoTo_XY ( 0 , 0 );
    41fa:	80 e0       	ldi	r24, 0x00	; 0
    41fc:	60 e0       	ldi	r22, 0x00	; 0
    41fe:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString (" Reception ");
    4202:	88 ea       	ldi	r24, 0xA8	; 168
    4204:	90 e0       	ldi	r25, 0x00	; 0
    4206:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
					LCD_voidGoTo_XY ( 1 , 0 );
    420a:	81 e0       	ldi	r24, 0x01	; 1
    420c:	60 e0       	ldi	r22, 0x00	; 0
    420e:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString ("Your Welcome... ");
    4212:	84 eb       	ldi	r24, 0xB4	; 180
    4214:	90 e0       	ldi	r25, 0x00	; 0
    4216:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    421a:	80 e0       	ldi	r24, 0x00	; 0
    421c:	90 e0       	ldi	r25, 0x00	; 0
    421e:	aa e7       	ldi	r26, 0x7A	; 122
    4220:	b3 e4       	ldi	r27, 0x43	; 67
    4222:	8f a3       	std	Y+39, r24	; 0x27
    4224:	98 a7       	std	Y+40, r25	; 0x28
    4226:	a9 a7       	std	Y+41, r26	; 0x29
    4228:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    422a:	6f a1       	ldd	r22, Y+39	; 0x27
    422c:	78 a5       	ldd	r23, Y+40	; 0x28
    422e:	89 a5       	ldd	r24, Y+41	; 0x29
    4230:	9a a5       	ldd	r25, Y+42	; 0x2a
    4232:	20 e0       	ldi	r18, 0x00	; 0
    4234:	30 e0       	ldi	r19, 0x00	; 0
    4236:	4a ef       	ldi	r20, 0xFA	; 250
    4238:	54 e4       	ldi	r21, 0x44	; 68
    423a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    423e:	dc 01       	movw	r26, r24
    4240:	cb 01       	movw	r24, r22
    4242:	8b a3       	std	Y+35, r24	; 0x23
    4244:	9c a3       	std	Y+36, r25	; 0x24
    4246:	ad a3       	std	Y+37, r26	; 0x25
    4248:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    424a:	6b a1       	ldd	r22, Y+35	; 0x23
    424c:	7c a1       	ldd	r23, Y+36	; 0x24
    424e:	8d a1       	ldd	r24, Y+37	; 0x25
    4250:	9e a1       	ldd	r25, Y+38	; 0x26
    4252:	20 e0       	ldi	r18, 0x00	; 0
    4254:	30 e0       	ldi	r19, 0x00	; 0
    4256:	40 e8       	ldi	r20, 0x80	; 128
    4258:	5f e3       	ldi	r21, 0x3F	; 63
    425a:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    425e:	88 23       	and	r24, r24
    4260:	2c f4       	brge	.+10     	; 0x426c <main+0x894>
		__ticks = 1;
    4262:	81 e0       	ldi	r24, 0x01	; 1
    4264:	90 e0       	ldi	r25, 0x00	; 0
    4266:	9a a3       	std	Y+34, r25	; 0x22
    4268:	89 a3       	std	Y+33, r24	; 0x21
    426a:	3f c0       	rjmp	.+126    	; 0x42ea <main+0x912>
	else if (__tmp > 65535)
    426c:	6b a1       	ldd	r22, Y+35	; 0x23
    426e:	7c a1       	ldd	r23, Y+36	; 0x24
    4270:	8d a1       	ldd	r24, Y+37	; 0x25
    4272:	9e a1       	ldd	r25, Y+38	; 0x26
    4274:	20 e0       	ldi	r18, 0x00	; 0
    4276:	3f ef       	ldi	r19, 0xFF	; 255
    4278:	4f e7       	ldi	r20, 0x7F	; 127
    427a:	57 e4       	ldi	r21, 0x47	; 71
    427c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    4280:	18 16       	cp	r1, r24
    4282:	4c f5       	brge	.+82     	; 0x42d6 <main+0x8fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4284:	6f a1       	ldd	r22, Y+39	; 0x27
    4286:	78 a5       	ldd	r23, Y+40	; 0x28
    4288:	89 a5       	ldd	r24, Y+41	; 0x29
    428a:	9a a5       	ldd	r25, Y+42	; 0x2a
    428c:	20 e0       	ldi	r18, 0x00	; 0
    428e:	30 e0       	ldi	r19, 0x00	; 0
    4290:	40 e2       	ldi	r20, 0x20	; 32
    4292:	51 e4       	ldi	r21, 0x41	; 65
    4294:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4298:	dc 01       	movw	r26, r24
    429a:	cb 01       	movw	r24, r22
    429c:	bc 01       	movw	r22, r24
    429e:	cd 01       	movw	r24, r26
    42a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42a4:	dc 01       	movw	r26, r24
    42a6:	cb 01       	movw	r24, r22
    42a8:	9a a3       	std	Y+34, r25	; 0x22
    42aa:	89 a3       	std	Y+33, r24	; 0x21
    42ac:	0f c0       	rjmp	.+30     	; 0x42cc <main+0x8f4>
    42ae:	88 ec       	ldi	r24, 0xC8	; 200
    42b0:	90 e0       	ldi	r25, 0x00	; 0
    42b2:	98 a3       	std	Y+32, r25	; 0x20
    42b4:	8f 8f       	std	Y+31, r24	; 0x1f
    42b6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    42b8:	98 a1       	ldd	r25, Y+32	; 0x20
    42ba:	01 97       	sbiw	r24, 0x01	; 1
    42bc:	f1 f7       	brne	.-4      	; 0x42ba <main+0x8e2>
    42be:	98 a3       	std	Y+32, r25	; 0x20
    42c0:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    42c2:	89 a1       	ldd	r24, Y+33	; 0x21
    42c4:	9a a1       	ldd	r25, Y+34	; 0x22
    42c6:	01 97       	sbiw	r24, 0x01	; 1
    42c8:	9a a3       	std	Y+34, r25	; 0x22
    42ca:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    42cc:	89 a1       	ldd	r24, Y+33	; 0x21
    42ce:	9a a1       	ldd	r25, Y+34	; 0x22
    42d0:	00 97       	sbiw	r24, 0x00	; 0
    42d2:	69 f7       	brne	.-38     	; 0x42ae <main+0x8d6>
    42d4:	14 c0       	rjmp	.+40     	; 0x42fe <main+0x926>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    42d6:	6b a1       	ldd	r22, Y+35	; 0x23
    42d8:	7c a1       	ldd	r23, Y+36	; 0x24
    42da:	8d a1       	ldd	r24, Y+37	; 0x25
    42dc:	9e a1       	ldd	r25, Y+38	; 0x26
    42de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    42e2:	dc 01       	movw	r26, r24
    42e4:	cb 01       	movw	r24, r22
    42e6:	9a a3       	std	Y+34, r25	; 0x22
    42e8:	89 a3       	std	Y+33, r24	; 0x21
    42ea:	89 a1       	ldd	r24, Y+33	; 0x21
    42ec:	9a a1       	ldd	r25, Y+34	; 0x22
    42ee:	9e 8f       	std	Y+30, r25	; 0x1e
    42f0:	8d 8f       	std	Y+29, r24	; 0x1d
    42f2:	8d 8d       	ldd	r24, Y+29	; 0x1d
    42f4:	9e 8d       	ldd	r25, Y+30	; 0x1e
    42f6:	01 97       	sbiw	r24, 0x01	; 1
    42f8:	f1 f7       	brne	.-4      	; 0x42f6 <main+0x91e>
    42fa:	9e 8f       	std	Y+30, r25	; 0x1e
    42fc:	8d 8f       	std	Y+29, r24	; 0x1d
					_delay_ms(250);
					LCD_voidClearLine(0);
    42fe:	80 e0       	ldi	r24, 0x00	; 0
    4300:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    4304:	81 e0       	ldi	r24, 0x01	; 1
    4306:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>

					while(1)
					{
						USART_voidRecieveData (&ActuatorData);
    430a:	ce 01       	movw	r24, r28
    430c:	80 5a       	subi	r24, 0xA0	; 160
    430e:	9f 4f       	sbci	r25, 0xFF	; 255
    4310:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>

						/* Control Light */
						 if ( ActuatorData == 'L')
    4314:	fe 01       	movw	r30, r28
    4316:	e0 5a       	subi	r30, 0xA0	; 160
    4318:	ff 4f       	sbci	r31, 0xFF	; 255
    431a:	80 81       	ld	r24, Z
    431c:	8c 34       	cpi	r24, 0x4C	; 76
    431e:	c9 f4       	brne	.+50     	; 0x4352 <main+0x97a>
						{
							USART_voidRecieveData (&LightData);
    4320:	ce 01       	movw	r24, r28
    4322:	8d 59       	subi	r24, 0x9D	; 157
    4324:	9f 4f       	sbci	r25, 0xFF	; 255
    4326:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
							if ( LightData == '1' )
    432a:	fe 01       	movw	r30, r28
    432c:	ed 59       	subi	r30, 0x9D	; 157
    432e:	ff 4f       	sbci	r31, 0xFF	; 255
    4330:	80 81       	ld	r24, Z
    4332:	81 33       	cpi	r24, 0x31	; 49
    4334:	21 f4       	brne	.+8      	; 0x433e <main+0x966>
							{
								Open_Light(4);
    4336:	84 e0       	ldi	r24, 0x04	; 4
    4338:	0e 94 cc 23 	call	0x4798	; 0x4798 <Open_Light>
    433c:	e6 cf       	rjmp	.-52     	; 0x430a <main+0x932>
							}
							else if ( LightData == '0' )
    433e:	fe 01       	movw	r30, r28
    4340:	ed 59       	subi	r30, 0x9D	; 157
    4342:	ff 4f       	sbci	r31, 0xFF	; 255
    4344:	80 81       	ld	r24, Z
    4346:	80 33       	cpi	r24, 0x30	; 48
    4348:	01 f7       	brne	.-64     	; 0x430a <main+0x932>
							{
								Close_Light(4);
    434a:	84 e0       	ldi	r24, 0x04	; 4
    434c:	0e 94 30 24 	call	0x4860	; 0x4860 <Close_Light>
    4350:	dc cf       	rjmp	.-72     	; 0x430a <main+0x932>
							}
						}


						/* Control TV */
						else if ( ActuatorData == 'T')
    4352:	fe 01       	movw	r30, r28
    4354:	e0 5a       	subi	r30, 0xA0	; 160
    4356:	ff 4f       	sbci	r31, 0xFF	; 255
    4358:	80 81       	ld	r24, Z
    435a:	84 35       	cpi	r24, 0x54	; 84
    435c:	b9 f4       	brne	.+46     	; 0x438c <main+0x9b4>
						{
							USART_voidRecieveData (&TVData);
    435e:	ce 01       	movw	r24, r28
    4360:	8f 59       	subi	r24, 0x9F	; 159
    4362:	9f 4f       	sbci	r25, 0xFF	; 255
    4364:	0e 94 29 06 	call	0xc52	; 0xc52 <USART_voidRecieveData>
							if ( TVData == '1' )
    4368:	fe 01       	movw	r30, r28
    436a:	ef 59       	subi	r30, 0x9F	; 159
    436c:	ff 4f       	sbci	r31, 0xFF	; 255
    436e:	80 81       	ld	r24, Z
    4370:	81 33       	cpi	r24, 0x31	; 49
    4372:	19 f4       	brne	.+6      	; 0x437a <main+0x9a2>
							{
								Open_TV();
    4374:	0e 94 70 25 	call	0x4ae0	; 0x4ae0 <Open_TV>
    4378:	c8 cf       	rjmp	.-112    	; 0x430a <main+0x932>
							}
							else if ( TVData == '0' )
    437a:	fe 01       	movw	r30, r28
    437c:	ef 59       	subi	r30, 0x9F	; 159
    437e:	ff 4f       	sbci	r31, 0xFF	; 255
    4380:	80 81       	ld	r24, Z
    4382:	80 33       	cpi	r24, 0x30	; 48
    4384:	11 f6       	brne	.-124    	; 0x430a <main+0x932>
							{
								Close_TV();
    4386:	0e 94 84 25 	call	0x4b08	; 0x4b08 <Close_TV>
    438a:	bf cf       	rjmp	.-130    	; 0x430a <main+0x932>
							}
						}


						/* Exit from Manual Mode */
						else if ( ActuatorData == '#')
    438c:	fe 01       	movw	r30, r28
    438e:	e0 5a       	subi	r30, 0xA0	; 160
    4390:	ff 4f       	sbci	r31, 0xFF	; 255
    4392:	80 81       	ld	r24, Z
    4394:	83 32       	cpi	r24, 0x23	; 35
    4396:	09 f0       	breq	.+2      	; 0x439a <main+0x9c2>
    4398:	b8 cf       	rjmp	.-144    	; 0x430a <main+0x932>
						{
							LCD_voidClearDisplay();
    439a:	0e 94 3b 1c 	call	0x3876	; 0x3876 <LCD_voidClearDisplay>
							ModeData = 0 ;
    439e:	fe 01       	movw	r30, r28
    43a0:	ee 59       	subi	r30, 0x9E	; 158
    43a2:	ff 4f       	sbci	r31, 0xFF	; 255
    43a4:	10 82       	st	Z, r1
							ActuatorData = 0 ;
    43a6:	fe 01       	movw	r30, r28
    43a8:	e0 5a       	subi	r30, 0xA0	; 160
    43aa:	ff 4f       	sbci	r31, 0xFF	; 255
    43ac:	10 82       	st	Z, r1
							Close_Light(4);
    43ae:	84 e0       	ldi	r24, 0x04	; 4
    43b0:	0e 94 30 24 	call	0x4860	; 0x4860 <Close_Light>
							Close_TV();
    43b4:	0e 94 84 25 	call	0x4b08	; 0x4b08 <Close_TV>
							LCD_voidClearLine(0);
    43b8:	80 e0       	ldi	r24, 0x00	; 0
    43ba:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
							LCD_voidClearLine(1);
    43be:	81 e0       	ldi	r24, 0x01	; 1
    43c0:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
    43c4:	bd cb       	rjmp	.-2182   	; 0x3b40 <main+0x168>
							break;
						}

					}
				}
				else if ( ModeData == '5' )
    43c6:	fe 01       	movw	r30, r28
    43c8:	ee 59       	subi	r30, 0x9E	; 158
    43ca:	ff 4f       	sbci	r31, 0xFF	; 255
    43cc:	80 81       	ld	r24, Z
    43ce:	85 33       	cpi	r24, 0x35	; 53
    43d0:	09 f0       	breq	.+2      	; 0x43d4 <main+0x9fc>
    43d2:	b6 cb       	rjmp	.-2196   	; 0x3b40 <main+0x168>
				{
					USART_voidAsyncRecieveData (&UART_CallBack);
    43d4:	8f eb       	ldi	r24, 0xBF	; 191
    43d6:	93 e2       	ldi	r25, 0x23	; 35
    43d8:	0e 94 66 06 	call	0xccc	; 0xccc <USART_voidAsyncRecieveData>
					LCD_voidClearLine(0);
    43dc:	80 e0       	ldi	r24, 0x00	; 0
    43de:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    43e2:	81 e0       	ldi	r24, 0x01	; 1
    43e4:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidGoTo_XY ( 0 , 0 );
    43e8:	80 e0       	ldi	r24, 0x00	; 0
    43ea:	60 e0       	ldi	r22, 0x00	; 0
    43ec:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
					LCD_voidWriteString (" Auto Mode ");
    43f0:	85 ec       	ldi	r24, 0xC5	; 197
    43f2:	90 e0       	ldi	r25, 0x00	; 0
    43f4:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    43f8:	80 e0       	ldi	r24, 0x00	; 0
    43fa:	90 e0       	ldi	r25, 0x00	; 0
    43fc:	aa e7       	ldi	r26, 0x7A	; 122
    43fe:	b3 e4       	ldi	r27, 0x43	; 67
    4400:	89 8f       	std	Y+25, r24	; 0x19
    4402:	9a 8f       	std	Y+26, r25	; 0x1a
    4404:	ab 8f       	std	Y+27, r26	; 0x1b
    4406:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4408:	69 8d       	ldd	r22, Y+25	; 0x19
    440a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    440c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    440e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    4410:	20 e0       	ldi	r18, 0x00	; 0
    4412:	30 e0       	ldi	r19, 0x00	; 0
    4414:	4a ef       	ldi	r20, 0xFA	; 250
    4416:	54 e4       	ldi	r21, 0x44	; 68
    4418:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    441c:	dc 01       	movw	r26, r24
    441e:	cb 01       	movw	r24, r22
    4420:	8d 8b       	std	Y+21, r24	; 0x15
    4422:	9e 8b       	std	Y+22, r25	; 0x16
    4424:	af 8b       	std	Y+23, r26	; 0x17
    4426:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    4428:	6d 89       	ldd	r22, Y+21	; 0x15
    442a:	7e 89       	ldd	r23, Y+22	; 0x16
    442c:	8f 89       	ldd	r24, Y+23	; 0x17
    442e:	98 8d       	ldd	r25, Y+24	; 0x18
    4430:	20 e0       	ldi	r18, 0x00	; 0
    4432:	30 e0       	ldi	r19, 0x00	; 0
    4434:	40 e8       	ldi	r20, 0x80	; 128
    4436:	5f e3       	ldi	r21, 0x3F	; 63
    4438:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    443c:	88 23       	and	r24, r24
    443e:	2c f4       	brge	.+10     	; 0x444a <main+0xa72>
		__ticks = 1;
    4440:	81 e0       	ldi	r24, 0x01	; 1
    4442:	90 e0       	ldi	r25, 0x00	; 0
    4444:	9c 8b       	std	Y+20, r25	; 0x14
    4446:	8b 8b       	std	Y+19, r24	; 0x13
    4448:	3f c0       	rjmp	.+126    	; 0x44c8 <main+0xaf0>
	else if (__tmp > 65535)
    444a:	6d 89       	ldd	r22, Y+21	; 0x15
    444c:	7e 89       	ldd	r23, Y+22	; 0x16
    444e:	8f 89       	ldd	r24, Y+23	; 0x17
    4450:	98 8d       	ldd	r25, Y+24	; 0x18
    4452:	20 e0       	ldi	r18, 0x00	; 0
    4454:	3f ef       	ldi	r19, 0xFF	; 255
    4456:	4f e7       	ldi	r20, 0x7F	; 127
    4458:	57 e4       	ldi	r21, 0x47	; 71
    445a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    445e:	18 16       	cp	r1, r24
    4460:	4c f5       	brge	.+82     	; 0x44b4 <main+0xadc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4462:	69 8d       	ldd	r22, Y+25	; 0x19
    4464:	7a 8d       	ldd	r23, Y+26	; 0x1a
    4466:	8b 8d       	ldd	r24, Y+27	; 0x1b
    4468:	9c 8d       	ldd	r25, Y+28	; 0x1c
    446a:	20 e0       	ldi	r18, 0x00	; 0
    446c:	30 e0       	ldi	r19, 0x00	; 0
    446e:	40 e2       	ldi	r20, 0x20	; 32
    4470:	51 e4       	ldi	r21, 0x41	; 65
    4472:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4476:	dc 01       	movw	r26, r24
    4478:	cb 01       	movw	r24, r22
    447a:	bc 01       	movw	r22, r24
    447c:	cd 01       	movw	r24, r26
    447e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4482:	dc 01       	movw	r26, r24
    4484:	cb 01       	movw	r24, r22
    4486:	9c 8b       	std	Y+20, r25	; 0x14
    4488:	8b 8b       	std	Y+19, r24	; 0x13
    448a:	0f c0       	rjmp	.+30     	; 0x44aa <main+0xad2>
    448c:	88 ec       	ldi	r24, 0xC8	; 200
    448e:	90 e0       	ldi	r25, 0x00	; 0
    4490:	9a 8b       	std	Y+18, r25	; 0x12
    4492:	89 8b       	std	Y+17, r24	; 0x11
    4494:	89 89       	ldd	r24, Y+17	; 0x11
    4496:	9a 89       	ldd	r25, Y+18	; 0x12
    4498:	01 97       	sbiw	r24, 0x01	; 1
    449a:	f1 f7       	brne	.-4      	; 0x4498 <main+0xac0>
    449c:	9a 8b       	std	Y+18, r25	; 0x12
    449e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    44a0:	8b 89       	ldd	r24, Y+19	; 0x13
    44a2:	9c 89       	ldd	r25, Y+20	; 0x14
    44a4:	01 97       	sbiw	r24, 0x01	; 1
    44a6:	9c 8b       	std	Y+20, r25	; 0x14
    44a8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    44aa:	8b 89       	ldd	r24, Y+19	; 0x13
    44ac:	9c 89       	ldd	r25, Y+20	; 0x14
    44ae:	00 97       	sbiw	r24, 0x00	; 0
    44b0:	69 f7       	brne	.-38     	; 0x448c <main+0xab4>
    44b2:	14 c0       	rjmp	.+40     	; 0x44dc <main+0xb04>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    44b4:	6d 89       	ldd	r22, Y+21	; 0x15
    44b6:	7e 89       	ldd	r23, Y+22	; 0x16
    44b8:	8f 89       	ldd	r24, Y+23	; 0x17
    44ba:	98 8d       	ldd	r25, Y+24	; 0x18
    44bc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    44c0:	dc 01       	movw	r26, r24
    44c2:	cb 01       	movw	r24, r22
    44c4:	9c 8b       	std	Y+20, r25	; 0x14
    44c6:	8b 8b       	std	Y+19, r24	; 0x13
    44c8:	8b 89       	ldd	r24, Y+19	; 0x13
    44ca:	9c 89       	ldd	r25, Y+20	; 0x14
    44cc:	98 8b       	std	Y+16, r25	; 0x10
    44ce:	8f 87       	std	Y+15, r24	; 0x0f
    44d0:	8f 85       	ldd	r24, Y+15	; 0x0f
    44d2:	98 89       	ldd	r25, Y+16	; 0x10
    44d4:	01 97       	sbiw	r24, 0x01	; 1
    44d6:	f1 f7       	brne	.-4      	; 0x44d4 <main+0xafc>
    44d8:	98 8b       	std	Y+16, r25	; 0x10
    44da:	8f 87       	std	Y+15, r24	; 0x0f
					_delay_ms(250);
					LCD_voidClearLine(0);
    44dc:	80 e0       	ldi	r24, 0x00	; 0
    44de:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					LCD_voidClearLine(1);
    44e2:	81 e0       	ldi	r24, 0x01	; 1
    44e4:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
					while(1)
					{
					Digital_Signal_Temp =  ADC_u16ReadSynchronus ( ADC0 ) ;
    44e8:	80 e0       	ldi	r24, 0x00	; 0
    44ea:	0e 94 c3 16 	call	0x2d86	; 0x2d86 <ADC_u16ReadSynchronus>
    44ee:	fe 01       	movw	r30, r28
    44f0:	e3 5a       	subi	r30, 0xA3	; 163
    44f2:	ff 4f       	sbci	r31, 0xFF	; 255
    44f4:	91 83       	std	Z+1, r25	; 0x01
    44f6:	80 83       	st	Z, r24
					Analog_Signal_Temp = (Digital_Signal_Temp * 5000UL ) /1024 ;   // 5000 mv   to read Analog_Signal by mv.
    44f8:	fe 01       	movw	r30, r28
    44fa:	e3 5a       	subi	r30, 0xA3	; 163
    44fc:	ff 4f       	sbci	r31, 0xFF	; 255
    44fe:	80 81       	ld	r24, Z
    4500:	91 81       	ldd	r25, Z+1	; 0x01
    4502:	cc 01       	movw	r24, r24
    4504:	a0 e0       	ldi	r26, 0x00	; 0
    4506:	b0 e0       	ldi	r27, 0x00	; 0
    4508:	28 e8       	ldi	r18, 0x88	; 136
    450a:	33 e1       	ldi	r19, 0x13	; 19
    450c:	40 e0       	ldi	r20, 0x00	; 0
    450e:	50 e0       	ldi	r21, 0x00	; 0
    4510:	bc 01       	movw	r22, r24
    4512:	cd 01       	movw	r24, r26
    4514:	0e 94 b8 25 	call	0x4b70	; 0x4b70 <__mulsi3>
    4518:	dc 01       	movw	r26, r24
    451a:	cb 01       	movw	r24, r22
    451c:	07 2e       	mov	r0, r23
    451e:	7a e0       	ldi	r23, 0x0A	; 10
    4520:	b6 95       	lsr	r27
    4522:	a7 95       	ror	r26
    4524:	97 95       	ror	r25
    4526:	87 95       	ror	r24
    4528:	7a 95       	dec	r23
    452a:	d1 f7       	brne	.-12     	; 0x4520 <main+0xb48>
    452c:	70 2d       	mov	r23, r0
    452e:	fe 01       	movw	r30, r28
    4530:	e7 5a       	subi	r30, 0xA7	; 167
    4532:	ff 4f       	sbci	r31, 0xFF	; 255
    4534:	91 83       	std	Z+1, r25	; 0x01
    4536:	80 83       	st	Z, r24
					Temp_Value = Analog_Signal_Temp / 10 ;
    4538:	8e 01       	movw	r16, r28
    453a:	0b 5a       	subi	r16, 0xAB	; 171
    453c:	1f 4f       	sbci	r17, 0xFF	; 255
    453e:	fe 01       	movw	r30, r28
    4540:	e7 5a       	subi	r30, 0xA7	; 167
    4542:	ff 4f       	sbci	r31, 0xFF	; 255
    4544:	80 81       	ld	r24, Z
    4546:	91 81       	ldd	r25, Z+1	; 0x01
    4548:	2a e0       	ldi	r18, 0x0A	; 10
    454a:	30 e0       	ldi	r19, 0x00	; 0
    454c:	b9 01       	movw	r22, r18
    454e:	0e 94 d7 25 	call	0x4bae	; 0x4bae <__udivmodhi4>
    4552:	cb 01       	movw	r24, r22
    4554:	f8 01       	movw	r30, r16
    4556:	91 83       	std	Z+1, r25	; 0x01
    4558:	80 83       	st	Z, r24
					if (Temp_Value > 25)
    455a:	fe 01       	movw	r30, r28
    455c:	eb 5a       	subi	r30, 0xAB	; 171
    455e:	ff 4f       	sbci	r31, 0xFF	; 255
    4560:	80 81       	ld	r24, Z
    4562:	91 81       	ldd	r25, Z+1	; 0x01
    4564:	8a 31       	cpi	r24, 0x1A	; 26
    4566:	91 05       	cpc	r25, r1
    4568:	18 f0       	brcs	.+6      	; 0x4570 <main+0xb98>
					{
						Open_Condition();
    456a:	0e 94 20 25 	call	0x4a40	; 0x4a40 <Open_Condition>
    456e:	02 c0       	rjmp	.+4      	; 0x4574 <main+0xb9c>
					}
					else
					{
						Close_Condition();
    4570:	0e 94 34 25 	call	0x4a68	; 0x4a68 <Close_Condition>
					}

					/* Light System */
					Digital_Signal_LDR =  ADC_u16ReadSynchronus ( ADC1 ) ;
    4574:	81 e0       	ldi	r24, 0x01	; 1
    4576:	0e 94 c3 16 	call	0x2d86	; 0x2d86 <ADC_u16ReadSynchronus>
    457a:	fe 01       	movw	r30, r28
    457c:	e5 5a       	subi	r30, 0xA5	; 165
    457e:	ff 4f       	sbci	r31, 0xFF	; 255
    4580:	91 83       	std	Z+1, r25	; 0x01
    4582:	80 83       	st	Z, r24
					Analog_Signal_LDR = (Digital_Signal_LDR * 5000UL ) /1024 ;   // 5000 mv   to read Analog_Signal by mv.
    4584:	fe 01       	movw	r30, r28
    4586:	e5 5a       	subi	r30, 0xA5	; 165
    4588:	ff 4f       	sbci	r31, 0xFF	; 255
    458a:	80 81       	ld	r24, Z
    458c:	91 81       	ldd	r25, Z+1	; 0x01
    458e:	cc 01       	movw	r24, r24
    4590:	a0 e0       	ldi	r26, 0x00	; 0
    4592:	b0 e0       	ldi	r27, 0x00	; 0
    4594:	28 e8       	ldi	r18, 0x88	; 136
    4596:	33 e1       	ldi	r19, 0x13	; 19
    4598:	40 e0       	ldi	r20, 0x00	; 0
    459a:	50 e0       	ldi	r21, 0x00	; 0
    459c:	bc 01       	movw	r22, r24
    459e:	cd 01       	movw	r24, r26
    45a0:	0e 94 b8 25 	call	0x4b70	; 0x4b70 <__mulsi3>
    45a4:	dc 01       	movw	r26, r24
    45a6:	cb 01       	movw	r24, r22
    45a8:	07 2e       	mov	r0, r23
    45aa:	7a e0       	ldi	r23, 0x0A	; 10
    45ac:	b6 95       	lsr	r27
    45ae:	a7 95       	ror	r26
    45b0:	97 95       	ror	r25
    45b2:	87 95       	ror	r24
    45b4:	7a 95       	dec	r23
    45b6:	d1 f7       	brne	.-12     	; 0x45ac <main+0xbd4>
    45b8:	70 2d       	mov	r23, r0
    45ba:	fe 01       	movw	r30, r28
    45bc:	e9 5a       	subi	r30, 0xA9	; 169
    45be:	ff 4f       	sbci	r31, 0xFF	; 255
    45c0:	91 83       	std	Z+1, r25	; 0x01
    45c2:	80 83       	st	Z, r24

					if (Analog_Signal_LDR > 2400)
    45c4:	fe 01       	movw	r30, r28
    45c6:	e9 5a       	subi	r30, 0xA9	; 169
    45c8:	ff 4f       	sbci	r31, 0xFF	; 255
    45ca:	80 81       	ld	r24, Z
    45cc:	91 81       	ldd	r25, Z+1	; 0x01
    45ce:	f9 e0       	ldi	r31, 0x09	; 9
    45d0:	81 36       	cpi	r24, 0x61	; 97
    45d2:	9f 07       	cpc	r25, r31
    45d4:	18 f0       	brcs	.+6      	; 0x45dc <main+0xc04>
					{
						Open_OutLight();
    45d6:	0e 94 f8 24 	call	0x49f0	; 0x49f0 <Open_OutLight>
    45da:	02 c0       	rjmp	.+4      	; 0x45e0 <main+0xc08>
					}
					else
					{
						Close_OutLight();
    45dc:	0e 94 0c 25 	call	0x4a18	; 0x4a18 <Close_OutLight>
					}


					/* Gas System*/
					DIO_voidSetPinValue(DIO_PORTA,DIO_PIN2,DIO_HIGH);
    45e0:	80 e0       	ldi	r24, 0x00	; 0
    45e2:	62 e0       	ldi	r22, 0x02	; 2
    45e4:	41 e0       	ldi	r20, 0x01	; 1
    45e6:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
					if(DIO_u8GetPinValue(DIO_PORTA,DIO_PIN2))
    45ea:	80 e0       	ldi	r24, 0x00	; 0
    45ec:	62 e0       	ldi	r22, 0x02	; 2
    45ee:	0e 94 de 14 	call	0x29bc	; 0x29bc <DIO_u8GetPinValue>
    45f2:	88 23       	and	r24, r24
    45f4:	09 f4       	brne	.+2      	; 0x45f8 <main+0xc20>
    45f6:	7b c0       	rjmp	.+246    	; 0x46ee <main+0xd16>
					{
						LCD_voidClearDisplay();
    45f8:	0e 94 3b 1c 	call	0x3876	; 0x3876 <LCD_voidClearDisplay>
						LCD_voidWriteString(" Fire Fire !!!");
    45fc:	81 ed       	ldi	r24, 0xD1	; 209
    45fe:	90 e0       	ldi	r25, 0x00	; 0
    4600:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
						Open_Pump();
    4604:	0e 94 98 25 	call	0x4b30	; 0x4b30 <Open_Pump>
    4608:	80 e0       	ldi	r24, 0x00	; 0
    460a:	90 e0       	ldi	r25, 0x00	; 0
    460c:	a6 e1       	ldi	r26, 0x16	; 22
    460e:	b3 e4       	ldi	r27, 0x43	; 67
    4610:	8b 87       	std	Y+11, r24	; 0x0b
    4612:	9c 87       	std	Y+12, r25	; 0x0c
    4614:	ad 87       	std	Y+13, r26	; 0x0d
    4616:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    4618:	6b 85       	ldd	r22, Y+11	; 0x0b
    461a:	7c 85       	ldd	r23, Y+12	; 0x0c
    461c:	8d 85       	ldd	r24, Y+13	; 0x0d
    461e:	9e 85       	ldd	r25, Y+14	; 0x0e
    4620:	20 e0       	ldi	r18, 0x00	; 0
    4622:	30 e0       	ldi	r19, 0x00	; 0
    4624:	4a ef       	ldi	r20, 0xFA	; 250
    4626:	54 e4       	ldi	r21, 0x44	; 68
    4628:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    462c:	dc 01       	movw	r26, r24
    462e:	cb 01       	movw	r24, r22
    4630:	8f 83       	std	Y+7, r24	; 0x07
    4632:	98 87       	std	Y+8, r25	; 0x08
    4634:	a9 87       	std	Y+9, r26	; 0x09
    4636:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    4638:	6f 81       	ldd	r22, Y+7	; 0x07
    463a:	78 85       	ldd	r23, Y+8	; 0x08
    463c:	89 85       	ldd	r24, Y+9	; 0x09
    463e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4640:	20 e0       	ldi	r18, 0x00	; 0
    4642:	30 e0       	ldi	r19, 0x00	; 0
    4644:	40 e8       	ldi	r20, 0x80	; 128
    4646:	5f e3       	ldi	r21, 0x3F	; 63
    4648:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    464c:	88 23       	and	r24, r24
    464e:	2c f4       	brge	.+10     	; 0x465a <main+0xc82>
		__ticks = 1;
    4650:	81 e0       	ldi	r24, 0x01	; 1
    4652:	90 e0       	ldi	r25, 0x00	; 0
    4654:	9e 83       	std	Y+6, r25	; 0x06
    4656:	8d 83       	std	Y+5, r24	; 0x05
    4658:	3f c0       	rjmp	.+126    	; 0x46d8 <main+0xd00>
	else if (__tmp > 65535)
    465a:	6f 81       	ldd	r22, Y+7	; 0x07
    465c:	78 85       	ldd	r23, Y+8	; 0x08
    465e:	89 85       	ldd	r24, Y+9	; 0x09
    4660:	9a 85       	ldd	r25, Y+10	; 0x0a
    4662:	20 e0       	ldi	r18, 0x00	; 0
    4664:	3f ef       	ldi	r19, 0xFF	; 255
    4666:	4f e7       	ldi	r20, 0x7F	; 127
    4668:	57 e4       	ldi	r21, 0x47	; 71
    466a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    466e:	18 16       	cp	r1, r24
    4670:	4c f5       	brge	.+82     	; 0x46c4 <main+0xcec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    4672:	6b 85       	ldd	r22, Y+11	; 0x0b
    4674:	7c 85       	ldd	r23, Y+12	; 0x0c
    4676:	8d 85       	ldd	r24, Y+13	; 0x0d
    4678:	9e 85       	ldd	r25, Y+14	; 0x0e
    467a:	20 e0       	ldi	r18, 0x00	; 0
    467c:	30 e0       	ldi	r19, 0x00	; 0
    467e:	40 e2       	ldi	r20, 0x20	; 32
    4680:	51 e4       	ldi	r21, 0x41	; 65
    4682:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    4686:	dc 01       	movw	r26, r24
    4688:	cb 01       	movw	r24, r22
    468a:	bc 01       	movw	r22, r24
    468c:	cd 01       	movw	r24, r26
    468e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    4692:	dc 01       	movw	r26, r24
    4694:	cb 01       	movw	r24, r22
    4696:	9e 83       	std	Y+6, r25	; 0x06
    4698:	8d 83       	std	Y+5, r24	; 0x05
    469a:	0f c0       	rjmp	.+30     	; 0x46ba <main+0xce2>
    469c:	88 ec       	ldi	r24, 0xC8	; 200
    469e:	90 e0       	ldi	r25, 0x00	; 0
    46a0:	9c 83       	std	Y+4, r25	; 0x04
    46a2:	8b 83       	std	Y+3, r24	; 0x03
    46a4:	8b 81       	ldd	r24, Y+3	; 0x03
    46a6:	9c 81       	ldd	r25, Y+4	; 0x04
    46a8:	01 97       	sbiw	r24, 0x01	; 1
    46aa:	f1 f7       	brne	.-4      	; 0x46a8 <main+0xcd0>
    46ac:	9c 83       	std	Y+4, r25	; 0x04
    46ae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    46b0:	8d 81       	ldd	r24, Y+5	; 0x05
    46b2:	9e 81       	ldd	r25, Y+6	; 0x06
    46b4:	01 97       	sbiw	r24, 0x01	; 1
    46b6:	9e 83       	std	Y+6, r25	; 0x06
    46b8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    46ba:	8d 81       	ldd	r24, Y+5	; 0x05
    46bc:	9e 81       	ldd	r25, Y+6	; 0x06
    46be:	00 97       	sbiw	r24, 0x00	; 0
    46c0:	69 f7       	brne	.-38     	; 0x469c <main+0xcc4>
    46c2:	12 cf       	rjmp	.-476    	; 0x44e8 <main+0xb10>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    46c4:	6f 81       	ldd	r22, Y+7	; 0x07
    46c6:	78 85       	ldd	r23, Y+8	; 0x08
    46c8:	89 85       	ldd	r24, Y+9	; 0x09
    46ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    46cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    46d0:	dc 01       	movw	r26, r24
    46d2:	cb 01       	movw	r24, r22
    46d4:	9e 83       	std	Y+6, r25	; 0x06
    46d6:	8d 83       	std	Y+5, r24	; 0x05
    46d8:	8d 81       	ldd	r24, Y+5	; 0x05
    46da:	9e 81       	ldd	r25, Y+6	; 0x06
    46dc:	9a 83       	std	Y+2, r25	; 0x02
    46de:	89 83       	std	Y+1, r24	; 0x01
    46e0:	89 81       	ldd	r24, Y+1	; 0x01
    46e2:	9a 81       	ldd	r25, Y+2	; 0x02
    46e4:	01 97       	sbiw	r24, 0x01	; 1
    46e6:	f1 f7       	brne	.-4      	; 0x46e4 <main+0xd0c>
    46e8:	9a 83       	std	Y+2, r25	; 0x02
    46ea:	89 83       	std	Y+1, r24	; 0x01
    46ec:	fd ce       	rjmp	.-518    	; 0x44e8 <main+0xb10>
						_delay_ms(150);

					}
					else
					{
						Close_Pump();
    46ee:	0e 94 ac 25 	call	0x4b58	; 0x4b58 <Close_Pump>
    46f2:	fa ce       	rjmp	.-524    	; 0x44e8 <main+0xb10>



		}

		else if ( Access == 'N')
    46f4:	fe 01       	movw	r30, r28
    46f6:	e1 5a       	subi	r30, 0xA1	; 161
    46f8:	ff 4f       	sbci	r31, 0xFF	; 255
    46fa:	80 81       	ld	r24, Z
    46fc:	8e 34       	cpi	r24, 0x4E	; 78
    46fe:	b1 f4       	brne	.+44     	; 0x472c <main+0xd54>
		{
			LCD_voidClearLine(0);
    4700:	80 e0       	ldi	r24, 0x00	; 0
    4702:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
			LCD_voidClearLine(1);
    4706:	81 e0       	ldi	r24, 0x01	; 1
    4708:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
			LCD_voidGoTo_XY (0,3);
    470c:	80 e0       	ldi	r24, 0x00	; 0
    470e:	63 e0       	ldi	r22, 0x03	; 3
    4710:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			LCD_voidWriteString ("7aramy !!");
    4714:	80 ee       	ldi	r24, 0xE0	; 224
    4716:	90 e0       	ldi	r25, 0x00	; 0
    4718:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
			LCD_voidGoTo_XY (1,0);
    471c:	81 e0       	ldi	r24, 0x01	; 1
    471e:	60 e0       	ldi	r22, 0x00	; 0
    4720:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			LCD_voidWriteString ("Restart System..");
    4724:	8a ee       	ldi	r24, 0xEA	; 234
    4726:	90 e0       	ldi	r25, 0x00	; 0
    4728:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
		}


}
    472c:	cb 59       	subi	r28, 0x9B	; 155
    472e:	df 4f       	sbci	r29, 0xFF	; 255
    4730:	0f b6       	in	r0, 0x3f	; 63
    4732:	f8 94       	cli
    4734:	de bf       	out	0x3e, r29	; 62
    4736:	0f be       	out	0x3f, r0	; 63
    4738:	cd bf       	out	0x3d, r28	; 61
    473a:	cf 91       	pop	r28
    473c:	df 91       	pop	r29
    473e:	1f 91       	pop	r17
    4740:	0f 91       	pop	r16
    4742:	08 95       	ret

00004744 <StartProgram>:


/* ------------------------------------------------------------- */
/* ------------------------------------------------------------- */
void StartProgram (void)
{
    4744:	df 93       	push	r29
    4746:	cf 93       	push	r28
    4748:	cd b7       	in	r28, 0x3d	; 61
    474a:	de b7       	in	r29, 0x3e	; 62
	LCD_voidClearLine(0);
    474c:	80 e0       	ldi	r24, 0x00	; 0
    474e:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
	LCD_voidClearLine(1);
    4752:	81 e0       	ldi	r24, 0x01	; 1
    4754:	0e 94 6c 1c 	call	0x38d8	; 0x38d8 <LCD_voidClearLine>
	LCD_voidGoTo_XY (0,1);
    4758:	80 e0       	ldi	r24, 0x00	; 0
    475a:	61 e0       	ldi	r22, 0x01	; 1
    475c:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString (" Welcome To MY");
    4760:	8b ef       	ldi	r24, 0xFB	; 251
    4762:	90 e0       	ldi	r25, 0x00	; 0
    4764:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	LCD_voidGoTo_XY (1,0);
    4768:	81 e0       	ldi	r24, 0x01	; 1
    476a:	60 e0       	ldi	r22, 0x00	; 0
    476c:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("  Smart Home  ");
    4770:	8a e0       	ldi	r24, 0x0A	; 10
    4772:	91 e0       	ldi	r25, 0x01	; 1
    4774:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
}
    4778:	cf 91       	pop	r28
    477a:	df 91       	pop	r29
    477c:	08 95       	ret

0000477e <UART_CallBack>:
/* ------------------------------------------------------------- */

void UART_CallBack (u8 Data)
{
    477e:	df 93       	push	r29
    4780:	cf 93       	push	r28
    4782:	0f 92       	push	r0
    4784:	cd b7       	in	r28, 0x3d	; 61
    4786:	de b7       	in	r29, 0x3e	; 62
    4788:	89 83       	std	Y+1, r24	; 0x01
	ExitAutoData = Data ;
    478a:	89 81       	ldd	r24, Y+1	; 0x01
    478c:	80 93 04 02 	sts	0x0204, r24
}
    4790:	0f 90       	pop	r0
    4792:	cf 91       	pop	r28
    4794:	df 91       	pop	r29
    4796:	08 95       	ret

00004798 <Open_Light>:
/* ------------------------------------------------------------- */
void Open_Light (u8 CopyNumber)
{
    4798:	df 93       	push	r29
    479a:	cf 93       	push	r28
    479c:	00 d0       	rcall	.+0      	; 0x479e <Open_Light+0x6>
    479e:	0f 92       	push	r0
    47a0:	cd b7       	in	r28, 0x3d	; 61
    47a2:	de b7       	in	r29, 0x3e	; 62
    47a4:	89 83       	std	Y+1, r24	; 0x01

	switch(CopyNumber)
    47a6:	89 81       	ldd	r24, Y+1	; 0x01
    47a8:	28 2f       	mov	r18, r24
    47aa:	30 e0       	ldi	r19, 0x00	; 0
    47ac:	3b 83       	std	Y+3, r19	; 0x03
    47ae:	2a 83       	std	Y+2, r18	; 0x02
    47b0:	8a 81       	ldd	r24, Y+2	; 0x02
    47b2:	9b 81       	ldd	r25, Y+3	; 0x03
    47b4:	82 30       	cpi	r24, 0x02	; 2
    47b6:	91 05       	cpc	r25, r1
    47b8:	21 f1       	breq	.+72     	; 0x4802 <Open_Light+0x6a>
    47ba:	2a 81       	ldd	r18, Y+2	; 0x02
    47bc:	3b 81       	ldd	r19, Y+3	; 0x03
    47be:	23 30       	cpi	r18, 0x03	; 3
    47c0:	31 05       	cpc	r19, r1
    47c2:	34 f4       	brge	.+12     	; 0x47d0 <Open_Light+0x38>
    47c4:	8a 81       	ldd	r24, Y+2	; 0x02
    47c6:	9b 81       	ldd	r25, Y+3	; 0x03
    47c8:	81 30       	cpi	r24, 0x01	; 1
    47ca:	91 05       	cpc	r25, r1
    47cc:	61 f0       	breq	.+24     	; 0x47e6 <Open_Light+0x4e>
    47ce:	42 c0       	rjmp	.+132    	; 0x4854 <Open_Light+0xbc>
    47d0:	2a 81       	ldd	r18, Y+2	; 0x02
    47d2:	3b 81       	ldd	r19, Y+3	; 0x03
    47d4:	23 30       	cpi	r18, 0x03	; 3
    47d6:	31 05       	cpc	r19, r1
    47d8:	11 f1       	breq	.+68     	; 0x481e <Open_Light+0x86>
    47da:	8a 81       	ldd	r24, Y+2	; 0x02
    47dc:	9b 81       	ldd	r25, Y+3	; 0x03
    47de:	84 30       	cpi	r24, 0x04	; 4
    47e0:	91 05       	cpc	r25, r1
    47e2:	59 f1       	breq	.+86     	; 0x483a <Open_Light+0xa2>
    47e4:	37 c0       	rjmp	.+110    	; 0x4854 <Open_Light+0xbc>
	{
	case 1:
			LCD_voidGoTo_XY ( 0 , 0 );
    47e6:	80 e0       	ldi	r24, 0x00	; 0
    47e8:	60 e0       	ldi	r22, 0x00	; 0
    47ea:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			DIO_voidSetPinValue(DIO_PORTC,DIO_PIN3,DIO_HIGH);
    47ee:	82 e0       	ldi	r24, 0x02	; 2
    47f0:	63 e0       	ldi	r22, 0x03	; 3
    47f2:	41 e0       	ldi	r20, 0x01	; 1
    47f4:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
			LCD_voidWriteString ("Light-ON ");
    47f8:	89 e1       	ldi	r24, 0x19	; 25
    47fa:	91 e0       	ldi	r25, 0x01	; 1
    47fc:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    4800:	29 c0       	rjmp	.+82     	; 0x4854 <Open_Light+0xbc>
			break;
	case 2:
			LCD_voidGoTo_XY ( 0 , 0 );
    4802:	80 e0       	ldi	r24, 0x00	; 0
    4804:	60 e0       	ldi	r22, 0x00	; 0
    4806:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			DIO_voidSetPinValue(DIO_PORTC,DIO_PIN4,DIO_HIGH);
    480a:	82 e0       	ldi	r24, 0x02	; 2
    480c:	64 e0       	ldi	r22, 0x04	; 4
    480e:	41 e0       	ldi	r20, 0x01	; 1
    4810:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
			LCD_voidWriteString ("Light-ON ");
    4814:	89 e1       	ldi	r24, 0x19	; 25
    4816:	91 e0       	ldi	r25, 0x01	; 1
    4818:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    481c:	1b c0       	rjmp	.+54     	; 0x4854 <Open_Light+0xbc>
			break;
	case 3:
			LCD_voidGoTo_XY ( 0 , 0 );
    481e:	80 e0       	ldi	r24, 0x00	; 0
    4820:	60 e0       	ldi	r22, 0x00	; 0
    4822:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			DIO_voidSetPinValue(DIO_PORTC,DIO_PIN5,DIO_HIGH);
    4826:	82 e0       	ldi	r24, 0x02	; 2
    4828:	65 e0       	ldi	r22, 0x05	; 5
    482a:	41 e0       	ldi	r20, 0x01	; 1
    482c:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
			LCD_voidWriteString ("Light-ON ");
    4830:	89 e1       	ldi	r24, 0x19	; 25
    4832:	91 e0       	ldi	r25, 0x01	; 1
    4834:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    4838:	0d c0       	rjmp	.+26     	; 0x4854 <Open_Light+0xbc>
			break;
	case 4:
			LCD_voidGoTo_XY ( 0 , 0 );
    483a:	80 e0       	ldi	r24, 0x00	; 0
    483c:	60 e0       	ldi	r22, 0x00	; 0
    483e:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			DIO_voidSetPinValue(DIO_PORTC,DIO_PIN6,DIO_HIGH);
    4842:	82 e0       	ldi	r24, 0x02	; 2
    4844:	66 e0       	ldi	r22, 0x06	; 6
    4846:	41 e0       	ldi	r20, 0x01	; 1
    4848:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
			LCD_voidWriteString ("Light-ON ");
    484c:	89 e1       	ldi	r24, 0x19	; 25
    484e:	91 e0       	ldi	r25, 0x01	; 1
    4850:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
			break;

	}

}
    4854:	0f 90       	pop	r0
    4856:	0f 90       	pop	r0
    4858:	0f 90       	pop	r0
    485a:	cf 91       	pop	r28
    485c:	df 91       	pop	r29
    485e:	08 95       	ret

00004860 <Close_Light>:
/* ------------------------------------------------------------- */
void Close_Light (u8 CopyNumber)
{
    4860:	df 93       	push	r29
    4862:	cf 93       	push	r28
    4864:	00 d0       	rcall	.+0      	; 0x4866 <Close_Light+0x6>
    4866:	0f 92       	push	r0
    4868:	cd b7       	in	r28, 0x3d	; 61
    486a:	de b7       	in	r29, 0x3e	; 62
    486c:	89 83       	std	Y+1, r24	; 0x01

	switch(CopyNumber)
    486e:	89 81       	ldd	r24, Y+1	; 0x01
    4870:	28 2f       	mov	r18, r24
    4872:	30 e0       	ldi	r19, 0x00	; 0
    4874:	3b 83       	std	Y+3, r19	; 0x03
    4876:	2a 83       	std	Y+2, r18	; 0x02
    4878:	8a 81       	ldd	r24, Y+2	; 0x02
    487a:	9b 81       	ldd	r25, Y+3	; 0x03
    487c:	82 30       	cpi	r24, 0x02	; 2
    487e:	91 05       	cpc	r25, r1
    4880:	21 f1       	breq	.+72     	; 0x48ca <Close_Light+0x6a>
    4882:	2a 81       	ldd	r18, Y+2	; 0x02
    4884:	3b 81       	ldd	r19, Y+3	; 0x03
    4886:	23 30       	cpi	r18, 0x03	; 3
    4888:	31 05       	cpc	r19, r1
    488a:	34 f4       	brge	.+12     	; 0x4898 <Close_Light+0x38>
    488c:	8a 81       	ldd	r24, Y+2	; 0x02
    488e:	9b 81       	ldd	r25, Y+3	; 0x03
    4890:	81 30       	cpi	r24, 0x01	; 1
    4892:	91 05       	cpc	r25, r1
    4894:	61 f0       	breq	.+24     	; 0x48ae <Close_Light+0x4e>
    4896:	42 c0       	rjmp	.+132    	; 0x491c <Close_Light+0xbc>
    4898:	2a 81       	ldd	r18, Y+2	; 0x02
    489a:	3b 81       	ldd	r19, Y+3	; 0x03
    489c:	23 30       	cpi	r18, 0x03	; 3
    489e:	31 05       	cpc	r19, r1
    48a0:	11 f1       	breq	.+68     	; 0x48e6 <Close_Light+0x86>
    48a2:	8a 81       	ldd	r24, Y+2	; 0x02
    48a4:	9b 81       	ldd	r25, Y+3	; 0x03
    48a6:	84 30       	cpi	r24, 0x04	; 4
    48a8:	91 05       	cpc	r25, r1
    48aa:	59 f1       	breq	.+86     	; 0x4902 <Close_Light+0xa2>
    48ac:	37 c0       	rjmp	.+110    	; 0x491c <Close_Light+0xbc>
	{
	case 1:
			LCD_voidGoTo_XY ( 0 , 0 );
    48ae:	80 e0       	ldi	r24, 0x00	; 0
    48b0:	60 e0       	ldi	r22, 0x00	; 0
    48b2:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			DIO_voidSetPinValue(DIO_PORTC,DIO_PIN3,DIO_LOW);
    48b6:	82 e0       	ldi	r24, 0x02	; 2
    48b8:	63 e0       	ldi	r22, 0x03	; 3
    48ba:	40 e0       	ldi	r20, 0x00	; 0
    48bc:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
			LCD_voidWriteString ("Light-OFF");
    48c0:	83 e2       	ldi	r24, 0x23	; 35
    48c2:	91 e0       	ldi	r25, 0x01	; 1
    48c4:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    48c8:	29 c0       	rjmp	.+82     	; 0x491c <Close_Light+0xbc>
			break;
	case 2:
			LCD_voidGoTo_XY ( 0 , 0 );
    48ca:	80 e0       	ldi	r24, 0x00	; 0
    48cc:	60 e0       	ldi	r22, 0x00	; 0
    48ce:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			DIO_voidSetPinValue(DIO_PORTC,DIO_PIN4,DIO_LOW);
    48d2:	82 e0       	ldi	r24, 0x02	; 2
    48d4:	64 e0       	ldi	r22, 0x04	; 4
    48d6:	40 e0       	ldi	r20, 0x00	; 0
    48d8:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
			LCD_voidWriteString ("Light-OFF");
    48dc:	83 e2       	ldi	r24, 0x23	; 35
    48de:	91 e0       	ldi	r25, 0x01	; 1
    48e0:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    48e4:	1b c0       	rjmp	.+54     	; 0x491c <Close_Light+0xbc>
			break;
	case 3:
			LCD_voidGoTo_XY ( 0 , 0 );
    48e6:	80 e0       	ldi	r24, 0x00	; 0
    48e8:	60 e0       	ldi	r22, 0x00	; 0
    48ea:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			DIO_voidSetPinValue(DIO_PORTC,DIO_PIN5,DIO_LOW);
    48ee:	82 e0       	ldi	r24, 0x02	; 2
    48f0:	65 e0       	ldi	r22, 0x05	; 5
    48f2:	40 e0       	ldi	r20, 0x00	; 0
    48f4:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
			LCD_voidWriteString ("Light-OFF");
    48f8:	83 e2       	ldi	r24, 0x23	; 35
    48fa:	91 e0       	ldi	r25, 0x01	; 1
    48fc:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    4900:	0d c0       	rjmp	.+26     	; 0x491c <Close_Light+0xbc>
			break;
	case 4:
			LCD_voidGoTo_XY ( 0 , 0 );
    4902:	80 e0       	ldi	r24, 0x00	; 0
    4904:	60 e0       	ldi	r22, 0x00	; 0
    4906:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
			DIO_voidSetPinValue(DIO_PORTC,DIO_PIN6,DIO_LOW);
    490a:	82 e0       	ldi	r24, 0x02	; 2
    490c:	66 e0       	ldi	r22, 0x06	; 6
    490e:	40 e0       	ldi	r20, 0x00	; 0
    4910:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
			LCD_voidWriteString ("Light-OFF");
    4914:	83 e2       	ldi	r24, 0x23	; 35
    4916:	91 e0       	ldi	r25, 0x01	; 1
    4918:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
			break;

	}

}
    491c:	0f 90       	pop	r0
    491e:	0f 90       	pop	r0
    4920:	0f 90       	pop	r0
    4922:	cf 91       	pop	r28
    4924:	df 91       	pop	r29
    4926:	08 95       	ret

00004928 <Open_Fan>:
/* ------------------------------------------------------------- */
void Open_Fan (u8 CopyNumber)
{
    4928:	df 93       	push	r29
    492a:	cf 93       	push	r28
    492c:	00 d0       	rcall	.+0      	; 0x492e <Open_Fan+0x6>
    492e:	0f 92       	push	r0
    4930:	cd b7       	in	r28, 0x3d	; 61
    4932:	de b7       	in	r29, 0x3e	; 62
    4934:	89 83       	std	Y+1, r24	; 0x01

		switch(CopyNumber)
    4936:	89 81       	ldd	r24, Y+1	; 0x01
    4938:	28 2f       	mov	r18, r24
    493a:	30 e0       	ldi	r19, 0x00	; 0
    493c:	3b 83       	std	Y+3, r19	; 0x03
    493e:	2a 83       	std	Y+2, r18	; 0x02
    4940:	8a 81       	ldd	r24, Y+2	; 0x02
    4942:	9b 81       	ldd	r25, Y+3	; 0x03
    4944:	81 30       	cpi	r24, 0x01	; 1
    4946:	91 05       	cpc	r25, r1
    4948:	31 f0       	breq	.+12     	; 0x4956 <Open_Fan+0x2e>
    494a:	2a 81       	ldd	r18, Y+2	; 0x02
    494c:	3b 81       	ldd	r19, Y+3	; 0x03
    494e:	22 30       	cpi	r18, 0x02	; 2
    4950:	31 05       	cpc	r19, r1
    4952:	61 f0       	breq	.+24     	; 0x496c <Open_Fan+0x44>
    4954:	15 c0       	rjmp	.+42     	; 0x4980 <Open_Fan+0x58>
		{

		case 1:
				LCD_voidGoTo_XY ( 1 , 0 );
    4956:	81 e0       	ldi	r24, 0x01	; 1
    4958:	60 e0       	ldi	r22, 0x00	; 0
    495a:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
				DCMOTOR_voidRotateCW1();
    495e:	0e 94 97 1c 	call	0x392e	; 0x392e <DCMOTOR_voidRotateCW1>
				LCD_voidWriteString ("Fan-ON     ");
    4962:	8d e2       	ldi	r24, 0x2D	; 45
    4964:	91 e0       	ldi	r25, 0x01	; 1
    4966:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    496a:	0a c0       	rjmp	.+20     	; 0x4980 <Open_Fan+0x58>
				break;
		case 2:
				LCD_voidGoTo_XY ( 1 , 0 );
    496c:	81 e0       	ldi	r24, 0x01	; 1
    496e:	60 e0       	ldi	r22, 0x00	; 0
    4970:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
				DCMOTOR_voidRotateCW2();
    4974:	0e 94 b9 1c 	call	0x3972	; 0x3972 <DCMOTOR_voidRotateCW2>
				LCD_voidWriteString ("Fan-ON   ");
    4978:	89 e3       	ldi	r24, 0x39	; 57
    497a:	91 e0       	ldi	r25, 0x01	; 1
    497c:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
				break;

		}

}
    4980:	0f 90       	pop	r0
    4982:	0f 90       	pop	r0
    4984:	0f 90       	pop	r0
    4986:	cf 91       	pop	r28
    4988:	df 91       	pop	r29
    498a:	08 95       	ret

0000498c <Close_Fan>:
/* ------------------------------------------------------------- */
void Close_Fan (u8 CopyNumber)
{
    498c:	df 93       	push	r29
    498e:	cf 93       	push	r28
    4990:	00 d0       	rcall	.+0      	; 0x4992 <Close_Fan+0x6>
    4992:	0f 92       	push	r0
    4994:	cd b7       	in	r28, 0x3d	; 61
    4996:	de b7       	in	r29, 0x3e	; 62
    4998:	89 83       	std	Y+1, r24	; 0x01

		switch(CopyNumber)
    499a:	89 81       	ldd	r24, Y+1	; 0x01
    499c:	28 2f       	mov	r18, r24
    499e:	30 e0       	ldi	r19, 0x00	; 0
    49a0:	3b 83       	std	Y+3, r19	; 0x03
    49a2:	2a 83       	std	Y+2, r18	; 0x02
    49a4:	8a 81       	ldd	r24, Y+2	; 0x02
    49a6:	9b 81       	ldd	r25, Y+3	; 0x03
    49a8:	81 30       	cpi	r24, 0x01	; 1
    49aa:	91 05       	cpc	r25, r1
    49ac:	31 f0       	breq	.+12     	; 0x49ba <Close_Fan+0x2e>
    49ae:	2a 81       	ldd	r18, Y+2	; 0x02
    49b0:	3b 81       	ldd	r19, Y+3	; 0x03
    49b2:	22 30       	cpi	r18, 0x02	; 2
    49b4:	31 05       	cpc	r19, r1
    49b6:	61 f0       	breq	.+24     	; 0x49d0 <Close_Fan+0x44>
    49b8:	15 c0       	rjmp	.+42     	; 0x49e4 <Close_Fan+0x58>
		{

		case 1:
				LCD_voidGoTo_XY ( 1 , 0 );
    49ba:	81 e0       	ldi	r24, 0x01	; 1
    49bc:	60 e0       	ldi	r22, 0x00	; 0
    49be:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
				DCMOTOR_voidStop1();
    49c2:	0e 94 ca 1c 	call	0x3994	; 0x3994 <DCMOTOR_voidStop1>
				LCD_voidWriteString ("Fan-OFF    ");
    49c6:	83 e4       	ldi	r24, 0x43	; 67
    49c8:	91 e0       	ldi	r25, 0x01	; 1
    49ca:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
    49ce:	0a c0       	rjmp	.+20     	; 0x49e4 <Close_Fan+0x58>
				break;
		case 2:
				LCD_voidGoTo_XY ( 1 , 0 );
    49d0:	81 e0       	ldi	r24, 0x01	; 1
    49d2:	60 e0       	ldi	r22, 0x00	; 0
    49d4:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
				DCMOTOR_voidStop2();
    49d8:	0e 94 db 1c 	call	0x39b6	; 0x39b6 <DCMOTOR_voidStop2>
				LCD_voidWriteString ("Fan-OFF    ");
    49dc:	83 e4       	ldi	r24, 0x43	; 67
    49de:	91 e0       	ldi	r25, 0x01	; 1
    49e0:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
				break;

		}

}
    49e4:	0f 90       	pop	r0
    49e6:	0f 90       	pop	r0
    49e8:	0f 90       	pop	r0
    49ea:	cf 91       	pop	r28
    49ec:	df 91       	pop	r29
    49ee:	08 95       	ret

000049f0 <Open_OutLight>:
/* ------------------------------------------------------------- */
void Open_OutLight (void)
{
    49f0:	df 93       	push	r29
    49f2:	cf 93       	push	r28
    49f4:	cd b7       	in	r28, 0x3d	; 61
    49f6:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 1 , 0 );
    49f8:	81 e0       	ldi	r24, 0x01	; 1
    49fa:	60 e0       	ldi	r22, 0x00	; 0
    49fc:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("OutLight-ON  ");
    4a00:	8f e4       	ldi	r24, 0x4F	; 79
    4a02:	91 e0       	ldi	r25, 0x01	; 1
    4a04:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTA,DIO_PIN3,DIO_HIGH);
    4a08:	80 e0       	ldi	r24, 0x00	; 0
    4a0a:	63 e0       	ldi	r22, 0x03	; 3
    4a0c:	41 e0       	ldi	r20, 0x01	; 1
    4a0e:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4a12:	cf 91       	pop	r28
    4a14:	df 91       	pop	r29
    4a16:	08 95       	ret

00004a18 <Close_OutLight>:
/* ------------------------------------------------------------- */
void Close_OutLight (void)
{
    4a18:	df 93       	push	r29
    4a1a:	cf 93       	push	r28
    4a1c:	cd b7       	in	r28, 0x3d	; 61
    4a1e:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 1 , 0 );
    4a20:	81 e0       	ldi	r24, 0x01	; 1
    4a22:	60 e0       	ldi	r22, 0x00	; 0
    4a24:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("OutLight-OFF  ");
    4a28:	8d e5       	ldi	r24, 0x5D	; 93
    4a2a:	91 e0       	ldi	r25, 0x01	; 1
    4a2c:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTA,DIO_PIN3,DIO_LOW);
    4a30:	80 e0       	ldi	r24, 0x00	; 0
    4a32:	63 e0       	ldi	r22, 0x03	; 3
    4a34:	40 e0       	ldi	r20, 0x00	; 0
    4a36:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4a3a:	cf 91       	pop	r28
    4a3c:	df 91       	pop	r29
    4a3e:	08 95       	ret

00004a40 <Open_Condition>:
/* ------------------------------------------------------------- */
void Open_Condition (void)
{
    4a40:	df 93       	push	r29
    4a42:	cf 93       	push	r28
    4a44:	cd b7       	in	r28, 0x3d	; 61
    4a46:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 0 , 0 );
    4a48:	80 e0       	ldi	r24, 0x00	; 0
    4a4a:	60 e0       	ldi	r22, 0x00	; 0
    4a4c:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("AIRCONDITION-ON  ");
    4a50:	8c e6       	ldi	r24, 0x6C	; 108
    4a52:	91 e0       	ldi	r25, 0x01	; 1
    4a54:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTC,DIO_PIN2,DIO_HIGH);
    4a58:	82 e0       	ldi	r24, 0x02	; 2
    4a5a:	62 e0       	ldi	r22, 0x02	; 2
    4a5c:	41 e0       	ldi	r20, 0x01	; 1
    4a5e:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4a62:	cf 91       	pop	r28
    4a64:	df 91       	pop	r29
    4a66:	08 95       	ret

00004a68 <Close_Condition>:
/* ------------------------------------------------------------- */
void Close_Condition (void)
{
    4a68:	df 93       	push	r29
    4a6a:	cf 93       	push	r28
    4a6c:	cd b7       	in	r28, 0x3d	; 61
    4a6e:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 0 , 0 );
    4a70:	80 e0       	ldi	r24, 0x00	; 0
    4a72:	60 e0       	ldi	r22, 0x00	; 0
    4a74:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("AIRCONDITION-OFF  ");
    4a78:	8e e7       	ldi	r24, 0x7E	; 126
    4a7a:	91 e0       	ldi	r25, 0x01	; 1
    4a7c:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTC,DIO_PIN2,DIO_LOW);
    4a80:	82 e0       	ldi	r24, 0x02	; 2
    4a82:	62 e0       	ldi	r22, 0x02	; 2
    4a84:	40 e0       	ldi	r20, 0x00	; 0
    4a86:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4a8a:	cf 91       	pop	r28
    4a8c:	df 91       	pop	r29
    4a8e:	08 95       	ret

00004a90 <Open_Oven>:
/* ------------------------------------------------------------- */
void Open_Oven (void)
{
    4a90:	df 93       	push	r29
    4a92:	cf 93       	push	r28
    4a94:	cd b7       	in	r28, 0x3d	; 61
    4a96:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 1 , 0 );
    4a98:	81 e0       	ldi	r24, 0x01	; 1
    4a9a:	60 e0       	ldi	r22, 0x00	; 0
    4a9c:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("Oven-ON    ");
    4aa0:	81 e9       	ldi	r24, 0x91	; 145
    4aa2:	91 e0       	ldi	r25, 0x01	; 1
    4aa4:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTD,DIO_PIN2,DIO_HIGH);
    4aa8:	83 e0       	ldi	r24, 0x03	; 3
    4aaa:	62 e0       	ldi	r22, 0x02	; 2
    4aac:	41 e0       	ldi	r20, 0x01	; 1
    4aae:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4ab2:	cf 91       	pop	r28
    4ab4:	df 91       	pop	r29
    4ab6:	08 95       	ret

00004ab8 <Close_Oven>:
/* ------------------------------------------------------------- */
void Close_Oven (void)
{
    4ab8:	df 93       	push	r29
    4aba:	cf 93       	push	r28
    4abc:	cd b7       	in	r28, 0x3d	; 61
    4abe:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 1 , 0 );
    4ac0:	81 e0       	ldi	r24, 0x01	; 1
    4ac2:	60 e0       	ldi	r22, 0x00	; 0
    4ac4:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("Oven-OFF   ");
    4ac8:	8d e9       	ldi	r24, 0x9D	; 157
    4aca:	91 e0       	ldi	r25, 0x01	; 1
    4acc:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTD,DIO_PIN2,DIO_LOW);
    4ad0:	83 e0       	ldi	r24, 0x03	; 3
    4ad2:	62 e0       	ldi	r22, 0x02	; 2
    4ad4:	40 e0       	ldi	r20, 0x00	; 0
    4ad6:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4ada:	cf 91       	pop	r28
    4adc:	df 91       	pop	r29
    4ade:	08 95       	ret

00004ae0 <Open_TV>:
/* ------------------------------------------------------------- */
void Open_TV (void)
{
    4ae0:	df 93       	push	r29
    4ae2:	cf 93       	push	r28
    4ae4:	cd b7       	in	r28, 0x3d	; 61
    4ae6:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 1 , 0 );
    4ae8:	81 e0       	ldi	r24, 0x01	; 1
    4aea:	60 e0       	ldi	r22, 0x00	; 0
    4aec:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("TV-ON    ");
    4af0:	89 ea       	ldi	r24, 0xA9	; 169
    4af2:	91 e0       	ldi	r25, 0x01	; 1
    4af4:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTD,DIO_PIN6,DIO_HIGH);
    4af8:	83 e0       	ldi	r24, 0x03	; 3
    4afa:	66 e0       	ldi	r22, 0x06	; 6
    4afc:	41 e0       	ldi	r20, 0x01	; 1
    4afe:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4b02:	cf 91       	pop	r28
    4b04:	df 91       	pop	r29
    4b06:	08 95       	ret

00004b08 <Close_TV>:
/* ------------------------------------------------------------- */
void Close_TV (void)
{
    4b08:	df 93       	push	r29
    4b0a:	cf 93       	push	r28
    4b0c:	cd b7       	in	r28, 0x3d	; 61
    4b0e:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 1 , 0 );
    4b10:	81 e0       	ldi	r24, 0x01	; 1
    4b12:	60 e0       	ldi	r22, 0x00	; 0
    4b14:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("TV-OFF   ");
    4b18:	83 eb       	ldi	r24, 0xB3	; 179
    4b1a:	91 e0       	ldi	r25, 0x01	; 1
    4b1c:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTD,DIO_PIN6,DIO_LOW);
    4b20:	83 e0       	ldi	r24, 0x03	; 3
    4b22:	66 e0       	ldi	r22, 0x06	; 6
    4b24:	40 e0       	ldi	r20, 0x00	; 0
    4b26:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4b2a:	cf 91       	pop	r28
    4b2c:	df 91       	pop	r29
    4b2e:	08 95       	ret

00004b30 <Open_Pump>:
/* ------------------------------------------------------------- */
void Open_Pump (void)
{
    4b30:	df 93       	push	r29
    4b32:	cf 93       	push	r28
    4b34:	cd b7       	in	r28, 0x3d	; 61
    4b36:	de b7       	in	r29, 0x3e	; 62
	LCD_voidGoTo_XY ( 1 , 0 );
    4b38:	81 e0       	ldi	r24, 0x01	; 1
    4b3a:	60 e0       	ldi	r22, 0x00	; 0
    4b3c:	0e 94 d2 1b 	call	0x37a4	; 0x37a4 <LCD_voidGoTo_XY>
	LCD_voidWriteString ("Water pump ON   ");
    4b40:	8d eb       	ldi	r24, 0xBD	; 189
    4b42:	91 e0       	ldi	r25, 0x01	; 1
    4b44:	0e 94 3a 1b 	call	0x3674	; 0x3674 <LCD_voidWriteString>
	DIO_voidSetPinValue(DIO_PORTC,DIO_PIN7,DIO_HIGH);
    4b48:	82 e0       	ldi	r24, 0x02	; 2
    4b4a:	67 e0       	ldi	r22, 0x07	; 7
    4b4c:	41 e0       	ldi	r20, 0x01	; 1
    4b4e:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4b52:	cf 91       	pop	r28
    4b54:	df 91       	pop	r29
    4b56:	08 95       	ret

00004b58 <Close_Pump>:
/* ------------------------------------------------------------- */
void Close_Pump (void)
{
    4b58:	df 93       	push	r29
    4b5a:	cf 93       	push	r28
    4b5c:	cd b7       	in	r28, 0x3d	; 61
    4b5e:	de b7       	in	r29, 0x3e	; 62
	DIO_voidSetPinValue(DIO_PORTC,DIO_PIN7,DIO_LOW);
    4b60:	82 e0       	ldi	r24, 0x02	; 2
    4b62:	67 e0       	ldi	r22, 0x07	; 7
    4b64:	40 e0       	ldi	r20, 0x00	; 0
    4b66:	0e 94 8a 13 	call	0x2714	; 0x2714 <DIO_voidSetPinValue>
}
    4b6a:	cf 91       	pop	r28
    4b6c:	df 91       	pop	r29
    4b6e:	08 95       	ret

00004b70 <__mulsi3>:
    4b70:	62 9f       	mul	r22, r18
    4b72:	d0 01       	movw	r26, r0
    4b74:	73 9f       	mul	r23, r19
    4b76:	f0 01       	movw	r30, r0
    4b78:	82 9f       	mul	r24, r18
    4b7a:	e0 0d       	add	r30, r0
    4b7c:	f1 1d       	adc	r31, r1
    4b7e:	64 9f       	mul	r22, r20
    4b80:	e0 0d       	add	r30, r0
    4b82:	f1 1d       	adc	r31, r1
    4b84:	92 9f       	mul	r25, r18
    4b86:	f0 0d       	add	r31, r0
    4b88:	83 9f       	mul	r24, r19
    4b8a:	f0 0d       	add	r31, r0
    4b8c:	74 9f       	mul	r23, r20
    4b8e:	f0 0d       	add	r31, r0
    4b90:	65 9f       	mul	r22, r21
    4b92:	f0 0d       	add	r31, r0
    4b94:	99 27       	eor	r25, r25
    4b96:	72 9f       	mul	r23, r18
    4b98:	b0 0d       	add	r27, r0
    4b9a:	e1 1d       	adc	r30, r1
    4b9c:	f9 1f       	adc	r31, r25
    4b9e:	63 9f       	mul	r22, r19
    4ba0:	b0 0d       	add	r27, r0
    4ba2:	e1 1d       	adc	r30, r1
    4ba4:	f9 1f       	adc	r31, r25
    4ba6:	bd 01       	movw	r22, r26
    4ba8:	cf 01       	movw	r24, r30
    4baa:	11 24       	eor	r1, r1
    4bac:	08 95       	ret

00004bae <__udivmodhi4>:
    4bae:	aa 1b       	sub	r26, r26
    4bb0:	bb 1b       	sub	r27, r27
    4bb2:	51 e1       	ldi	r21, 0x11	; 17
    4bb4:	07 c0       	rjmp	.+14     	; 0x4bc4 <__udivmodhi4_ep>

00004bb6 <__udivmodhi4_loop>:
    4bb6:	aa 1f       	adc	r26, r26
    4bb8:	bb 1f       	adc	r27, r27
    4bba:	a6 17       	cp	r26, r22
    4bbc:	b7 07       	cpc	r27, r23
    4bbe:	10 f0       	brcs	.+4      	; 0x4bc4 <__udivmodhi4_ep>
    4bc0:	a6 1b       	sub	r26, r22
    4bc2:	b7 0b       	sbc	r27, r23

00004bc4 <__udivmodhi4_ep>:
    4bc4:	88 1f       	adc	r24, r24
    4bc6:	99 1f       	adc	r25, r25
    4bc8:	5a 95       	dec	r21
    4bca:	a9 f7       	brne	.-22     	; 0x4bb6 <__udivmodhi4_loop>
    4bcc:	80 95       	com	r24
    4bce:	90 95       	com	r25
    4bd0:	bc 01       	movw	r22, r24
    4bd2:	cd 01       	movw	r24, r26
    4bd4:	08 95       	ret

00004bd6 <__udivmodsi4>:
    4bd6:	a1 e2       	ldi	r26, 0x21	; 33
    4bd8:	1a 2e       	mov	r1, r26
    4bda:	aa 1b       	sub	r26, r26
    4bdc:	bb 1b       	sub	r27, r27
    4bde:	fd 01       	movw	r30, r26
    4be0:	0d c0       	rjmp	.+26     	; 0x4bfc <__udivmodsi4_ep>

00004be2 <__udivmodsi4_loop>:
    4be2:	aa 1f       	adc	r26, r26
    4be4:	bb 1f       	adc	r27, r27
    4be6:	ee 1f       	adc	r30, r30
    4be8:	ff 1f       	adc	r31, r31
    4bea:	a2 17       	cp	r26, r18
    4bec:	b3 07       	cpc	r27, r19
    4bee:	e4 07       	cpc	r30, r20
    4bf0:	f5 07       	cpc	r31, r21
    4bf2:	20 f0       	brcs	.+8      	; 0x4bfc <__udivmodsi4_ep>
    4bf4:	a2 1b       	sub	r26, r18
    4bf6:	b3 0b       	sbc	r27, r19
    4bf8:	e4 0b       	sbc	r30, r20
    4bfa:	f5 0b       	sbc	r31, r21

00004bfc <__udivmodsi4_ep>:
    4bfc:	66 1f       	adc	r22, r22
    4bfe:	77 1f       	adc	r23, r23
    4c00:	88 1f       	adc	r24, r24
    4c02:	99 1f       	adc	r25, r25
    4c04:	1a 94       	dec	r1
    4c06:	69 f7       	brne	.-38     	; 0x4be2 <__udivmodsi4_loop>
    4c08:	60 95       	com	r22
    4c0a:	70 95       	com	r23
    4c0c:	80 95       	com	r24
    4c0e:	90 95       	com	r25
    4c10:	9b 01       	movw	r18, r22
    4c12:	ac 01       	movw	r20, r24
    4c14:	bd 01       	movw	r22, r26
    4c16:	cf 01       	movw	r24, r30
    4c18:	08 95       	ret

00004c1a <__prologue_saves__>:
    4c1a:	2f 92       	push	r2
    4c1c:	3f 92       	push	r3
    4c1e:	4f 92       	push	r4
    4c20:	5f 92       	push	r5
    4c22:	6f 92       	push	r6
    4c24:	7f 92       	push	r7
    4c26:	8f 92       	push	r8
    4c28:	9f 92       	push	r9
    4c2a:	af 92       	push	r10
    4c2c:	bf 92       	push	r11
    4c2e:	cf 92       	push	r12
    4c30:	df 92       	push	r13
    4c32:	ef 92       	push	r14
    4c34:	ff 92       	push	r15
    4c36:	0f 93       	push	r16
    4c38:	1f 93       	push	r17
    4c3a:	cf 93       	push	r28
    4c3c:	df 93       	push	r29
    4c3e:	cd b7       	in	r28, 0x3d	; 61
    4c40:	de b7       	in	r29, 0x3e	; 62
    4c42:	ca 1b       	sub	r28, r26
    4c44:	db 0b       	sbc	r29, r27
    4c46:	0f b6       	in	r0, 0x3f	; 63
    4c48:	f8 94       	cli
    4c4a:	de bf       	out	0x3e, r29	; 62
    4c4c:	0f be       	out	0x3f, r0	; 63
    4c4e:	cd bf       	out	0x3d, r28	; 61
    4c50:	09 94       	ijmp

00004c52 <__epilogue_restores__>:
    4c52:	2a 88       	ldd	r2, Y+18	; 0x12
    4c54:	39 88       	ldd	r3, Y+17	; 0x11
    4c56:	48 88       	ldd	r4, Y+16	; 0x10
    4c58:	5f 84       	ldd	r5, Y+15	; 0x0f
    4c5a:	6e 84       	ldd	r6, Y+14	; 0x0e
    4c5c:	7d 84       	ldd	r7, Y+13	; 0x0d
    4c5e:	8c 84       	ldd	r8, Y+12	; 0x0c
    4c60:	9b 84       	ldd	r9, Y+11	; 0x0b
    4c62:	aa 84       	ldd	r10, Y+10	; 0x0a
    4c64:	b9 84       	ldd	r11, Y+9	; 0x09
    4c66:	c8 84       	ldd	r12, Y+8	; 0x08
    4c68:	df 80       	ldd	r13, Y+7	; 0x07
    4c6a:	ee 80       	ldd	r14, Y+6	; 0x06
    4c6c:	fd 80       	ldd	r15, Y+5	; 0x05
    4c6e:	0c 81       	ldd	r16, Y+4	; 0x04
    4c70:	1b 81       	ldd	r17, Y+3	; 0x03
    4c72:	aa 81       	ldd	r26, Y+2	; 0x02
    4c74:	b9 81       	ldd	r27, Y+1	; 0x01
    4c76:	ce 0f       	add	r28, r30
    4c78:	d1 1d       	adc	r29, r1
    4c7a:	0f b6       	in	r0, 0x3f	; 63
    4c7c:	f8 94       	cli
    4c7e:	de bf       	out	0x3e, r29	; 62
    4c80:	0f be       	out	0x3f, r0	; 63
    4c82:	cd bf       	out	0x3d, r28	; 61
    4c84:	ed 01       	movw	r28, r26
    4c86:	08 95       	ret

00004c88 <_exit>:
    4c88:	f8 94       	cli

00004c8a <__stop_program>:
    4c8a:	ff cf       	rjmp	.-2      	; 0x4c8a <__stop_program>
