<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\User\Desktop\GOWIN\NCKUES_MMSoC_Class_HDMI_exp\impl\gwsynthesis\hdmi_colorbar.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\User\Desktop\GOWIN\NCKUES_MMSoC_Class_HDMI_exp\src\hdmi_colorbar.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\User\Desktop\GOWIN\NCKUES_MMSoC_Class_HDMI_exp\src\hdmi_colorbar.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Feb 23 22:51:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>472</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>252</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>27.000</td>
<td>37.037
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>sys_clk </td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>1.929</td>
<td>518.518
<td>0.000</td>
<td>0.964</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>9.643</td>
<td>103.704
<td>0.000</td>
<td>4.821</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>103.704(MHz)</td>
<td>147.303(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.854</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/Q</td>
<td>u_rgb2dvi_0/encoder_b/cnt_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>6.754</td>
</tr>
<tr>
<td>2</td>
<td>3.192</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>6.416</td>
</tr>
<tr>
<td>3</td>
<td>3.194</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>6.414</td>
</tr>
<tr>
<td>4</td>
<td>3.855</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>5.753</td>
</tr>
<tr>
<td>5</td>
<td>4.122</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/Q</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>5.486</td>
</tr>
<tr>
<td>6</td>
<td>4.274</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>5.334</td>
</tr>
<tr>
<td>7</td>
<td>4.394</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/Q</td>
<td>u_rgb2dvi_0/encoder_b/cnt_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>5.214</td>
</tr>
<tr>
<td>8</td>
<td>4.448</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>5.160</td>
</tr>
<tr>
<td>9</td>
<td>4.497</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>5.111</td>
</tr>
<tr>
<td>10</td>
<td>4.827</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_0_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.781</td>
</tr>
<tr>
<td>11</td>
<td>4.993</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.615</td>
</tr>
<tr>
<td>12</td>
<td>4.993</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.615</td>
</tr>
<tr>
<td>13</td>
<td>4.993</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.615</td>
</tr>
<tr>
<td>14</td>
<td>5.041</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.567</td>
</tr>
<tr>
<td>15</td>
<td>5.184</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.424</td>
</tr>
<tr>
<td>16</td>
<td>5.194</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.414</td>
</tr>
<tr>
<td>17</td>
<td>5.194</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.414</td>
</tr>
<tr>
<td>18</td>
<td>5.194</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.414</td>
</tr>
<tr>
<td>19</td>
<td>5.379</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.229</td>
</tr>
<tr>
<td>20</td>
<td>5.432</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.176</td>
</tr>
<tr>
<td>21</td>
<td>5.436</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_g/dout_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.172</td>
</tr>
<tr>
<td>22</td>
<td>5.459</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>23</td>
<td>5.459</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>24</td>
<td>5.459</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.149</td>
</tr>
<tr>
<td>25</td>
<td>5.459</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>4.149</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.427</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>2</td>
<td>0.427</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1/Q</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>3</td>
<td>0.427</td>
<td>u_video_driver/cnt_v_7_s0/Q</td>
<td>u_video_driver/cnt_v_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>4</td>
<td>0.427</td>
<td>u_video_driver/cnt_h_3_s0/Q</td>
<td>u_video_driver/cnt_h_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>5</td>
<td>0.428</td>
<td>u_video_driver/cnt_v_5_s0/Q</td>
<td>u_video_driver/cnt_v_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>6</td>
<td>0.428</td>
<td>u_video_driver/cnt_h_8_s0/Q</td>
<td>u_video_driver/cnt_h_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>7</td>
<td>0.429</td>
<td>u_video_driver/cnt_h_5_s0/Q</td>
<td>u_video_driver/cnt_h_5_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>8</td>
<td>0.429</td>
<td>u_video_driver/cnt_h_7_s0/Q</td>
<td>u_video_driver/cnt_h_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.440</td>
</tr>
<tr>
<td>9</td>
<td>0.430</td>
<td>u_video_driver/cnt_v_3_s0/Q</td>
<td>u_video_driver/cnt_v_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>10</td>
<td>0.443</td>
<td>u_video_display/pixel_data_22_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/n1d_3_s1/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.454</td>
</tr>
<tr>
<td>11</td>
<td>0.486</td>
<td>u_video_driver/cnt_v_0_s0/Q</td>
<td>u_video_driver/cnt_v_0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>12</td>
<td>0.486</td>
<td>u_video_driver/cnt_v_6_s0/Q</td>
<td>u_video_driver/cnt_v_6_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>13</td>
<td>0.486</td>
<td>u_video_driver/cnt_h_1_s0/Q</td>
<td>u_video_driver/cnt_h_1_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.497</td>
</tr>
<tr>
<td>14</td>
<td>0.488</td>
<td>u_video_driver/cnt_v_9_s0/Q</td>
<td>u_video_driver/cnt_v_9_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.499</td>
</tr>
<tr>
<td>15</td>
<td>0.529</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/D6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>16</td>
<td>0.529</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/D4</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>17</td>
<td>0.529</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/D0</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>18</td>
<td>0.529</td>
<td>u_rgb2dvi_0/encoder_g/dout_0_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/D0</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>19</td>
<td>0.529</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/D6</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>20</td>
<td>0.529</td>
<td>u_rgb2dvi_0/encoder_b/dout_0_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/D0</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>21</td>
<td>0.537</td>
<td>u_video_driver/cnt_h_2_s0/Q</td>
<td>u_video_driver/cnt_h_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.548</td>
</tr>
<tr>
<td>22</td>
<td>0.539</td>
<td>u_rgb2dvi_0/reset_syn/rst_1_s0/Q</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>23</td>
<td>0.540</td>
<td>u_video_driver/cnt_v_4_s0/Q</td>
<td>u_video_driver/cnt_v_4_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.551</td>
</tr>
<tr>
<td>24</td>
<td>0.541</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/D7</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
<tr>
<td>25</td>
<td>0.541</td>
<td>u_rgb2dvi_0/encoder_g/dout_1_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/D1</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.624</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.244</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.964</td>
<td>-0.537</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.244</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.964</td>
<td>-0.537</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.244</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.964</td>
<td>-0.537</td>
<td>1.559</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.244</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.964</td>
<td>-0.537</td>
<td>1.559</td>
</tr>
<tr>
<td>5</td>
<td>0.712</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.929</td>
<td>-0.531</td>
<td>1.559</td>
</tr>
<tr>
<td>6</td>
<td>0.712</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.929</td>
<td>-0.531</td>
<td>1.559</td>
</tr>
<tr>
<td>7</td>
<td>0.712</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.929</td>
<td>-0.531</td>
<td>1.559</td>
</tr>
<tr>
<td>8</td>
<td>0.712</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>1.929</td>
<td>-0.531</td>
<td>1.559</td>
</tr>
<tr>
<td>9</td>
<td>7.930</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>10</td>
<td>7.930</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>11</td>
<td>7.930</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>12</td>
<td>7.930</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>13</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>14</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>15</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>16</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>17</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>18</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>19</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>20</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>21</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>22</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>23</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>24</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
<tr>
<td>25</td>
<td>8.048</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>9.643</td>
<td>0.000</td>
<td>1.559</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.310</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.560</td>
<td>1.058</td>
</tr>
<tr>
<td>2</td>
<td>0.310</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.560</td>
<td>1.058</td>
</tr>
<tr>
<td>3</td>
<td>0.310</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.560</td>
<td>1.058</td>
</tr>
<tr>
<td>4</td>
<td>0.310</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.560</td>
<td>1.058</td>
</tr>
<tr>
<td>5</td>
<td>0.905</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>6</td>
<td>0.905</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>7</td>
<td>0.905</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>8</td>
<td>0.905</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>9</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>10</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>11</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>12</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>13</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>14</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>15</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>16</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>17</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>18</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>19</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>20</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>21</td>
<td>1.047</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.058</td>
</tr>
<tr>
<td>22</td>
<td>1.271</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.964</td>
<td>-0.565</td>
<td>1.058</td>
</tr>
<tr>
<td>23</td>
<td>1.271</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.964</td>
<td>-0.565</td>
<td>1.058</td>
</tr>
<tr>
<td>24</td>
<td>1.271</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.964</td>
<td>-0.565</td>
<td>1.058</td>
</tr>
<tr>
<td>25</td>
<td>1.271</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.964</td>
<td>-0.565</td>
<td>1.058</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/data_req_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/pixel_xpos_9_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_driver/cnt_h_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/encoder_g/din_q_2_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/encoder_g/n1d_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_video_display/pixel_data_7_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/encoder_g/n1d_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.744</td>
<td>4.744</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_b/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.769</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/n270_s/I1</td>
</tr>
<tr>
<td>1.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n270_s/COUT</td>
</tr>
<tr>
<td>1.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/n269_s/CIN</td>
</tr>
<tr>
<td>2.415</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n269_s/SUM</td>
</tr>
<tr>
<td>2.828</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_rgb2dvi_0/encoder_b/n284_s/I0</td>
</tr>
<tr>
<td>3.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n284_s/COUT</td>
</tr>
<tr>
<td>3.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C18[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n283_s/CIN</td>
</tr>
<tr>
<td>3.868</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C18[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n283_s/SUM</td>
</tr>
<tr>
<td>4.039</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>u_rgb2dvi_0/encoder_b/n283_s0/I0</td>
</tr>
<tr>
<td>4.556</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n283_s0/COUT</td>
</tr>
<tr>
<td>5.196</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td>u_rgb2dvi_0/encoder_b/n296_s5/I2</td>
</tr>
<tr>
<td>5.766</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C17[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n296_s5/F</td>
</tr>
<tr>
<td>5.768</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td>u_rgb2dvi_0/encoder_b/n296_s4/I0</td>
</tr>
<tr>
<td>6.230</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C17[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n296_s4/F</td>
</tr>
<tr>
<td>6.402</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td>u_rgb2dvi_0/encoder_b/n296_s1/I0</td>
</tr>
<tr>
<td>6.773</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C17[3][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n296_s1/F</td>
</tr>
<tr>
<td>6.777</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/n335_s2/I1</td>
</tr>
<tr>
<td>7.326</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n335_s2/F</td>
</tr>
<tr>
<td>7.326</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.350, 64.409%; route: 2.172, 32.156%; tC2Q: 0.232, 3.435%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n270_s/I0</td>
</tr>
<tr>
<td>1.793</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n270_s/COUT</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n269_s/CIN</td>
</tr>
<tr>
<td>2.263</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n269_s/SUM</td>
</tr>
<tr>
<td>2.510</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n284_s/I0</td>
</tr>
<tr>
<td>3.080</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n284_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C33[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n283_s/CIN</td>
</tr>
<tr>
<td>3.550</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C33[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n283_s/SUM</td>
</tr>
<tr>
<td>3.721</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n283_s0/I0</td>
</tr>
<tr>
<td>4.238</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n283_s0/COUT</td>
</tr>
<tr>
<td>4.878</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n296_s5/I2</td>
</tr>
<tr>
<td>5.340</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C33[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n296_s5/F</td>
</tr>
<tr>
<td>5.513</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n296_s4/I0</td>
</tr>
<tr>
<td>5.975</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C32[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n296_s4/F</td>
</tr>
<tr>
<td>5.976</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/n296_s1/I0</td>
</tr>
<tr>
<td>6.438</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n296_s1/F</td>
</tr>
<tr>
<td>6.439</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/n335_s2/I1</td>
</tr>
<tr>
<td>6.988</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n335_s2/F</td>
</tr>
<tr>
<td>6.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.532, 70.639%; route: 1.652, 25.745%; tC2Q: 0.232, 3.616%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.214</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C30[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n270_s/I0</td>
</tr>
<tr>
<td>1.784</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n270_s/COUT</td>
</tr>
<tr>
<td>1.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n269_s/CIN</td>
</tr>
<tr>
<td>2.254</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C30[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n269_s/SUM</td>
</tr>
<tr>
<td>2.501</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/n284_s/I0</td>
</tr>
<tr>
<td>3.071</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n284_s/COUT</td>
</tr>
<tr>
<td>3.071</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C30[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/n283_s/CIN</td>
</tr>
<tr>
<td>3.541</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n283_s/SUM</td>
</tr>
<tr>
<td>3.711</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/n283_s0/I0</td>
</tr>
<tr>
<td>4.228</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n283_s0/COUT</td>
</tr>
<tr>
<td>4.703</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td>u_rgb2dvi_0/encoder_g/n296_s5/I2</td>
</tr>
<tr>
<td>5.156</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n296_s5/F</td>
</tr>
<tr>
<td>5.403</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td>u_rgb2dvi_0/encoder_g/n296_s4/I0</td>
</tr>
<tr>
<td>5.973</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C29[3][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n296_s4/F</td>
</tr>
<tr>
<td>5.974</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[3][A]</td>
<td>u_rgb2dvi_0/encoder_g/n296_s1/I0</td>
</tr>
<tr>
<td>6.523</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n296_s1/F</td>
</tr>
<tr>
<td>6.524</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n335_s2/I1</td>
</tr>
<tr>
<td>6.986</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n335_s2/F</td>
</tr>
<tr>
<td>6.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C29[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.631, 72.205%; route: 1.551, 24.178%; tC2Q: 0.232, 3.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.214</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C30[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n270_s/I0</td>
</tr>
<tr>
<td>1.769</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n270_s/SUM</td>
</tr>
<tr>
<td>2.166</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n285_s/I0</td>
</tr>
<tr>
<td>2.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n285_s/COUT</td>
</tr>
<tr>
<td>2.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/n284_s/CIN</td>
</tr>
<tr>
<td>3.206</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n284_s/SUM</td>
</tr>
<tr>
<td>3.619</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n284_s0/I0</td>
</tr>
<tr>
<td>4.168</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n284_s0/COUT</td>
</tr>
<tr>
<td>4.168</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C29[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/n283_s0/CIN</td>
</tr>
<tr>
<td>4.638</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C29[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n283_s0/SUM</td>
</tr>
<tr>
<td>4.808</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>u_rgb2dvi_0/encoder_g/n297_s0/I0</td>
</tr>
<tr>
<td>5.363</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n297_s0/F</td>
</tr>
<tr>
<td>5.776</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n336_s2/I1</td>
</tr>
<tr>
<td>6.325</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n336_s2/F</td>
</tr>
<tr>
<td>6.325</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.718, 64.631%; route: 1.803, 31.337%; tC2Q: 0.232, 4.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.122</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.769</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/n270_s/I1</td>
</tr>
<tr>
<td>1.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n270_s/COUT</td>
</tr>
<tr>
<td>1.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/n269_s/CIN</td>
</tr>
<tr>
<td>2.415</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n269_s/SUM</td>
</tr>
<tr>
<td>2.828</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_rgb2dvi_0/encoder_b/n284_s/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n284_s/SUM</td>
</tr>
<tr>
<td>3.780</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/n284_s0/I0</td>
</tr>
<tr>
<td>4.329</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n284_s0/COUT</td>
</tr>
<tr>
<td>4.329</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C17[0][B]</td>
<td>u_rgb2dvi_0/encoder_b/n283_s0/CIN</td>
</tr>
<tr>
<td>4.799</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n283_s0/SUM</td>
</tr>
<tr>
<td>5.046</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td>u_rgb2dvi_0/encoder_b/n297_s0/I0</td>
</tr>
<tr>
<td>5.595</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n297_s0/F</td>
</tr>
<tr>
<td>5.597</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n336_s2/I1</td>
</tr>
<tr>
<td>6.059</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n336_s2/F</td>
</tr>
<tr>
<td>6.059</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C17[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.426, 62.449%; route: 1.828, 33.322%; tC2Q: 0.232, 4.229%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.274</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.907</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n270_s/I0</td>
</tr>
<tr>
<td>1.793</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n270_s/COUT</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n269_s/CIN</td>
</tr>
<tr>
<td>2.263</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n269_s/SUM</td>
</tr>
<tr>
<td>2.510</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n284_s/I0</td>
</tr>
<tr>
<td>3.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n284_s/SUM</td>
</tr>
<tr>
<td>3.462</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n284_s0/I0</td>
</tr>
<tr>
<td>4.011</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n284_s0/COUT</td>
</tr>
<tr>
<td>4.011</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C34[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n283_s0/CIN</td>
</tr>
<tr>
<td>4.481</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C34[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n283_s0/SUM</td>
</tr>
<tr>
<td>4.895</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>u_rgb2dvi_0/encoder_r/n297_s0/I0</td>
</tr>
<tr>
<td>5.357</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n297_s0/F</td>
</tr>
<tr>
<td>5.358</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/n336_s2/I1</td>
</tr>
<tr>
<td>5.907</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n336_s2/F</td>
</tr>
<tr>
<td>5.907</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.625, 67.958%; route: 1.477, 27.693%; tC2Q: 0.232, 4.349%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_b/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R8C20[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/q_m_reg_8_s0/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.769</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/n270_s/I1</td>
</tr>
<tr>
<td>1.945</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[2][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n270_s/COUT</td>
</tr>
<tr>
<td>1.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C19[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/n269_s/CIN</td>
</tr>
<tr>
<td>2.415</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C19[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n269_s/SUM</td>
</tr>
<tr>
<td>2.828</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C18[0][B]</td>
<td>u_rgb2dvi_0/encoder_b/n284_s/I0</td>
</tr>
<tr>
<td>3.383</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n284_s/SUM</td>
</tr>
<tr>
<td>3.780</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/n284_s0/I0</td>
</tr>
<tr>
<td>4.297</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n284_s0/SUM</td>
</tr>
<tr>
<td>4.694</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td>u_rgb2dvi_0/encoder_b/n298_s0/I0</td>
</tr>
<tr>
<td>5.243</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C17[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n298_s0/F</td>
</tr>
<tr>
<td>5.416</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/n337_s2/I1</td>
</tr>
<tr>
<td>5.787</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n337_s2/F</td>
</tr>
<tr>
<td>5.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.833, 54.334%; route: 2.149, 41.217%; tC2Q: 0.232, 4.450%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.448</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.732</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.214</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C30[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n270_s/I0</td>
</tr>
<tr>
<td>1.769</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n270_s/SUM</td>
</tr>
<tr>
<td>2.166</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n285_s/I0</td>
</tr>
<tr>
<td>2.736</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C30[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n285_s/COUT</td>
</tr>
<tr>
<td>2.736</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/n284_s/CIN</td>
</tr>
<tr>
<td>3.206</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C30[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n284_s/SUM</td>
</tr>
<tr>
<td>3.619</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C29[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n284_s0/I0</td>
</tr>
<tr>
<td>4.168</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C29[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n284_s0/SUM</td>
</tr>
<tr>
<td>4.340</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td>u_rgb2dvi_0/encoder_g/n298_s0/I0</td>
</tr>
<tr>
<td>4.857</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C28[3][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n298_s0/F</td>
</tr>
<tr>
<td>5.270</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n337_s2/I1</td>
</tr>
<tr>
<td>5.732</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n337_s2/F</td>
</tr>
<tr>
<td>5.732</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.123, 60.526%; route: 1.805, 34.978%; tC2Q: 0.232, 4.496%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.223</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C32[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n270_s/I0</td>
</tr>
<tr>
<td>1.793</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n270_s/COUT</td>
</tr>
<tr>
<td>1.793</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C32[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n269_s/CIN</td>
</tr>
<tr>
<td>2.263</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C32[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n269_s/SUM</td>
</tr>
<tr>
<td>2.510</td>
<td>0.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C33[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n284_s/I0</td>
</tr>
<tr>
<td>3.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C33[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n284_s/SUM</td>
</tr>
<tr>
<td>3.462</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C34[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n284_s0/I0</td>
</tr>
<tr>
<td>3.979</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C34[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n284_s0/SUM</td>
</tr>
<tr>
<td>4.393</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/n298_s0/I0</td>
</tr>
<tr>
<td>4.942</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C33[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n298_s0/F</td>
</tr>
<tr>
<td>5.114</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n337_s2/I1</td>
</tr>
<tr>
<td>5.684</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n337_s2/F</td>
</tr>
<tr>
<td>5.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.231, 63.212%; route: 1.648, 32.249%; tC2Q: 0.232, 4.539%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.354</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_0_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R17C24[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/n1q_m_0_s0/Q</td>
</tr>
<tr>
<td>1.749</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n161_s8/CIN</td>
</tr>
<tr>
<td>1.785</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n161_s8/COUT</td>
</tr>
<tr>
<td>1.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n161_s9/CIN</td>
</tr>
<tr>
<td>1.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n161_s9/COUT</td>
</tr>
<tr>
<td>1.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td>u_rgb2dvi_0/encoder_g/n161_s10/CIN</td>
</tr>
<tr>
<td>1.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n161_s10/COUT</td>
</tr>
<tr>
<td>1.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/n161_s11/CIN</td>
</tr>
<tr>
<td>1.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n161_s11/COUT</td>
</tr>
<tr>
<td>2.531</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_3_s0/I1</td>
</tr>
<tr>
<td>3.086</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>4.026</td>
<td>0.940</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td>u_rgb2dvi_0/encoder_g/n299_s0/I2</td>
</tr>
<tr>
<td>4.479</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C29[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n299_s0/F</td>
</tr>
<tr>
<td>4.892</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/n338_s2/I1</td>
</tr>
<tr>
<td>5.354</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n338_s2/F</td>
</tr>
<tr>
<td>5.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C28[2][A]</td>
<td>u_rgb2dvi_0/encoder_g/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.611, 33.692%; route: 2.938, 61.456%; tC2Q: 0.232, 4.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
</tr>
<tr>
<td>1.459</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n154_s0/I0</td>
</tr>
<tr>
<td>2.008</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n154_s0/COUT</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n155_s0/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n155_s0/COUT</td>
</tr>
<tr>
<td>3.169</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/I3</td>
</tr>
<tr>
<td>3.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n327_s2/I2</td>
</tr>
<tr>
<td>4.104</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n327_s2/F</td>
</tr>
<tr>
<td>4.817</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n334_s1/I1</td>
</tr>
<tr>
<td>5.188</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n334_s1/F</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.697, 36.774%; route: 2.686, 58.199%; tC2Q: 0.232, 5.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
</tr>
<tr>
<td>1.459</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n154_s0/I0</td>
</tr>
<tr>
<td>2.008</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n154_s0/COUT</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n155_s0/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n155_s0/COUT</td>
</tr>
<tr>
<td>3.169</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/I3</td>
</tr>
<tr>
<td>3.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n327_s2/I2</td>
</tr>
<tr>
<td>4.104</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n327_s2/F</td>
</tr>
<tr>
<td>4.817</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n330_s2/I1</td>
</tr>
<tr>
<td>5.188</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n330_s2/F</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_4_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.697, 36.774%; route: 2.686, 58.199%; tC2Q: 0.232, 5.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
</tr>
<tr>
<td>1.459</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n154_s0/I0</td>
</tr>
<tr>
<td>2.008</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n154_s0/COUT</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n155_s0/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n155_s0/COUT</td>
</tr>
<tr>
<td>3.169</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/I3</td>
</tr>
<tr>
<td>3.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n327_s2/I2</td>
</tr>
<tr>
<td>4.104</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n327_s2/F</td>
</tr>
<tr>
<td>4.817</td>
<td>0.713</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n328_s2/I1</td>
</tr>
<tr>
<td>5.188</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n328_s2/F</td>
</tr>
<tr>
<td>5.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_6_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.697, 36.774%; route: 2.686, 58.199%; tC2Q: 0.232, 5.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.041</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.139</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
</tr>
<tr>
<td>1.459</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n154_s0/I0</td>
</tr>
<tr>
<td>2.008</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n154_s0/COUT</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n155_s0/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n155_s0/COUT</td>
</tr>
<tr>
<td>3.169</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/I3</td>
</tr>
<tr>
<td>3.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n327_s2/I2</td>
</tr>
<tr>
<td>4.104</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n327_s2/F</td>
</tr>
<tr>
<td>4.768</td>
<td>0.665</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/n331_s1/I1</td>
</tr>
<tr>
<td>5.139</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n331_s1/F</td>
</tr>
<tr>
<td>5.139</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C24[0][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.697, 37.166%; route: 2.637, 57.754%; tC2Q: 0.232, 5.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.997</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
</tr>
<tr>
<td>1.459</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n154_s0/I0</td>
</tr>
<tr>
<td>2.008</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n154_s0/COUT</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n155_s0/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n155_s0/COUT</td>
</tr>
<tr>
<td>3.169</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/I3</td>
</tr>
<tr>
<td>3.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n327_s2/I2</td>
</tr>
<tr>
<td>4.104</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n327_s2/F</td>
</tr>
<tr>
<td>4.535</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n333_s1/I1</td>
</tr>
<tr>
<td>4.997</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n333_s1/F</td>
</tr>
<tr>
<td>4.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.788, 40.422%; route: 2.404, 54.334%; tC2Q: 0.232, 5.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s2/F</td>
</tr>
<tr>
<td>4.437</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/n334_s1/I1</td>
</tr>
<tr>
<td>4.986</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n334_s1/F</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.170, 49.166%; route: 2.012, 45.578%; tC2Q: 0.232, 5.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s2/F</td>
</tr>
<tr>
<td>4.437</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n332_s2/I1</td>
</tr>
<tr>
<td>4.986</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n332_s2/F</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.170, 49.166%; route: 2.012, 45.578%; tC2Q: 0.232, 5.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s2/F</td>
</tr>
<tr>
<td>4.437</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n330_s2/I1</td>
</tr>
<tr>
<td>4.986</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n330_s2/F</td>
</tr>
<tr>
<td>4.986</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.170, 49.166%; route: 2.012, 45.578%; tC2Q: 0.232, 5.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.379</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s2/F</td>
</tr>
<tr>
<td>4.431</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/n333_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n333_s1/F</td>
</tr>
<tr>
<td>4.802</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.992, 47.100%; route: 2.005, 47.415%; tC2Q: 0.232, 5.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.748</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.457</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n299_s0/I2</td>
</tr>
<tr>
<td>4.027</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C32[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n299_s0/F</td>
</tr>
<tr>
<td>4.199</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n338_s2/I1</td>
</tr>
<tr>
<td>4.748</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n338_s2/F</td>
</tr>
<tr>
<td>4.748</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.191, 52.471%; route: 1.753, 41.972%; tC2Q: 0.232, 5.556%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_g/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C24[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n1q_m_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C24[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/n1q_m_2_s0/Q</td>
</tr>
<tr>
<td>1.459</td>
<td>0.654</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n154_s0/I0</td>
</tr>
<tr>
<td>2.008</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n154_s0/COUT</td>
</tr>
<tr>
<td>2.008</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n155_s0/CIN</td>
</tr>
<tr>
<td>2.043</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C22[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n155_s0/COUT</td>
</tr>
<tr>
<td>3.169</td>
<td>1.126</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/I3</td>
</tr>
<tr>
<td>3.540</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R18C27[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/TMDS_FSM_CTRL_2_s0/F</td>
</tr>
<tr>
<td>3.733</td>
<td>0.193</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/n327_s2/I2</td>
</tr>
<tr>
<td>4.104</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C27[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n327_s2/F</td>
</tr>
<tr>
<td>4.283</td>
<td>0.179</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/n332_s2/I1</td>
</tr>
<tr>
<td>4.745</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_g/n332_s2/F</td>
</tr>
<tr>
<td>4.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_2_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.788, 42.861%; route: 2.152, 51.578%; tC2Q: 0.232, 5.561%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n331_s1/I1</td>
</tr>
<tr>
<td>4.722</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n331_s1/F</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 50.203%; route: 1.834, 44.205%; tC2Q: 0.232, 5.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/n329_s1/I1</td>
</tr>
<tr>
<td>4.722</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n329_s1/F</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 50.203%; route: 1.834, 44.205%; tC2Q: 0.232, 5.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/n328_s2/I1</td>
</tr>
<tr>
<td>4.722</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n328_s2/F</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 50.203%; route: 1.834, 44.205%; tC2Q: 0.232, 5.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.459</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1q_m_3_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R17C35[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1q_m_3_s0/Q</td>
</tr>
<tr>
<td>1.236</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/n159_s11/I0</td>
</tr>
<tr>
<td>1.753</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C36[0][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n159_s11/COUT</td>
</tr>
<tr>
<td>2.470</td>
<td>0.717</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C34[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/I0</td>
</tr>
<tr>
<td>3.025</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R16C34[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/TMDS_FSM_CTRL_3_s0/F</td>
</tr>
<tr>
<td>3.703</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s2/I0</td>
</tr>
<tr>
<td>4.252</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R17C31[3][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s2/F</td>
</tr>
<tr>
<td>4.260</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n327_s1/I1</td>
</tr>
<tr>
<td>4.722</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n327_s1/F</td>
</tr>
<tr>
<td>4.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.083, 50.203%; route: 1.834, 44.205%; tC2Q: 0.232, 5.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.719</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n314_s2/I0</td>
</tr>
<tr>
<td>0.951</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_r/n314_s2/F</td>
</tr>
<tr>
<td>0.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.719</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/n314_s2/I0</td>
</tr>
<tr>
<td>0.951</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" background: #97FFFF;">u_rgb2dvi_0/encoder_b/n314_s2/F</td>
</tr>
<tr>
<td>0.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C20[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u_video_driver/cnt_v_7_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_7_s0/Q</td>
</tr>
<tr>
<td>0.719</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u_video_driver/n230_s3/I1</td>
</tr>
<tr>
<td>0.951</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n230_s3/F</td>
</tr>
<tr>
<td>0.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u_video_driver/cnt_v_7_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C38[0][A]</td>
<td>u_video_driver/cnt_v_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C38[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/Q</td>
</tr>
<tr>
<td>0.719</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>u_video_driver/n186_s1/I1</td>
</tr>
<tr>
<td>0.951</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n186_s1/F</td>
</tr>
<tr>
<td>0.951</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>u_video_driver/cnt_h_3_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[1][A]</td>
<td>u_video_driver/cnt_h_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u_video_driver/cnt_v_5_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_5_s0/Q</td>
</tr>
<tr>
<td>0.721</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u_video_driver/n232_s3/I0</td>
</tr>
<tr>
<td>0.953</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n232_s3/F</td>
</tr>
<tr>
<td>0.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u_video_driver/cnt_v_5_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[1][A]</td>
<td>u_video_driver/cnt_v_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>u_video_driver/cnt_h_8_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_8_s0/Q</td>
</tr>
<tr>
<td>0.721</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>u_video_driver/n181_s1/I2</td>
</tr>
<tr>
<td>0.953</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n181_s1/F</td>
</tr>
<tr>
<td>0.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>u_video_driver/cnt_h_8_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[1][A]</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_video_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_5_s0/Q</td>
</tr>
<tr>
<td>0.722</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_video_driver/n184_s1/I2</td>
</tr>
<tr>
<td>0.954</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n184_s1/F</td>
</tr>
<tr>
<td>0.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_video_driver/cnt_h_5_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C38[1][A]</td>
<td>u_video_driver/cnt_h_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.954</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_video_driver/cnt_h_7_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_7_s0/Q</td>
</tr>
<tr>
<td>0.722</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_video_driver/n182_s1/I0</td>
</tr>
<tr>
<td>0.954</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n182_s1/F</td>
</tr>
<tr>
<td>0.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_video_driver/cnt_h_7_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C40[0][A]</td>
<td>u_video_driver/cnt_h_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.714%; route: 0.006, 1.389%; tC2Q: 0.202, 45.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>u_video_driver/cnt_v_3_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_3_s0/Q</td>
</tr>
<tr>
<td>0.723</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>u_video_driver/n234_s1/I2</td>
</tr>
<tr>
<td>0.955</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n234_s1/F</td>
</tr>
<tr>
<td>0.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>u_video_driver/cnt_v_3_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[1][A]</td>
<td>u_video_driver/cnt_v_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.443</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_display/pixel_data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/n1d_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C35[1][A]</td>
<td>u_video_display/pixel_data_22_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C35[1][A]</td>
<td style=" font-weight:bold;">u_video_display/pixel_data_22_s0/Q</td>
</tr>
<tr>
<td>0.968</td>
<td>0.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/n1d_3_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1d_3_s1/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C36[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/n1d_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.252, 55.525%; tC2Q: 0.202, 44.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>u_video_driver/cnt_v_0_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R17C37[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_0_s0/Q</td>
</tr>
<tr>
<td>0.721</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>u_video_driver/n237_s3/I0</td>
</tr>
<tr>
<td>1.011</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n237_s3/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>u_video_driver/cnt_v_0_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[2][A]</td>
<td>u_video_driver/cnt_v_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_video_driver/cnt_v_6_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C39[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_6_s0/Q</td>
</tr>
<tr>
<td>0.721</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_video_driver/n231_s1/I2</td>
</tr>
<tr>
<td>1.011</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n231_s1/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_video_driver/cnt_v_6_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C39[2][A]</td>
<td>u_video_driver/cnt_v_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.486</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/Q</td>
</tr>
<tr>
<td>0.721</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>u_video_driver/n188_s1/I1</td>
</tr>
<tr>
<td>1.011</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n188_s1/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>u_video_driver/cnt_h_1_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[2][A]</td>
<td>u_video_driver/cnt_h_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.363%; route: 0.005, 0.984%; tC2Q: 0.202, 40.653%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.013</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td>u_video_driver/cnt_v_9_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R17C38[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_9_s0/Q</td>
</tr>
<tr>
<td>0.723</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td>u_video_driver/n228_s1/I2</td>
</tr>
<tr>
<td>1.013</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" background: #97FFFF;">u_video_driver/n228_s1/F</td>
</tr>
<tr>
<td>1.013</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C38[2][A]</td>
<td>u_video_driver/cnt_v_9_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C38[2][A]</td>
<td>u_video_driver/cnt_v_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 58.077%; route: 0.007, 1.469%; tC2Q: 0.202, 40.454%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_6_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.609</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_4_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/D4</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.609</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_0_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.609</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/dout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td>u_rgb2dvi_0/encoder_g/dout_0_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C22[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_0_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.609</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>u_rgb2dvi_0/encoder_b/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/dout_6_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/D6</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.609</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.609</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_b/dout_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td>u_rgb2dvi_0/encoder_b/dout_0_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C20[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_b/dout_0_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/D0</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.609</td>
<td>0.095</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C38[2][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/Q</td>
</tr>
<tr>
<td>0.718</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>u_video_driver/n187_s1/I2</td>
</tr>
<tr>
<td>1.062</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n187_s1/F</td>
</tr>
<tr>
<td>1.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_h_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>u_video_driver/cnt_h_2_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C38[2][B]</td>
<td>u_video_driver/cnt_h_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.723%; route: 0.002, 0.446%; tC2Q: 0.202, 36.831%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td>u_rgb2dvi_0/reset_syn/rst_1_s0/CLK</td>
</tr>
<tr>
<td>0.715</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_1_s0/Q</td>
</tr>
<tr>
<td>1.064</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_driver/cnt_v_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_driver/cnt_v_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>u_video_driver/cnt_v_4_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R17C37[2][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_4_s0/Q</td>
</tr>
<tr>
<td>0.721</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>u_video_driver/n233_s4/I1</td>
</tr>
<tr>
<td>1.065</td>
<td>0.344</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td style=" background: #97FFFF;">u_video_driver/n233_s4/F</td>
</tr>
<tr>
<td>1.065</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td style=" font-weight:bold;">u_video_driver/cnt_v_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>u_video_driver/cnt_v_4_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C37[2][B]</td>
<td>u_video_driver/cnt_v_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.344, 62.445%; route: 0.005, 0.887%; tC2Q: 0.202, 36.668%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_7_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/D7</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.597</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.597</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/encoder_g/dout_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td>u_rgb2dvi_0/encoder_g/dout_1_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_g/dout_1_s0/Q</td>
</tr>
<tr>
<td>1.137</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/D1</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.597</td>
<td>0.083</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.614%; tC2Q: 0.202, 32.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.964</td>
<td>0.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.953</td>
<td>0.989</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.074</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>1.888</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.964</td>
<td>0.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.953</td>
<td>0.989</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.074</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>1.888</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.964</td>
<td>0.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.953</td>
<td>0.989</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.074</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>1.888</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.964</td>
<td>0.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.953</td>
<td>0.989</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.074</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.039</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>1.888</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.537</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.929</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.918</td>
<td>0.989</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.997</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>2.844</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.929</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.918</td>
<td>0.989</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.997</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>2.844</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.929</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.918</td>
<td>0.989</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.997</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>2.844</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.844</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.929</td>
<td>1.929</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.929</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.918</td>
<td>0.989</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>3.032</td>
<td>0.114</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>2.997</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>2.844</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.929</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.114, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/PCLK</td>
</tr>
<tr>
<td>10.063</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>10.063</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/PCLK</td>
</tr>
<tr>
<td>10.063</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.063</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>10.063</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.132</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.573</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.805</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>2.132</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>9.643</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.216</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>10.181</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>9.643</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.327, 85.123%; tC2Q: 0.232, 14.877%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.989</td>
<td>0.989</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.073</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>1.108</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>1.261</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.989</td>
<td>0.989</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.073</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>1.108</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>1.261</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.989</td>
<td>0.989</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.073</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>1.108</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>1.261</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.310</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.261</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.989</td>
<td>0.989</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.073</td>
<td>0.084</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>1.108</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>1.261</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.084, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.667</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.667</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.667</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.667</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/PCLK</td>
</tr>
<tr>
<td>0.667</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C32[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C33[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/cnt_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C32[2][A]</td>
<td>u_rgb2dvi_0/encoder_r/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C30[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[0][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>u_rgb2dvi_0/encoder_r/dout_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/encoder_r/dout_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0/CLK</td>
</tr>
<tr>
<td>0.525</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C31[1][A]</td>
<td>u_rgb2dvi_0/encoder_r/dout_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT16[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_clk/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.964</td>
<td>-0.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.025</td>
<td>0.989</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.114</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10/FCLK</td>
</tr>
<tr>
<td>0.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
<tr>
<td>0.300</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT16[A]</td>
<td>u_rgb2dvi_0/serializer_clk/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.964</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT30[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_r/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.964</td>
<td>-0.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.025</td>
<td>0.989</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.114</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10/FCLK</td>
</tr>
<tr>
<td>0.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
<tr>
<td>0.300</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT30[A]</td>
<td>u_rgb2dvi_0/serializer_r/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.964</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT24[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_g/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.964</td>
<td>-0.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.025</td>
<td>0.989</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.114</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10/FCLK</td>
</tr>
<tr>
<td>0.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
<tr>
<td>0.300</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT24[A]</td>
<td>u_rgb2dvi_0/serializer_g/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.964</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.271</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.571</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>118</td>
<td>TOPSIDE[0]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.514</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
<tr>
<td>0.716</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>47</td>
<td>R16C26[2][B]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/reset_syn/rst_2_s0/Q</td>
</tr>
<tr>
<td>1.571</td>
<td>0.856</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td style=" font-weight:bold;">u_rgb2dvi_0/serializer_b/u_OSER10/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-0.964</td>
<td>-0.964</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-0.964</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.025</td>
<td>0.989</td>
<td>tCL</td>
<td>FF</td>
<td>5</td>
<td>PLL_L[0]</td>
<td>rpll_pixel_clk_5x/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.114</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10/FCLK</td>
</tr>
<tr>
<td>0.149</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
<tr>
<td>0.300</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT20[A]</td>
<td>u_rgb2dvi_0/serializer_b/u_OSER10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.964</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.856, 80.902%; tC2Q: 0.202, 19.098%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.090, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/data_req_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/data_req_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/data_req_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/pixel_xpos_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/pixel_xpos_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/pixel_xpos_9_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/cnt_h_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/cnt_h_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/cnt_h_8_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_driver/cnt_h_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_driver/cnt_h_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_driver/cnt_h_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/reset_syn/rst_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/encoder_g/din_q_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/encoder_g/din_q_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/encoder_g/din_q_2_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/encoder_g/n1d_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/encoder_g/n1d_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/encoder_g/n1d_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_video_display/pixel_data_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_video_display/pixel_data_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_video_display/pixel_data_7_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/encoder_g/n1d_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/encoder_g/n1d_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/encoder_g/n1d_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.744</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.744</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>5.151</td>
<td>0.329</td>
<td>tCL</td>
<td>FF</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>5.412</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.643</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.972</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>10.156</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>u_rgb2dvi_0/encoder_b/cnt_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>118</td>
<td>pixel_clk</td>
<td>-0.244</td>
<td>0.261</td>
</tr>
<tr>
<td>47</td>
<td>reset</td>
<td>-0.244</td>
<td>1.327</td>
</tr>
<tr>
<td>46</td>
<td>de_reg</td>
<td>7.355</td>
<td>1.520</td>
</tr>
<tr>
<td>12</td>
<td>cnt_v[9]</td>
<td>7.383</td>
<td>0.461</td>
</tr>
<tr>
<td>11</td>
<td>video_de</td>
<td>8.023</td>
<td>1.352</td>
</tr>
<tr>
<td>11</td>
<td>n189_12</td>
<td>5.937</td>
<td>0.514</td>
</tr>
<tr>
<td>10</td>
<td>c0_reg</td>
<td>8.145</td>
<td>0.682</td>
</tr>
<tr>
<td>10</td>
<td>n1q_m[0]</td>
<td>3.656</td>
<td>1.088</td>
</tr>
<tr>
<td>10</td>
<td>q_m_reg[8]</td>
<td>3.266</td>
<td>0.683</td>
</tr>
<tr>
<td>10</td>
<td>n211_9</td>
<td>7.016</td>
<td>0.677</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R16C21</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C26</td>
<td>73.61%</td>
</tr>
<tr>
<td>R16C22</td>
<td>70.83%</td>
</tr>
<tr>
<td>R17C24</td>
<td>69.44%</td>
</tr>
<tr>
<td>R16C39</td>
<td>69.44%</td>
</tr>
<tr>
<td>R18C38</td>
<td>65.28%</td>
</tr>
<tr>
<td>R16C25</td>
<td>63.89%</td>
</tr>
<tr>
<td>R17C38</td>
<td>62.50%</td>
</tr>
<tr>
<td>R17C31</td>
<td>59.72%</td>
</tr>
<tr>
<td>R16C17</td>
<td>54.17%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name sys_clk -period 27 -waveform {0 10} [get_ports {sys_clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
