#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Tue Feb 17 17:19:20 2026
# Process ID         : 19560
# Current directory  : C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1
# Command line       : vivado.exe -log cnn_controler_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source cnn_controler_wrapper.tcl -notrace
# Log file           : C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1/cnn_controler_wrapper.vdi
# Journal file       : C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1\vivado.jou
# Running On         : DESKTOP-H7PHBSJ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26200
# Processor Detail   : 13th Gen Intel(R) Core(TM) i5-1335U
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 16803 MB
# Swap memory        : 13421 MB
# Total Virtual      : 30224 MB
# Available Virtual  : 12913 MB
#-----------------------------------------------------------
source cnn_controler_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 505.023 ; gain = 214.070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ishan/ECT_110_vitis/cnn/cnn/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 597.387 ; gain = 85.395
Command: link_design -top cnn_controler_wrapper -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 910.191 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2508 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_processing_system7_0_0/cnn_controler_processing_system7_0_0.xdc] for cell 'cnn_controler_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_processing_system7_0_0/cnn_controler_processing_system7_0_0.xdc] for cell 'cnn_controler_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_axi_smc_0/bd_0/ip/ip_1/bd_dee4_psr_aclk_0_board.xdc] for cell 'cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_axi_smc_0/bd_0/ip/ip_1/bd_dee4_psr_aclk_0_board.xdc] for cell 'cnn_controler_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_axi_smc_0/smartconnect.xdc] for cell 'cnn_controler_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_axi_smc_0/smartconnect.xdc] for cell 'cnn_controler_i/axi_smc/inst'
Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_rst_ps7_0_100M_0/cnn_controler_rst_ps7_0_100M_0_board.xdc] for cell 'cnn_controler_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_rst_ps7_0_100M_0/cnn_controler_rst_ps7_0_100M_0_board.xdc] for cell 'cnn_controler_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_axi_gpio_0_0/cnn_controler_axi_gpio_0_0_board.xdc] for cell 'cnn_controler_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/ishan/ECT110/project_7/project_7.gen/sources_1/bd/cnn_controler/ip/cnn_controler_axi_gpio_0_0/cnn_controler_axi_gpio_0_0_board.xdc] for cell 'cnn_controler_i/axi_gpio_0/U0'
INFO: [Project 1-1714] 102 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1739.082 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 242 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 239 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 1739.082 ; gain = 1141.695
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1739.082 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fab0b605

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1739.082 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: fab0b605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2129.184 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: fab0b605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.178 . Memory (MB): peak = 2129.184 ; gain = 0.000
Phase 1 Initialization | Checksum: fab0b605

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.191 . Memory (MB): peak = 2129.184 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: fab0b605

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.184 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: fab0b605

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.184 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: fab0b605

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2129.184 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 10 inverters resulting in an inversion of 126 pins
INFO: [Opt 31-138] Pushed 26 inverter(s) to 169 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1d4539462

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2129.184 ; gain = 0.000
Retarget | Checksum: 1d4539462
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 77 cells
INFO: [Opt 31-1021] In phase Retarget, 105 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c48232cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2129.184 ; gain = 0.000
Constant propagation | Checksum: 1c48232cc
INFO: [Opt 31-389] Phase Constant propagation created 77 cells and removed 204 cells
INFO: [Opt 31-1021] In phase Constant propagation, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2129.184 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2129.184 ; gain = 0.000
Phase 5 Sweep | Checksum: 1e79fa10e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2129.184 ; gain = 0.000
Sweep | Checksum: 1e79fa10e
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 184 cells
INFO: [Opt 31-1021] In phase Sweep, 125 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1e79fa10e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2129.184 ; gain = 0.000
BUFG optimization | Checksum: 1e79fa10e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e79fa10e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2129.184 ; gain = 0.000
Shift Register Optimization | Checksum: 1e79fa10e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e79fa10e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 2129.184 ; gain = 0.000
Post Processing Netlist | Checksum: 1e79fa10e
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a15525fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2129.184 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2129.184 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a15525fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2129.184 ; gain = 0.000
Phase 9 Finalization | Checksum: 1a15525fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2129.184 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              77  |                                            105  |
|  Constant propagation         |              77  |             204  |                                            100  |
|  Sweep                        |               0  |             184  |                                            125  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            100  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a15525fc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2129.184 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 1ad649cfe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2303.207 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ad649cfe

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2303.207 ; gain = 174.023

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ad649cfe

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2303.207 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2303.207 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 13c9e7670

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2303.207 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2303.207 ; gain = 564.125
INFO: [Vivado 12-24828] Executing command : report_drc -file cnn_controler_wrapper_drc_opted.rpt -pb cnn_controler_wrapper_drc_opted.pb -rpx cnn_controler_wrapper_drc_opted.rpx
Command: report_drc -file cnn_controler_wrapper_drc_opted.rpt -pb cnn_controler_wrapper_drc_opted.pb -rpx cnn_controler_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1/cnn_controler_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2303.207 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2303.207 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.158 . Memory (MB): peak = 2303.207 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.104 . Memory (MB): peak = 2303.207 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2303.207 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2303.207 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.189 . Memory (MB): peak = 2303.207 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1/cnn_controler_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2303.207 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 122c20da8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2303.207 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2303.207 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 789fdba8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2303.207 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 109b6a32b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 109b6a32b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2320.008 ; gain = 16.801
Phase 1 Placer Initialization | Checksum: 109b6a32b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 44a94c38

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 4c8b8da6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 4c8b8da6

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: e4795b84

Time (s): cpu = 00:00:39 ; elapsed = 00:00:30 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: f1a88d0b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:31 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 4 LUTNM shape to break, 675 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 1, total 4, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 287 nets or LUTs. Breaked 4 LUTs, combined 283 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1402] Pass 1: Identified 2 candidate cells for Shift Register optimization.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2320.008 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2320.008 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |            283  |                   287  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |            283  |                   287  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1fb1c6d8a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 2320.008 ; gain = 16.801
Phase 2.5 Global Place Phase2 | Checksum: 11d5da18a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 2320.008 ; gain = 16.801
Phase 2 Global Placement | Checksum: 11d5da18a

Time (s): cpu = 00:00:48 ; elapsed = 00:00:37 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 185b50841

Time (s): cpu = 00:00:51 ; elapsed = 00:00:39 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1acf52998

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2592d4581

Time (s): cpu = 00:00:58 ; elapsed = 00:00:44 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 23cc6ad37

Time (s): cpu = 00:00:58 ; elapsed = 00:00:45 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 264d00ea9

Time (s): cpu = 00:01:06 ; elapsed = 00:00:49 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 13be66dc3

Time (s): cpu = 00:01:14 ; elapsed = 00:01:01 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 184e5ece3

Time (s): cpu = 00:01:16 ; elapsed = 00:01:03 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1be910b67

Time (s): cpu = 00:01:16 ; elapsed = 00:01:03 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2130d69be

Time (s): cpu = 00:01:27 ; elapsed = 00:01:11 . Memory (MB): peak = 2320.008 ; gain = 16.801
Phase 3 Detail Placement | Checksum: 2130d69be

Time (s): cpu = 00:01:28 ; elapsed = 00:01:11 . Memory (MB): peak = 2320.008 ; gain = 16.801

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 173a9f845

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.075 | TNS=-0.075 |
Phase 1 Physical Synthesis Initialization | Checksum: edadc6d5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.557 . Memory (MB): peak = 2359.402 ; gain = 0.000
INFO: [Place 46-33] Processed net cnn_controler_i/cnn_accelerator_0/inst/gmem_m_axi_U/bus_write/wreq_burst_conv/burst_sequential/rs_req/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 100047f6d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2359.402 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 173a9f845

Time (s): cpu = 00:01:37 ; elapsed = 00:01:17 . Memory (MB): peak = 2359.402 ; gain = 56.195

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.506. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e1c43df8

Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2359.402 ; gain = 56.195

Time (s): cpu = 00:01:40 ; elapsed = 00:01:21 . Memory (MB): peak = 2359.402 ; gain = 56.195
Phase 4.1 Post Commit Optimization | Checksum: e1c43df8

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 2359.402 ; gain = 56.195

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e1c43df8

Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 2359.402 ; gain = 56.195

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e1c43df8

Time (s): cpu = 00:01:41 ; elapsed = 00:01:22 . Memory (MB): peak = 2359.402 ; gain = 56.195
Phase 4.3 Placer Reporting | Checksum: e1c43df8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 2359.402 ; gain = 56.195

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2359.402 ; gain = 0.000

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 2359.402 ; gain = 56.195
Phase 4 Post Placement Optimization and Clean-Up | Checksum: a4639742

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 2359.402 ; gain = 56.195
Ending Placer Task | Checksum: 472e4d19

Time (s): cpu = 00:01:42 ; elapsed = 00:01:22 . Memory (MB): peak = 2359.402 ; gain = 56.195
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:24 . Memory (MB): peak = 2359.402 ; gain = 56.195
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file cnn_controler_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2359.402 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file cnn_controler_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2359.402 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file cnn_controler_wrapper_utilization_placed.rpt -pb cnn_controler_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.247 . Memory (MB): peak = 2365.676 ; gain = 6.273
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2368.051 ; gain = 8.648
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.051 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 2368.051 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2368.051 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2368.051 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2368.051 ; gain = 8.648
INFO: [Common 17-1381] The checkpoint 'C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1/cnn_controler_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2368.051 ; gain = 8.648
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2371.137 ; gain = 3.086
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.506 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.170 . Memory (MB): peak = 2400.449 ; gain = 16.402
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2402.449 ; gain = 18.371
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2402.449 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2402.449 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2402.449 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2402.449 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2402.449 ; gain = 18.371
INFO: [Common 17-1381] The checkpoint 'C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1/cnn_controler_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2402.449 ; gain = 31.312
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 28460472 ConstDB: 0 ShapeSum: 8eed5b7 RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 9996a2b0 | NumContArr: 4dedfa55 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26cd6923f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2493.652 ; gain = 91.203

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26cd6923f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2493.652 ; gain = 91.203

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26cd6923f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 2493.652 ; gain = 91.203
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dfbbee0e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:37 . Memory (MB): peak = 2553.723 ; gain = 151.273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.601  | TNS=0.000  | WHS=-0.205 | THS=-625.212|


Phase 2.4 Soft Constraint Pins - Fast Budgeting
Phase 2.4 Soft Constraint Pins - Fast Budgeting | Checksum: 1d3f6dde0

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2772.105 ; gain = 369.656

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 33158
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 33158
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c3ca8f39

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1c3ca8f39

Time (s): cpu = 00:00:49 ; elapsed = 00:00:40 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 20ec96f55

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2772.105 ; gain = 369.656
Phase 4 Initial Routing | Checksum: 20ec96f55

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 4598
 Number of Nodes with overlaps = 1416
 Number of Nodes with overlaps = 580
 Number of Nodes with overlaps = 264
 Number of Nodes with overlaps = 118
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.087 | TNS=-0.243 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1de2de8af

Time (s): cpu = 00:01:59 ; elapsed = 00:01:40 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 446
 Number of Nodes with overlaps = 171
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.254  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 206b050d4

Time (s): cpu = 00:02:28 ; elapsed = 00:02:04 . Memory (MB): peak = 2772.105 ; gain = 369.656
Phase 5 Rip-up And Reroute | Checksum: 206b050d4

Time (s): cpu = 00:02:28 ; elapsed = 00:02:05 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c8fefb9a

Time (s): cpu = 00:02:29 ; elapsed = 00:02:05 . Memory (MB): peak = 2772.105 ; gain = 369.656
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.362  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 1c8fefb9a

Time (s): cpu = 00:02:29 ; elapsed = 00:02:05 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1c8fefb9a

Time (s): cpu = 00:02:29 ; elapsed = 00:02:05 . Memory (MB): peak = 2772.105 ; gain = 369.656
Phase 6 Delay and Skew Optimization | Checksum: 1c8fefb9a

Time (s): cpu = 00:02:29 ; elapsed = 00:02:05 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.362  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2205331b8

Time (s): cpu = 00:02:31 ; elapsed = 00:02:06 . Memory (MB): peak = 2772.105 ; gain = 369.656
Phase 7 Post Hold Fix | Checksum: 2205331b8

Time (s): cpu = 00:02:31 ; elapsed = 00:02:06 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.54737 %
  Global Horizontal Routing Utilization  = 10.8566 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2205331b8

Time (s): cpu = 00:02:31 ; elapsed = 00:02:06 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2205331b8

Time (s): cpu = 00:02:31 ; elapsed = 00:02:06 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 1f16515d2

Time (s): cpu = 00:02:34 ; elapsed = 00:02:09 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 1f16515d2

Time (s): cpu = 00:02:34 ; elapsed = 00:02:09 . Memory (MB): peak = 2772.105 ; gain = 369.656

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.362  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 1f16515d2

Time (s): cpu = 00:02:34 ; elapsed = 00:02:09 . Memory (MB): peak = 2772.105 ; gain = 369.656
Total Elapsed time in route_design: 128.945 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 6dbf8b25

Time (s): cpu = 00:02:35 ; elapsed = 00:02:10 . Memory (MB): peak = 2772.105 ; gain = 369.656
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 6dbf8b25

Time (s): cpu = 00:02:36 ; elapsed = 00:02:10 . Memory (MB): peak = 2772.105 ; gain = 369.656

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:36 ; elapsed = 00:02:10 . Memory (MB): peak = 2772.105 ; gain = 369.656
INFO: [Vivado 12-24828] Executing command : report_drc -file cnn_controler_wrapper_drc_routed.rpt -pb cnn_controler_wrapper_drc_routed.pb -rpx cnn_controler_wrapper_drc_routed.rpx
Command: report_drc -file cnn_controler_wrapper_drc_routed.rpt -pb cnn_controler_wrapper_drc_routed.pb -rpx cnn_controler_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1/cnn_controler_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2772.105 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file cnn_controler_wrapper_methodology_drc_routed.rpt -pb cnn_controler_wrapper_methodology_drc_routed.pb -rpx cnn_controler_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file cnn_controler_wrapper_methodology_drc_routed.rpt -pb cnn_controler_wrapper_methodology_drc_routed.pb -rpx cnn_controler_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1/cnn_controler_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2779.195 ; gain = 7.090
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file cnn_controler_wrapper_timing_summary_routed.rpt -pb cnn_controler_wrapper_timing_summary_routed.pb -rpx cnn_controler_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file cnn_controler_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file cnn_controler_wrapper_route_status.rpt -pb cnn_controler_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file cnn_controler_wrapper_power_routed.rpt -pb cnn_controler_wrapper_power_summary_routed.pb -rpx cnn_controler_wrapper_power_routed.rpx
Command: report_power -file cnn_controler_wrapper_power_routed.rpt -pb cnn_controler_wrapper_power_summary_routed.pb -rpx cnn_controler_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
126 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2796.266 ; gain = 17.070
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file cnn_controler_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file cnn_controler_wrapper_bus_skew_routed.rpt -pb cnn_controler_wrapper_bus_skew_routed.pb -rpx cnn_controler_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:45 ; elapsed = 00:00:27 . Memory (MB): peak = 2798.625 ; gain = 26.520
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.240 . Memory (MB): peak = 2828.523 ; gain = 17.086
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2833.684 ; gain = 22.223
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2833.684 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.338 . Memory (MB): peak = 2833.684 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2833.684 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2833.684 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2833.684 ; gain = 22.223
INFO: [Common 17-1381] The checkpoint 'C:/Users/ishan/ECT110/project_7/project_7.runs/impl_1/cnn_controler_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2833.684 ; gain = 35.059
INFO: [Common 17-206] Exiting Vivado at Tue Feb 17 17:26:02 2026...
