<cpu name='omapl138' >
    <device name='mcasp' base='01D00000h' size='4K'>
        <!-- source: SPRUFM1 - August 2009 -->
        <reg offset='0h' name='REV_ID' descr='Revision ID' expect='44300A02h' />
        <reg offset='10h' name='PFUNC' />
        <reg offset='14h' name='PDIR' />
        <reg offset='44h' name='GBLCTL' descr='Global control register' />
        <reg offset='48h' name='AMUTE' />
        <reg offset='68h' name='RFMT' />
        <reg offset='A8h' name='XFMT' />
        <reg offset='B8h' name='XTDM' />
    </device>
    <device name='lcd' base='01E13000h' size='4K'>
        <!-- source: SPRUFM0B - August 2010 -->
        <reg offset='0h' name='REV_ID' expect='4C100100h' />
        <reg offset='4h' name='LCD_CTRL' />
        <reg offset='8h' name='LCD_STAT' />
        <reg offset='Ch' name='LIDD_CTRL' />
        <reg offset='10h' name='LIDD_CS0_CONF' />
        <reg offset='14h' name='LIDD_CS0_ADDR' />
        <reg offset='18h' name='LIDD_CS0_DATA' />
        <reg offset='1Ch' name='LIDD_CS1_CONF' />
        <reg offset='20h' name='LIDD_CS1_ADDR' />
        <reg offset='24h' name='LIDD_CS1_DATA' />
        <reg offset='28h' name='RASTER_CTRL' />
        <reg offset='2Ch' name='RASTER_TIMING_0' />
        <reg offset='30h' name='RASTER_TIMING_1' />
        <reg offset='34h' name='RASTER_TIMING_2' />
        <reg offset='38h' name='RASTER_SUBPANEL' />
        <reg offset='40h' name='LCDDMA_CTRL' />
        <reg offset='44h' name='LCDDMA_FB0_BASE' />
        <reg offset='48h' name='LCDDMA_FB0_CEILING' />
        <reg offset='4Ch' name='LCDDMA_FB1_BASE' />
        <reg offset='50h' name='LCDDMA_FB1_CEILING' />
    </device>
    <device name='emifa' base='68000000h' size='32K' >
        <reg offset='0h' name='MIDR' expect='40000205h' />
        <reg offset='4h' name='AWCC' />
        <reg offset='8h' name='SDCR' />
        <reg offset='Ch' name='SDRCR' />
        <reg offset='10h' name='CE2CFG' />
        <reg offset='14h' name='CE3CFG' />
        <reg offset='18h' name='CE4CFG' />
        <reg offset='1Ch' name='CE5CFG' />
        <reg offset='68h' name='PMCR' />
    </device>
    <device name='ddr' base='B0000000h' size='32K' >
        <!-- source: SPRUGJ4 - June 2009 -->
        <reg offset='0h' name='REVID' expect='40311B1Fh' />
        <reg offset='4h' name='SDRSTAT' />
        <reg offset='8h' name='SDCR' />
        <reg offset='Ch' name='SDRCR' />
        <reg offset='10h' name='SDTIMR1' />
        <reg offset='14h' name='SDTIMR2' />
        <reg offset='1Ch' name='SDCR2' />
        <reg offset='20h' name='PBBPR' />
        <reg offset='E4h' name='DRPYC1R' />
    </device>
</cpu>

