D:\AKSA-SDS\Task 3 Verilog\5-bit Diagram.dwg,Model,5/14/2024 12:40:34 PM,Ubaid Rehman,AutoCAD PDF (General Documentation).pc3,ANSI A (8.50 x 11.00 Inches),1:8.77218,
D:\AKSA-SDS\Task 3 Verilog\5-bit Diagram.dwg,Model,5/14/2024 12:42:07 PM,Ubaid Rehman,AutoCAD PDF (General Documentation).pc3,ANSI A (8.50 x 11.00 Inches),1:35.8785,
D:\AKSA-SDS\Task 3 Verilog\5-bit Diagram.dwg,Model,5/14/2024 12:43:44 PM,Ubaid Rehman,AutoCAD PDF (General Documentation).pc3,ANSI A (8.50 x 11.00 Inches),1:22.677,
D:\AKSA-SDS\Task 3 Verilog\5-bit Diagram.dwg,Model,5/14/2024 1:35:13 PM,Ubaid Rehman,AutoCAD PDF (General Documentation).pc3,ANSI A (8.50 x 11.00 Inches),1:37.154,
D:\AKSA-SDS\Task 3 Verilog\5-bit Diagram.dwg,Model,5/14/2024 1:56:25 PM,Ubaid Rehman,AutoCAD PDF (General Documentation).pc3,ANSI A (8.50 x 11.00 Inches),1:154.001,
