Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Nexys.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Nexys.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Nexys"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : Nexys
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/local/CRAPS/ucmp4.vhd" into library work
Parsing entity <ucmp4>.
Parsing architecture <synthesis> of entity <ucmp4>.
Parsing VHDL file "/home/local/CRAPS/fulladder.vhd" into library work
Parsing entity <fulladder>.
Parsing architecture <synthesis> of entity <fulladder>.
Parsing VHDL file "/home/local/CRAPS/decoder2to4.vhd" into library work
Parsing entity <decoder2to4>.
Parsing architecture <synthesis> of entity <decoder2to4>.
Parsing VHDL file "/home/local/CRAPS/count4Z.vhd" into library work
Parsing entity <count4Z>.
Parsing architecture <synthesis> of entity <count4z>.
Parsing VHDL file "/home/local/CRAPS/ucmp8.vhd" into library work
Parsing entity <ucmp8>.
Parsing architecture <synthesis> of entity <ucmp8>.
Parsing VHDL file "/home/local/CRAPS/eq4.vhd" into library work
Parsing entity <eq4>.
Parsing architecture <synthesis> of entity <eq4>.
Parsing VHDL file "/home/local/CRAPS/decoder4to16.vhd" into library work
Parsing entity <decoder4to16>.
Parsing architecture <synthesis> of entity <decoder4to16>.
Parsing VHDL file "/home/local/CRAPS/count8Z.vhd" into library work
Parsing entity <count8Z>.
Parsing architecture <synthesis> of entity <count8z>.
Parsing VHDL file "/home/local/CRAPS/adder4.vhd" into library work
Parsing entity <adder4>.
Parsing architecture <synthesis> of entity <adder4>.
Parsing VHDL file "/home/local/CRAPS/ucmp16.vhd" into library work
Parsing entity <ucmp16>.
Parsing architecture <synthesis> of entity <ucmp16>.
Parsing VHDL file "/home/local/CRAPS/shift8.vhd" into library work
Parsing entity <shift8>.
Parsing architecture <synthesis> of entity <shift8>.
Parsing VHDL file "/home/local/CRAPS/shift4.vhd" into library work
Parsing entity <shift4>.
Parsing architecture <synthesis> of entity <shift4>.
Parsing VHDL file "/home/local/CRAPS/shift2.vhd" into library work
Parsing entity <shift2>.
Parsing architecture <synthesis> of entity <shift2>.
Parsing VHDL file "/home/local/CRAPS/shift16.vhd" into library work
Parsing entity <shift16>.
Parsing architecture <synthesis> of entity <shift16>.
Parsing VHDL file "/home/local/CRAPS/shift1.vhd" into library work
Parsing entity <shift1>.
Parsing architecture <synthesis> of entity <shift1>.
Parsing VHDL file "/home/local/CRAPS/eq8.vhd" into library work
Parsing entity <eq8>.
Parsing architecture <synthesis> of entity <eq8>.
Parsing VHDL file "/home/local/CRAPS/encodeurpriorite8.vhd" into library work
Parsing entity <encodeurpriorite8>.
Parsing architecture <synthesis> of entity <encodeurpriorite8>.
Parsing VHDL file "/home/local/CRAPS/decoder5to32.vhd" into library work
Parsing entity <decoder5to32>.
Parsing architecture <synthesis> of entity <decoder5to32>.
Parsing VHDL file "/home/local/CRAPS/dec7segs.vhd" into library work
Parsing entity <dec7segs>.
Parsing architecture <synthesis> of entity <dec7segs>.
Parsing VHDL file "/home/local/CRAPS/count2.vhd" into library work
Parsing entity <count2>.
Parsing architecture <synthesis> of entity <count2>.
Parsing VHDL file "/home/local/CRAPS/count16Z.vhd" into library work
Parsing entity <count16Z>.
Parsing architecture <synthesis> of entity <count16z>.
Parsing VHDL file "/home/local/CRAPS/adder32.vhd" into library work
Parsing entity <adder32>.
Parsing architecture <synthesis> of entity <adder32>.
Parsing VHDL file "/home/local/CRAPS/umult32x32.vhd" into library work
Parsing entity <umult32x32>.
Parsing architecture <synthesis> of entity <umult32x32>.
Parsing VHDL file "/home/local/CRAPS/TxUnit.vhd" into library work
Parsing entity <TxUnit>.
Parsing architecture <behavorial> of entity <txunit>.
Parsing VHDL file "/home/local/CRAPS/RxUnit.vhd" into library work
Parsing entity <RxUnit>.
Parsing architecture <behavorial> of entity <rxunit>.
Parsing VHDL file "/home/local/CRAPS/reg4.vhd" into library work
Parsing entity <reg4>.
Parsing architecture <synthesis> of entity <reg4>.
Parsing VHDL file "/home/local/CRAPS/reg32.vhd" into library work
Parsing entity <reg32>.
Parsing architecture <synthesis> of entity <reg32>.
Parsing VHDL file "/home/local/CRAPS/reg16.vhd" into library work
Parsing entity <reg16>.
Parsing architecture <synthesis> of entity <reg16>.
Parsing VHDL file "/home/local/CRAPS/rams_read_through8192x32.vhd" into library work
Parsing entity <rams_read_through8192x32>.
Parsing architecture <synthesis> of entity <rams_read_through8192x32>.
Parsing VHDL file "/home/local/CRAPS/rams_read_through4096x32.vhd" into library work
Parsing entity <rams_read_through4096x32>.
Parsing architecture <synthesis> of entity <rams_read_through4096x32>.
Parsing VHDL file "/home/local/CRAPS/pwm.vhd" into library work
Parsing entity <pwm>.
Parsing architecture <synthesis> of entity <pwm>.
Parsing VHDL file "/home/local/CRAPS/frontMontant.vhd" into library work
Parsing entity <frontMontant>.
Parsing architecture <synthesis> of entity <frontmontant>.
Parsing VHDL file "/home/local/CRAPS/eq32.vhd" into library work
Parsing entity <eq32>.
Parsing architecture <synthesis> of entity <eq32>.
Parsing VHDL file "/home/local/CRAPS/encodeurpriorite16.vhd" into library work
Parsing entity <encodeurpriorite16>.
Parsing architecture <synthesis> of entity <encodeurpriorite16>.
Parsing VHDL file "/home/local/CRAPS/decoder6to64.vhd" into library work
Parsing entity <decoder6to64>.
Parsing architecture <synthesis> of entity <decoder6to64>.
Parsing VHDL file "/home/local/CRAPS/ctrlUnit.vhd" into library work
Parsing entity <ctrlUnit>.
Parsing architecture <ctrlUnit_arch> of entity <ctrlunit>.
Parsing VHDL file "/home/local/CRAPS/clkUnit.vhd" into library work
Parsing entity <clkUnit>.
Parsing architecture <behavorial> of entity <clkunit>.
Parsing VHDL file "/home/local/CRAPS/barrelshifter32.vhd" into library work
Parsing entity <barrelshifter32>.
Parsing architecture <synthesis> of entity <barrelshifter32>.
Parsing VHDL file "/home/local/CRAPS/affmux.vhd" into library work
Parsing entity <affmux>.
Parsing architecture <synthesis> of entity <affmux>.
Parsing VHDL file "/home/local/CRAPS/addsub32.vhd" into library work
Parsing entity <addsub32>.
Parsing architecture <synthesis> of entity <addsub32>.
Parsing VHDL file "/home/local/CRAPS/UART.vhd" into library work
Parsing entity <UART>.
Parsing architecture <UARTunit_arch> of entity <uart>.
Parsing VHDL file "/home/local/CRAPS/ual.vhd" into library work
Parsing entity <ual>.
Parsing architecture <synthesis> of entity <ual>.
Parsing VHDL file "/home/local/CRAPS/segs7.vhd" into library work
Parsing entity <segs7>.
Parsing architecture <synthesis> of entity <segs7>.
Parsing VHDL file "/home/local/CRAPS/Rs232RefComp.vhd" into library work
Parsing entity <Rs232RefComp>.
Parsing architecture <Behavioral> of entity <rs232refcomp>.
Parsing VHDL file "/home/local/CRAPS/registres.vhd" into library work
Parsing entity <registres>.
Parsing architecture <synthesis> of entity <registres>.
Parsing VHDL file "/home/local/CRAPS/reg8.vhd" into library work
Parsing entity <reg8>.
Parsing architecture <synthesis> of entity <reg8>.
Parsing VHDL file "/home/local/CRAPS/ram48k.vhd" into library work
Parsing entity <ram48k>.
Parsing architecture <synthesis> of entity <ram48k>.
Parsing VHDL file "/home/local/CRAPS/pwm_module.vhd" into library work
Parsing entity <pwm_module>.
Parsing architecture <synthesis> of entity <pwm_module>.
Parsing VHDL file "/home/local/CRAPS/interruptions.vhd" into library work
Parsing entity <interruptions>.
Parsing architecture <synthesis> of entity <interruptions>.
Parsing VHDL file "/home/local/CRAPS/diviseurClk_UART.vhd" into library work
Parsing entity <diviseurClk_UART>.
Parsing architecture <arch_divClk> of entity <diviseurclk_uart>.
Parsing VHDL file "/home/local/CRAPS/count4.vhd" into library work
Parsing entity <count4>.
Parsing architecture <synthesis> of entity <count4>.
Parsing VHDL file "/home/local/CRAPS/sequencer.vhd" into library work
Parsing entity <sequencer>.
Parsing architecture <synthesis> of entity <sequencer>.
Parsing VHDL file "/home/local/CRAPS/RamCtrl.vhd" into library work
Parsing entity <RamCtrl>.
Parsing architecture <synthesis> of entity <ramctrl>.
Parsing VHDL file "/home/local/CRAPS/micromachine.vhd" into library work
Parsing entity <micromachine>.
Parsing architecture <synthesis> of entity <micromachine>.
Parsing VHDL file "/home/local/CRAPS/count24.vhd" into library work
Parsing entity <count24>.
Parsing architecture <synthesis> of entity <count24>.
Parsing VHDL file "/home/local/CRAPS/commUSB.vhd" into library work
Parsing entity <commUSB>.
Parsing architecture <synthesis> of entity <commusb>.
Parsing VHDL file "/home/local/CRAPS/Nexys.vhd" into library work
Parsing entity <Nexys>.
Parsing architecture <synthesis> of entity <nexys>.
WARNING:HDLCompiler:946 - "/home/local/CRAPS/Nexys.vhd" Line 255: Actual for formal port reset is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Nexys> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:1127 - "/home/local/CRAPS/Nexys.vhd" Line 226: Assignment to irq ignored, since the identifier is never used

Elaborating entity <count24> (architecture <synthesis>) from library <work>.

Elaborating entity <count4> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:92 - "/home/local/CRAPS/count4.vhd" Line 41: en should be on the sensitivity list of the process

Elaborating entity <commUSB> (architecture <synthesis>) from library <work>.

Elaborating entity <diviseurClk_UART> (architecture <arch_divClk>) from library <work>.

Elaborating entity <UART> (architecture <UARTunit_arch>) from library <work>.

Elaborating entity <clkUnit> (architecture <behavorial>) from library <work>.

Elaborating entity <RxUnit> (architecture <behavorial>) from library <work>.

Elaborating entity <ctrlUnit> (architecture <ctrlUnit_arch>) from library <work>.

Elaborating entity <TxUnit> (architecture <behavorial>) from library <work>.
INFO:HDLCompiler:679 - "/home/local/CRAPS/commUSB.vhd" Line 154. Case statement is complete. others clause is never selected

Elaborating entity <sequencer> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:92 - "/home/local/CRAPS/sequencer.vhd" Line 462: wdregwr should be on the sensitivity list of the process

Elaborating entity <eq4> (architecture <synthesis>) from library <work>.

Elaborating entity <ucmp4> (architecture <synthesis>) from library <work>.

Elaborating entity <micromachine> (architecture <synthesis>) from library <work>.

Elaborating entity <decoder2to4> (architecture <synthesis>) from library <work>.

Elaborating entity <ual> (architecture <synthesis>) from library <work>.

Elaborating entity <decoder6to64> (architecture <synthesis>) from library <work>.

Elaborating entity <decoder5to32> (architecture <synthesis>) from library <work>.

Elaborating entity <decoder4to16> (architecture <synthesis>) from library <work>.

Elaborating entity <addsub32> (architecture <synthesis>) from library <work>.

Elaborating entity <adder32> (architecture <synthesis>) from library <work>.

Elaborating entity <adder4> (architecture <synthesis>) from library <work>.

Elaborating entity <fulladder> (architecture <synthesis>) from library <work>.

Elaborating entity <umult32x32> (architecture <synthesis>) from library <work>.

Elaborating entity <barrelshifter32> (architecture <synthesis>) from library <work>.

Elaborating entity <shift16> (architecture <synthesis>) from library <work>.

Elaborating entity <shift8> (architecture <synthesis>) from library <work>.

Elaborating entity <shift4> (architecture <synthesis>) from library <work>.

Elaborating entity <shift2> (architecture <synthesis>) from library <work>.

Elaborating entity <shift1> (architecture <synthesis>) from library <work>.

Elaborating entity <eq32> (architecture <synthesis>) from library <work>.

Elaborating entity <eq8> (architecture <synthesis>) from library <work>.

Elaborating entity <registres> (architecture <synthesis>) from library <work>.

Elaborating entity <reg32> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:92 - "/home/local/CRAPS/reg32.vhd" Line 25: ena should be on the sensitivity list of the process

Elaborating entity <interruptions> (architecture <synthesis>) from library <work>.

Elaborating entity <frontMontant> (architecture <synthesis>) from library <work>.

Elaborating entity <encodeurpriorite16> (architecture <synthesis>) from library <work>.

Elaborating entity <encodeurpriorite8> (architecture <synthesis>) from library <work>.

Elaborating entity <ram48k> (architecture <synthesis>) from library <work>.

Elaborating entity <rams_read_through8192x32> (architecture <synthesis>) from library <work>.

Elaborating entity <rams_read_through4096x32> (architecture <synthesis>) from library <work>.

Elaborating entity <reg8> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:92 - "/home/local/CRAPS/reg8.vhd" Line 25: cs should be on the sensitivity list of the process

Elaborating entity <segs7> (architecture <synthesis>) from library <work>.

Elaborating entity <reg16> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:92 - "/home/local/CRAPS/reg16.vhd" Line 25: cs should be on the sensitivity list of the process

Elaborating entity <reg4> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:92 - "/home/local/CRAPS/reg4.vhd" Line 25: cs should be on the sensitivity list of the process

Elaborating entity <affmux> (architecture <synthesis>) from library <work>.

Elaborating entity <count2> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:92 - "/home/local/CRAPS/count2.vhd" Line 37: en should be on the sensitivity list of the process

Elaborating entity <dec7segs> (architecture <synthesis>) from library <work>.

Elaborating entity <pwm_module> (architecture <synthesis>) from library <work>.

Elaborating entity <pwm> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:92 - "/home/local/CRAPS/pwm.vhd" Line 58: en should be on the sensitivity list of the process

Elaborating entity <count16Z> (architecture <synthesis>) from library <work>.

Elaborating entity <count8Z> (architecture <synthesis>) from library <work>.

Elaborating entity <count4Z> (architecture <synthesis>) from library <work>.

Elaborating entity <ucmp16> (architecture <synthesis>) from library <work>.

Elaborating entity <ucmp8> (architecture <synthesis>) from library <work>.

Elaborating entity <Rs232RefComp> (architecture <Behavioral>) from library <work>.

Elaborating entity <RamCtrl> (architecture <synthesis>) from library <work>.
WARNING:HDLCompiler:634 - "/home/local/CRAPS/Nexys.vhd" Line 174: Net <flashststs> does not have a driver.
WARNING:HDLCompiler:634 - "/home/local/CRAPS/Nexys.vhd" Line 186: Net <board2pc[127]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Nexys>.
    Related source file is "/home/local/CRAPS/Nexys.vhd".
INFO:Xst:3210 - "/home/local/CRAPS/Nexys.vhd" line 254: Output port <ripple> of the instance <count24_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/local/CRAPS/Nexys.vhd" line 256: Output port <state> of the instance <sequencer_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/local/CRAPS/Nexys.vhd" line 257: Output port <pwm_out> of the instance <micromachine_3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/local/CRAPS/Nexys.vhd" line 258: Output port <FlashCS> of the instance <RamCtrl_4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/local/CRAPS/Nexys.vhd" line 258: Output port <FlashRp> of the instance <RamCtrl_4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <board2pc<127:64>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <board2pc<56:32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <flashststs> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 44-bit register for signal <pc2board>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal dbus may hinder XST clustering optimizations.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <Nexys> synthesized.

Synthesizing Unit <count24>.
    Related source file is "/home/local/CRAPS/count24.vhd".
    Summary:
	no macro.
Unit <count24> synthesized.

Synthesizing Unit <count4>.
    Related source file is "/home/local/CRAPS/count4.vhd".
    Found 4-bit register for signal <s_int>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <count4> synthesized.

Synthesizing Unit <commUSB>.
    Related source file is "/home/local/CRAPS/commUSB.vhd".
WARNING:Xst:647 - Input <board2pc<127:64>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/local/CRAPS/commUSB.vhd" line 60: Output port <IntT> of the instance <uart_unit> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rd>.
    Found 1-bit register for signal <wr>.
    Found 1-bit register for signal <cs>.
    Found 2-bit register for signal <addr>.
    Found 5-bit register for signal <regAddr>.
    Found 3-bit register for signal <cmpt_frame>.
    Found 3-bit register for signal <state>.
    Found 128-bit register for signal <pc2board>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | UARTClk (rising_edge)                          |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <cmpt_frame[2]_GND_9_o_add_39_OUT> created at line 158.
    Found 128-bit 16-to-1 multiplexer for signal <regAddr[3]_db_in[7]_wide_mux_38_OUT> created at line 137.
    Found 3-bit comparator greater for signal <cmpt_frame[2]_PWR_10_o_LessThan_41_o> created at line 159
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 141 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <commUSB> synthesized.

Synthesizing Unit <diviseurClk_UART>.
    Related source file is "/home/local/CRAPS/diviseurClk_UART.vhd".
    Found 5-bit register for signal <div32.cpt32>.
    Found 4-bit register for signal <div10.cpt10>.
    Found 1-bit register for signal <nclk>.
    Found 1-bit register for signal <top>.
    Found 5-bit adder for signal <div32.cpt32[4]_GND_10_o_add_1_OUT> created at line 28.
    Found 5-bit adder for signal <n0016> created at line 45.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <diviseurClk_UART> synthesized.

Synthesizing Unit <UART>.
    Related source file is "/home/local/CRAPS/UART.vhd".
    Summary:
	inferred   2 Multiplexer(s).
Unit <UART> synthesized.

Synthesizing Unit <clkUnit>.
    Related source file is "/home/local/CRAPS/clkUnit.vhd".
    Found 4-bit register for signal <div.compteur>.
    Found 1-bit register for signal <enableTX>.
    Found 4-bit adder for signal <div.compteur[3]_GND_14_o_add_1_OUT> created at line 27.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <clkUnit> synthesized.

Synthesizing Unit <RxUnit>.
    Related source file is "/home/local/CRAPS/RxUnit.vhd".
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <cmpClk>.
    Found 4-bit register for signal <cmpData>.
    Found 3-bit register for signal <etat>.
    Found 1-bit register for signal <parite>.
    Found 1-bit register for signal <Ferr>.
    Found 1-bit register for signal <OErr>.
    Found 1-bit register for signal <DRdy>.
    Found 8-bit register for signal <dataTmp>.
    Found 1-bit register for signal <pariteRx>.
    Found 1-bit register for signal <stopBit>.
    Found 8-bit register for signal <data>.
    Found finite state machine <FSM_1> for signal <etat>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | initial                                        |
    | Power Up State     | initial                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <cmpData[3]_GND_15_o_add_11_OUT> created at line 70.
    Found 4-bit adder for signal <cmpClk[3]_GND_15_o_add_21_OUT> created at line 85.
    Found 3-bit subtractor for signal <GND_15_o_GND_15_o_sub_10_OUT<2:0>> created at line 68.
    Found 4-bit comparator greater for signal <cmpData[3]_PWR_15_o_LessThan_9_o> created at line 67
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <RxUnit> synthesized.

Synthesizing Unit <ctrlUnit>.
    Related source file is "/home/local/CRAPS/ctrlUnit.vhd".
WARNING:Xst:647 - Input <rd> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <wr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IntT>.
    Found 1-bit register for signal <IntR>.
    Found 1-bit register for signal <ctrlReg<3>>.
    Found 1-bit register for signal <ctrlReg<2>>.
    Found 1-bit register for signal <ctrlReg<1>>.
    Found 1-bit register for signal <ctrlReg<0>>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <ctrlUnit> synthesized.

Synthesizing Unit <TxUnit>.
    Related source file is "/home/local/CRAPS/TxUnit.vhd".
    Found 1-bit register for signal <registre_libre>.
    Found 1-bit register for signal <txd>.
    Found 1-bit register for signal <buffer_libre>.
    Found 3-bit register for signal <etat>.
    Found 8-bit register for signal <le_buffer>.
    Found 1-bit register for signal <parite>.
    Found 31-bit register for signal <cpt>.
    Found 8-bit register for signal <le_registre>.
    Found finite state machine <FSM_2> for signal <etat>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | initial                                        |
    | Power Up State     | initial                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 31-bit subtractor for signal <GND_22_o_GND_22_o_sub_6_OUT<30:0>> created at line 48.
    Found 1-bit 8-to-1 multiplexer for signal <cpt[2]_le_registre[7]_Mux_2_o> created at line 45.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <TxUnit> synthesized.

Synthesizing Unit <sequencer>.
    Related source file is "/home/local/CRAPS/sequencer.vhd".
WARNING:Xst:647 - Input <monitor<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <monitor<37:37>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ir<12:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/local/CRAPS/sequencer.vhd" line 473: Output port <equal> of the instance <ucmp4_5> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <wdreg>.
    Found 6-bit register for signal <state_int>.
    Summary:
	inferred  11 D-type flip-flop(s).
Unit <sequencer> synthesized.

Synthesizing Unit <eq4>.
    Related source file is "/home/local/CRAPS/eq4.vhd".
    Summary:
	no macro.
Unit <eq4> synthesized.

Synthesizing Unit <ucmp4>.
    Related source file is "/home/local/CRAPS/ucmp4.vhd".
    Summary:
	no macro.
Unit <ucmp4> synthesized.

Synthesizing Unit <micromachine>.
    Related source file is "/home/local/CRAPS/micromachine.vhd".
INFO:Xst:3210 - "/home/local/CRAPS/micromachine.vhd" line 287: Output port <PE> of the instance <Rs232RefComp_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/local/CRAPS/micromachine.vhd" line 287: Output port <FE> of the instance <Rs232RefComp_10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/local/CRAPS/micromachine.vhd" line 287: Output port <OE> of the instance <Rs232RefComp_10> is unconnected or connected to loadless signal.
    Found 1-bit tristate buffer for signal <dbus<31>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<30>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<29>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<28>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<27>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<26>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<25>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<24>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<23>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<22>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<21>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<20>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<19>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<18>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<17>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<16>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<15>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<14>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<13>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<12>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<11>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<10>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<9>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<8>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<7>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<6>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<5>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<4>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<3>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<2>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<1>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<0>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<31>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<30>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<29>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<28>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<27>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<26>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<25>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<24>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<23>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<22>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<21>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<20>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<19>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<18>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<17>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<16>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<15>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<14>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<13>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<12>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<11>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<10>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<9>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<8>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<7>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<6>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<5>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<4>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<3>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<2>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<1>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<0>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<31>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<30>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<29>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<28>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<27>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<26>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<25>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<24>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<23>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<22>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<21>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<20>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<19>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<18>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<17>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<16>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<15>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<14>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<13>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<12>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<11>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<10>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<9>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<8>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<7>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<6>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<5>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<4>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<3>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<2>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<1>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<0>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<31>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<30>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<29>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<28>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<27>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<26>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<25>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<24>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<23>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<22>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<21>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<20>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<19>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<18>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<17>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<16>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<15>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<14>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<13>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<12>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<11>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<10>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<9>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<8>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<7>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<6>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<5>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<4>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<3>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<2>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<1>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<0>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<31>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<30>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<29>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<28>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<27>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<26>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<25>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<24>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<23>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<22>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<21>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<20>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<19>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<18>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<17>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<16>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<15>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<14>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<13>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<12>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<11>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<10>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<9>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<8>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<7>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<6>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<5>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<4>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<3>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<2>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<1>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<0>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<31>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<30>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<29>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<28>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<27>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<26>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<25>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<24>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<23>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<22>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<21>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<20>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<19>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<18>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<17>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<16>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<15>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<14>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<13>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<12>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<11>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<10>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<9>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<8>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<7>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<6>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<5>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<4>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<3>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<2>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<1>> created at line 30
    Found 1-bit tristate buffer for signal <dbus<0>> created at line 30
    Summary:
	inferred 192 Tristate(s).
Unit <micromachine> synthesized.

Synthesizing Unit <decoder2to4>.
    Related source file is "/home/local/CRAPS/decoder2to4.vhd".
    Summary:
	no macro.
Unit <decoder2to4> synthesized.

Synthesizing Unit <ual>.
    Related source file is "/home/local/CRAPS/ual.vhd".
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<31>> created at line 12
    Found 1-bit tristate buffer for signal <s<30>> created at line 12
    Found 1-bit tristate buffer for signal <s<29>> created at line 12
    Found 1-bit tristate buffer for signal <s<28>> created at line 12
    Found 1-bit tristate buffer for signal <s<27>> created at line 12
    Found 1-bit tristate buffer for signal <s<26>> created at line 12
    Found 1-bit tristate buffer for signal <s<25>> created at line 12
    Found 1-bit tristate buffer for signal <s<24>> created at line 12
    Found 1-bit tristate buffer for signal <s<23>> created at line 12
    Found 1-bit tristate buffer for signal <s<22>> created at line 12
    Found 1-bit tristate buffer for signal <s<21>> created at line 12
    Found 1-bit tristate buffer for signal <s<20>> created at line 12
    Found 1-bit tristate buffer for signal <s<19>> created at line 12
    Found 1-bit tristate buffer for signal <s<18>> created at line 12
    Found 1-bit tristate buffer for signal <s<17>> created at line 12
    Found 1-bit tristate buffer for signal <s<16>> created at line 12
    Found 1-bit tristate buffer for signal <s<15>> created at line 12
    Found 1-bit tristate buffer for signal <s<14>> created at line 12
    Found 1-bit tristate buffer for signal <s<13>> created at line 12
    Found 1-bit tristate buffer for signal <s<12>> created at line 12
    Found 1-bit tristate buffer for signal <s<11>> created at line 12
    Found 1-bit tristate buffer for signal <s<10>> created at line 12
    Found 1-bit tristate buffer for signal <s<9>> created at line 12
    Found 1-bit tristate buffer for signal <s<8>> created at line 12
    Found 1-bit tristate buffer for signal <s<7>> created at line 12
    Found 1-bit tristate buffer for signal <s<6>> created at line 12
    Found 1-bit tristate buffer for signal <s<5>> created at line 12
    Found 1-bit tristate buffer for signal <s<4>> created at line 12
    Found 1-bit tristate buffer for signal <s<3>> created at line 12
    Found 1-bit tristate buffer for signal <s<2>> created at line 12
    Found 1-bit tristate buffer for signal <s<1>> created at line 12
    Found 1-bit tristate buffer for signal <s<0>> created at line 12
    Summary:
	inferred 576 Tristate(s).
Unit <ual> synthesized.

Synthesizing Unit <decoder6to64>.
    Related source file is "/home/local/CRAPS/decoder6to64.vhd".
    Summary:
	no macro.
Unit <decoder6to64> synthesized.

Synthesizing Unit <decoder5to32>.
    Related source file is "/home/local/CRAPS/decoder5to32.vhd".
    Summary:
	no macro.
Unit <decoder5to32> synthesized.

Synthesizing Unit <decoder4to16>.
    Related source file is "/home/local/CRAPS/decoder4to16.vhd".
    Summary:
	no macro.
Unit <decoder4to16> synthesized.

Synthesizing Unit <addsub32>.
    Related source file is "/home/local/CRAPS/addsub32.vhd".
    Summary:
	no macro.
Unit <addsub32> synthesized.

Synthesizing Unit <adder32>.
    Related source file is "/home/local/CRAPS/adder32.vhd".
    Summary:
	no macro.
Unit <adder32> synthesized.

Synthesizing Unit <adder4>.
    Related source file is "/home/local/CRAPS/adder4.vhd".
    Summary:
	no macro.
Unit <adder4> synthesized.

Synthesizing Unit <fulladder>.
    Related source file is "/home/local/CRAPS/fulladder.vhd".
    Summary:
	no macro.
Unit <fulladder> synthesized.

Synthesizing Unit <umult32x32>.
    Related source file is "/home/local/CRAPS/umult32x32.vhd".
    Found 32x32-bit multiplier for signal <res> created at line 18.
    Summary:
	inferred   1 Multiplier(s).
Unit <umult32x32> synthesized.

Synthesizing Unit <barrelshifter32>.
    Related source file is "/home/local/CRAPS/barrelshifter32.vhd".
    Summary:
	no macro.
Unit <barrelshifter32> synthesized.

Synthesizing Unit <shift16>.
    Related source file is "/home/local/CRAPS/shift16.vhd".
    Summary:
	no macro.
Unit <shift16> synthesized.

Synthesizing Unit <shift8>.
    Related source file is "/home/local/CRAPS/shift8.vhd".
    Summary:
	no macro.
Unit <shift8> synthesized.

Synthesizing Unit <shift4>.
    Related source file is "/home/local/CRAPS/shift4.vhd".
    Summary:
	no macro.
Unit <shift4> synthesized.

Synthesizing Unit <shift2>.
    Related source file is "/home/local/CRAPS/shift2.vhd".
    Summary:
	no macro.
Unit <shift2> synthesized.

Synthesizing Unit <shift1>.
    Related source file is "/home/local/CRAPS/shift1.vhd".
    Summary:
	no macro.
Unit <shift1> synthesized.

Synthesizing Unit <eq32>.
    Related source file is "/home/local/CRAPS/eq32.vhd".
    Summary:
	no macro.
Unit <eq32> synthesized.

Synthesizing Unit <eq8>.
    Related source file is "/home/local/CRAPS/eq8.vhd".
    Summary:
	no macro.
Unit <eq8> synthesized.

Synthesizing Unit <registres>.
    Related source file is "/home/local/CRAPS/registres.vhd".
    Found 4-bit register for signal <it_int>.
    Found 1-bit register for signal <n_int>.
    Found 1-bit register for signal <z_int>.
    Found 1-bit register for signal <v_int>.
    Found 1-bit register for signal <c_int>.
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Found 1-bit tristate buffer for signal <abus<31>> created at line 24
    Found 1-bit tristate buffer for signal <abus<30>> created at line 24
    Found 1-bit tristate buffer for signal <abus<29>> created at line 24
    Found 1-bit tristate buffer for signal <abus<28>> created at line 24
    Found 1-bit tristate buffer for signal <abus<27>> created at line 24
    Found 1-bit tristate buffer for signal <abus<26>> created at line 24
    Found 1-bit tristate buffer for signal <abus<25>> created at line 24
    Found 1-bit tristate buffer for signal <abus<24>> created at line 24
    Found 1-bit tristate buffer for signal <abus<23>> created at line 24
    Found 1-bit tristate buffer for signal <abus<22>> created at line 24
    Found 1-bit tristate buffer for signal <abus<21>> created at line 24
    Found 1-bit tristate buffer for signal <abus<20>> created at line 24
    Found 1-bit tristate buffer for signal <abus<19>> created at line 24
    Found 1-bit tristate buffer for signal <abus<18>> created at line 24
    Found 1-bit tristate buffer for signal <abus<17>> created at line 24
    Found 1-bit tristate buffer for signal <abus<16>> created at line 24
    Found 1-bit tristate buffer for signal <abus<15>> created at line 24
    Found 1-bit tristate buffer for signal <abus<14>> created at line 24
    Found 1-bit tristate buffer for signal <abus<13>> created at line 24
    Found 1-bit tristate buffer for signal <abus<12>> created at line 24
    Found 1-bit tristate buffer for signal <abus<11>> created at line 24
    Found 1-bit tristate buffer for signal <abus<10>> created at line 24
    Found 1-bit tristate buffer for signal <abus<9>> created at line 24
    Found 1-bit tristate buffer for signal <abus<8>> created at line 24
    Found 1-bit tristate buffer for signal <abus<7>> created at line 24
    Found 1-bit tristate buffer for signal <abus<6>> created at line 24
    Found 1-bit tristate buffer for signal <abus<5>> created at line 24
    Found 1-bit tristate buffer for signal <abus<4>> created at line 24
    Found 1-bit tristate buffer for signal <abus<3>> created at line 24
    Found 1-bit tristate buffer for signal <abus<2>> created at line 24
    Found 1-bit tristate buffer for signal <abus<1>> created at line 24
    Found 1-bit tristate buffer for signal <abus<0>> created at line 24
    Found 1-bit tristate buffer for signal <bbus<31>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<30>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<29>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<28>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<27>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<26>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<25>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<24>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<23>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<22>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<21>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<20>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<19>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<18>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<17>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<16>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<15>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<14>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<13>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<12>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<11>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<10>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<9>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<8>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<7>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<6>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<5>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<4>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<3>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<2>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<1>> created at line 25
    Found 1-bit tristate buffer for signal <bbus<0>> created at line 25
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred 2000 Tristate(s).
Unit <registres> synthesized.

Synthesizing Unit <reg32>.
    Related source file is "/home/local/CRAPS/reg32.vhd".
    Found 32-bit register for signal <q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <reg32> synthesized.

Synthesizing Unit <interruptions>.
    Related source file is "/home/local/CRAPS/interruptions.vhd".
INFO:Xst:3210 - "/home/local/CRAPS/interruptions.vhd" line 85: Output port <act> of the instance <encodeurpriorite16_7> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <int_mem>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <interruptions> synthesized.

Synthesizing Unit <frontMontant>.
    Related source file is "/home/local/CRAPS/frontMontant.vhd".
    Found 1-bit register for signal <y>.
    Found 1-bit register for signal <x>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <frontMontant> synthesized.

Synthesizing Unit <encodeurpriorite16>.
    Related source file is "/home/local/CRAPS/encodeurpriorite16.vhd".
    Summary:
	no macro.
Unit <encodeurpriorite16> synthesized.

Synthesizing Unit <encodeurpriorite8>.
    Related source file is "/home/local/CRAPS/encodeurpriorite8.vhd".
    Summary:
	no macro.
Unit <encodeurpriorite8> synthesized.

Synthesizing Unit <ram48k>.
    Related source file is "/home/local/CRAPS/ram48k.vhd".
    Summary:
	no macro.
Unit <ram48k> synthesized.

Synthesizing Unit <rams_read_through8192x32>.
    Related source file is "/home/local/CRAPS/rams_read_through8192x32.vhd".
    Found 8192x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 13-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  13 D-type flip-flop(s).
Unit <rams_read_through8192x32> synthesized.

Synthesizing Unit <rams_read_through4096x32>.
    Related source file is "/home/local/CRAPS/rams_read_through4096x32.vhd".
    Found 4096x32-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Found 12-bit register for signal <read_addr>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 D-type flip-flop(s).
Unit <rams_read_through4096x32> synthesized.

Synthesizing Unit <reg8>.
    Related source file is "/home/local/CRAPS/reg8.vhd".
    Found 8-bit register for signal <q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg8> synthesized.

Synthesizing Unit <segs7>.
    Related source file is "/home/local/CRAPS/segs7.vhd".
    Summary:
	no macro.
Unit <segs7> synthesized.

Synthesizing Unit <reg16>.
    Related source file is "/home/local/CRAPS/reg16.vhd".
    Found 16-bit register for signal <q>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <reg16> synthesized.

Synthesizing Unit <reg4>.
    Related source file is "/home/local/CRAPS/reg4.vhd".
    Found 4-bit register for signal <q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg4> synthesized.

Synthesizing Unit <affmux>.
    Related source file is "/home/local/CRAPS/affmux.vhd".
    Summary:
	no macro.
Unit <affmux> synthesized.

Synthesizing Unit <count2>.
    Related source file is "/home/local/CRAPS/count2.vhd".
    Found 2-bit register for signal <s_int>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <count2> synthesized.

Synthesizing Unit <dec7segs>.
    Related source file is "/home/local/CRAPS/dec7segs.vhd".
    Summary:
	no macro.
Unit <dec7segs> synthesized.

Synthesizing Unit <pwm_module>.
    Related source file is "/home/local/CRAPS/pwm_module.vhd".
    Summary:
	no macro.
Unit <pwm_module> synthesized.

Synthesizing Unit <pwm>.
    Related source file is "/home/local/CRAPS/pwm.vhd".
INFO:Xst:3210 - "/home/local/CRAPS/pwm.vhd" line 64: Output port <ripple> of the instance <count16Z_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/local/CRAPS/pwm.vhd" line 65: Output port <sup> of the instance <ucmp16_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/local/CRAPS/pwm.vhd" line 66: Output port <eq> of the instance <ucmp16_2> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <m>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pwm> synthesized.

Synthesizing Unit <count16Z>.
    Related source file is "/home/local/CRAPS/count16Z.vhd".
    Summary:
	no macro.
Unit <count16Z> synthesized.

Synthesizing Unit <count8Z>.
    Related source file is "/home/local/CRAPS/count8Z.vhd".
    Summary:
	no macro.
Unit <count8Z> synthesized.

Synthesizing Unit <count4Z>.
    Related source file is "/home/local/CRAPS/count4Z.vhd".
    Found 4-bit register for signal <s_int>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <count4Z> synthesized.

Synthesizing Unit <ucmp16>.
    Related source file is "/home/local/CRAPS/ucmp16.vhd".
    Summary:
	no macro.
Unit <ucmp16> synthesized.

Synthesizing Unit <ucmp8>.
    Related source file is "/home/local/CRAPS/ucmp8.vhd".
    Summary:
	no macro.
Unit <ucmp8> synthesized.

Synthesizing Unit <Rs232RefComp>.
    Related source file is "/home/local/CRAPS/Rs232RefComp.vhd".
    Found 1-bit register for signal <rClk>.
    Found 4-bit register for signal <rClkDiv>.
    Found 4-bit register for signal <ctr>.
    Found 4-bit register for signal <tfCtr>.
    Found 1-bit register for signal <FE>.
    Found 1-bit register for signal <OE>.
    Found 1-bit register for signal <RDA>.
    Found 1-bit register for signal <PE>.
    Found 8-bit register for signal <rdReg>.
    Found 10-bit register for signal <rdSReg>.
    Found 4-bit register for signal <dataCtr>.
    Found 2-bit register for signal <strCur>.
    Found 2-bit register for signal <stbeCur>.
    Found 11-bit register for signal <tfSReg>.
    Found 2-bit register for signal <sttCur>.
    Found 9-bit register for signal <clkDiv>.
    Found finite state machine <FSM_3> for signal <strCur>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | rClk (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | stridle                                        |
    | Power Up State     | stridle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <stbeCur>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | stbeidle                                       |
    | Power Up State     | stbeidle                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sttCur>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | tClk (rising_edge)                             |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | sttidle                                        |
    | Power Up State     | sttidle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <clkDiv[8]_GND_2946_o_add_3_OUT> created at line 117.
    Found 4-bit adder for signal <rClkDiv[3]_GND_2946_o_add_7_OUT> created at line 138.
    Found 4-bit adder for signal <ctr[3]_GND_2946_o_add_9_OUT> created at line 152.
    Found 4-bit adder for signal <tfCtr[3]_GND_2946_o_add_12_OUT> created at line 164.
    Found 4-bit adder for signal <dataCtr[3]_GND_2946_o_add_20_OUT> created at line 207.
    Found 1-bit 4-to-1 multiplexer for signal <ctRst> created at line 227.
WARNING:Xst:737 - Found 1-bit latch for signal <TBE>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred  59 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred   4 Multiplexer(s).
	inferred   3 Finite State Machine(s).
Unit <Rs232RefComp> synthesized.

Synthesizing Unit <RamCtrl>.
    Related source file is "/home/local/CRAPS/RamCtrl.vhd".
WARNING:Xst:647 - Input <RamWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FlashStSts> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <regReadData>.
    Found 3-bit register for signal <DelayCnt>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 21                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit adder for signal <DelayCnt[2]_GND_2948_o_add_53_OUT> created at line 189.
    Found 1-bit tristate buffer for signal <MemDB<15>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<14>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<13>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<12>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<11>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<10>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<9>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<8>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<7>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<6>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<5>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<4>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<3>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<2>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<1>> created at line 63
    Found 1-bit tristate buffer for signal <MemDB<0>> created at line 63
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred  33 Multiplexer(s).
	inferred  16 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <RamCtrl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x32-bit dual-port RAM                             : 1
 8192x32-bit dual-port RAM                             : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 14
 3-bit adder                                           : 2
 3-bit subtractor                                      : 1
 31-bit subtractor                                     : 1
 4-bit adder                                           : 7
 5-bit adder                                           : 2
 9-bit adder                                           : 1
# Registers                                            : 122
 1-bit register                                        : 44
 10-bit register                                       : 1
 11-bit register                                       : 1
 12-bit register                                       : 1
 128-bit register                                      : 1
 13-bit register                                       : 1
 16-bit register                                       : 4
 2-bit register                                        : 2
 3-bit register                                        : 2
 31-bit register                                       : 1
 32-bit register                                       : 30
 4-bit register                                        : 20
 44-bit register                                       : 1
 5-bit register                                        : 3
 6-bit register                                        : 1
 8-bit register                                        : 8
 9-bit register                                        : 1
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 2
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 87
 1-bit 2-to-1 multiplexer                              : 54
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 16-to-1 multiplexer                           : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 31-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 7
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 17
# Tristates                                            : 2784
 1-bit tristate buffer                                 : 2784
# FSMs                                                 : 7
# Xors                                                 : 5
 1-bit xor2                                            : 3
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <count4_5> is unconnected in block <count24_0>.
   It will be removed from the design.
WARNING:Xst:1710 - FF/Latch <int_mem_0> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_mem_8> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_mem_9> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_mem_10> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_mem_11> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_mem_12> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_mem_13> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_mem_14> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <int_mem_15> (without init value) has a constant value of 0 in block <interruptions_3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pc2board_37> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:1290 - Hierarchical block <encodeurpriorite8_1> is unconnected in block <encodeurpriorite16_7>.
   It will be removed from the design.

Synthesizing (advanced) Unit <RamCtrl>.
The following registers are absorbed into counter <DelayCnt>: 1 register on signal <DelayCnt>.
Unit <RamCtrl> synthesized (advanced).

Synthesizing (advanced) Unit <Rs232RefComp>.
The following registers are absorbed into counter <clkDiv>: 1 register on signal <clkDiv>.
The following registers are absorbed into counter <rClkDiv>: 1 register on signal <rClkDiv>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
The following registers are absorbed into counter <tfCtr>: 1 register on signal <tfCtr>.
The following registers are absorbed into counter <dataCtr>: 1 register on signal <dataCtr>.
Unit <Rs232RefComp> synthesized (advanced).

Synthesizing (advanced) Unit <RxUnit>.
The following registers are absorbed into counter <cmpData>: 1 register on signal <cmpData>.
Unit <RxUnit> synthesized (advanced).

Synthesizing (advanced) Unit <TxUnit>.
The following registers are absorbed into counter <cpt>: 1 register on signal <cpt>.
Unit <TxUnit> synthesized (advanced).

Synthesizing (advanced) Unit <clkUnit>.
The following registers are absorbed into counter <div.compteur>: 1 register on signal <div.compteur>.
Unit <clkUnit> synthesized (advanced).

Synthesizing (advanced) Unit <diviseurClk_UART>.
The following registers are absorbed into counter <div32.cpt32>: 1 register on signal <div32.cpt32>.
The following registers are absorbed into counter <div10.cpt10>: 1 register on signal <div10.cpt10>.
Unit <diviseurClk_UART> synthesized (advanced).

Synthesizing (advanced) Unit <rams_read_through4096x32>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <rams_read_through4096x32> synthesized (advanced).

Synthesizing (advanced) Unit <rams_read_through8192x32>.
INFO:Xst:3226 - The RAM <Mram_RAM> will be implemented as a BLOCK RAM, absorbing the following register(s): <read_addr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <di>            |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <rams_read_through8192x32> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 4096x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block RAM                     : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Adders/Subtractors                                   : 4
 3-bit adder                                           : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 2
# Counters                                             : 11
 3-bit up counter                                      : 1
 31-bit down counter                                   : 1
 4-bit modulo-10 up counter                            : 1
 4-bit up counter                                      : 6
 5-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 1400
 Flip-Flops                                            : 1400
# Comparators                                          : 2
 3-bit comparator greater                              : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 115
 1-bit 2-to-1 multiplexer                              : 86
 1-bit 4-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 1
 11-bit 2-to-1 multiplexer                             : 1
 128-bit 16-to-1 multiplexer                           : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 17
# FSMs                                                 : 7
# Xors                                                 : 5
 1-bit xor2                                            : 3
 1-bit xor8                                            : 1
 1-bit xor9                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <int_mem_0> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_mem_8> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_mem_9> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_mem_10> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_mem_11> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_mem_12> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_mem_13> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_mem_14> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <int_mem_15> (without init value) has a constant value of 0 in block <interruptions>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2973 - All outputs of instance <count24_0/count4_5> of block <count4> are unconnected in block <Nexys>. Underlying logic will be removed.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <micromachine_3/Rs232RefComp_10/FSM_3> on signal <strCur[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 stridle       | 00
 streightdelay | 01
 strgetdata    | 10
 strcheckstop  | 11
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <micromachine_3/Rs232RefComp_10/FSM_5> on signal <sttCur[1:2]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 sttidle     | 00
 stttransfer | 01
 sttshift    | 10
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <micromachine_3/Rs232RefComp_10/FSM_4> on signal <stbeCur[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 stbeidle      | 00
 stbesettbe    | 01
 stbewaitload  | 11
 stbewaitwrite | 10
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <commUSB_1/FSM_0> on signal <state[1:3]> with user encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 000
 receivebyte | 001
 sendbyte    | 010
 endsending  | 011
 receivectrl | 100
 readbyte    | 101
 send_ack    | 110
-------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <commUSB_1/uart_unit/txu/FSM_2> on signal <etat[1:3]> with user encoding.
---------------------------------
 State               | Encoding
---------------------------------
 initial             | 000
 chargement_registre | 001
 envoi_start         | 010
 envoi_donnees       | 011
 envoi_parite        | 100
 envoi_stop          | 101
---------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <commUSB_1/uart_unit/rxu/FSM_1> on signal <etat[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 initial       | 000
 launch_tmpclk | 001
 lecture_data  | 010
 parity_check  | 011
 traitement    | 100
 test_lecture  | 101
---------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <RamCtrl_4/FSM_6> on signal <state[1:13]> with one-hot encoding.
------------------------
 State | Encoding
------------------------
 0000  | 0000000000001
 0111  | 0000000000010
 0001  | 0000000000100
 0010  | 0000000001000
 0011  | 0000000010000
 0100  | 0000000100000
 0101  | 0000001000000
 0110  | 0000010000000
 1000  | 0000100000000
 1001  | 0001000000000
 1010  | 0010000000000
 1011  | 0100000000000
 1100  | 1000000000000
------------------------
WARNING:Xst:2677 - Node <umult32x32_2/Mmult_res3> of sequential type is unconnected in block <ual>.
WARNING:Xst:1293 - FF/Latch <tfSReg_10> has a constant value of 1 in block <Rs232RefComp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_1> has a constant value of 0 in block <commUSB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2040 - Unit micromachine: 32 multi-source signals are replaced by logic (pull-up yes): dbus<0>, dbus<10>, dbus<11>, dbus<12>, dbus<13>, dbus<14>, dbus<15>, dbus<16>, dbus<17>, dbus<18>, dbus<19>, dbus<1>, dbus<20>, dbus<21>, dbus<22>, dbus<23>, dbus<24>, dbus<25>, dbus<26>, dbus<27>, dbus<28>, dbus<29>, dbus<2>, dbus<30>, dbus<31>, dbus<3>, dbus<4>, dbus<5>, dbus<6>, dbus<7>, dbus<8>, dbus<9>.
WARNING:Xst:2040 - Unit registres: 64 multi-source signals are replaced by logic (pull-up yes): abus<0>, abus<10>, abus<11>, abus<12>, abus<13>, abus<14>, abus<15>, abus<16>, abus<17>, abus<18>, abus<19>, abus<1>, abus<20>, abus<21>, abus<22>, abus<23>, abus<24>, abus<25>, abus<26>, abus<27>, abus<28>, abus<29>, abus<2>, abus<30>, abus<31>, abus<3>, abus<4>, abus<5>, abus<6>, abus<7>, abus<8>, abus<9>, bbus<0>, bbus<10>, bbus<11>, bbus<12>, bbus<13>, bbus<14>, bbus<15>, bbus<16>, bbus<17>, bbus<18>, bbus<19>, bbus<1>, bbus<20>, bbus<21>, bbus<22>, bbus<23>, bbus<24>, bbus<25>, bbus<26>, bbus<27>, bbus<28>, bbus<29>, bbus<2>, bbus<30>, bbus<31>, bbus<3>, bbus<4>, bbus<5>, bbus<6>, bbus<7>, bbus<8>, bbus<9>.
WARNING:Xst:2040 - Unit ual: 32 multi-source signals are replaced by logic (pull-up yes): s<0>, s<10>, s<11>, s<12>, s<13>, s<14>, s<15>, s<16>, s<17>, s<18>, s<19>, s<1>, s<20>, s<21>, s<22>, s<23>, s<24>, s<25>, s<26>, s<27>, s<28>, s<29>, s<2>, s<30>, s<31>, s<3>, s<4>, s<5>, s<6>, s<7>, s<8>, s<9>.

Optimizing unit <reg8> ...

Optimizing unit <Nexys> ...

Optimizing unit <decoder5to32> ...

Optimizing unit <ual> ...

Optimizing unit <addsub32> ...

Optimizing unit <adder32> ...

Optimizing unit <decoder6to64> ...

Optimizing unit <interruptions> ...

Optimizing unit <segs7> ...

Optimizing unit <affmux> ...

Optimizing unit <count4Z> ...

Optimizing unit <Rs232RefComp> ...

Optimizing unit <ram48k> ...

Optimizing unit <count4> ...

Optimizing unit <commUSB> ...

Optimizing unit <UART> ...

Optimizing unit <TxUnit> ...

Optimizing unit <clkUnit> ...

Optimizing unit <RxUnit> ...

Optimizing unit <ctrlUnit> ...

Optimizing unit <sequencer> ...
WARNING:Xst:2677 - Node <pc2board_37> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <micromachine_3/Rs232RefComp_10/OE> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <micromachine_3/Rs232RefComp_10/PE> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <micromachine_3/Rs232RefComp_10/FE> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_127> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_126> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_125> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_124> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_123> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_122> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_121> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_120> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_119> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_118> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_117> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_116> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_115> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_114> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_113> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_112> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_111> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_110> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_109> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_108> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_107> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_106> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_105> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_104> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_103> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_102> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_101> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_100> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_99> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_98> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_97> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_96> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_95> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_94> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_93> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_92> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_91> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_90> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_89> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_88> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_87> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_86> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_85> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_84> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_83> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_82> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_81> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_80> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_79> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_78> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_77> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_76> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_75> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_74> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_73> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_72> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_71> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_70> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_69> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_68> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_67> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_66> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_65> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_64> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_58> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_57> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_56> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_54> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_53> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_52> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_51> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_50> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_49> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_48> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_47> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_46> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_45> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_44> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_43> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_42> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_41> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_40> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_39> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_38> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/pc2board_37> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:2677 - Node <commUSB_1/uart_unit/ctrlu/IntT> of sequential type is unconnected in block <Nexys>.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_3> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_4> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_5> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_6> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_7> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_8> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_9> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_10> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_11> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_12> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_13> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_14> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_15> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_16> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_17> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_18> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_19> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_20> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_21> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_22> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_23> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_24> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_25> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_26> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_27> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_28> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_29> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <commUSB_1/uart_unit/txu/cpt_30> has a constant value of 0 in block <Nexys>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <commUSB_1/uart_unit/ctrlu/IntR> in Unit <Nexys> is the opposite to the following FF/Latch, which will be removed : <commUSB_1/uart_unit/ctrlu/ctrlReg_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Nexys, actual ratio is 4.
FlipFlop micromachine_3/registres_2/reg32_32/q_29 has been replicated 2 time(s)
FlipFlop micromachine_3/registres_2/reg32_32/q_30 has been replicated 1 time(s)
FlipFlop pc2board_39 has been replicated 2 time(s)
FlipFlop sequencer_2/state_int_0 has been replicated 3 time(s)
FlipFlop sequencer_2/state_int_1 has been replicated 4 time(s)
FlipFlop sequencer_2/state_int_2 has been replicated 4 time(s)
FlipFlop sequencer_2/state_int_3 has been replicated 1 time(s)
FlipFlop sequencer_2/state_int_4 has been replicated 2 time(s)
FlipFlop sequencer_2/state_int_5 has been replicated 5 time(s)

Final Macro Processing ...

Processing Unit <Nexys> :
	Found 3-bit shift register for signal <micromachine_3/Rs232RefComp_10/rdSReg_7>.
Unit <Nexys> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1391
 Flip-Flops                                            : 1391
# Shift Registers                                      : 1
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Nexys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2117
#      GND                         : 1
#      INV                         : 24
#      LUT1                        : 8
#      LUT2                        : 50
#      LUT3                        : 142
#      LUT4                        : 187
#      LUT5                        : 299
#      LUT6                        : 1364
#      MUXCY                       : 10
#      MUXF7                       : 19
#      VCC                         : 1
#      XORCY                       : 12
# FlipFlops/Latches                : 1393
#      FD                          : 8
#      FDC                         : 158
#      FDCE                        : 1038
#      FDE                         : 104
#      FDP                         : 6
#      FDPE                        : 3
#      FDR                         : 70
#      FDRE                        : 4
#      FDS                         : 1
#      LD                          : 1
# RAMS                             : 12
#      RAMB36E1                    : 12
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 4
#      BUFG                        : 3
#      BUFGP                       : 1
# IO Buffers                       : 83
#      IBUF                        : 14
#      IOBUF                       : 16
#      OBUF                        : 31
#      OBUFT                       : 22
# DSPs                             : 3
#      DSP48E1                     : 3

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1385  out of  126800     1%  
 Number of Slice LUTs:                 2075  out of  63400     3%  
    Number used as Logic:              2074  out of  63400     3%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3147
   Number with an unused Flip Flop:    1762  out of   3147    55%  
   Number with an unused LUT:          1072  out of   3147    34%  
   Number of fully used LUT-FF pairs:   313  out of   3147     9%  
   Number of unique control sets:        77

IO Utilization: 
 Number of IOs:                          85
 Number of bonded IOBs:                  84  out of    210    40%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:               12  out of    135     8%  
    Number using Block RAM only:         12
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  
 Number of DSP48E1s:                      3  out of    240     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------+-------------------------------------------------------+-------+
Clock Signal                                   | Clock buffer(FF name)                                 | Load  |
-----------------------------------------------+-------------------------------------------------------+-------+
count24_0/count4_0/s_int_1                     | BUFG                                                  | 1161  |
count24_0/count4_1/s_int_3                     | NONE(micromachine_3/pwm_module_9/pwm_2/m)             | 17    |
count24_0/count4_3/s_int_3                     | NONE(micromachine_3/segs7_7/affmux_2/count2_0/s_int_0)| 2     |
micromachine_3/Rs232RefComp_10/rClkDiv_3       | NONE(micromachine_3/Rs232RefComp_10/tfCtr_3)          | 16    |
micromachine_3/Rs232RefComp_10/rClk            | BUFG                                                  | 32    |
mclk                                           | BUFGP                                                 | 38    |
micromachine_3/Rs232RefComp_10/stbeCur_FSM_FFd1| NONE(micromachine_3/Rs232RefComp_10/TBE)              | 1     |
commUSB_1/divClk/nclk                          | BUFG                                                  | 126   |
commUSB_1/divClk/top                           | NONE(commUSB_1/divClk/div10.cpt10_3)                  | 5     |
count24_0/count4_4/s_int_3                     | NONE(micromachine_3/reg8_6/q_7)                       | 8     |
-----------------------------------------------+-------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 26.634ns (Maximum Frequency: 37.546MHz)
   Minimum input arrival time before clock: 2.012ns
   Maximum output required time after clock: 26.093ns
   Maximum combinational path delay: 1.331ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'count24_0/count4_0/s_int_1'
  Clock period: 26.634ns (frequency: 37.546MHz)
  Total number of paths / destination ports: 53484916609252 / 2174
-------------------------------------------------------------------------
Delay:               26.634ns (Levels of Logic = 26)
  Source:            micromachine_3/registres_2/reg32_26/q_23 (FF)
  Destination:       micromachine_3/registres_2/z_int (FF)
  Source Clock:      count24_0/count4_0/s_int_1 rising
  Destination Clock: count24_0/count4_0/s_int_1 rising

  Data Path: micromachine_3/registres_2/reg32_26/q_23 to micromachine_3/registres_2/z_int
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.478   0.953  micromachine_3/registres_2/reg32_26/q_23 (micromachine_3/registres_2/reg32_26/q_23)
     LUT6:I0->O            1   0.124   0.939  micromachine_3/registres_2/eq32_27/equal4 (micromachine_3/registres_2/eq32_27/equal3)
     LUT6:I0->O            2   0.124   0.427  micromachine_3/registres_2/eq32_27/equal14_SW0 (N203)
     LUT6:I5->O            3   0.124   0.550  micromachine_3/registres_2/eq32_27/equal14 (break)
     LUT6:I4->O           33   0.124   0.929  sequencer_2/areg<0>6 (areg<0>)
     LUT5:I1->O           33   0.124   1.092  micromachine_3/registres_2/decoder5to32_0/s<31:16><10>1 (micromachine_3/registres_2/asel<26>)
     LUT6:I0->O            1   0.124   0.421  micromachine_3/abus<31>LogicTrst10 (micromachine_3/abus<31>LogicTrst9)
     LUT5:I4->O            1   0.124   0.716  micromachine_3/abus<31>LogicTrst11 (micromachine_3/abus<31>LogicTrst10)
     LUT6:I3->O           19   0.124   0.655  micromachine_3/abus<31>LogicTrst13 (micromachine_3/abus<31>)
     LUT2:I0->O            5   0.124   0.743  micromachine_3/decoder4to16_4/decoder2to4_0/s<3>1 (micromachine_3/decoder4to16_4/high<3>)
     LUT3:I0->O           16   0.124   0.519  micromachine_3/decoder4to16_4/s<15:12><2>1 (micromachine_3/cs<14>)
     LUT2:I1->O            7   0.124   0.461  micromachine_3/global_write_done1 (global_write_done)
     LUT3:I2->O            3   0.124   0.790  sequencer_2/GND_25_o_global_write_done_and_203_OUT<1>1 (sequencer_2/GND_25_o_global_write_done_and_203_OUT<1>)
     LUT6:I2->O            1   0.124   0.421  sequencer_2/areg<4>2_SW0 (N152)
     LUT6:I5->O            2   0.124   0.542  sequencer_2/areg<4>2 (sequencer_2/areg<4>2)
     LUT6:I4->O           33   0.124   0.929  sequencer_2/areg<2> (areg<2>)
     LUT5:I1->O           33   0.124   1.092  micromachine_3/registres_2/decoder5to32_0/s<31:16><3>1 (micromachine_3/registres_2/asel<19>)
     LUT6:I0->O            1   0.124   0.716  ram_addr<0>_MLTSRCEDGELogicTrst6 (ram_addr<0>_MLTSRCEDGELogicTrst6)
     LUT5:I2->O            1   0.124   0.536  ram_addr<0>_MLTSRCEDGELogicTrst8 (ram_addr<0>_MLTSRCEDGELogicTrst8)
     LUT6:I4->O            7   0.124   0.576  ram_addr<0>_MLTSRCEDGELogicTrst22 (ram_addr<0>_MLTSRCEDGE)
     LUT3:I1->O            1   0.124   0.399  N45LogicTrst1_1 (N45LogicTrst1)
     DSP48E1:B0->PCOUT47    1   3.851   0.000  micromachine_3/ual_1/umult32x32_2/Mmult_res (micromachine_3/ual_1/umult32x32_2/Mmult_res_PCOUT_to_umult32x32_2/Mmult_res1_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  micromachine_3/ual_1/umult32x32_2/Mmult_res1 (micromachine_3/ual_1/umult32x32_2/Mmult_res1_PCOUT_to_umult32x32_2/Mmult_res2_PCIN_47)
     DSP48E1:PCIN47->P9    2   1.518   0.427  micromachine_3/ual_1/umult32x32_2/Mmult_res2 (micromachine_3/ual_1/smul<26>)
     LUT6:I5->O            1   0.124   0.939  micromachine_3/ual_1/s<26>LogicTrst5 (micromachine_3/dbus_ual<26>)
     LUT6:I0->O            1   0.124   0.421  micromachine_3/registres_2/dz7 (micromachine_3/registres_2/dz7)
     LUT6:I5->O            1   0.124   0.000  micromachine_3/registres_2/dz8 (micromachine_3/registres_2/dz)
     FDC:D                     0.030          micromachine_3/registres_2/z_int
    ----------------------------------------
    Total                     26.634ns (10.442ns logic, 16.192ns route)
                                       (39.2% logic, 60.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count24_0/count4_1/s_int_3'
  Clock period: 7.523ns (frequency: 132.926MHz)
  Total number of paths / destination ports: 779 / 17
-------------------------------------------------------------------------
Delay:               7.523ns (Levels of Logic = 7)
  Source:            micromachine_3/pwm_module_9/pwm_2/count16Z_0/count8Z_0/count4Z_1/s_int_1 (FF)
  Destination:       micromachine_3/pwm_module_9/pwm_2/m (FF)
  Source Clock:      count24_0/count4_1/s_int_3 rising
  Destination Clock: count24_0/count4_1/s_int_3 rising

  Data Path: micromachine_3/pwm_module_9/pwm_2/count16Z_0/count8Z_0/count4Z_1/s_int_1 to micromachine_3/pwm_module_9/pwm_2/m
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.478   0.979  micromachine_3/pwm_module_9/pwm_2/count16Z_0/count8Z_0/count4Z_1/s_int_1 (micromachine_3/pwm_module_9/pwm_2/count16Z_0/count8Z_0/count4Z_1/s_int_1)
     LUT6:I0->O            1   0.124   0.776  micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup1 (micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup)
     LUT5:I1->O            1   0.124   0.716  micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup4 (micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup3)
     LUT3:I0->O            1   0.124   0.919  micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup5 (micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup4)
     LUT5:I0->O            1   0.124   0.919  micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup6 (micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup5)
     LUT5:I0->O            1   0.124   0.919  micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup7 (micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup6)
     LUT5:I0->O            1   0.124   0.919  micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup8 (micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup7)
     LUT5:I0->O            1   0.124   0.000  micromachine_3/pwm_module_9/pwm_2/ucmp16_2/sup9 (micromachine_3/pwm_module_9/pwm_2/supn)
     FDC:D                     0.030          micromachine_3/pwm_module_9/pwm_2/m
    ----------------------------------------
    Total                      7.523ns (1.376ns logic, 6.147ns route)
                                       (18.3% logic, 81.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'count24_0/count4_3/s_int_3'
  Clock period: 1.511ns (frequency: 661.813MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               1.511ns (Levels of Logic = 1)
  Source:            micromachine_3/segs7_7/affmux_2/count2_0/s_int_0 (FF)
  Destination:       micromachine_3/segs7_7/affmux_2/count2_0/s_int_0 (FF)
  Source Clock:      count24_0/count4_3/s_int_3 rising
  Destination Clock: count24_0/count4_3/s_int_3 rising

  Data Path: micromachine_3/segs7_7/affmux_2/count2_0/s_int_0 to micromachine_3/segs7_7/affmux_2/count2_0/s_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.478   0.458  micromachine_3/segs7_7/affmux_2/count2_0/s_int_0 (micromachine_3/segs7_7/affmux_2/count2_0/s_int_0)
     INV:I->O              1   0.146   0.399  micromachine_3/segs7_7/affmux_2/count2_0/ts[1]_s_int[1]_and_4_OUT<0>1_INV_0 (micromachine_3/segs7_7/affmux_2/count2_0/ts[1]_s_int[1]_and_4_OUT<0>)
     FDC:D                     0.030          micromachine_3/segs7_7/affmux_2/count2_0/s_int_0
    ----------------------------------------
    Total                      1.511ns (0.654ns logic, 0.857ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'micromachine_3/Rs232RefComp_10/rClkDiv_3'
  Clock period: 1.815ns (frequency: 550.964MHz)
  Total number of paths / destination ports: 61 / 30
-------------------------------------------------------------------------
Delay:               1.815ns (Levels of Logic = 1)
  Source:            micromachine_3/Rs232RefComp_10/sttCur_FSM_FFd1 (FF)
  Destination:       micromachine_3/Rs232RefComp_10/tfSReg_9 (FF)
  Source Clock:      micromachine_3/Rs232RefComp_10/rClkDiv_3 rising
  Destination Clock: micromachine_3/Rs232RefComp_10/rClkDiv_3 rising

  Data Path: micromachine_3/Rs232RefComp_10/sttCur_FSM_FFd1 to micromachine_3/Rs232RefComp_10/tfSReg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             13   0.478   0.616  micromachine_3/Rs232RefComp_10/sttCur_FSM_FFd1 (micromachine_3/Rs232RefComp_10/sttCur_FSM_FFd1)
     LUT2:I0->O           10   0.124   0.458  micromachine_3/Rs232RefComp_10/_n0172_inv1 (micromachine_3/Rs232RefComp_10/_n0172_inv)
     FDE:CE                    0.139          micromachine_3/Rs232RefComp_10/tfSReg_0
    ----------------------------------------
    Total                      1.815ns (0.741ns logic, 1.074ns route)
                                       (40.8% logic, 59.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'micromachine_3/Rs232RefComp_10/rClk'
  Clock period: 3.160ns (frequency: 316.456MHz)
  Total number of paths / destination ports: 201 / 60
-------------------------------------------------------------------------
Delay:               3.160ns (Levels of Logic = 2)
  Source:            micromachine_3/Rs232RefComp_10/ctr_1 (FF)
  Destination:       micromachine_3/Rs232RefComp_10/ctr_3 (FF)
  Source Clock:      micromachine_3/Rs232RefComp_10/rClk rising
  Destination Clock: micromachine_3/Rs232RefComp_10/rClk rising

  Data Path: micromachine_3/Rs232RefComp_10/ctr_1 to micromachine_3/Rs232RefComp_10/ctr_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.478   0.582  micromachine_3/Rs232RefComp_10/ctr_1 (micromachine_3/Rs232RefComp_10/ctr_1)
     LUT2:I0->O            1   0.124   0.939  micromachine_3/Rs232RefComp_10/ctRst_SW0 (N134)
     LUT6:I0->O            4   0.124   0.419  micromachine_3/Rs232RefComp_10/ctRst (micromachine_3/Rs232RefComp_10/ctRst)
     FDR:R                     0.494          micromachine_3/Rs232RefComp_10/ctr_0
    ----------------------------------------
    Total                      3.160ns (1.220ns logic, 1.940ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 4.723ns (frequency: 211.730MHz)
  Total number of paths / destination ports: 370 / 63
-------------------------------------------------------------------------
Delay:               4.723ns (Levels of Logic = 4)
  Source:            count24_0/count4_0/s_int_3 (FF)
  Destination:       count24_0/count4_4/s_int_3 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: count24_0/count4_0/s_int_3 to count24_0/count4_4/s_int_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.478   0.782  count24_0/count4_0/s_int_3 (count24_0/count4_0/s_int_3)
     LUT4:I0->O            5   0.124   0.803  count24_0/count4_0/ripple11 (count24_0/rip1)
     LUT5:I1->O            5   0.124   0.803  count24_0/count4_1/ripple11 (count24_0/rip2)
     LUT5:I1->O            5   0.124   0.803  count24_0/count4_2/ripple11 (count24_0/rip3)
     LUT5:I1->O            4   0.124   0.419  count24_0/count4_3/ripple11 (count24_0/rip4)
     FDCE:CE                   0.139          count24_0/count4_4/s_int_0
    ----------------------------------------
    Total                      4.723ns (1.113ns logic, 3.610ns route)
                                       (23.6% logic, 76.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'commUSB_1/divClk/nclk'
  Clock period: 2.878ns (frequency: 347.464MHz)
  Total number of paths / destination ports: 1230 / 224
-------------------------------------------------------------------------
Delay:               2.878ns (Levels of Logic = 4)
  Source:            commUSB_1/uart_unit/txu/cpt_1 (FF)
  Destination:       commUSB_1/uart_unit/txu/parite (FF)
  Source Clock:      commUSB_1/divClk/nclk rising
  Destination Clock: commUSB_1/divClk/nclk rising

  Data Path: commUSB_1/uart_unit/txu/cpt_1 to commUSB_1/uart_unit/txu/parite
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.478   0.959  commUSB_1/uart_unit/txu/cpt_1 (commUSB_1/uart_unit/txu/cpt_1)
     LUT6:I0->O            1   0.124   0.000  commUSB_1/uart_unit/txu/Mmux_cpt[2]_le_registre[7]_Mux_2_o_3 (commUSB_1/uart_unit/txu/Mmux_cpt[2]_le_registre[7]_Mux_2_o_3)
     MUXF7:I1->O           2   0.368   0.427  commUSB_1/uart_unit/txu/Mmux_cpt[2]_le_registre[7]_Mux_2_o_2_f7 (commUSB_1/uart_unit/txu/cpt[2]_le_registre[7]_Mux_2_o)
     LUT6:I5->O            1   0.124   0.000  commUSB_1/uart_unit/txu/parite_rstpot_G (N524)
     MUXF7:I1->O           1   0.368   0.000  commUSB_1/uart_unit/txu/parite_rstpot (commUSB_1/uart_unit/txu/parite_rstpot)
     FD:D                      0.030          commUSB_1/uart_unit/txu/parite
    ----------------------------------------
    Total                      2.878ns (1.492ns logic, 1.386ns route)
                                       (51.8% logic, 48.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'commUSB_1/divClk/top'
  Clock period: 1.479ns (frequency: 676.133MHz)
  Total number of paths / destination ports: 16 / 5
-------------------------------------------------------------------------
Delay:               1.479ns (Levels of Logic = 1)
  Source:            commUSB_1/divClk/div10.cpt10_0 (FF)
  Destination:       commUSB_1/divClk/div10.cpt10_0 (FF)
  Source Clock:      commUSB_1/divClk/top rising
  Destination Clock: commUSB_1/divClk/top rising

  Data Path: commUSB_1/divClk/div10.cpt10_0 to commUSB_1/divClk/div10.cpt10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.478   0.426  commUSB_1/divClk/div10.cpt10_0 (commUSB_1/divClk/div10.cpt10_0)
     INV:I->O              1   0.146   0.399  commUSB_1/divClk/Mcount_div10.cpt10_xor<0>11_INV_0 (commUSB_1/divClk/Mcount_div10.cpt10)
     FDP:D                     0.030          commUSB_1/divClk/div10.cpt10_0
    ----------------------------------------
    Total                      1.479ns (0.654ns logic, 0.825ns route)
                                       (44.2% logic, 55.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count24_0/count4_0/s_int_1'
  Total number of paths / destination ports: 1181 / 1181
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       pc2board_0 (FF)
  Destination Clock: count24_0/count4_0/s_int_1 rising

  Data Path: btn<0> to pc2board_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     FDC:CLR                   0.494          pc2board_0
    ----------------------------------------
    Total                      1.825ns (0.641ns logic, 1.184ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count24_0/count4_1/s_int_3'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       micromachine_3/pwm_module_9/pwm_2/m (FF)
  Destination Clock: count24_0/count4_1/s_int_3 rising

  Data Path: btn<0> to micromachine_3/pwm_module_9/pwm_2/m
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     FDC:CLR                   0.494          micromachine_3/pwm_module_9/pwm_2/m
    ----------------------------------------
    Total                      1.825ns (0.641ns logic, 1.184ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count24_0/count4_3/s_int_3'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       micromachine_3/segs7_7/affmux_2/count2_0/s_int_0 (FF)
  Destination Clock: count24_0/count4_3/s_int_3 rising

  Data Path: btn<0> to micromachine_3/segs7_7/affmux_2/count2_0/s_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     FDC:CLR                   0.494          micromachine_3/segs7_7/affmux_2/count2_0/s_int_0
    ----------------------------------------
    Total                      1.825ns (0.641ns logic, 1.184ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'micromachine_3/Rs232RefComp_10/rClk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       micromachine_3/Rs232RefComp_10/strCur_FSM_FFd1 (FF)
  Destination Clock: micromachine_3/Rs232RefComp_10/rClk rising

  Data Path: btn<0> to micromachine_3/Rs232RefComp_10/strCur_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     FDR:R                     0.494          micromachine_3/Rs232RefComp_10/strCur_FSM_FFd2
    ----------------------------------------
    Total                      1.825ns (0.641ns logic, 1.184ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'micromachine_3/Rs232RefComp_10/rClkDiv_3'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       micromachine_3/Rs232RefComp_10/sttCur_FSM_FFd2 (FF)
  Destination Clock: micromachine_3/Rs232RefComp_10/rClkDiv_3 rising

  Data Path: btn<0> to micromachine_3/Rs232RefComp_10/sttCur_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     FDR:R                     0.494          micromachine_3/Rs232RefComp_10/sttCur_FSM_FFd1
    ----------------------------------------
    Total                      1.825ns (0.641ns logic, 1.184ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       micromachine_3/Rs232RefComp_10/stbeCur_FSM_FFd1 (FF)
  Destination Clock: mclk rising

  Data Path: btn<0> to micromachine_3/Rs232RefComp_10/stbeCur_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     FDR:R                     0.494          micromachine_3/Rs232RefComp_10/stbeCur_FSM_FFd2
    ----------------------------------------
    Total                      1.825ns (0.641ns logic, 1.184ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'commUSB_1/divClk/nclk'
  Total number of paths / destination ports: 152 / 149
-------------------------------------------------------------------------
Offset:              2.012ns (Levels of Logic = 3)
  Source:            btn<0> (PAD)
  Destination:       commUSB_1/uart_unit/rxu/stopBit (FF)
  Destination Clock: commUSB_1/divClk/nclk rising

  Data Path: btn<0> to commUSB_1/uart_unit/rxu/stopBit
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   1.017  btn_0_IBUF (btn_0_IBUF)
     LUT6:I1->O            1   0.124   0.716  commUSB_1/uart_unit/rxu/_n0253_inv1 (commUSB_1/uart_unit/rxu/_n0253_inv)
     LUT3:I0->O            1   0.124   0.000  commUSB_1/uart_unit/rxu/pariteRx_rstpot (commUSB_1/uart_unit/rxu/pariteRx_rstpot)
     FD:D                      0.030          commUSB_1/uart_unit/rxu/pariteRx
    ----------------------------------------
    Total                      2.012ns (0.279ns logic, 1.733ns route)
                                       (13.9% logic, 86.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'commUSB_1/divClk/top'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       commUSB_1/divClk/div10.cpt10_3 (FF)
  Destination Clock: commUSB_1/divClk/top rising

  Data Path: btn<0> to commUSB_1/divClk/div10.cpt10_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     FDC:CLR                   0.494          commUSB_1/divClk/nclk
    ----------------------------------------
    Total                      1.825ns (0.641ns logic, 1.184ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'count24_0/count4_4/s_int_3'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.825ns (Levels of Logic = 2)
  Source:            btn<0> (PAD)
  Destination:       micromachine_3/reg8_6/q_7 (FF)
  Destination Clock: count24_0/count4_4/s_int_3 rising

  Data Path: btn<0> to micromachine_3/reg8_6/q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     FDC:CLR                   0.494          micromachine_3/reg8_6/q_7
    ----------------------------------------
    Total                      1.825ns (0.641ns logic, 1.184ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count24_0/count4_0/s_int_1'
  Total number of paths / destination ports: 1656965336240 / 61
-------------------------------------------------------------------------
Offset:              26.093ns (Levels of Logic = 26)
  Source:            micromachine_3/registres_2/reg32_26/q_23 (FF)
  Destination:       memdb<13> (PAD)
  Source Clock:      count24_0/count4_0/s_int_1 rising

  Data Path: micromachine_3/registres_2/reg32_26/q_23 to memdb<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.478   0.953  micromachine_3/registres_2/reg32_26/q_23 (micromachine_3/registres_2/reg32_26/q_23)
     LUT6:I0->O            1   0.124   0.939  micromachine_3/registres_2/eq32_27/equal4 (micromachine_3/registres_2/eq32_27/equal3)
     LUT6:I0->O            2   0.124   0.427  micromachine_3/registres_2/eq32_27/equal14_SW0 (N203)
     LUT6:I5->O            3   0.124   0.550  micromachine_3/registres_2/eq32_27/equal14 (break)
     LUT6:I4->O           33   0.124   0.929  sequencer_2/areg<0>6 (areg<0>)
     LUT5:I1->O           33   0.124   1.092  micromachine_3/registres_2/decoder5to32_0/s<31:16><10>1 (micromachine_3/registres_2/asel<26>)
     LUT6:I0->O            1   0.124   0.421  micromachine_3/abus<31>LogicTrst10 (micromachine_3/abus<31>LogicTrst9)
     LUT5:I4->O            1   0.124   0.716  micromachine_3/abus<31>LogicTrst11 (micromachine_3/abus<31>LogicTrst10)
     LUT6:I3->O           19   0.124   0.655  micromachine_3/abus<31>LogicTrst13 (micromachine_3/abus<31>)
     LUT2:I0->O            5   0.124   0.743  micromachine_3/decoder4to16_4/decoder2to4_0/s<3>1 (micromachine_3/decoder4to16_4/high<3>)
     LUT3:I0->O           16   0.124   0.519  micromachine_3/decoder4to16_4/s<15:12><2>1 (micromachine_3/cs<14>)
     LUT2:I1->O            7   0.124   0.461  micromachine_3/global_write_done1 (global_write_done)
     LUT3:I2->O            3   0.124   0.790  sequencer_2/GND_25_o_global_write_done_and_203_OUT<1>1 (sequencer_2/GND_25_o_global_write_done_and_203_OUT<1>)
     LUT6:I2->O            1   0.124   0.421  sequencer_2/areg<4>2_SW0 (N152)
     LUT6:I5->O            2   0.124   0.542  sequencer_2/areg<4>2 (sequencer_2/areg<4>2)
     LUT6:I4->O           33   0.124   0.929  sequencer_2/areg<2> (areg<2>)
     LUT5:I1->O           33   0.124   1.092  micromachine_3/registres_2/decoder5to32_0/s<31:16><3>1 (micromachine_3/registres_2/asel<19>)
     LUT6:I0->O            1   0.124   0.716  ram_addr<0>_MLTSRCEDGELogicTrst6 (ram_addr<0>_MLTSRCEDGELogicTrst6)
     LUT5:I2->O            1   0.124   0.536  ram_addr<0>_MLTSRCEDGELogicTrst8 (ram_addr<0>_MLTSRCEDGELogicTrst8)
     LUT6:I4->O            7   0.124   0.576  ram_addr<0>_MLTSRCEDGELogicTrst22 (ram_addr<0>_MLTSRCEDGE)
     LUT3:I1->O            1   0.124   0.399  N45LogicTrst1_1 (N45LogicTrst1)
     DSP48E1:B0->PCOUT47    1   3.851   0.000  micromachine_3/ual_1/umult32x32_2/Mmult_res (micromachine_3/ual_1/umult32x32_2/Mmult_res_PCOUT_to_umult32x32_2/Mmult_res1_PCIN_47)
     DSP48E1:PCIN47->PCOUT47    1   1.713   0.000  micromachine_3/ual_1/umult32x32_2/Mmult_res1 (micromachine_3/ual_1/umult32x32_2/Mmult_res1_PCOUT_to_umult32x32_2/Mmult_res2_PCIN_47)
     DSP48E1:PCIN47->P14    2   1.518   0.427  micromachine_3/ual_1/umult32x32_2/Mmult_res2 (micromachine_3/ual_1/smul<31>)
     LUT6:I5->O           33   0.124   0.574  dbus<31>LogicTrst (dbus<31>)
     LUT3:I2->O            1   0.124   0.399  RamCtrl_4/Mmux_Z_62_o_writeData[15]_MUX_3281_o11 (memdb_15_IOBUF)
     IOBUF:I->IO               0.000          memdb_15_IOBUF (memdb<15>)
    ----------------------------------------
    Total                     26.093ns (10.288ns logic, 15.805ns route)
                                       (39.4% logic, 60.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count24_0/count4_3/s_int_3'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              2.939ns (Levels of Logic = 3)
  Source:            micromachine_3/segs7_7/affmux_2/count2_0/s_int_0 (FF)
  Destination:       ssg<6> (PAD)
  Source Clock:      count24_0/count4_3/s_int_3 rising

  Data Path: micromachine_3/segs7_7/affmux_2/count2_0/s_int_0 to ssg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.478   0.998  micromachine_3/segs7_7/affmux_2/count2_0/s_int_0 (micromachine_3/segs7_7/affmux_2/count2_0/s_int_0)
     LUT6:I0->O            7   0.124   0.816  micromachine_3/segs7_7/affmux_2/x<2>1 (micromachine_3/segs7_7/affmux_2/x<2>)
     LUT4:I0->O            1   0.124   0.399  micromachine_3/segs7_7/ssegs<1>1 (ssg_1_OBUF)
     OBUF:I->O                 0.000          ssg_1_OBUF (ssg<1>)
    ----------------------------------------
    Total                      2.939ns (0.726ns logic, 2.213ns route)
                                       (24.7% logic, 75.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'micromachine_3/Rs232RefComp_10/rClk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.414ns (Levels of Logic = 4)
  Source:            micromachine_3/Rs232RefComp_10/rdReg_6 (FF)
  Destination:       memdb<6> (PAD)
  Source Clock:      micromachine_3/Rs232RefComp_10/rClk rising

  Data Path: micromachine_3/Rs232RefComp_10/rdReg_6 to memdb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.478   0.939  micromachine_3/Rs232RefComp_10/rdReg_6 (micromachine_3/Rs232RefComp_10/rdReg_6)
     LUT6:I0->O            1   0.124   0.536  dbus<6>LogicTrst2 (dbus<6>LogicTrst1)
     LUT5:I3->O           39   0.124   0.690  dbus<6>LogicTrst3 (dbus<6>)
     LUT3:I1->O            1   0.124   0.399  RamCtrl_4/Mmux_Z_62_o_writeData[6]_MUX_3299_o11 (memdb_6_IOBUF)
     IOBUF:I->IO               0.000          memdb_6_IOBUF (memdb<6>)
    ----------------------------------------
    Total                      3.414ns (0.850ns logic, 2.564ns route)
                                       (24.9% logic, 75.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'count24_0/count4_4/s_int_3'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.671ns (Levels of Logic = 5)
  Source:            micromachine_3/reg8_6/q_6 (FF)
  Destination:       memdb<6> (PAD)
  Source Clock:      count24_0/count4_4/s_int_3 rising

  Data Path: micromachine_3/reg8_6/q_6 to memdb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.478   0.536  micromachine_3/reg8_6/q_6 (micromachine_3/reg8_6/q_6)
     LUT6:I4->O            1   0.124   0.536  dbus<6>LogicTrst1 (dbus<6>LogicTrst)
     LUT6:I4->O            1   0.124   0.536  dbus<6>LogicTrst2 (dbus<6>LogicTrst1)
     LUT5:I3->O           39   0.124   0.690  dbus<6>LogicTrst3 (dbus<6>)
     LUT3:I1->O            1   0.124   0.399  RamCtrl_4/Mmux_Z_62_o_writeData[6]_MUX_3299_o11 (memdb_6_IOBUF)
     IOBUF:I->IO               0.000          memdb_6_IOBUF (memdb<6>)
    ----------------------------------------
    Total                      3.671ns (0.974ns logic, 2.697ns route)
                                       (26.5% logic, 73.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'micromachine_3/Rs232RefComp_10/rClkDiv_3'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            micromachine_3/Rs232RefComp_10/tfSReg_0 (FF)
  Destination:       ja2 (PAD)
  Source Clock:      micromachine_3/Rs232RefComp_10/rClkDiv_3 rising

  Data Path: micromachine_3/Rs232RefComp_10/tfSReg_0 to ja2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.478   0.399  micromachine_3/Rs232RefComp_10/tfSReg_0 (micromachine_3/Rs232RefComp_10/tfSReg_0)
     OBUF:I->O                 0.000          ja2_OBUF (ja2)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'commUSB_1/divClk/nclk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            commUSB_1/uart_unit/txu/txd (FF)
  Destination:       txd (PAD)
  Source Clock:      commUSB_1/divClk/nclk rising

  Data Path: commUSB_1/uart_unit/txu/txd to txd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.478   0.405  commUSB_1/uart_unit/txu/txd (commUSB_1/uart_unit/txu/txd)
     OBUF:I->O                 0.000          txd_OBUF (txd)
    ----------------------------------------
    Total                      0.883ns (0.478ns logic, 0.405ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.331ns (Levels of Logic = 3)
  Source:            btn<0> (PAD)
  Destination:       ld<8> (PAD)

  Data Path: btn<0> to ld<8>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.001   0.497  btn_0_IBUF (btn_0_IBUF)
     INV:I->O           1251   0.146   0.687  btn<0>_inv1_INV_0 (btn<0>_inv)
     OBUF:I->O                 0.000          ld_8_OBUF (ld<8>)
    ----------------------------------------
    Total                      1.331ns (0.147ns logic, 1.184ns route)
                                       (11.0% logic, 89.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock commUSB_1/divClk/nclk
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
commUSB_1/divClk/nclk              |    2.878|         |         |         |
commUSB_1/divClk/top               |    1.408|         |         |         |
count24_0/count4_0/s_int_1         |   26.564|         |         |         |
count24_0/count4_4/s_int_3         |    3.732|         |         |         |
micromachine_3/Rs232RefComp_10/rClk|    3.475|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock commUSB_1/divClk/top
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
commUSB_1/divClk/top|    1.479|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock count24_0/count4_0/s_int_1
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
commUSB_1/divClk/nclk                          |    0.927|         |         |         |
count24_0/count4_0/s_int_1                     |   26.634|         |         |         |
count24_0/count4_1/s_int_3                     |    0.907|         |         |         |
count24_0/count4_4/s_int_3                     |    4.250|         |         |         |
micromachine_3/Rs232RefComp_10/rClk            |    3.993|         |         |         |
micromachine_3/Rs232RefComp_10/stbeCur_FSM_FFd1|    1.060|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock count24_0/count4_1/s_int_3
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
count24_0/count4_0/s_int_1|    7.469|         |         |         |
count24_0/count4_1/s_int_3|    7.523|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock count24_0/count4_3/s_int_3
--------------------------+---------+---------+---------+---------+
                          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock              |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------+---------+---------+---------+---------+
count24_0/count4_3/s_int_3|    1.511|         |         |         |
--------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock mclk
----------------------------------------+---------+---------+---------+---------+
                                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------+---------+---------+---------+---------+
count24_0/count4_0/s_int_1              |   18.922|         |         |         |
mclk                                    |    4.723|         |         |         |
micromachine_3/Rs232RefComp_10/rClkDiv_3|    1.221|         |         |         |
----------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock micromachine_3/Rs232RefComp_10/rClk
-----------------------------------+---------+---------+---------+---------+
                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------+---------+---------+---------+---------+
count24_0/count4_0/s_int_1         |   19.951|         |         |         |
micromachine_3/Rs232RefComp_10/rClk|    3.160|         |         |         |
-----------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock micromachine_3/Rs232RefComp_10/rClkDiv_3
-----------------------------------------------+---------+---------+---------+---------+
                                               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------------------------+---------+---------+---------+---------+
count24_0/count4_0/s_int_1                     |    1.959|         |         |         |
micromachine_3/Rs232RefComp_10/rClkDiv_3       |    1.815|         |         |         |
micromachine_3/Rs232RefComp_10/stbeCur_FSM_FFd1|    1.501|         |         |         |
-----------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock micromachine_3/Rs232RefComp_10/stbeCur_FSM_FFd1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |    1.163|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 34.00 secs
Total CPU time to Xst completion: 32.92 secs
 
--> 


Total memory usage is 546224 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  171 (   0 filtered)
Number of infos    :   19 (   0 filtered)

