Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov 15 08:30:12 2023
| Host         : gs21-09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   164 |
|    Minimum number of control sets                        |   164 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   534 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   164 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    23 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     2 |
| >= 16              |    69 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             885 |          240 |
| No           | No                    | Yes                    |             129 |           42 |
| No           | Yes                   | No                     |             344 |          108 |
| Yes          | No                    | No                     |             873 |          220 |
| Yes          | No                    | Yes                    |              82 |           19 |
| Yes          | Yes                   | No                     |             969 |          255 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|               Clock Signal              |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_1                     |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_25       |                                                                                                                                                                                                                                                          | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                  |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/im_load_0/U0/ap_CS_fsm_reg_n_1_[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                  | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                               |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/axi_bridge_u/read_axi_lite_u/E[0]                                                                                                                                                                                               | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/axi_bridge_u/write_axi_lite_u/axi_wr_done_reg_0[0]                                                                                                                                                                              | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_1                                                                                                                                                     | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_1                                                                                                                                  |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_1                                                                                                                                                |                1 |              4 |
|  design_1_i/clk_wiz_0/inst/clk_25       |                                                                                                                                                                                                                                                          | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                            |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_counter_1                                                                                                                                                                                              | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                       | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/waddr                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_counter_2                                                                                                                                                                                              | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                2 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/cmd_decode_wr_channel/axi_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                       | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                1 |              5 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/axi_bridge_u/write_axi_lite_u/state[5]_i_1_n_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                               | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                3 |              6 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/divider[6]_i_1_n_1                                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                     |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                      | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                     |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                          |                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/im_load_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg01_out                                                                                                                                                                       | design_1_i/im_load_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/SR[0]                                                                                                                                                           |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/i_reg_3760                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/odata_int[8]_i_1_n_1                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                               | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                               | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/ap_NS_fsm10_out                                                                                                                                                                                                                  | design_1_i/incrust_0/U0/i_0_reg_158                                                                                                                                                                                                     |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/im_load_0/U0/ap_NS_fsm12_out                                                                                                                                                                                                                  | design_1_i/im_load_0/U0/i_0_reg_137                                                                                                                                                                                                     |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int_reg[8]_0[0]                                                                                                                                                            | design_1_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_1__0_n_1                                                                                                                                              |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/im_load_0/U0/regslice_both_m_axis_video_V_data_V_U/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int[8]_i_1__0_n_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_25       |                                                                                                                                                                                                                                                          | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                |                3 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/obuf_inst/E[0]                                                                                                                                                                             | design_1_i/incrust_0/U0/regslice_both_s_axis_video_V_data_V_U/ibuf_inst/ireg[8]_i_1_n_1                                                                                                                                                 |                2 |              9 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/im_load_0/U0/regslice_both_m_axis_video_V_data_V_U/obuf_inst/odata_int[8]_i_1_n_1                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/E[0]                                                                                                                                                                             | design_1_i/incrust_0/U0/regslice_both_m_axis_video_V_data_V_U/SR[0]                                                                                                                                                                     |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/ce0                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/im_load_0/U0/regslice_both_m_axis_video_V_data_V_U/ibuf_inst/ap_CS_fsm_reg[4][0]                                                                                                                                                              | design_1_i/im_load_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_NS_fsm13_out                                                                                                                                                           |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                5 |             11 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                            | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_1                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count058_out                                                                                                                                                                           | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_1                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/address_rep[5]_i_1_n_1                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_1                                                                                                                                                                               | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_1_n_1                                                                                                                                                      |                3 |             12 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                   | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_1                                                                                                                                                          |                4 |             13 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_2_n_1                                                                                                                                                                       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/tristate_sr[28]_inv_i_1_n_1                                                                                                                                                      |                2 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/pixel_1_fu_86                                                                                                                                                                                                                    | design_1_i/incrust_0/U0/pixel_1_fu_86[0]_i_1_n_1                                                                                                                                                                                        |                4 |             14 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                            | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                                                                                                                  |                5 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                              |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/data_sr[28]_i_1_n_1                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             17 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                              | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                            |                6 |             20 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                         | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                7 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_50       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             21 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause[22]_i_2_n_1                                                                                                                                                                         | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/initial_pause[22]_i_1_n_1                                                                                                                                                        |                7 |             23 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/im_load_0/U0/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/axi_bridge_u/read_axi_lite_u/ram_wr_en                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_25       |                                                                                                                                                                                                                                                          | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                      |                8 |             24 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/im_load_0/U0/regslice_both_m_axis_video_V_data_V_U/ap_NS_fsm13_out                                                                                                                                                                            |                                                                                                                                                                                                                                         |                8 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |               10 |             26 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1                                                                                                                                                                               | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/clk_last_quarter[2]_i_1_n_1                                                                                                                                                      |                6 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             27 |
|  design_1_i/clk_wiz_0/inst/clk_100      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  design_1_i/clk_wiz_0/inst/clk_50       | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr[28]_i_2_n_1                                                                                                                                                                               | design_1_i/video_ctrl/adv_7511/i2c_sender_adv7511_0/U0/busy_sr[28]_i_1_n_1                                                                                                                                                              |                5 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                            |                8 |             31 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/s_axi_AXILiteS_RVALID                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data                                                                                                                                                                                              | design_1_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/rdata_data[31]_i_1_n_1                                                                                                                                                                 |               12 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/p_0_in3_out                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/incrust_AXILiteS_s_axi_U/p_0_in1_out                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               13 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                           | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                      |                8 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                 | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_1                                                                                                                                                     | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |                5 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                  | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               10 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/dm_rd_en                                                                                                               |                                                                                                                                                                                                                                         |               11 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             32 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_1                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                                |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             44 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               16 |             45 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                  |               17 |             54 |
|  design_1_i/clk_wiz_0/inst/clk_25       | design_1_i/video_ctrl/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                            | design_1_i/video_ctrl/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_1                                                                                                                                                      |               17 |             56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             63 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_1                                                                                                                                        |                                                                                                                                                                                                                                         |               14 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout                                                                                                                                                      |                                                                                                                                                                                                                                         |               10 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_1                                                                                                                                                     | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               15 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                  | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                          |               14 |             64 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          | design_1_i/jtag_axi_0/U0/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                     |               16 |             68 |
|  design_1_i/clk_wiz_0/inst/clk_100      | design_1_i/incrust_0/U0/ap_CS_fsm_reg_n_1_[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |            127 |
|  design_1_i/clk_wiz_0/inst/clk_25       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               36 |            147 |
|  design_1_i/clk_wiz_0/inst/clk_100      |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              170 |            656 |
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


