
---------- Begin Simulation Statistics ----------
simSeconds                                   0.091200                       # Number of seconds simulated (Second)
simTicks                                  91200199000                       # Number of ticks simulated (Tick)
finalTick                                 91200199000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    238.95                       # Real time elapsed on the host (Second)
hostTickRate                                381668986                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     691800                       # Number of bytes of host memory used (Byte)
simInsts                                    100000000                       # Number of instructions simulated (Count)
simOps                                      100677219                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   418496                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     421330                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        182400398                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                         100000000                       # Number of instructions committed (Count)
system.cpu.numOps                           100677219                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                     486024                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                               1.824004                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.548244                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           47      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu       40121112     39.85%     39.85% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult         20664      0.02%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              4      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc           16      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd            11      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu            14      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp            29      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc           19      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     39.87% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead      47675348     47.35%     87.23% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite     12859955     12.77%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total       100677219                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                 5720498                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           4582070                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            185572                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              2946521                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 2943350                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.998924                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                  138481                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                103                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             306                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                166                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              140                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          125                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data       57294871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          57294871                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      57294871                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         57294871                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      1255975                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         1255975                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      1255975                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        1255975                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  34856468000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  34856468000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  34856468000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  34856468000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     58550846                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      58550846                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     58550846                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     58550846                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.021451                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.021451                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.021451                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.021451                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 27752.517367                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 27752.517367                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 27752.517367                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 27752.517367                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1062192                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1062192                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        67187                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         67187                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        67187                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        67187                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1188788                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1188788                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1188788                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1188788                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  29374813000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  29374813000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  29374813000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  29374813000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.020304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.020304                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.020304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.020304                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 24709.883512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 24709.883512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 24709.883512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 24709.883512                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1188534                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            2                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.misses::cpu.data            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.misses::total            2                       # number of LoadLockedReq misses (Count)
system.cpu.dcache.LoadLockedReq.missLatency::cpu.data       164000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.missLatency::total       164000                       # number of LoadLockedReq miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.missRate::cpu.data     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.missRate::total     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMissLatency::cpu.data        82000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMissLatency::total        82000                       # average LoadLockedReq miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.mshrMisses::cpu.data            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::cpu.data       162000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissLatency::total       162000                       # number of LoadLockedReq MSHR miss ticks (Tick)
system.cpu.dcache.LoadLockedReq.mshrMissRate::cpu.data     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.mshrMissRate::total     0.500000                       # mshr miss rate for LoadLockedReq accesses (Ratio)
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::cpu.data        81000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LoadLockedReq.avgMshrMissLatency::total        81000                       # average LoadLockedReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.hits::cpu.data     44945459                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        44945459                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       754078                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        754078                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  14499897500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  14499897500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     45699537                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     45699537                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.016501                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.016501                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 19228.644119                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 19228.644119                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          307                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          307                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       753771                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       753771                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  13742143500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  13742143500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.016494                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.016494                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 18231.191569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 18231.191569                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           34                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              34                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data           34                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           34                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.misses::cpu.data            7                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total            7                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data       220000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total       220000                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total            7                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31428.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31428.571429                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total            7                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data       213000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total       213000                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30428.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30428.571429                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     12349412                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       12349412                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       501890                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       501890                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  20356350500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  20356350500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     12851302                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     12851302                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.039054                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.039054                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 40559.386519                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 40559.386519                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data        66880                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total        66880                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       435010                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       435010                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  15632456500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  15632456500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.033849                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.033849                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 35935.855498                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 35935.855498                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           254.613177                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             58483701                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1188790                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              49.195990                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              177500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   254.613177                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.994583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.994583                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          188                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           61                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          118290566                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         118290566                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions            35756412                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                 101                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions           49191006                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions          12861566                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  41                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst       14963515                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          14963515                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      14963515                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         14963515                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          913                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             913                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          913                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            913                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     71643000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     71643000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     71643000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     71643000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     14964428                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      14964428                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     14964428                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     14964428                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000061                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000061                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000061                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 78469.879518                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 78469.879518                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 78469.879518                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 78469.879518                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          456                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               456                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          913                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          913                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          913                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          913                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     70730000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     70730000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     70730000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     70730000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000061                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000061                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000061                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000061                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 77469.879518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 77469.879518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 77469.879518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 77469.879518                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    456                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     14963515                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        14963515                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          913                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           913                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     71643000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     71643000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     14964428                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     14964428                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000061                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 78469.879518                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 78469.879518                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          913                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          913                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     70730000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     70730000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000061                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 77469.879518                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 77469.879518                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           437.464568                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             14964428                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                913                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           16390.392114                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   437.464568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.854423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.854423                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          457                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          457                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.892578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           29929769                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          29929769                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                  100677219                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    84                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                     51                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 979128                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    979179                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                    51                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                979128                       # number of overall hits (Count)
system.l2.overallHits::total                   979179                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  862                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               209655                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  210517                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 862                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              209655                       # number of overall misses (Count)
system.l2.overallMisses::total                 210517                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        68822000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     17266237000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        17335059000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       68822000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    17266237000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       17335059000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                913                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1188783                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1189696                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               913                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1188783                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1189696                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.944140                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.176361                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.176950                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.944140                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.176361                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.176950                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79839.907193                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82355.474470                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    82345.174024                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79839.907193                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82355.474470                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   82345.174024                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               119019                       # number of writebacks (Count)
system.l2.writebacks::total                    119019                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              862                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           209655                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              210517                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             862                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          209655                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             210517                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     60202000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  15169687000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    15229889000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     60202000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  15169687000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   15229889000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.944140                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.176361                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.176950                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.944140                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.176361                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.176950                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69839.907193                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72355.474470                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 72345.174024                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69839.907193                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72355.474470                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 72345.174024                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         178008                       # number of replacements (Count)
system.l2.InvalidateReq.misses::cpu.data            7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               7                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             7                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            7                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       132500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       132500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18928.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18928.571429                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst              51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                 51                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           862                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              862                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     68822000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     68822000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          913                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            913                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.944140                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.944140                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79839.907193                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79839.907193                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          862                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          862                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     60202000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     60202000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.944140                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.944140                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69839.907193                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69839.907193                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             293453                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                293453                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           141557                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              141557                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  11892162500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    11892162500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         435010                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            435010                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.325411                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.325411                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 84009.709870                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 84009.709870                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       141557                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          141557                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  10476592500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  10476592500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.325411                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.325411                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 74009.709870                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 74009.709870                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         685675                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            685675                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        68098                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           68098                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   5374074500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   5374074500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       753773                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        753773                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.090343                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.090343                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 78916.774355                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78916.774355                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        68098                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        68098                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   4693094500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   4693094500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.090343                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.090343                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 68916.774355                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68916.774355                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          456                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              456                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          456                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          456                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1062192                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1062192                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1062192                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1062192                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 31784.372686                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2378684                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     210776                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      11.285365                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      69.328292                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       115.703586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data     31599.340807                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.002116                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.003531                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.964335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.969982                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::1                   13                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  447                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 7195                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                25113                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   19240304                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  19240304                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    119019.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       862.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples    209604.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.003128528500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         7112                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         7112                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              554648                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             112015                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      210517                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     119019                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                    210517                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   119019                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     51                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                210517                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               119019                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  189751                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   20704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   2450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   2498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   6292                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   7147                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   7151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   7165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   7164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   7157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   7146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   7155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   7609                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   7159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   7161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   7212                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   7183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   7126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   7114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   7112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         7112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      29.590411                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.484020                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     58.993684                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          6957     97.82%     97.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           28      0.39%     98.21% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383          125      1.76%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          7112                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         7112                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.730456                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.700929                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.008352                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             4601     64.69%     64.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               48      0.67%     65.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2250     31.64%     97.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              207      2.91%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                4      0.06%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          7112                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    3264                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                13473088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              7617216                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              147730905.71874741                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              83521923.01685658                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   91189162000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     276719.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        55168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     13414656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      7615168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 604910.960775425541                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 147090205.362380862236                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 83499466.925505280495                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          862                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data       209655                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       119019                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     24888250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   6537925500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2176771100500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28872.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     31184.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  18289273.99                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        55168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     13417920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       13473088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        55168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        55168                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      7617216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      7617216                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          862                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       209655                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          210517                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       119019                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         119019                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst         604911                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      147125995                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         147730906                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       604911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        604911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     83521923                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         83521923                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     83521923                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        604911                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     147125995                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        231252829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts               210466                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              118987                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        13262                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        13274                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        13131                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        13078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        12959                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        13077                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        12931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        12965                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        12701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        13118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        13061                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        13303                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        13388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        13322                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        13501                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        13395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         7481                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         7549                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         7467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         7540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         7493                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         7465                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         7224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         7289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         7014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         7326                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         7338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         7466                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         7562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         7543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         7566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         7664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              2616576250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            1052330000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         6562813750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                12432.30                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           31182.30                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              141314                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits              71464                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            67.14                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           60.06                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       116675                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   180.715595                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   107.544211                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   244.857301                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        78627     67.39%     67.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        16491     14.13%     81.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         2600      2.23%     83.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         1702      1.46%     85.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         9010      7.72%     92.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         1642      1.41%     94.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          672      0.58%     94.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          940      0.81%     95.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4991      4.28%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       116675                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              13469824                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten            7615168                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              147.695116                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               83.499467                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    1.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.15                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               64.59                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       417118800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       221703900                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      747393780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     310631760                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 7198663680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  23158473570                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  15519004320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   47572989810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   521.632522                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  40108307750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3045120000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48046771250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       415940700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       221077725                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      755333460                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     310480380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 7198663680.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  23258238390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  15434991840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   47594726175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   521.870859                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39886750250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3045120000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  48268328750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               68960                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        119019                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             58336                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             141557                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            141557                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          68960                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              7                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       598396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  598396                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port     21090304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 21090304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             210524                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   210524    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               210524                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           928034500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1126171250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         387879                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       177355                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             754686                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1181211                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          456                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           185331                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            435010                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           435010                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            913                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        753773                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             7                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            7                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2282                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3566114                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                3568396                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        87616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    144062400                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               144150016                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          178008                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   7617216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           1367711                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000479                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.021879                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 1367056     99.95%     99.95% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     655      0.05%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             1367711                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  91200199000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2251994500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           1369500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1783178000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       2378693                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1188990                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             653                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          653                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        49761083                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                       132639315                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
