Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 25 17:09:33 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          76          
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.705     -187.428                    155                  408        0.079        0.000                      0                  408        0.345        0.000                       0                   206  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
GCLK                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0  {0.000 5.000}        10.000          100.000         
  clk_400MHz_clk_wiz_0  {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GCLK                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0        4.536        0.000                      0                  228        0.109        0.000                      0                  228        4.500        0.000                       0                   122  
  clk_400MHz_clk_wiz_0       -2.060      -65.367                     69                  180        0.227        0.000                      0                  180        0.345        0.000                       0                    80  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100MHz_clk_wiz_0  clk_400MHz_clk_wiz_0       -2.705     -186.743                    152                  156        0.079        0.000                      0                  156  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                clk_400MHz_clk_wiz_0                        
(none)                clkfbout_clk_wiz_0                          
(none)                                      clk_100MHz_clk_wiz_0  
(none)                                      clk_400MHz_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GCLK
  To Clock:  GCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { GCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.536ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/window_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.890ns (17.009%)  route 4.342ns (82.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.124     2.805 r  control_parametros1/window[15]_i_1/O
                         net (fo=16, routed)          1.599     4.404    control_parametros1/window[15]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  control_parametros1/window_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X108Y98        FDRE                                         r  control_parametros1/window_reg[13]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X108Y98        FDRE (Setup_fdre_C_CE)      -0.169     8.940    control_parametros1/window_reg[13]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/window_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.890ns (17.009%)  route 4.342ns (82.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.124     2.805 r  control_parametros1/window[15]_i_1/O
                         net (fo=16, routed)          1.599     4.404    control_parametros1/window[15]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  control_parametros1/window_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X108Y98        FDRE                                         r  control_parametros1/window_reg[14]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X108Y98        FDRE (Setup_fdre_C_CE)      -0.169     8.940    control_parametros1/window_reg[14]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.536ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/window_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.890ns (17.009%)  route 4.342ns (82.991%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.124     2.805 r  control_parametros1/window[15]_i_1/O
                         net (fo=16, routed)          1.599     4.404    control_parametros1/window[15]_i_1_n_0
    SLICE_X108Y98        FDRE                                         r  control_parametros1/window_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X108Y98        FDRE                                         r  control_parametros1/window_reg[15]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X108Y98        FDRE (Setup_fdre_C_CE)      -0.169     8.940    control_parametros1/window_reg[15]
  -------------------------------------------------------------------
                         required time                          8.940    
                         arrival time                          -4.404    
  -------------------------------------------------------------------
                         slack                                  4.536    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/pulseShaper_width_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.886ns  (logic 0.915ns (18.726%)  route 3.971ns (81.274%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.149     2.830 r  control_parametros1/pulseShaper_width[7]_i_1/O
                         net (fo=8, routed)           1.228     4.058    control_parametros1/pulseShaper_width[7]_i_1_n_0
    SLICE_X109Y98        FDRE                                         r  control_parametros1/pulseShaper_width_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X109Y98        FDRE                                         r  control_parametros1/pulseShaper_width_reg[0]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X109Y98        FDRE (Setup_fdre_C_CE)      -0.413     8.696    control_parametros1/pulseShaper_width_reg[0]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/window_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.890ns (17.517%)  route 4.191ns (82.483%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.124     2.805 r  control_parametros1/window[15]_i_1/O
                         net (fo=16, routed)          1.447     4.252    control_parametros1/window[15]_i_1_n_0
    SLICE_X109Y97        FDRE                                         r  control_parametros1/window_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X109Y97        FDRE                                         r  control_parametros1/window_reg[10]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X109Y97        FDRE (Setup_fdre_C_CE)      -0.205     8.904    control_parametros1/window_reg[10]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/window_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.890ns (17.517%)  route 4.191ns (82.483%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.124     2.805 r  control_parametros1/window[15]_i_1/O
                         net (fo=16, routed)          1.447     4.252    control_parametros1/window[15]_i_1_n_0
    SLICE_X109Y97        FDRE                                         r  control_parametros1/window_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X109Y97        FDRE                                         r  control_parametros1/window_reg[5]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X109Y97        FDRE (Setup_fdre_C_CE)      -0.205     8.904    control_parametros1/window_reg[5]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/window_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 0.890ns (17.517%)  route 4.191ns (82.483%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.124     2.805 r  control_parametros1/window[15]_i_1/O
                         net (fo=16, routed)          1.447     4.252    control_parametros1/window[15]_i_1_n_0
    SLICE_X109Y97        FDRE                                         r  control_parametros1/window_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X109Y97        FDRE                                         r  control_parametros1/window_reg[7]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X109Y97        FDRE (Setup_fdre_C_CE)      -0.205     8.904    control_parametros1/window_reg[7]
  -------------------------------------------------------------------
                         required time                          8.904    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/pulseShaper_width_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.915ns (19.220%)  route 3.846ns (80.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.149     2.830 r  control_parametros1/pulseShaper_width[7]_i_1/O
                         net (fo=8, routed)           1.102     3.932    control_parametros1/pulseShaper_width[7]_i_1_n_0
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[1]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X107Y99        FDRE (Setup_fdre_C_CE)      -0.413     8.696    control_parametros1/pulseShaper_width_reg[1]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/pulseShaper_width_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.915ns (19.220%)  route 3.846ns (80.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.149     2.830 r  control_parametros1/pulseShaper_width[7]_i_1/O
                         net (fo=8, routed)           1.102     3.932    control_parametros1/pulseShaper_width[7]_i_1_n_0
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[2]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X107Y99        FDRE (Setup_fdre_C_CE)      -0.413     8.696    control_parametros1/pulseShaper_width_reg[2]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  4.764    

Slack (MET) :             4.764ns  (required time - arrival time)
  Source:                 control_parametros1/ctrl_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/pulseShaper_width_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 0.915ns (19.220%)  route 3.846ns (80.780%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 8.613 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.783    -0.829    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y85        FDRE (Prop_fdre_C_Q)         0.518    -0.311 f  control_parametros1/ctrl_reg[10]/Q
                         net (fo=1, routed)           0.811     0.501    control_parametros1/ctrl[10]
    SLICE_X104Y84        LUT4 (Prop_lut4_I2_O)        0.124     0.625 f  control_parametros1/ctrl[7]_i_3/O
                         net (fo=5, routed)           0.748     1.373    control_parametros1/ctrl[7]_i_3_n_0
    SLICE_X105Y84        LUT6 (Prop_lut6_I0_O)        0.124     1.497 r  control_parametros1/pulseShaper_width[7]_i_2/O
                         net (fo=4, routed)           1.184     2.681    control_parametros1/pulseShaper_width[7]_i_2_n_0
    SLICE_X107Y85        LUT5 (Prop_lut5_I4_O)        0.149     2.830 r  control_parametros1/pulseShaper_width[7]_i_1/O
                         net (fo=8, routed)           1.102     3.932    control_parametros1/pulseShaper_width[7]_i_1_n_0
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  GCLK (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.687     8.613    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
                         clock pessimism              0.576     9.189    
                         clock uncertainty           -0.081     9.109    
    SLICE_X107Y99        FDRE (Setup_fdre_C_CE)      -0.413     8.696    control_parametros1/pulseShaper_width_reg[4]
  -------------------------------------------------------------------
                         required time                          8.696    
                         arrival time                          -3.932    
  -------------------------------------------------------------------
                         slack                                  4.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 control_parametros1/orden_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/ctrl_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.606    -0.573    control_parametros1/clk_100MHz
    SLICE_X105Y84        FDRE                                         r  control_parametros1/orden_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  control_parametros1/orden_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.375    control_parametros1/orden[6]
    SLICE_X104Y84        LUT5 (Prop_lut5_I0_O)        0.045    -0.330 r  control_parametros1/ctrl[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    control_parametros1/ctrl[6]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  control_parametros1/ctrl_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.875    -0.810    control_parametros1/clk_100MHz
    SLICE_X104Y84        FDRE                                         r  control_parametros1/ctrl_reg[6]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X104Y84        FDRE (Hold_fdre_C_D)         0.120    -0.440    control_parametros1/ctrl_reg[6]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 tick_generator_1/tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx_1/o1/monitor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.609    -0.570    tick_generator_1/CLK
    SLICE_X103Y90        FDRE                                         r  tick_generator_1/tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y90        FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  tick_generator_1/tick_reg/Q
                         net (fo=2, routed)           0.067    -0.362    UART_Rx_1/o1/monitor_reg[0]_0[0]
    SLICE_X103Y90        FDRE                                         r  UART_Rx_1/o1/monitor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.879    -0.806    UART_Rx_1/o1/clk_100MHz
    SLICE_X103Y90        FDRE                                         r  UART_Rx_1/o1/monitor_reg[0]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X103Y90        FDRE (Hold_fdre_C_D)         0.075    -0.495    UART_Rx_1/o1/monitor_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 UART_Rx_1/bufferRxInt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx_1/bufferRx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.447%)  route 0.062ns (30.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.633    -0.546    UART_Rx_1/clk_100MHz
    SLICE_X106Y86        FDRE                                         r  UART_Rx_1/bufferRxInt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  UART_Rx_1/bufferRxInt_reg[2]/Q
                         net (fo=2, routed)           0.062    -0.343    UART_Rx_1/bufferRxInt[2]
    SLICE_X107Y86        FDRE                                         r  UART_Rx_1/bufferRx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.902    -0.783    UART_Rx_1/clk_100MHz
    SLICE_X107Y86        FDRE                                         r  UART_Rx_1/bufferRx_reg[2]/C
                         clock pessimism              0.250    -0.533    
    SLICE_X107Y86        FDRE (Hold_fdre_C_D)         0.047    -0.486    UART_Rx_1/bufferRx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 control_parametros1/orden_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/ctrl_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.606    -0.573    control_parametros1/clk_100MHz
    SLICE_X105Y84        FDRE                                         r  control_parametros1/orden_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  control_parametros1/orden_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.340    control_parametros1/orden[2]
    SLICE_X104Y84        LUT5 (Prop_lut5_I0_O)        0.045    -0.295 r  control_parametros1/ctrl[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    control_parametros1/ctrl[2]_i_1_n_0
    SLICE_X104Y84        FDRE                                         r  control_parametros1/ctrl_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.875    -0.810    control_parametros1/clk_100MHz
    SLICE_X104Y84        FDRE                                         r  control_parametros1/ctrl_reg[2]/C
                         clock pessimism              0.250    -0.560    
    SLICE_X104Y84        FDRE (Hold_fdre_C_D)         0.121    -0.439    control_parametros1/ctrl_reg[2]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 control_parametros1/orden_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/ctrl_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.767%)  route 0.148ns (51.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.606    -0.573    control_parametros1/clk_100MHz
    SLICE_X103Y85        FDRE                                         r  control_parametros1/orden_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y85        FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  control_parametros1/orden_reg[13]/Q
                         net (fo=1, routed)           0.148    -0.283    control_parametros1/orden[13]
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    control_parametros1/clk_100MHz
    SLICE_X104Y85        FDRE                                         r  control_parametros1/ctrl_reg[13]/C
                         clock pessimism              0.272    -0.537    
    SLICE_X104Y85        FDRE (Hold_fdre_C_D)         0.085    -0.452    control_parametros1/ctrl_reg[13]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 UART_Rx_1/muestreo_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx_1/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.607    -0.572    UART_Rx_1/clk_100MHz
    SLICE_X103Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y87        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  UART_Rx_1/muestreo_reg[0]/Q
                         net (fo=5, routed)           0.124    -0.306    UART_Rx_1/muestreo_reg_n_0_[0]
    SLICE_X102Y87        LUT6 (Prop_lut6_I2_O)        0.045    -0.261 r  UART_Rx_1/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    UART_Rx_1/p_0_in[3]
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[3]/C
                         clock pessimism              0.250    -0.559    
    SLICE_X102Y87        FDRE (Hold_fdre_C_D)         0.121    -0.438    UART_Rx_1/muestreo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UART_Rx_1/bufferRxInt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx_1/bufferRx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.011%)  route 0.130ns (47.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.633    -0.546    UART_Rx_1/clk_100MHz
    SLICE_X106Y86        FDRE                                         r  UART_Rx_1/bufferRxInt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y86        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  UART_Rx_1/bufferRxInt_reg[7]/Q
                         net (fo=2, routed)           0.130    -0.274    UART_Rx_1/bufferRxInt[7]
    SLICE_X107Y86        FDRE                                         r  UART_Rx_1/bufferRx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.902    -0.783    UART_Rx_1/clk_100MHz
    SLICE_X107Y86        FDRE                                         r  UART_Rx_1/bufferRx_reg[7]/C
                         clock pessimism              0.250    -0.533    
    SLICE_X107Y86        FDRE (Hold_fdre_C_D)         0.078    -0.455    UART_Rx_1/bufferRx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 control_parametros1/orden_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_parametros1/ctrl_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.444%)  route 0.107ns (36.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.633    -0.546    control_parametros1/clk_100MHz
    SLICE_X107Y84        FDRE                                         r  control_parametros1/orden_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y84        FDRE (Prop_fdre_C_Q)         0.141    -0.405 r  control_parametros1/orden_reg[4]/Q
                         net (fo=1, routed)           0.107    -0.297    control_parametros1/orden[4]
    SLICE_X107Y85        LUT5 (Prop_lut5_I0_O)        0.045    -0.252 r  control_parametros1/ctrl[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    control_parametros1/ctrl[4]_i_1_n_0
    SLICE_X107Y85        FDRE                                         r  control_parametros1/ctrl_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.902    -0.783    control_parametros1/clk_100MHz
    SLICE_X107Y85        FDRE                                         r  control_parametros1/ctrl_reg[4]/C
                         clock pessimism              0.252    -0.531    
    SLICE_X107Y85        FDRE (Hold_fdre_C_D)         0.091    -0.440    control_parametros1/ctrl_reg[4]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 tick_generator_1/reg_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tick_generator_1/tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.280%)  route 0.084ns (28.720%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.609    -0.570    tick_generator_1/CLK
    SLICE_X102Y90        FDRE                                         r  tick_generator_1/reg_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y90        FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  tick_generator_1/reg_counter_reg[0]/Q
                         net (fo=7, routed)           0.084    -0.321    tick_generator_1/reg_counter_reg[0]
    SLICE_X103Y90        LUT6 (Prop_lut6_I1_O)        0.045    -0.276 r  tick_generator_1/tick_i_1/O
                         net (fo=1, routed)           0.000    -0.276    tick_generator_1/tick_i_1_n_0
    SLICE_X103Y90        FDRE                                         r  tick_generator_1/tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.879    -0.806    tick_generator_1/CLK
    SLICE_X103Y90        FDRE                                         r  tick_generator_1/tick_reg/C
                         clock pessimism              0.249    -0.557    
    SLICE_X103Y90        FDRE (Hold_fdre_C_D)         0.091    -0.466    tick_generator_1/tick_reg
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 UART_Rx_1/bufferRxInt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_Rx_1/bufferRx_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.633    -0.546    UART_Rx_1/clk_100MHz
    SLICE_X108Y86        FDRE                                         r  UART_Rx_1/bufferRxInt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.382 r  UART_Rx_1/bufferRxInt_reg[5]/Q
                         net (fo=2, routed)           0.112    -0.269    UART_Rx_1/bufferRxInt[5]
    SLICE_X107Y86        FDRE                                         r  UART_Rx_1/bufferRx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.902    -0.783    UART_Rx_1/clk_100MHz
    SLICE_X107Y86        FDRE                                         r  UART_Rx_1/bufferRx_reg[5]/C
                         clock pessimism              0.252    -0.531    
    SLICE_X107Y86        FDRE (Hold_fdre_C_D)         0.071    -0.460    UART_Rx_1/bufferRx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_wiz1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X108Y86    UART_Rx_1/bufferRxInt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X106Y86    UART_Rx_1/bufferRxInt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X104Y86    UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_400MHz_clk_wiz_0
  To Clock:  clk_400MHz_clk_wiz_0

Setup :           69  Failing Endpoints,  Worst Slack       -2.060ns,  Total Violation      -65.367ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.060ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/det_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.211ns (30.697%)  route 2.734ns (69.303%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.650     2.305    control_parametros1/state_reg_0[0]
    SLICE_X112Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.429 r  control_parametros1/det_out_i_1__0/O
                         net (fo=1, routed)           0.773     3.202    GateKeeper1/det_out_reg_0
    SLICE_X112Y98        FDRE                                         r  GateKeeper1/det_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X112Y98        FDRE                                         r  GateKeeper1/det_out_reg/C
                         clock pessimism              0.616     1.732    
                         clock uncertainty           -0.066     1.667    
    SLICE_X112Y98        FDRE (Setup_fdre_C_R)       -0.524     1.143    GateKeeper1/det_out_reg
  -------------------------------------------------------------------
                         required time                          1.143    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 -2.060    

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.211ns (30.975%)  route 2.699ns (69.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.419    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.543 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.167    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[1]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper1/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 -1.904    

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.211ns (30.975%)  route 2.699ns (69.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.419    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.543 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.167    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper1/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 -1.904    

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.211ns (30.975%)  route 2.699ns (69.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.419    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.543 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.167    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[3]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper1/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 -1.904    

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.211ns (30.975%)  route 2.699ns (69.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.419    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.543 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.167    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[4]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper1/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 -1.904    

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.211ns (30.975%)  route 2.699ns (69.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.419    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.543 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.167    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[5]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper1/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 -1.904    

Slack (VIOLATED) :        -1.904ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.211ns (30.975%)  route 2.699ns (69.025%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.419    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.543 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.167    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[6]/C
                         clock pessimism              0.641     1.757    
                         clock uncertainty           -0.066     1.692    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     1.263    GateKeeper1/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.263    
                         arrival time                          -3.167    
  -------------------------------------------------------------------
                         slack                                 -1.904    

Slack (VIOLATED) :        -1.820ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.211ns (31.865%)  route 2.589ns (68.135%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.419    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.543 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.515     3.058    GateKeeper1/SR[0]
    SLICE_X111Y98        FDRE                                         r  GateKeeper1/c2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X111Y98        FDRE                                         r  GateKeeper1/c2_reg[0]/C
                         clock pessimism              0.616     1.732    
                         clock uncertainty           -0.066     1.667    
    SLICE_X111Y98        FDRE (Setup_fdre_C_R)       -0.429     1.238    GateKeeper1/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 -1.820    

Slack (VIOLATED) :        -1.820ns  (required time - arrival time)
  Source:                 GateKeeper1/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.211ns (31.865%)  route 2.589ns (68.135%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.743ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.287 f  GateKeeper1/c2_reg[2]/Q
                         net (fo=7, routed)           0.980     0.693    control_parametros1/det_out1_carry_0[0]
    SLICE_X108Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.817 r  control_parametros1/det_out1_carry_i_3__0/O
                         net (fo=1, routed)           0.331     1.148    GateKeeper1/DI[0]
    SLICE_X109Y98        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.655 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.419    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.543 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.515     3.058    GateKeeper1/SR[0]
    SLICE_X111Y98        FDRE                                         r  GateKeeper1/c2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X111Y98        FDRE                                         r  GateKeeper1/c2_reg[7]/C
                         clock pessimism              0.616     1.732    
                         clock uncertainty           -0.066     1.667    
    SLICE_X111Y98        FDRE (Setup_fdre_C_R)       -0.429     1.238    GateKeeper1/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.238    
                         arrival time                          -3.058    
  -------------------------------------------------------------------
                         slack                                 -1.820    

Slack (VIOLATED) :        -1.721ns  (required time - arrival time)
  Source:                 GateKeeper2/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper2/det_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 1.211ns (32.717%)  route 2.490ns (67.283%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns = ( 1.113 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.867    -0.745    GateKeeper2/clk_400MHz
    SLICE_X106Y99        FDRE                                         r  GateKeeper2/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 f  GateKeeper2/c2_reg[2]/Q
                         net (fo=7, routed)           1.012     0.724    control_parametros1/det_out1_carry_1[0]
    SLICE_X106Y97        LUT6 (Prop_lut6_I0_O)        0.124     0.848 r  control_parametros1/det_out1_carry_i_3__1/O
                         net (fo=1, routed)           0.190     1.037    GateKeeper2/DI[0]
    SLICE_X107Y97        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     1.544 f  GateKeeper2/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.623     2.167    control_parametros1/state_reg_2[0]
    SLICE_X109Y97        LUT4 (Prop_lut4_I3_O)        0.124     2.291 r  control_parametros1/det_out_i_1__1/O
                         net (fo=1, routed)           0.666     2.957    GateKeeper2/det_out_reg_0
    SLICE_X106Y97        FDRE                                         r  GateKeeper2/det_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687     1.113    GateKeeper2/clk_400MHz
    SLICE_X106Y97        FDRE                                         r  GateKeeper2/det_out_reg/C
                         clock pessimism              0.617     1.730    
                         clock uncertainty           -0.066     1.665    
    SLICE_X106Y97        FDRE (Setup_fdre_C_R)       -0.429     1.236    GateKeeper2/det_out_reg
  -------------------------------------------------------------------
                         required time                          1.236    
                         arrival time                          -2.957    
  -------------------------------------------------------------------
                         slack                                 -1.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 GateKeeper1/c2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.580%)  route 0.149ns (44.420%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.639    -0.540    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper1/c2_reg[6]/Q
                         net (fo=4, routed)           0.149    -0.250    GateKeeper1/Q[4]
    SLICE_X111Y98        LUT3 (Prop_lut3_I1_O)        0.045    -0.205 r  GateKeeper1/c2[7]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.205    GateKeeper1/p_0_in[7]
    SLICE_X111Y98        FDRE                                         r  GateKeeper1/c2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper1/clk_400MHz
    SLICE_X111Y98        FDRE                                         r  GateKeeper1/c2_reg[7]/C
                         clock pessimism              0.250    -0.524    
    SLICE_X111Y98        FDRE (Hold_fdre_C_D)         0.092    -0.432    GateKeeper1/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 GateKeeper0/c2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper0/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.533%)  route 0.168ns (47.467%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper0/clk_400MHz
    SLICE_X107Y95        FDRE                                         r  GateKeeper0/c2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y95        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper0/c2_reg[2]/Q
                         net (fo=7, routed)           0.168    -0.232    GateKeeper0/c2_reg[7]_0[0]
    SLICE_X106Y94        LUT6 (Prop_lut6_I3_O)        0.045    -0.187 r  GateKeeper0/c2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.187    GateKeeper0/p_0_in[5]
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[5]/C
                         clock pessimism              0.252    -0.526    
    SLICE_X106Y94        FDRE (Hold_fdre_C_D)         0.091    -0.435    GateKeeper0/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 GateKeeper2/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper2/c2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.226ns (64.900%)  route 0.122ns (35.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper2/clk_400MHz
    SLICE_X106Y99        FDRE                                         r  GateKeeper2/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  GateKeeper2/c2_reg[0]/Q
                         net (fo=9, routed)           0.122    -0.290    GateKeeper2/c2_reg[0]
    SLICE_X106Y99        LUT4 (Prop_lut4_I1_O)        0.098    -0.192 r  GateKeeper2/c2[3]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.192    GateKeeper2/p_0_in[3]
    SLICE_X106Y99        FDRE                                         r  GateKeeper2/c2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper2/clk_400MHz
    SLICE_X106Y99        FDRE                                         r  GateKeeper2/c2_reg[3]/C
                         clock pessimism              0.236    -0.541    
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)         0.092    -0.449    GateKeeper2/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 GateKeeper2/c2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper2/c2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.226ns (64.686%)  route 0.123ns (35.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper2/clk_400MHz
    SLICE_X106Y99        FDRE                                         r  GateKeeper2/c2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.413 r  GateKeeper2/c2_reg[0]/Q
                         net (fo=9, routed)           0.123    -0.289    GateKeeper2/c2_reg[0]
    SLICE_X106Y99        LUT5 (Prop_lut5_I1_O)        0.098    -0.191 r  GateKeeper2/c2[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.191    GateKeeper2/p_0_in[4]
    SLICE_X106Y99        FDRE                                         r  GateKeeper2/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.908    -0.777    GateKeeper2/clk_400MHz
    SLICE_X106Y99        FDRE                                         r  GateKeeper2/c2_reg[4]/C
                         clock pessimism              0.236    -0.541    
    SLICE_X106Y99        FDRE (Hold_fdre_C_D)         0.092    -0.449    GateKeeper2/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GateKeeper1/c2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.639    -0.540    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  GateKeeper1/c2_reg[5]/Q
                         net (fo=4, routed)           0.168    -0.230    GateKeeper1/Q[3]
    SLICE_X113Y99        LUT6 (Prop_lut6_I5_O)        0.045    -0.185 r  GateKeeper1/c2[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.185    GateKeeper1/p_0_in[5]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[5]/C
                         clock pessimism              0.234    -0.540    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.091    -0.449    GateKeeper1/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 GateKeeper1/c2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper1/c2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.232ns (61.314%)  route 0.146ns (38.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.639    -0.540    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y99        FDRE (Prop_fdre_C_Q)         0.128    -0.412 r  GateKeeper1/c2_reg[3]/Q
                         net (fo=6, routed)           0.146    -0.265    GateKeeper1/Q[1]
    SLICE_X113Y99        LUT5 (Prop_lut5_I3_O)        0.104    -0.161 r  GateKeeper1/c2[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.161    GateKeeper1/p_0_in[4]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[4]/C
                         clock pessimism              0.234    -0.540    
    SLICE_X113Y99        FDRE (Hold_fdre_C_D)         0.107    -0.433    GateKeeper1/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 GateKeeper0/c2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper0/c2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.183ns (48.246%)  route 0.196ns (51.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper0/clk_400MHz
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper0/c2_reg[1]/Q
                         net (fo=8, routed)           0.196    -0.204    GateKeeper0/c2_reg[1]
    SLICE_X106Y94        LUT5 (Prop_lut5_I2_O)        0.042    -0.162 r  GateKeeper0/c2[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    GateKeeper0/p_0_in[4]
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[4]/C
                         clock pessimism              0.236    -0.542    
    SLICE_X106Y94        FDRE (Hold_fdre_C_D)         0.107    -0.435    GateKeeper0/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 GateKeeper0/c2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper0/c2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.183ns (47.887%)  route 0.199ns (52.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper0/clk_400MHz
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper0/c2_reg[1]/Q
                         net (fo=8, routed)           0.199    -0.201    GateKeeper0/c2_reg[1]
    SLICE_X106Y94        LUT4 (Prop_lut4_I0_O)        0.042    -0.159 r  GateKeeper0/c2[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.159    GateKeeper0/p_0_in[3]
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[3]/C
                         clock pessimism              0.236    -0.542    
    SLICE_X106Y94        FDRE (Hold_fdre_C_D)         0.107    -0.435    GateKeeper0/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 GateKeeper0/c2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper0/c2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper0/clk_400MHz
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y93        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper0/c2_reg[6]/Q
                         net (fo=4, routed)           0.181    -0.219    GateKeeper0/c2_reg[7]_0[4]
    SLICE_X107Y93        LUT2 (Prop_lut2_I1_O)        0.045    -0.174 r  GateKeeper0/c2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    GateKeeper0/p_0_in[6]
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[6]/C
                         clock pessimism              0.236    -0.542    
    SLICE_X107Y93        FDRE (Hold_fdre_C_D)         0.092    -0.450    GateKeeper0/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 GateKeeper0/state_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            GateKeeper0/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_400MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper0/clk_400MHz
    SLICE_X107Y96        FDRE                                         r  GateKeeper0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y96        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  GateKeeper0/state_reg/Q
                         net (fo=6, routed)           0.180    -0.220    control_parametros1/state_reg
    SLICE_X107Y96        LUT5 (Prop_lut5_I1_O)        0.045    -0.175 r  control_parametros1/state_i_1/O
                         net (fo=1, routed)           0.000    -0.175    GateKeeper0/state_reg_1
    SLICE_X107Y96        FDRE                                         r  GateKeeper0/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X107Y96        FDRE                                         r  GateKeeper0/state_reg/C
                         clock pessimism              0.236    -0.542    
    SLICE_X107Y96        FDRE (Hold_fdre_C_D)         0.091    -0.451    GateKeeper0/state_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400MHz_clk_wiz_0
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_wiz1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1    clk_wiz1/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.500       1.251      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X106Y94    GateKeeper0/c2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X106Y94    GateKeeper0/c2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X107Y95    GateKeeper0/c2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X106Y94    GateKeeper0/c2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X106Y94    GateKeeper0/c2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X106Y94    GateKeeper0/c2_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X107Y93    GateKeeper0/c2_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.500       1.500      SLICE_X107Y93    GateKeeper0/c2_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.500       210.860    MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X107Y95    GateKeeper0/c2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X107Y95    GateKeeper0/c2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X107Y95    GateKeeper0/c2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X107Y95    GateKeeper0/c2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.250       0.750      SLICE_X106Y94    GateKeeper0/c2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_400MHz_clk_wiz_0

Setup :          152  Failing Endpoints,  Worst Slack       -2.705ns,  Total Violation     -186.743ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.705ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper1/det_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.229ns (29.765%)  route 2.900ns (70.235%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.842     0.554    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  control_parametros1/det_out1_carry_i_9/O
                         net (fo=6, routed)           0.634     1.312    control_parametros1/det_out1_carry_i_9_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I2_O)        0.124     1.436 r  control_parametros1/det_out1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.436    GateKeeper1/S[2]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.837 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.650     2.487    control_parametros1/state_reg_0[0]
    SLICE_X112Y98        LUT4 (Prop_lut4_I3_O)        0.124     2.611 r  control_parametros1/det_out_i_1__0/O
                         net (fo=1, routed)           0.773     3.384    GateKeeper1/det_out_reg_0
    SLICE_X112Y98        FDRE                                         r  GateKeeper1/det_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X112Y98        FDRE                                         r  GateKeeper1/det_out_reg/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X112Y98        FDRE (Setup_fdre_C_R)       -0.524     0.680    GateKeeper1/det_out_reg
  -------------------------------------------------------------------
                         required time                          0.680    
                         arrival time                          -3.384    
  -------------------------------------------------------------------
                         slack                                 -2.705    

Slack (VIOLATED) :        -2.574ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper1/c2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.229ns (30.022%)  route 2.865ns (69.978%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.842     0.554    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  control_parametros1/det_out1_carry_i_9/O
                         net (fo=6, routed)           0.634     1.312    control_parametros1/det_out1_carry_i_9_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I2_O)        0.124     1.436 r  control_parametros1/det_out1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.436    GateKeeper1/S[2]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.837 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.601    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.725 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.349    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[1]/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     0.775    GateKeeper1/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                 -2.574    

Slack (VIOLATED) :        -2.574ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper1/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.229ns (30.022%)  route 2.865ns (69.978%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.842     0.554    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  control_parametros1/det_out1_carry_i_9/O
                         net (fo=6, routed)           0.634     1.312    control_parametros1/det_out1_carry_i_9_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I2_O)        0.124     1.436 r  control_parametros1/det_out1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.436    GateKeeper1/S[2]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.837 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.601    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.725 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.349    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[2]/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     0.775    GateKeeper1/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                 -2.574    

Slack (VIOLATED) :        -2.574ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper1/c2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.229ns (30.022%)  route 2.865ns (69.978%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.842     0.554    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  control_parametros1/det_out1_carry_i_9/O
                         net (fo=6, routed)           0.634     1.312    control_parametros1/det_out1_carry_i_9_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I2_O)        0.124     1.436 r  control_parametros1/det_out1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.436    GateKeeper1/S[2]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.837 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.601    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.725 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.349    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[3]/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     0.775    GateKeeper1/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                 -2.574    

Slack (VIOLATED) :        -2.574ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper1/c2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.229ns (30.022%)  route 2.865ns (69.978%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.842     0.554    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  control_parametros1/det_out1_carry_i_9/O
                         net (fo=6, routed)           0.634     1.312    control_parametros1/det_out1_carry_i_9_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I2_O)        0.124     1.436 r  control_parametros1/det_out1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.436    GateKeeper1/S[2]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.837 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.601    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.725 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.349    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[4]/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     0.775    GateKeeper1/c2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                 -2.574    

Slack (VIOLATED) :        -2.574ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper1/c2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.229ns (30.022%)  route 2.865ns (69.978%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.842     0.554    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  control_parametros1/det_out1_carry_i_9/O
                         net (fo=6, routed)           0.634     1.312    control_parametros1/det_out1_carry_i_9_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I2_O)        0.124     1.436 r  control_parametros1/det_out1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.436    GateKeeper1/S[2]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.837 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.601    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.725 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.349    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[5]/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     0.775    GateKeeper1/c2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                 -2.574    

Slack (VIOLATED) :        -2.574ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper1/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 1.229ns (30.022%)  route 2.865ns (69.978%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns = ( 1.116 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.842     0.554    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.678 r  control_parametros1/det_out1_carry_i_9/O
                         net (fo=6, routed)           0.634     1.312    control_parametros1/det_out1_carry_i_9_n_0
    SLICE_X109Y98        LUT5 (Prop_lut5_I2_O)        0.124     1.436 r  control_parametros1/det_out1_carry_i_5__0/O
                         net (fo=1, routed)           0.000     1.436    GateKeeper1/S[2]
    SLICE_X109Y98        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     1.837 f  GateKeeper1/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.764     2.601    control_parametros1/state_reg_0[0]
    SLICE_X111Y99        LUT3 (Prop_lut3_I1_O)        0.124     2.725 r  control_parametros1/c2[7]_i_1__0/O
                         net (fo=8, routed)           0.624     3.349    GateKeeper1/SR[0]
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690     1.116    GateKeeper1/clk_400MHz
    SLICE_X113Y99        FDRE                                         r  GateKeeper1/c2_reg[6]/C
                         clock pessimism              0.288     1.404    
                         clock uncertainty           -0.201     1.204    
    SLICE_X113Y99        FDRE (Setup_fdre_C_R)       -0.429     0.775    GateKeeper1/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -3.349    
  -------------------------------------------------------------------
                         slack                                 -2.574    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 1.226ns (30.494%)  route 2.794ns (69.506%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 1.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.840     0.552    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.676 r  control_parametros1/det_out1_carry_i_11/O
                         net (fo=6, routed)           0.723     1.399    control_parametros1/pulseShaper_width_reg[4]_0
    SLICE_X106Y96        LUT4 (Prop_lut4_I2_O)        0.124     1.523 r  control_parametros1/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.523    GateKeeper0/S[1]
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.921 f  GateKeeper0/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.641     2.563    control_parametros1/CO[0]
    SLICE_X106Y95        LUT3 (Prop_lut3_I1_O)        0.124     2.687 r  control_parametros1/c2[7]_i_1/O
                         net (fo=8, routed)           0.589     3.276    GateKeeper0/SR[0]
    SLICE_X107Y95        FDRE                                         r  GateKeeper0/c2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686     1.112    GateKeeper0/clk_400MHz
    SLICE_X107Y95        FDRE                                         r  GateKeeper0/c2_reg[2]/C
                         clock pessimism              0.288     1.400    
                         clock uncertainty           -0.201     1.200    
    SLICE_X107Y95        FDRE (Setup_fdre_C_R)       -0.429     0.771    GateKeeper0/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                 -2.505    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.226ns (30.794%)  route 2.755ns (69.206%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 1.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.840     0.552    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.676 r  control_parametros1/det_out1_carry_i_11/O
                         net (fo=6, routed)           0.723     1.399    control_parametros1/pulseShaper_width_reg[4]_0
    SLICE_X106Y96        LUT4 (Prop_lut4_I2_O)        0.124     1.523 r  control_parametros1/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.523    GateKeeper0/S[1]
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.921 f  GateKeeper0/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.641     2.563    control_parametros1/CO[0]
    SLICE_X106Y95        LUT3 (Prop_lut3_I1_O)        0.124     2.687 r  control_parametros1/c2[7]_i_1/O
                         net (fo=8, routed)           0.550     3.237    GateKeeper0/SR[0]
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686     1.112    GateKeeper0/clk_400MHz
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[6]/C
                         clock pessimism              0.288     1.400    
                         clock uncertainty           -0.201     1.200    
    SLICE_X107Y93        FDRE (Setup_fdre_C_R)       -0.429     0.771    GateKeeper0/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                 -2.466    

Slack (VIOLATED) :        -2.466ns  (required time - arrival time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_400MHz_clk_wiz_0 rise@2.500ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 1.226ns (30.794%)  route 2.755ns (69.206%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 1.112 - 2.500 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.867    -0.745    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.840     0.552    control_parametros1/pulseShaper_width[4]
    SLICE_X107Y99        LUT6 (Prop_lut6_I0_O)        0.124     0.676 r  control_parametros1/det_out1_carry_i_11/O
                         net (fo=6, routed)           0.723     1.399    control_parametros1/pulseShaper_width_reg[4]_0
    SLICE_X106Y96        LUT4 (Prop_lut4_I2_O)        0.124     1.523 r  control_parametros1/det_out1_carry_i_6/O
                         net (fo=1, routed)           0.000     1.523    GateKeeper0/S[1]
    SLICE_X106Y96        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.921 f  GateKeeper0/det_out1_carry/CO[3]
                         net (fo=3, routed)           0.641     2.563    control_parametros1/CO[0]
    SLICE_X106Y95        LUT3 (Prop_lut3_I1_O)        0.124     2.687 r  control_parametros1/c2[7]_i_1/O
                         net (fo=8, routed)           0.550     3.237    GateKeeper0/SR[0]
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    Y9                                                0.000     2.500 r  GCLK (IN)
                         net (fo=0)                   0.000     2.500    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.920 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     5.082    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.356 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -0.665    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.574 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.686     1.112    GateKeeper0/clk_400MHz
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[7]/C
                         clock pessimism              0.288     1.400    
                         clock uncertainty           -0.201     1.200    
    SLICE_X107Y93        FDRE (Setup_fdre_C_R)       -0.429     0.771    GateKeeper0/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -3.237    
  -------------------------------------------------------------------
                         slack                                 -2.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 control_parametros1/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper1/det_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.186ns (31.763%)  route 0.400ns (68.237%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X109Y99        FDRE                                         r  control_parametros1/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 f  control_parametros1/enableGateKeeper_reg/Q
                         net (fo=22, routed)          0.229    -0.170    GateKeeper1/enableGateKeeper
    SLICE_X112Y98        LUT2 (Prop_lut2_I1_O)        0.045    -0.125 r  GateKeeper1/det_out_i_2__0/O
                         net (fo=1, routed)           0.170     0.045    GateKeeper1/det_out_i_2__0_n_0
    SLICE_X112Y98        FDRE                                         r  GateKeeper1/det_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper1/clk_400MHz
    SLICE_X112Y98        FDRE                                         r  GateKeeper1/det_out_reg/C
                         clock pessimism              0.556    -0.218    
                         clock uncertainty            0.201    -0.018    
    SLICE_X112Y98        FDRE (Hold_fdre_C_CE)       -0.016    -0.034    GateKeeper1/det_out_reg
  -------------------------------------------------------------------
                         required time                          0.034    
                         arrival time                           0.045    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 control_parametros1/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.240%)  route 0.391ns (67.760%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X109Y99        FDRE                                         r  control_parametros1/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/enableGateKeeper_reg/Q
                         net (fo=22, routed)          0.215    -0.184    control_parametros1/enableGateKeeper
    SLICE_X109Y97        LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  control_parametros1/c2[7]_i_2/O
                         net (fo=8, routed)           0.175     0.036    GateKeeper0/E[0]
    SLICE_X107Y95        FDRE                                         r  GateKeeper0/c2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X107Y95        FDRE                                         r  GateKeeper0/c2_reg[2]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X107Y95        FDRE (Hold_fdre_C_CE)       -0.039    -0.061    GateKeeper0/c2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper2/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.256ns (32.123%)  route 0.541ns (67.877%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.541     0.141    control_parametros1/pulseShaper_width[4]
    SLICE_X112Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  control_parametros1/c[4]_i_5__1/O
                         net (fo=1, routed)           0.000     0.186    control_parametros1/c[4]_i_5__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.256 r  control_parametros1/c_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.256    GateKeeper2/c_reg[7]_1[0]
    SLICE_X112Y95        FDRE                                         r  GateKeeper2/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper2/clk_400MHz
    SLICE_X112Y95        FDRE                                         r  GateKeeper2/c_reg[4]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.134     0.115    GateKeeper2/c_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 control_parametros1/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.247%)  route 0.450ns (70.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X109Y99        FDRE                                         r  control_parametros1/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/enableGateKeeper_reg/Q
                         net (fo=22, routed)          0.215    -0.184    control_parametros1/enableGateKeeper
    SLICE_X109Y97        LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  control_parametros1/c2[7]_i_2/O
                         net (fo=8, routed)           0.235     0.095    GateKeeper0/E[0]
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[6]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X107Y93        FDRE (Hold_fdre_C_CE)       -0.039    -0.061    GateKeeper0/c2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 control_parametros1/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.186ns (29.247%)  route 0.450ns (70.753%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X109Y99        FDRE                                         r  control_parametros1/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/enableGateKeeper_reg/Q
                         net (fo=22, routed)          0.215    -0.184    control_parametros1/enableGateKeeper
    SLICE_X109Y97        LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  control_parametros1/c2[7]_i_2/O
                         net (fo=8, routed)           0.235     0.095    GateKeeper0/E[0]
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X107Y93        FDRE                                         r  GateKeeper0/c2_reg[7]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X107Y93        FDRE (Hold_fdre_C_CE)       -0.039    -0.061    GateKeeper0/c2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.095    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 control_parametros1/pulseShaper_width_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.251ns (31.495%)  route 0.546ns (68.505%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/pulseShaper_width_reg[5]/Q
                         net (fo=5, routed)           0.546     0.146    control_parametros1/pulseShaper_width[5]
    SLICE_X110Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.191 r  control_parametros1/c[4]_i_4/O
                         net (fo=1, routed)           0.000     0.191    control_parametros1/c[4]_i_4_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.256 r  control_parametros1/c_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.256    GateKeeper0/c_reg[7]_1[1]
    SLICE_X110Y95        FDRE                                         r  GateKeeper0/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper0/clk_400MHz
    SLICE_X110Y95        FDRE                                         r  GateKeeper0/c_reg[5]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X110Y95        FDRE (Hold_fdre_C_D)         0.105     0.086    GateKeeper0/c_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.086    
                         arrival time                           0.256    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 control_parametros1/pulseShaper_width_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper2/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.291ns (34.979%)  route 0.541ns (65.021%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X107Y99        FDRE                                         r  control_parametros1/pulseShaper_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/pulseShaper_width_reg[4]/Q
                         net (fo=6, routed)           0.541     0.141    control_parametros1/pulseShaper_width[4]
    SLICE_X112Y95        LUT3 (Prop_lut3_I0_O)        0.045     0.186 r  control_parametros1/c[4]_i_5__1/O
                         net (fo=1, routed)           0.000     0.186    control_parametros1/c[4]_i_5__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.291 r  control_parametros1/c_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     0.291    GateKeeper2/c_reg[7]_1[1]
    SLICE_X112Y95        FDRE                                         r  GateKeeper2/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper2/clk_400MHz
    SLICE_X112Y95        FDRE                                         r  GateKeeper2/c_reg[5]/C
                         clock pessimism              0.556    -0.219    
                         clock uncertainty            0.201    -0.019    
    SLICE_X112Y95        FDRE (Hold_fdre_C_D)         0.134     0.115    GateKeeper2/c_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           0.291    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 control_parametros1/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X109Y99        FDRE                                         r  control_parametros1/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/enableGateKeeper_reg/Q
                         net (fo=22, routed)          0.215    -0.184    control_parametros1/enableGateKeeper
    SLICE_X109Y97        LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  control_parametros1/c2[7]_i_2/O
                         net (fo=8, routed)           0.278     0.139    GateKeeper0/E[0]
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[0]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X106Y94        FDRE (Hold_fdre_C_CE)       -0.039    -0.061    GateKeeper0/c2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 control_parametros1/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X109Y99        FDRE                                         r  control_parametros1/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/enableGateKeeper_reg/Q
                         net (fo=22, routed)          0.215    -0.184    control_parametros1/enableGateKeeper
    SLICE_X109Y97        LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  control_parametros1/c2[7]_i_2/O
                         net (fo=8, routed)           0.278     0.139    GateKeeper0/E[0]
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[1]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X106Y94        FDRE (Hold_fdre_C_CE)       -0.039    -0.061    GateKeeper0/c2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 control_parametros1/enableGateKeeper_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GateKeeper0/c2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_400MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_400MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.371%)  route 0.494ns (72.629%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.638    -0.541    control_parametros1/clk_100MHz
    SLICE_X109Y99        FDRE                                         r  control_parametros1/enableGateKeeper_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  control_parametros1/enableGateKeeper_reg/Q
                         net (fo=22, routed)          0.215    -0.184    control_parametros1/enableGateKeeper
    SLICE_X109Y97        LUT2 (Prop_lut2_I0_O)        0.045    -0.139 r  control_parametros1/c2[7]_i_2/O
                         net (fo=8, routed)           0.278     0.139    GateKeeper0/E[0]
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.907    -0.778    GateKeeper0/clk_400MHz
    SLICE_X106Y94        FDRE                                         r  GateKeeper0/c2_reg[3]/C
                         clock pessimism              0.556    -0.222    
                         clock uncertainty            0.201    -0.022    
    SLICE_X106Y94        FDRE (Hold_fdre_C_CE)       -0.039    -0.061    GateKeeper0/c2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.139    
  -------------------------------------------------------------------
                         slack                                  0.200    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_400MHz_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper2/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.961ns  (logic 3.082ns (51.707%)  route 2.879ns (48.293%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.867    -0.745    GateKeeper2/clk_400MHz
    SLICE_X106Y97        FDRE                                         r  GateKeeper2/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97        FDRE (Prop_fdre_C_Q)         0.456    -0.289 r  GateKeeper2/det_out_reg/Q
                         net (fo=1, routed)           2.879     2.590    det_out_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         2.626     5.216 r  det_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.216    det_out[2]
    A18                                                               r  det_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper1/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.815ns  (logic 3.109ns (53.470%)  route 2.706ns (46.530%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.869    -0.743    GateKeeper1/clk_400MHz
    SLICE_X112Y98        FDRE                                         r  GateKeeper1/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.518    -0.225 r  GateKeeper1/det_out_reg/Q
                         net (fo=1, routed)           2.706     2.481    det_out_OBUF[1]
    N20                  OBUF (Prop_obuf_I_O)         2.591     5.073 r  det_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.073    det_out[1]
    N20                                                               r  det_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper0/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.494ns  (logic 3.132ns (57.013%)  route 2.362ns (42.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.866    -0.746    GateKeeper0/clk_400MHz
    SLICE_X108Y94        FDRE                                         r  GateKeeper0/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDRE (Prop_fdre_C_Q)         0.518    -0.228 r  GateKeeper0/det_out_reg/Q
                         net (fo=1, routed)           2.362     2.134    det_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         2.614     4.748 r  det_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.748    det_out[0]
    N19                                                               r  det_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 GateKeeper0/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.941ns  (logic 1.295ns (66.733%)  route 0.646ns (33.267%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.637    -0.542    GateKeeper0/clk_400MHz
    SLICE_X108Y94        FDRE                                         r  GateKeeper0/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y94        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  GateKeeper0/det_out_reg/Q
                         net (fo=1, routed)           0.646     0.268    det_out_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.131     1.399 r  det_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.399    det_out[0]
    N19                                                               r  det_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper1/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.273ns (62.248%)  route 0.772ns (37.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.639    -0.540    GateKeeper1/clk_400MHz
    SLICE_X112Y98        FDRE                                         r  GateKeeper1/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y98        FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  GateKeeper1/det_out_reg/Q
                         net (fo=1, routed)           0.772     0.396    det_out_OBUF[1]
    N20                  OBUF (Prop_obuf_I_O)         1.109     1.505 r  det_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.505    det_out[1]
    N20                                                               r  det_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 GateKeeper2/det_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            det_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.284ns (59.675%)  route 0.868ns (40.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.638    -0.541    GateKeeper2/clk_400MHz
    SLICE_X106Y97        FDRE                                         r  GateKeeper2/det_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y97        FDRE (Prop_fdre_C_Q)         0.141    -0.400 r  GateKeeper2/det_out_reg/Q
                         net (fo=1, routed)           0.868     0.468    det_out_OBUF[2]
    A18                  OBUF (Prop_obuf_I_O)         1.143     1.611 r  det_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.611    det_out[2]
    A18                                                               r  det_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  GCLK (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    clk_wiz1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  clk_wiz1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    clk_wiz1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  clk_wiz1/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    clk_wiz1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    clk_wiz1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_100MHz_clk_wiz_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/muestreo_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.482ns  (logic 1.766ns (18.623%)  route 7.716ns (81.377%))
  Logic Levels:           3  (IBUF=1 LUT4=2)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.197     7.715    UART_Rx_1/JA10_IBUF
    SLICE_X102Y87        LUT4 (Prop_lut4_I1_O)        0.124     7.839 r  UART_Rx_1/muestreo[4]_i_3/O
                         net (fo=1, routed)           0.951     8.790    UART_Rx_1/muestreo[4]_i_3_n_0
    SLICE_X102Y87        LUT4 (Prop_lut4_I1_O)        0.124     8.914 r  UART_Rx_1/muestreo[4]_i_2/O
                         net (fo=1, routed)           0.568     9.482    UART_Rx_1/p_0_in[4]
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.608    -1.466    UART_Rx_1/clk_100MHz
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.964ns  (logic 1.766ns (19.701%)  route 7.198ns (80.299%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.067     7.585    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.799     8.509    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.124     8.633 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.331     8.964    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.607    -1.467    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.964ns  (logic 1.766ns (19.701%)  route 7.198ns (80.299%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.067     7.585    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.799     8.509    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.124     8.633 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.331     8.964    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.607    -1.467    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.964ns  (logic 1.766ns (19.701%)  route 7.198ns (80.299%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.067     7.585    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.799     8.509    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.124     8.633 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.331     8.964    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.607    -1.467    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.964ns  (logic 1.766ns (19.701%)  route 7.198ns (80.299%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.067     7.585    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.799     8.509    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.124     8.633 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.331     8.964    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.607    -1.467    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.964ns  (logic 1.766ns (19.701%)  route 7.198ns (80.299%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.067     7.585    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.799     8.509    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.124     8.633 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.331     8.964    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.607    -1.467    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.964ns  (logic 1.766ns (19.701%)  route 7.198ns (80.299%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -1.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.067     7.585    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.799     8.509    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.124     8.633 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.331     8.964    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.607    -1.467    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[5]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.019ns  (logic 1.668ns (20.800%)  route 6.351ns (79.200%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.351     7.869    UART_Rx_1/JA10_IBUF
    SLICE_X102Y87        LUT5 (Prop_lut5_I2_O)        0.150     8.019 r  UART_Rx_1/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     8.019    UART_Rx_1/p_0_in[2]
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.608    -1.466    UART_Rx_1/clk_100MHz
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.993ns  (logic 1.642ns (20.543%)  route 6.351ns (79.457%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.351     7.869    UART_Rx_1/JA10_IBUF
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.124     7.993 r  UART_Rx_1/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     7.993    UART_Rx_1/p_0_in[1]
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.608    -1.466    UART_Rx_1/clk_100MHz
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.983ns  (logic 1.642ns (20.568%)  route 6.341ns (79.432%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.466ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           6.341     7.859    UART_Rx_1/JA10_IBUF
    SLICE_X102Y87        LUT6 (Prop_lut6_I1_O)        0.124     7.983 r  UART_Rx_1/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     7.983    UART_Rx_1/p_0_in[3]
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         1.608    -1.466    UART_Rx_1/clk_100MHz
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/muestreo_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.265ns  (logic 0.330ns (10.118%)  route 2.935ns (89.882%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.935     3.220    UART_Rx_1/JA10_IBUF
    SLICE_X103Y87        LUT6 (Prop_lut6_I5_O)        0.045     3.265 r  UART_Rx_1/muestreo[0]_i_1/O
                         net (fo=1, routed)           0.000     3.265    UART_Rx_1/p_0_in[0]
    SLICE_X103Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X103Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/muestreo_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.268ns  (logic 0.330ns (10.109%)  route 2.938ns (89.891%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.938     3.223    UART_Rx_1/JA10_IBUF
    SLICE_X102Y87        LUT6 (Prop_lut6_I1_O)        0.045     3.268 r  UART_Rx_1/muestreo[3]_i_1/O
                         net (fo=1, routed)           0.000     3.268    UART_Rx_1/p_0_in[3]
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/muestreo_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.272ns  (logic 0.329ns (10.066%)  route 2.943ns (89.934%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.943     3.228    UART_Rx_1/JA10_IBUF
    SLICE_X102Y87        LUT5 (Prop_lut5_I2_O)        0.044     3.272 r  UART_Rx_1/muestreo[2]_i_1/O
                         net (fo=1, routed)           0.000     3.272    UART_Rx_1/p_0_in[2]
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/muestreo_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.273ns  (logic 0.330ns (10.093%)  route 2.943ns (89.907%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 r  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.943     3.228    UART_Rx_1/JA10_IBUF
    SLICE_X102Y87        LUT4 (Prop_lut4_I2_O)        0.045     3.273 r  UART_Rx_1/muestreo[1]_i_1/O
                         net (fo=1, routed)           0.000     3.273    UART_Rx_1/p_0_in[1]
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X102Y87        FDRE                                         r  UART_Rx_1/muestreo_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.590ns  (logic 0.375ns (10.456%)  route 3.215ns (89.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.832     3.118    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.045     3.163 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.272     3.435    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.045     3.480 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.110     3.590    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[0]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.590ns  (logic 0.375ns (10.456%)  route 3.215ns (89.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.832     3.118    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.045     3.163 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.272     3.435    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.045     3.480 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.110     3.590    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[1]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.590ns  (logic 0.375ns (10.456%)  route 3.215ns (89.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.832     3.118    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.045     3.163 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.272     3.435    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.045     3.480 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.110     3.590    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[2]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.590ns  (logic 0.375ns (10.456%)  route 3.215ns (89.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.832     3.118    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.045     3.163 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.272     3.435    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.045     3.480 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.110     3.590    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[3]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.590ns  (logic 0.375ns (10.456%)  route 3.215ns (89.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.832     3.118    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.045     3.163 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.272     3.435    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.045     3.480 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.110     3.590    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[4]/C

Slack:                    inf
  Source:                 JA10
                            (input port)
  Destination:            UART_Rx_1/FSM_onehot_ctrlRx_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.590ns  (logic 0.375ns (10.456%)  route 3.215ns (89.544%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.809ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA8                                               0.000     0.000 f  JA10 (IN)
                         net (fo=0)                   0.000     0.000    JA10
    AA8                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  JA10_IBUF_inst/O
                         net (fo=6, routed)           2.832     3.118    UART_Rx_1/JA10_IBUF
    SLICE_X104Y86        LUT4 (Prop_lut4_I2_O)        0.045     3.163 r  UART_Rx_1/FSM_onehot_ctrlRx[5]_i_3/O
                         net (fo=1, routed)           0.272     3.435    UART_Rx_1/o1/FSM_onehot_ctrlRx_reg[0]_0
    SLICE_X104Y87        LUT6 (Prop_lut6_I2_O)        0.045     3.480 r  UART_Rx_1/o1/FSM_onehot_ctrlRx[5]_i_1/O
                         net (fo=6, routed)           0.110     3.590    UART_Rx_1/o1_n_2
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout1_buf/O
                         net (fo=120, routed)         0.876    -0.809    UART_Rx_1/clk_100MHz
    SLICE_X104Y86        FDRE                                         r  UART_Rx_1/FSM_onehot_ctrlRx_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_400MHz_clk_wiz_0

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in[2]
                            (input port)
  Destination:            GateKeeper2/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 2.175ns (49.103%)  route 2.255ns (50.897%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in[2] (IN)
                         net (fo=0)                   0.000     0.000    det_in[2]
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_IBUF[2]_inst/O
                         net (fo=20, routed)          2.255     3.216    control_parametros1/det_in_IBUF[2]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.124     3.340 r  control_parametros1/c[0]_i_6__1/O
                         net (fo=1, routed)           0.000     3.340    control_parametros1/c[0]_i_6__1_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.873 r  control_parametros1/c_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.873    control_parametros1/c_reg[0]_i_2__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.990 r  control_parametros1/c_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.990    GateKeeper2/c_reg[11]_0[0]
    SLICE_X112Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.107 r  GateKeeper2/c_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.107    GateKeeper2/c_reg[8]_i_1__1_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.430 r  GateKeeper2/c_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     4.430    GateKeeper2/c_reg[12]_i_1__1_n_6
    SLICE_X112Y97        FDRE                                         r  GateKeeper2/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690    -1.384    GateKeeper2/clk_400MHz
    SLICE_X112Y97        FDRE                                         r  GateKeeper2/c_reg[13]/C

Slack:                    inf
  Source:                 det_in[2]
                            (input port)
  Destination:            GateKeeper2/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.422ns  (logic 2.167ns (49.011%)  route 2.255ns (50.989%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in[2] (IN)
                         net (fo=0)                   0.000     0.000    det_in[2]
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_IBUF[2]_inst/O
                         net (fo=20, routed)          2.255     3.216    control_parametros1/det_in_IBUF[2]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.124     3.340 r  control_parametros1/c[0]_i_6__1/O
                         net (fo=1, routed)           0.000     3.340    control_parametros1/c[0]_i_6__1_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.873 r  control_parametros1/c_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.873    control_parametros1/c_reg[0]_i_2__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.990 r  control_parametros1/c_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.990    GateKeeper2/c_reg[11]_0[0]
    SLICE_X112Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.107 r  GateKeeper2/c_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.107    GateKeeper2/c_reg[8]_i_1__1_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.422 r  GateKeeper2/c_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     4.422    GateKeeper2/c_reg[12]_i_1__1_n_4
    SLICE_X112Y97        FDRE                                         r  GateKeeper2/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690    -1.384    GateKeeper2/clk_400MHz
    SLICE_X112Y97        FDRE                                         r  GateKeeper2/c_reg[15]/C

Slack:                    inf
  Source:                 det_in[2]
                            (input port)
  Destination:            GateKeeper2/det_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.377ns  (logic 1.085ns (24.799%)  route 3.291ns (75.201%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.387ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.387ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 f  det_in[2] (IN)
                         net (fo=0)                   0.000     0.000    det_in[2]
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  det_in_IBUF[2]_inst/O
                         net (fo=20, routed)          2.626     3.587    control_parametros1/det_in_IBUF[2]
    SLICE_X109Y97        LUT4 (Prop_lut4_I2_O)        0.124     3.711 r  control_parametros1/det_out_i_1__1/O
                         net (fo=1, routed)           0.666     4.377    GateKeeper2/det_out_reg_0
    SLICE_X106Y97        FDRE                                         r  GateKeeper2/det_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.687    -1.387    GateKeeper2/clk_400MHz
    SLICE_X106Y97        FDRE                                         r  GateKeeper2/det_out_reg/C

Slack:                    inf
  Source:                 det_in[2]
                            (input port)
  Destination:            GateKeeper2/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 2.091ns (48.120%)  route 2.255ns (51.880%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in[2] (IN)
                         net (fo=0)                   0.000     0.000    det_in[2]
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_IBUF[2]_inst/O
                         net (fo=20, routed)          2.255     3.216    control_parametros1/det_in_IBUF[2]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.124     3.340 r  control_parametros1/c[0]_i_6__1/O
                         net (fo=1, routed)           0.000     3.340    control_parametros1/c[0]_i_6__1_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.873 r  control_parametros1/c_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.873    control_parametros1/c_reg[0]_i_2__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.990 r  control_parametros1/c_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.990    GateKeeper2/c_reg[11]_0[0]
    SLICE_X112Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.107 r  GateKeeper2/c_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.107    GateKeeper2/c_reg[8]_i_1__1_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.346 r  GateKeeper2/c_reg[12]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     4.346    GateKeeper2/c_reg[12]_i_1__1_n_5
    SLICE_X112Y97        FDRE                                         r  GateKeeper2/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690    -1.384    GateKeeper2/clk_400MHz
    SLICE_X112Y97        FDRE                                         r  GateKeeper2/c_reg[14]/C

Slack:                    inf
  Source:                 det_in[2]
                            (input port)
  Destination:            GateKeeper2/c_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.326ns  (logic 2.071ns (47.880%)  route 2.255ns (52.120%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in[2] (IN)
                         net (fo=0)                   0.000     0.000    det_in[2]
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_IBUF[2]_inst/O
                         net (fo=20, routed)          2.255     3.216    control_parametros1/det_in_IBUF[2]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.124     3.340 r  control_parametros1/c[0]_i_6__1/O
                         net (fo=1, routed)           0.000     3.340    control_parametros1/c[0]_i_6__1_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.873 r  control_parametros1/c_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.873    control_parametros1/c_reg[0]_i_2__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.990 r  control_parametros1/c_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.990    GateKeeper2/c_reg[11]_0[0]
    SLICE_X112Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.107 r  GateKeeper2/c_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     4.107    GateKeeper2/c_reg[8]_i_1__1_n_0
    SLICE_X112Y97        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.326 r  GateKeeper2/c_reg[12]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     4.326    GateKeeper2/c_reg[12]_i_1__1_n_7
    SLICE_X112Y97        FDRE                                         r  GateKeeper2/c_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690    -1.384    GateKeeper2/clk_400MHz
    SLICE_X112Y97        FDRE                                         r  GateKeeper2/c_reg[12]/C

Slack:                    inf
  Source:                 det_in[2]
                            (input port)
  Destination:            GateKeeper2/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.313ns  (logic 2.058ns (47.723%)  route 2.255ns (52.277%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in[2] (IN)
                         net (fo=0)                   0.000     0.000    det_in[2]
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_IBUF[2]_inst/O
                         net (fo=20, routed)          2.255     3.216    control_parametros1/det_in_IBUF[2]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.124     3.340 r  control_parametros1/c[0]_i_6__1/O
                         net (fo=1, routed)           0.000     3.340    control_parametros1/c[0]_i_6__1_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.873 r  control_parametros1/c_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.873    control_parametros1/c_reg[0]_i_2__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.990 r  control_parametros1/c_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.990    GateKeeper2/c_reg[11]_0[0]
    SLICE_X112Y96        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     4.313 r  GateKeeper2/c_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     4.313    GateKeeper2/c_reg[8]_i_1__1_n_6
    SLICE_X112Y96        FDRE                                         r  GateKeeper2/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689    -1.385    GateKeeper2/clk_400MHz
    SLICE_X112Y96        FDRE                                         r  GateKeeper2/c_reg[9]/C

Slack:                    inf
  Source:                 det_in[2]
                            (input port)
  Destination:            GateKeeper2/c_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.305ns  (logic 2.050ns (47.626%)  route 2.255ns (52.374%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.385ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in[2] (IN)
                         net (fo=0)                   0.000     0.000    det_in[2]
    B19                  IBUF (Prop_ibuf_I_O)         0.961     0.961 r  det_in_IBUF[2]_inst/O
                         net (fo=20, routed)          2.255     3.216    control_parametros1/det_in_IBUF[2]
    SLICE_X112Y94        LUT3 (Prop_lut3_I1_O)        0.124     3.340 r  control_parametros1/c[0]_i_6__1/O
                         net (fo=1, routed)           0.000     3.340    control_parametros1/c[0]_i_6__1_n_0
    SLICE_X112Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.873 r  control_parametros1/c_reg[0]_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     3.873    control_parametros1/c_reg[0]_i_2__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.990 r  control_parametros1/c_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     3.990    GateKeeper2/c_reg[11]_0[0]
    SLICE_X112Y96        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.305 r  GateKeeper2/c_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     4.305    GateKeeper2/c_reg[8]_i_1__1_n_4
    SLICE_X112Y96        FDRE                                         r  GateKeeper2/c_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689    -1.385    GateKeeper2/clk_400MHz
    SLICE_X112Y96        FDRE                                         r  GateKeeper2/c_reg[11]/C

Slack:                    inf
  Source:                 det_in[0]
                            (input port)
  Destination:            GateKeeper0/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.283ns  (logic 2.157ns (50.371%)  route 2.126ns (49.629%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in[0] (IN)
                         net (fo=0)                   0.000     0.000    det_in[0]
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  det_in_IBUF[0]_inst/O
                         net (fo=20, routed)          2.126     3.047    control_parametros1/det_in_IBUF[0]
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  control_parametros1/c[0]_i_6/O
                         net (fo=1, routed)           0.000     3.171    control_parametros1/c[0]_i_6_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.721 r  control_parametros1/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.721    control_parametros1/c_reg[0]_i_2_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.835 r  control_parametros1/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.835    GateKeeper0/c_reg[11]_0[0]
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.949 r  GateKeeper0/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.949    GateKeeper0/c_reg[8]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.283 r  GateKeeper0/c_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.283    GateKeeper0/c_reg[12]_i_1_n_6
    SLICE_X110Y97        FDRE                                         r  GateKeeper0/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690    -1.384    GateKeeper0/clk_400MHz
    SLICE_X110Y97        FDRE                                         r  GateKeeper0/c_reg[13]/C

Slack:                    inf
  Source:                 det_in[0]
                            (input port)
  Destination:            GateKeeper0/c_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 2.136ns (50.126%)  route 2.126ns (49.874%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in[0] (IN)
                         net (fo=0)                   0.000     0.000    det_in[0]
    M19                  IBUF (Prop_ibuf_I_O)         0.921     0.921 r  det_in_IBUF[0]_inst/O
                         net (fo=20, routed)          2.126     3.047    control_parametros1/det_in_IBUF[0]
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.124     3.171 r  control_parametros1/c[0]_i_6/O
                         net (fo=1, routed)           0.000     3.171    control_parametros1/c[0]_i_6_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.721 r  control_parametros1/c_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.721    control_parametros1/c_reg[0]_i_2_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.835 r  control_parametros1/c_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.835    GateKeeper0/c_reg[11]_0[0]
    SLICE_X110Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.949 r  GateKeeper0/c_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.949    GateKeeper0/c_reg[8]_i_1_n_0
    SLICE_X110Y97        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.262 r  GateKeeper0/c_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.262    GateKeeper0/c_reg[12]_i_1_n_4
    SLICE_X110Y97        FDRE                                         r  GateKeeper0/c_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690    -1.384    GateKeeper0/clk_400MHz
    SLICE_X110Y97        FDRE                                         r  GateKeeper0/c_reg[15]/C

Slack:                    inf
  Source:                 det_in[1]
                            (input port)
  Destination:            GateKeeper1/c_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 2.163ns (50.999%)  route 2.078ns (49.001%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.384ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.111ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in[1] (IN)
                         net (fo=0)                   0.000     0.000    det_in[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.927     0.927 r  det_in_IBUF[1]_inst/O
                         net (fo=20, routed)          2.078     3.005    control_parametros1/det_in_IBUF[1]
    SLICE_X113Y95        LUT3 (Prop_lut3_I1_O)        0.124     3.129 r  control_parametros1/c[0]_i_6__0/O
                         net (fo=1, routed)           0.000     3.129    control_parametros1/c[0]_i_6__0_n_0
    SLICE_X113Y95        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.679 r  control_parametros1/c_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     3.679    control_parametros1/c_reg[0]_i_2__0_n_0
    SLICE_X113Y96        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.793 r  control_parametros1/c_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.793    GateKeeper1/c_reg[11]_0[0]
    SLICE_X113Y97        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.907 r  GateKeeper1/c_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     3.907    GateKeeper1/c_reg[8]_i_1__0_n_0
    SLICE_X113Y98        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.241 r  GateKeeper1/c_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     4.241    GateKeeper1/c_reg[12]_i_1__0_n_6
    SLICE_X113Y98        FDRE                                         r  GateKeeper1/c_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          1.690    -1.384    GateKeeper1/clk_400MHz
    SLICE_X113Y98        FDRE                                         r  GateKeeper1/c_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 det_in[1]
                            (input port)
  Destination:            GateKeeper1/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.981ns  (logic 0.264ns (26.908%)  route 0.717ns (73.092%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in[1] (IN)
                         net (fo=0)                   0.000     0.000    det_in[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_IBUF[1]_inst/O
                         net (fo=20, routed)          0.717     0.873    control_parametros1/det_in_IBUF[1]
    SLICE_X113Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.918 r  control_parametros1/c[0]_i_4__0/O
                         net (fo=1, routed)           0.000     0.918    control_parametros1/c[0]_i_4__0_n_0
    SLICE_X113Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.981 r  control_parametros1/c_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     0.981    GateKeeper1/O[3]
    SLICE_X113Y95        FDRE                                         r  GateKeeper1/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper1/clk_400MHz
    SLICE_X113Y95        FDRE                                         r  GateKeeper1/c_reg[3]/C

Slack:                    inf
  Source:                 det_in[1]
                            (input port)
  Destination:            GateKeeper1/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.267ns (27.131%)  route 0.717ns (72.869%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in[1] (IN)
                         net (fo=0)                   0.000     0.000    det_in[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_IBUF[1]_inst/O
                         net (fo=20, routed)          0.717     0.873    control_parametros1/det_in_IBUF[1]
    SLICE_X113Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.918 r  control_parametros1/c[0]_i_5__0/O
                         net (fo=1, routed)           0.000     0.918    control_parametros1/c[0]_i_5__0_n_0
    SLICE_X113Y95        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.984 r  control_parametros1/c_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     0.984    GateKeeper1/O[2]
    SLICE_X113Y95        FDRE                                         r  GateKeeper1/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper1/clk_400MHz
    SLICE_X113Y95        FDRE                                         r  GateKeeper1/c_reg[2]/C

Slack:                    inf
  Source:                 det_in[0]
                            (input port)
  Destination:            GateKeeper0/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.259ns (24.822%)  route 0.783ns (75.178%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in[0] (IN)
                         net (fo=0)                   0.000     0.000    det_in[0]
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_IBUF[0]_inst/O
                         net (fo=20, routed)          0.783     0.934    control_parametros1/det_in_IBUF[0]
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.045     0.979 r  control_parametros1/c[0]_i_4/O
                         net (fo=1, routed)           0.000     0.979    control_parametros1/c[0]_i_4_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.042 r  control_parametros1/c_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.042    GateKeeper0/O[3]
    SLICE_X110Y94        FDRE                                         r  GateKeeper0/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper0/clk_400MHz
    SLICE_X110Y94        FDRE                                         r  GateKeeper0/c_reg[3]/C

Slack:                    inf
  Source:                 det_in[1]
                            (input port)
  Destination:            GateKeeper1/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.267ns (25.610%)  route 0.775ns (74.390%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in[1] (IN)
                         net (fo=0)                   0.000     0.000    det_in[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_IBUF[1]_inst/O
                         net (fo=20, routed)          0.775     0.931    control_parametros1/det_in_IBUF[1]
    SLICE_X113Y96        LUT3 (Prop_lut3_I1_O)        0.045     0.976 r  control_parametros1/c[4]_i_3__0/O
                         net (fo=1, routed)           0.000     0.976    control_parametros1/c[4]_i_3__0_n_0
    SLICE_X113Y96        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.042 r  control_parametros1/c_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.042    GateKeeper1/c_reg[7]_1[2]
    SLICE_X113Y96        FDRE                                         r  GateKeeper1/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper1/clk_400MHz
    SLICE_X113Y96        FDRE                                         r  GateKeeper1/c_reg[6]/C

Slack:                    inf
  Source:                 det_in[1]
                            (input port)
  Destination:            GateKeeper1/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.264ns (25.322%)  route 0.778ns (74.678%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in[1] (IN)
                         net (fo=0)                   0.000     0.000    det_in[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_IBUF[1]_inst/O
                         net (fo=20, routed)          0.778     0.934    control_parametros1/det_in_IBUF[1]
    SLICE_X113Y96        LUT3 (Prop_lut3_I1_O)        0.045     0.979 r  control_parametros1/c[4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.979    control_parametros1/c[4]_i_2__0_n_0
    SLICE_X113Y96        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.042 r  control_parametros1/c_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.042    GateKeeper1/c_reg[7]_1[3]
    SLICE_X113Y96        FDRE                                         r  GateKeeper1/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper1/clk_400MHz
    SLICE_X113Y96        FDRE                                         r  GateKeeper1/c_reg[7]/C

Slack:                    inf
  Source:                 det_in[0]
                            (input port)
  Destination:            GateKeeper0/c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.262ns (24.949%)  route 0.787ns (75.051%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in[0] (IN)
                         net (fo=0)                   0.000     0.000    det_in[0]
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_IBUF[0]_inst/O
                         net (fo=20, routed)          0.787     0.938    control_parametros1/det_in_IBUF[0]
    SLICE_X110Y94        LUT3 (Prop_lut3_I1_O)        0.045     0.983 r  control_parametros1/c[0]_i_5/O
                         net (fo=1, routed)           0.000     0.983    control_parametros1/c[0]_i_5_n_0
    SLICE_X110Y94        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.049 r  control_parametros1/c_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.049    GateKeeper0/O[2]
    SLICE_X110Y94        FDRE                                         r  GateKeeper0/c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper0/clk_400MHz
    SLICE_X110Y94        FDRE                                         r  GateKeeper0/c_reg[2]/C

Slack:                    inf
  Source:                 det_in[0]
                            (input port)
  Destination:            GateKeeper0/c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.051ns  (logic 0.266ns (25.279%)  route 0.785ns (74.721%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  det_in[0] (IN)
                         net (fo=0)                   0.000     0.000    det_in[0]
    M19                  IBUF (Prop_ibuf_I_O)         0.151     0.151 r  det_in_IBUF[0]_inst/O
                         net (fo=20, routed)          0.785     0.936    control_parametros1/det_in_IBUF[0]
    SLICE_X110Y95        LUT3 (Prop_lut3_I1_O)        0.045     0.981 r  control_parametros1/c[4]_i_5/O
                         net (fo=1, routed)           0.000     0.981    control_parametros1/c[4]_i_5_n_0
    SLICE_X110Y95        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.051 r  control_parametros1/c_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.051    GateKeeper0/c_reg[7]_1[0]
    SLICE_X110Y95        FDRE                                         r  GateKeeper0/c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper0/clk_400MHz
    SLICE_X110Y95        FDRE                                         r  GateKeeper0/c_reg[4]/C

Slack:                    inf
  Source:                 det_in[1]
                            (input port)
  Destination:            GateKeeper1/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.068ns  (logic 0.266ns (24.897%)  route 0.802ns (75.103%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        -0.774ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  det_in[1] (IN)
                         net (fo=0)                   0.000     0.000    det_in[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  det_in_IBUF[1]_inst/O
                         net (fo=20, routed)          0.802     0.958    GateKeeper1/det_in_IBUF[0]
    SLICE_X113Y97        LUT2 (Prop_lut2_I1_O)        0.045     1.003 r  GateKeeper1/c[8]_i_4__0/O
                         net (fo=1, routed)           0.000     1.003    GateKeeper1/c[8]_i_4__0_n_0
    SLICE_X113Y97        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.068 r  GateKeeper1/c_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.068    GateKeeper1/c_reg[8]_i_1__0_n_6
    SLICE_X113Y97        FDRE                                         r  GateKeeper1/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.774    GateKeeper1/clk_400MHz
    SLICE_X113Y97        FDRE                                         r  GateKeeper1/c_reg[9]/C

Slack:                    inf
  Source:                 det_in[1]
                            (input port)
  Destination:            GateKeeper1/c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.266ns (24.731%)  route 0.809ns (75.269%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  det_in[1] (IN)
                         net (fo=0)                   0.000     0.000    det_in[1]
    M20                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  det_in_IBUF[1]_inst/O
                         net (fo=20, routed)          0.809     0.965    control_parametros1/det_in_IBUF[1]
    SLICE_X113Y96        LUT3 (Prop_lut3_I1_O)        0.045     1.010 r  control_parametros1/c[4]_i_4__0/O
                         net (fo=1, routed)           0.000     1.010    control_parametros1/c[4]_i_4__0_n_0
    SLICE_X113Y96        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.075 r  control_parametros1/c_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.075    GateKeeper1/c_reg[7]_1[1]
    SLICE_X113Y96        FDRE                                         r  GateKeeper1/c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper1/clk_400MHz
    SLICE_X113Y96        FDRE                                         r  GateKeeper1/c_reg[5]/C

Slack:                    inf
  Source:                 det_in[2]
                            (input port)
  Destination:            GateKeeper2/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_400MHz_clk_wiz_0  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.078ns  (logic 0.299ns (27.764%)  route 0.779ns (72.236%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B19                                               0.000     0.000 r  det_in[2] (IN)
                         net (fo=0)                   0.000     0.000    det_in[2]
    B19                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  det_in_IBUF[2]_inst/O
                         net (fo=20, routed)          0.779     0.969    control_parametros1/det_in_IBUF[2]
    SLICE_X112Y95        LUT3 (Prop_lut3_I1_O)        0.045     1.014 r  control_parametros1/c[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.014    control_parametros1/c[4]_i_2__1_n_0
    SLICE_X112Y95        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.078 r  control_parametros1/c_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.078    GateKeeper2/c_reg[7]_1[3]
    SLICE_X112Y95        FDRE                                         r  GateKeeper2/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_400MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  GCLK (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz1/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_wiz1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_wiz1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_wiz1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_wiz1/inst/clk_400MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_wiz1/inst/clkout2_buf/O
                         net (fo=78, routed)          0.910    -0.775    GateKeeper2/clk_400MHz
    SLICE_X112Y95        FDRE                                         r  GateKeeper2/c_reg[7]/C





