;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ <114, 406
	JMN <-127, 100
	JMP <72, #291
	JMN <927, 506
	SUB #72, @203
	SUB <-0, 0
	ADD -11, <-60
	ADD -11, <-60
	CMP <-0, @1
	SUB 290, 330
	ADD -11, <-60
	JMN 121, #103
	SUB <-0, @1
	JMN 12, 10
	JMN 12, 10
	JMN @42, #200
	ADD 300, 91
	ADD -300, 91
	SLT -100, 200
	JMN @42, #200
	SUB @121, @103
	SUB @-127, 100
	SLT 210, 330
	SLT 210, 330
	DJN 1, @10
	SUB 290, 330
	SUB #0, 2
	SUB 290, 330
	MOV -4, <-420
	SUB <-0, 0
	SUB <-0, 0
	SUB @-127, 100
	ADD -11, <-60
	SPL 0, <-53
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	DJN -1, @-20
	CMP <-0, @1
	MOV -7, <-20
	SUB <-0, 0
	DJN -1, @-20
	JMZ <114, 406
	SPL 0, <402
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
