
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2.2 (64-bit)
  **** SW Build 3779808 on Feb 17 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/new/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/new/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'zqy' on host 'hacc-gpu1' (Linux_x86_64 version 5.4.0-216-generic) on Tue Jul 29 06:51:33 UTC 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project block_mm 
INFO: [HLS 200-10] Opening project '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm'.
INFO: [HLS 200-1510] Running: add_files /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp 
INFO: [HLS 200-10] Adding design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp' to the project
INFO: [HLS 200-1510] Running: set_top block_mm 
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xcu55c-fsvh2892-2L-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_part xcu55c-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: csynth_design 
Running Dispatch Server on port: 35923
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.07 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] Analyzing design file '/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.61 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.21 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-241] Aggregating scalar variable 'ABpartial' with compact=bit mode in 512-bits (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:21:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Bcols' with compact=bit mode in 128-bits (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:21:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Arows' with compact=bit mode in 128-bits (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:21:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.16 seconds. CPU system time: 0.49 seconds. Elapsed time: 2.74 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.201 GB.
INFO: [XFORM 203-510] Pipelining loop 'loadA' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:26) in function 'block_mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'block_mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'partialsum' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:34) in function 'block_mm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_42_4' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:42) in function 'block_mm' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loadA' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:26) in function 'block_mm' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'partialsum' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:34) in function 'block_mm' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_27_1' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:27) in function 'block_mm' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_35_2' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:35) in function 'block_mm' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_36_3' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:36) in function 'block_mm' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'tempA.a' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:26) automatically.
INFO: [XFORM 203-102] Partitioning array 'tempB.a' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:34) automatically.
INFO: [XFORM 203-102] Partitioning array 'A' in dimension 1 automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.225 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'writeoutput' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:41:24) in function 'block_mm'.
INFO: [HLS 200-472] Inferring partial write operation for 'A.0' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:28:17)
INFO: [HLS 200-472] Inferring partial write operation for 'AB' 
INFO: [HLS 200-472] Inferring partial write operation for 'AB' (/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37:18)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'block_mm' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm_Pipeline_loadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loadA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'loadA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm_Pipeline_partialsum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'partialsum'.
WARNING: [HLS 200-880] The II Violation in module 'block_mm_Pipeline_partialsum' (loop 'partialsum'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('AB_addr_write_ln37', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37) of variable 'add_ln37_15', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37 on array 'AB' and 'load' operation ('AB_load_15', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37) on array 'AB'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'block_mm_Pipeline_partialsum' (loop 'partialsum'): Unable to schedule 'load' operation ('AB_load_3', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37) on array 'AB' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'AB'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'block_mm_Pipeline_partialsum' (loop 'partialsum'): Unable to schedule 'load' operation ('AB_load_5', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37) on array 'AB' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'AB'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'block_mm_Pipeline_partialsum' (loop 'partialsum'): Unable to schedule 'load' operation ('AB_load_7', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37) on array 'AB' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'AB'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'block_mm_Pipeline_partialsum' (loop 'partialsum'): Unable to schedule 'store' operation ('AB_addr_10_write_ln37', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37) of variable 'add_ln37_5', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37 on array 'AB' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'AB'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'block_mm_Pipeline_partialsum' (loop 'partialsum'): Unable to schedule 'store' operation ('AB_addr_2_write_ln37', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37) of variable 'add_ln37_13', /home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_slow.cpp:37 on array 'AB' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'AB'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 16, loop 'partialsum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm_Pipeline_writeoutput_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'writeoutput_VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'writeoutput_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'block_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm_Pipeline_loadA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'block_mm_Pipeline_loadA' pipeline 'loadA' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm_Pipeline_loadA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm_Pipeline_partialsum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm_Pipeline_partialsum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm_Pipeline_writeoutput_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'block_mm_Pipeline_writeoutput_VITIS_LOOP_42_4' pipeline 'writeoutput_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm_Pipeline_writeoutput_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'block_mm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mm/Arows' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mm/Bcols' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mm/ABpartial' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'block_mm/it' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'block_mm' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'block_mm'.
INFO: [RTMG 210-278] Implementing memory 'block_mm_A_0_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'block_mm_AB_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.268 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for block_mm.
INFO: [VLOG 209-307] Generating Verilog RTL for block_mm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 315.46 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6.36 seconds. CPU system time: 1.13 seconds. Elapsed time: 8.02 seconds; current allocated memory: 71.836 MB.
INFO: [HLS 200-112] Total CPU user time: 8.85 seconds. Total CPU system time: 1.62 seconds. Total elapsed time: 21.26 seconds; peak allocated memory: 1.268 GB.
INFO: [Common 17-206] Exiting vitis_hls at Tue Jul 29 06:51:53 2025...
