// Seed: 512181347
module module_0 (
    input supply0 id_0,
    output tri1 id_1
);
  logic [-1 'b0 : -1] id_3;
  logic id_4;
  assign id_3 = id_0;
  rtran id_5 (id_0, 1 == 1, 1'b0, 1);
  assign id_1 = id_4;
  logic id_6;
  assign id_1 = -1;
endmodule
module module_1 (
    input tri id_0,
    output tri0 id_1,
    input wor id_2,
    output tri1 id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri id_9,
    input tri id_10,
    output uwire id_11,
    input tri1 id_12,
    output wor id_13,
    input tri id_14,
    input tri1 id_15,
    input uwire void id_16
);
  assign id_11 = id_16;
  wire [-1 : -1 'b0] id_18, id_19;
  module_0 modCall_1 (
      id_4,
      id_13
  );
  wire id_20 id_21;
endmodule
