/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.05
Build    : 1.0.45
Hash     : c0750e5
Date     : May  2 2024
Type     : Engineering
Log Time   : Thu May  2 21:14:07 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 6
# Timing Graph Levels: 8

#Path 1
Startpoint: r1.s1[3].Q[0] (dffre at (49,15) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3933\bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (50,14) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.779
r1.s1[3].C[0] (dffre at (49,15))                                                                                                                                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                             0.029     0.808
r1.s1[3].Q[0] (dffre at (49,15)) [clock-to-output]                                                                                                                                                                        0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.808
| (OPIN:602519 side: (TOP,) (49,15,0)0))                                                                                                                                                                                  0.000     0.808
| (CHANX:2162184 L4 length:4 (49,15,0)-> (52,15,0))                                                                                                                                                                       0.119     0.927
| (IPIN:578630 side: (TOP,) (50,15,0)0))                                                                                                                                                                                  0.101     1.028
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     1.028
$techmap3933\bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (50,14))                       0.000     1.028
data arrival time                                                                                                                                                                                                                   1.028

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     0.779
$techmap3933\bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (50,14))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                         0.000     0.779
cell hold time                                                                                                                                                                                                            0.212     0.991
data required time                                                                                                                                                                                                                  0.991
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 -0.991
data arrival time                                                                                                                                                                                                                   1.028
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         0.037


#Path 2
Startpoint: r1.s1[27].Q[0] (dffre at (44,3) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (42,2) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.779
r1.s1[27].C[0] (dffre at (44,3))                                                                                                                                                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                            0.029     0.808
r1.s1[27].Q[0] (dffre at (44,3)) [clock-to-output]                                                                                                                                                                       0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.808
| (OPIN:336704 side: (TOP,) (44,3,0)0))                                                                                                                                                                                  0.000     0.808
| (CHANX:2080643 L4 length:4 (44,3,0)-> (41,3,0))                                                                                                                                                                        0.119     0.927
| (IPIN:311263 side: (TOP,) (42,3,0)0))                                                                                                                                                                                  0.101     1.028
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.028
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[6] (RS_TDP36K at (42,2))                       0.000     1.028
data arrival time                                                                                                                                                                                                                  1.028

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.779
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,2))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                        0.000     0.779
cell hold time                                                                                                                                                                                                           0.212     0.991
data required time                                                                                                                                                                                                                 0.991
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                -0.991
data arrival time                                                                                                                                                                                                                  1.028
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.037


#Path 3
Startpoint: a0.in[6].Q[0] (dffre at (39,16) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (42,14) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.779
a0.in[6].C[0] (dffre at (39,16))                                                                                                                                                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                           0.029     0.808
a0.in[6].Q[0] (dffre at (39,16)) [clock-to-output]                                                                                                                                                                      0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.808
| (OPIN:620065 side: (RIGHT,) (39,16,0)0))                                                                                                                                                                              0.000     0.808
| (CHANY:2698112 L1 length:1 (39,16,0)-> (39,16,0))                                                                                                                                                                     0.061     0.869
| (CHANX:2168356 L4 length:4 (40,16,0)-> (43,16,0))                                                                                                                                                                     0.119     0.988
| (IPIN:576557 side: (TOP,) (42,16,0)0))                                                                                                                                                                                0.101     1.089
| (intra 'bram' routing)                                                                                                                                                                                                0.000     1.089
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (42,14))                       0.000     1.089
data arrival time                                                                                                                                                                                                                 1.089

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                0.000     0.779
$techmap3911\bram_$flatten\a0.\S4_0.\S_2.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a0.\S4_0.\S_3.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,14))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                       0.000     0.779
cell hold time                                                                                                                                                                                                          0.212     0.991
data required time                                                                                                                                                                                                                0.991
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                               -0.991
data arrival time                                                                                                                                                                                                                 1.089
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.098


#Path 4
Startpoint: r1.s0[24].Q[0] (dffre at (41,19) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3926\bram_$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[3] (RS_TDP36K at (42,17) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.779
r1.s0[24].C[0] (dffre at (41,19))                                                                                                                                                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                             0.029     0.808
r1.s0[24].Q[0] (dffre at (41,19)) [clock-to-output]                                                                                                                                                                       0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.808
| (OPIN:686666 side: (RIGHT,) (41,19,0)0))                                                                                                                                                                                0.000     0.808
| (CHANY:2707051 L4 length:4 (41,19,0)-> (41,16,0))                                                                                                                                                                       0.119     0.927
| (CHANX:2175192 L1 length:1 (42,17,0)-> (42,17,0))                                                                                                                                                                       0.061     0.988
| (IPIN:642667 side: (TOP,) (42,17,0)0))                                                                                                                                                                                  0.101     1.089
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     1.089
$techmap3926\bram_$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[3] (RS_TDP36K at (42,17))                       0.000     1.089
data arrival time                                                                                                                                                                                                                   1.089

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     0.779
$techmap3926\bram_$flatten\r1.\t0.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,17))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                         0.000     0.779
cell hold time                                                                                                                                                                                                            0.212     0.991
data required time                                                                                                                                                                                                                  0.991
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 -0.991
data arrival time                                                                                                                                                                                                                   1.089
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         0.098


#Path 5
Startpoint: r1.s0[7].Q[0] (dffre at (41,19) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3929\bram_$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[10] (RS_TDP36K at (42,20) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                       Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                         0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                    0.000     0.779
r1.s0[7].C[0] (dffre at (41,19))                                                                                                                                                                                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                              0.029     0.808
r1.s0[7].Q[0] (dffre at (41,19)) [clock-to-output]                                                                                                                                                                         0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                    0.000     0.808
| (OPIN:686663 side: (RIGHT,) (41,19,0)0))                                                                                                                                                                                 0.000     0.808
| (CHANY:2707236 L4 length:4 (41,19,0)-> (41,22,0))                                                                                                                                                                        0.119     0.927
| (CHANX:2208960 L1 length:1 (42,22,0)-> (42,22,0))                                                                                                                                                                        0.061     0.988
| (IPIN:709149 side: (TOP,) (42,22,0)0))                                                                                                                                                                                   0.101     1.089
| (intra 'bram' routing)                                                                                                                                                                                                   0.000     1.089
$techmap3929\bram_$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[10] (RS_TDP36K at (42,20))                       0.000     1.089
data arrival time                                                                                                                                                                                                                    1.089

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                          0.000     0.000
clock source latency                                                                                                                                                                                                       0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                 0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                     0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                         0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                   0.000     0.779
$techmap3929\bram_$flatten\r1.\t0.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,20))                         0.000     0.779
clock uncertainty                                                                                                                                                                                                          0.000     0.779
cell hold time                                                                                                                                                                                                             0.212     0.991
data required time                                                                                                                                                                                                                   0.991
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                  -0.991
data arrival time                                                                                                                                                                                                                    1.089
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                          0.098


#Path 6
Startpoint: r1.s1[3].Q[0] (dffre at (49,15) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3933\bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[6] (RS_TDP36K at (50,14) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.779
r1.s1[3].C[0] (dffre at (49,15))                                                                                                                                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                             0.029     0.808
r1.s1[3].Q[0] (dffre at (49,15)) [clock-to-output]                                                                                                                                                                        0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.808
| (OPIN:602519 side: (TOP,) (49,15,0)0))                                                                                                                                                                                  0.000     0.808
| (CHANX:2162184 L4 length:4 (49,15,0)-> (52,15,0))                                                                                                                                                                       0.119     0.927
| (IPIN:578630 side: (TOP,) (50,15,0)0))                                                                                                                                                                                  0.101     1.028
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     1.028
$techmap3933\bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[6] (RS_TDP36K at (50,14))                       0.000     1.028
data arrival time                                                                                                                                                                                                                   1.028

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     0.779
$techmap3933\bram_$flatten\r1.\t1.\t3.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t3.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (50,14))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                         0.000     0.779
cell hold time                                                                                                                                                                                                            0.125     0.905
data required time                                                                                                                                                                                                                  0.905
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 -0.905
data arrival time                                                                                                                                                                                                                   1.028
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         0.123


#Path 7
Startpoint: r1.s1[27].Q[0] (dffre at (44,3) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[6] (RS_TDP36K at (42,2) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.779
r1.s1[27].C[0] (dffre at (44,3))                                                                                                                                                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                            0.029     0.808
r1.s1[27].Q[0] (dffre at (44,3)) [clock-to-output]                                                                                                                                                                       0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.808
| (OPIN:336704 side: (TOP,) (44,3,0)0))                                                                                                                                                                                  0.000     0.808
| (CHANX:2080643 L4 length:4 (44,3,0)-> (41,3,0))                                                                                                                                                                        0.119     0.927
| (IPIN:311263 side: (TOP,) (42,3,0)0))                                                                                                                                                                                  0.101     1.028
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.028
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A2[6] (RS_TDP36K at (42,2))                       0.000     1.028
data arrival time                                                                                                                                                                                                                  1.028

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.779
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A2[0] (RS_TDP36K at (42,2))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                        0.000     0.779
cell hold time                                                                                                                                                                                                           0.125     0.905
data required time                                                                                                                                                                                                                 0.905
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                -0.905
data arrival time                                                                                                                                                                                                                  1.028
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.123


#Path 8
Startpoint: a0.k4a[2].Q[0] (dffre at (41,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[98].D[0] (dffre at (41,17) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k4a[2].C[0] (dffre at (41,17))                                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k4a[2].Q[0] (dffre at (41,17)) [clock-to-output]                                    0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4610_li4610.in[0] (.names at (41,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4610_li4610.out[0] (.names at (41,17))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r1.state_out[98].D[0] (dffre at (41,17))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[98].C[0] (dffre at (41,17))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 9
Startpoint: a9.k4a[4].Q[0] (dffre at (78,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r10.state_out[100].D[0] (dffre at (78,32) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a9.k4a[4].C[0] (dffre at (78,32))                                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a9.k4a[4].Q[0] (dffre at (78,32)) [clock-to-output]                                    0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4740_li4740.in[0] (.names at (78,32))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4740_li4740.out[0] (.names at (78,32))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r10.state_out[100].D[0] (dffre at (78,32))                                             0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r10.state_out[100].C[0] (dffre at (78,32))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 10
Startpoint: r4.t3.t1.s0.out[7].Q[0] (dffre at (37,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[56].D[0] (dffre at (37,31) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.t3.t1.s0.out[7].C[0] (dffre at (37,31))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.t3.t1.s0.out[7].Q[0] (dffre at (37,31)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5296_li5296.in[3] (.names at (37,31))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5296_li5296.out[0] (.names at (37,31))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r4.state_out[56].D[0] (dffre at (37,31))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[56].C[0] (dffre at (37,31))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 11
Startpoint: r3.t2.t1.s0.out[1].Q[0] (dffre at (33,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[65].D[0] (dffre at (33,28) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r3.t2.t1.s0.out[1].C[0] (dffre at (33,28))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r3.t2.t1.s0.out[1].Q[0] (dffre at (33,28)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5089_li5089.in[5] (.names at (33,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5089_li5089.out[0] (.names at (33,28))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r3.state_out[65].D[0] (dffre at (33,28))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r3.state_out[65].C[0] (dffre at (33,28))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 12
Startpoint: r7.t1.t3.s0.out[7].Q[0] (dffre at (56,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[40].D[0] (dffre at (56,47) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.t1.t3.s0.out[7].C[0] (dffre at (56,47))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.t1.t3.s0.out[7].Q[0] (dffre at (56,47)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6192_li6192.in[5] (.names at (56,47))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li6192_li6192.out[0] (.names at (56,47))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r7.state_out[40].D[0] (dffre at (56,47))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[40].C[0] (dffre at (56,47))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 13
Startpoint: r7.t2.t3.s0.out[7].Q[0] (dffre at (57,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[8].D[0] (dffre at (57,45) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.t2.t3.s0.out[7].C[0] (dffre at (57,45))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.t2.t3.s0.out[7].Q[0] (dffre at (57,45)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6160_li6160.in[5] (.names at (57,45))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li6160_li6160.out[0] (.names at (57,45))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r7.state_out[8].D[0] (dffre at (57,45))                                                0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[8].C[0] (dffre at (57,45))                                                0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 14
Startpoint: a1.k2a[20].Q[0] (dffre at (39,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : r2.state_out[116].D[0] (dffre at (39,17) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a1.k2a[20].C[0] (dffre at (39,17))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a1.k2a[20].Q[0] (dffre at (39,17)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5012_li5012.in[0] (.names at (39,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5012_li5012.out[0] (.names at (39,17))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r2.state_out[116].D[0] (dffre at (39,17))                                              0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r2.state_out[116].C[0] (dffre at (39,17))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 15
Startpoint: r6.t0.t3.s0.out[7].Q[0] (dffre at (47,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[95].D[0] (dffre at (47,41) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t0.t3.s0.out[7].C[0] (dffre at (47,41))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t0.t3.s0.out[7].Q[0] (dffre at (47,41)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5943_li5943.in[5] (.names at (47,41))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5943_li5943.out[0] (.names at (47,41))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[95].D[0] (dffre at (47,41))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[95].C[0] (dffre at (47,41))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 16
Startpoint: a1.k4a[23].Q[0] (dffre at (33,24) clocked by a0.S4_0.S_0.clk)
Endpoint  : r2.state_out[55].D[0] (dffre at (33,24) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a1.k4a[23].C[0] (dffre at (33,24))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a1.k4a[23].Q[0] (dffre at (33,24)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4951_li4951.in[0] (.names at (33,24))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4951_li4951.out[0] (.names at (33,24))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r2.state_out[55].D[0] (dffre at (33,24))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r2.state_out[55].C[0] (dffre at (33,24))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 17
Startpoint: r6.t1.t1.s0.out[5].Q[0] (dffre at (48,49) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[118].D[0] (dffre at (48,49) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t1.t1.s0.out[5].C[0] (dffre at (48,49))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t1.t1.s0.out[5].Q[0] (dffre at (48,49)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5966_li5966.in[3] (.names at (48,49))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5966_li5966.out[0] (.names at (48,49))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[118].D[0] (dffre at (48,49))                                              0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[118].C[0] (dffre at (48,49))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 18
Startpoint: r6.t3.t3.s0.out[7].Q[0] (dffre at (51,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[127].D[0] (dffre at (51,46) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t3.t3.s0.out[7].C[0] (dffre at (51,46))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t3.t3.s0.out[7].Q[0] (dffre at (51,46)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5975_li5975.in[5] (.names at (51,46))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5975_li5975.out[0] (.names at (51,46))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[127].D[0] (dffre at (51,46))                                              0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[127].C[0] (dffre at (51,46))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 19
Startpoint: r6.t0.t3.s4.out[1].Q[0] (dffre at (47,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[73].D[0] (dffre at (47,38) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t0.t3.s4.out[1].C[0] (dffre at (47,38))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t0.t3.s4.out[1].Q[0] (dffre at (47,38)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5921_li5921.in[1] (.names at (47,38))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5921_li5921.out[0] (.names at (47,38))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[73].D[0] (dffre at (47,38))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[73].C[0] (dffre at (47,38))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 20
Startpoint: r9.t3.t2.s0.out[1].Q[0] (dffre at (64,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[65].D[0] (dffre at (64,32) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.t3.t2.s0.out[1].C[0] (dffre at (64,32))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r9.t3.t2.s0.out[1].Q[0] (dffre at (64,32)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6825_li6825.in[1] (.names at (64,32))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li6825_li6825.out[0] (.names at (64,32))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r9.state_out[65].D[0] (dffre at (64,32))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.state_out[65].C[0] (dffre at (64,32))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 21
Startpoint: r3.t2.t1.s0.out[1].Q[0] (dffre at (33,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r3.state_out[82].D[0] (dffre at (33,28) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r3.t2.t1.s0.out[1].C[0] (dffre at (33,28))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r3.t2.t1.s0.out[1].Q[0] (dffre at (33,28)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5106_li5106.in[5] (.names at (33,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5106_li5106.out[0] (.names at (33,28))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r3.state_out[82].D[0] (dffre at (33,28))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r3.state_out[82].C[0] (dffre at (33,28))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 22
Startpoint: a1.k4a[5].Q[0] (dffre at (41,22) clocked by a0.S4_0.S_0.clk)
Endpoint  : r2.state_out[37].D[0] (dffre at (41,22) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a1.k4a[5].C[0] (dffre at (41,22))                                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a1.k4a[5].Q[0] (dffre at (41,22)) [clock-to-output]                                    0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4933_li4933.in[0] (.names at (41,22))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4933_li4933.out[0] (.names at (41,22))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r2.state_out[37].D[0] (dffre at (41,22))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r2.state_out[37].C[0] (dffre at (41,22))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 23
Startpoint: r6.t1.t0.s4.out[1].Q[0] (dffre at (51,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[89].D[0] (dffre at (51,38) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t1.t0.s4.out[1].C[0] (dffre at (51,38))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t1.t0.s4.out[1].Q[0] (dffre at (51,38)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5937_li5937.in[4] (.names at (51,38))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5937_li5937.out[0] (.names at (51,38))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[89].D[0] (dffre at (51,38))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[89].C[0] (dffre at (51,38))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 24
Startpoint: r6.t3.t3.s0.out[7].Q[0] (dffre at (51,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[104].D[0] (dffre at (51,46) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t3.t3.s0.out[7].C[0] (dffre at (51,46))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t3.t3.s0.out[7].Q[0] (dffre at (51,46)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5952_li5952.in[5] (.names at (51,46))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5952_li5952.out[0] (.names at (51,46))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[104].D[0] (dffre at (51,46))                                              0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[104].C[0] (dffre at (51,46))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 25
Startpoint: a9.k5a[15].Q[0] (dffre at (66,23) clocked by a0.S4_0.S_0.clk)
Endpoint  : r10.state_out[79].D[0] (dffre at (66,23) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a9.k5a[15].C[0] (dffre at (66,23))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a9.k5a[15].Q[0] (dffre at (66,23)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4719_li4719.in[0] (.names at (66,23))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4719_li4719.out[0] (.names at (66,23))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r10.state_out[79].D[0] (dffre at (66,23))                                              0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r10.state_out[79].C[0] (dffre at (66,23))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 26
Startpoint: r6.t0.t3.s0.out[7].Q[0] (dffre at (47,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[72].D[0] (dffre at (47,41) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t0.t3.s0.out[7].C[0] (dffre at (47,41))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t0.t3.s0.out[7].Q[0] (dffre at (47,41)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5920_li5920.in[5] (.names at (47,41))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5920_li5920.out[0] (.names at (47,41))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[72].D[0] (dffre at (47,41))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[72].C[0] (dffre at (47,41))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 27
Startpoint: a4.k2a[15].Q[0] (dffre at (41,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.state_out[111].D[0] (dffre at (41,45) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a4.k2a[15].C[0] (dffre at (41,45))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a4.k2a[15].Q[0] (dffre at (41,45)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5655_li5655.in[0] (.names at (41,45))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5655_li5655.out[0] (.names at (41,45))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r5.state_out[111].D[0] (dffre at (41,45))                                              0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[111].C[0] (dffre at (41,45))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 28
Startpoint: a0.k5a[1].Q[0] (dffre at (40,23) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[65].D[0] (dffre at (40,23) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k5a[1].C[0] (dffre at (40,23))                                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k5a[1].Q[0] (dffre at (40,23)) [clock-to-output]                                    0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4577_li4577.in[0] (.names at (40,23))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4577_li4577.out[0] (.names at (40,23))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r1.state_out[65].D[0] (dffre at (40,23))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[65].C[0] (dffre at (40,23))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 29
Startpoint: r4.t2.t3.s0.out[7].Q[0] (dffre at (32,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[31].D[0] (dffre at (32,32) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.t2.t3.s0.out[7].C[0] (dffre at (32,32))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.t2.t3.s0.out[7].Q[0] (dffre at (32,32)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5271_li5271.in[5] (.names at (32,32))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5271_li5271.out[0] (.names at (32,32))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r4.state_out[31].D[0] (dffre at (32,32))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[31].C[0] (dffre at (32,32))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 30
Startpoint: r7.t1.t3.s0.out[7].Q[0] (dffre at (56,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[63].D[0] (dffre at (56,47) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.t1.t3.s0.out[7].C[0] (dffre at (56,47))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.t1.t3.s0.out[7].Q[0] (dffre at (56,47)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6215_li6215.in[5] (.names at (56,47))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li6215_li6215.out[0] (.names at (56,47))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r7.state_out[63].D[0] (dffre at (56,47))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[63].C[0] (dffre at (56,47))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 31
Startpoint: r6.t0.t3.s4.out[3].Q[0] (dffre at (45,40) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[75].D[0] (dffre at (45,40) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t0.t3.s4.out[3].C[0] (dffre at (45,40))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t0.t3.s4.out[3].Q[0] (dffre at (45,40)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5923_li5923.in[1] (.names at (45,40))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5923_li5923.out[0] (.names at (45,40))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[75].D[0] (dffre at (45,40))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[75].C[0] (dffre at (45,40))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 32
Startpoint: a6.k5a[28].Q[0] (dffre at (71,39) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[92].D[0] (dffre at (71,39) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a6.k5a[28].C[0] (dffre at (71,39))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a6.k5a[28].Q[0] (dffre at (71,39)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6244_li6244.in[0] (.names at (71,39))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li6244_li6244.out[0] (.names at (71,39))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r7.state_out[92].D[0] (dffre at (71,39))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[92].C[0] (dffre at (71,39))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 33
Startpoint: r6.t3.t2.s0.out[2].Q[0] (dffre at (48,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[90].D[0] (dffre at (48,47) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t3.t2.s0.out[2].C[0] (dffre at (48,47))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t3.t2.s0.out[2].Q[0] (dffre at (48,47)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5938_li5938.in[2] (.names at (48,47))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5938_li5938.out[0] (.names at (48,47))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[90].D[0] (dffre at (48,47))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[90].C[0] (dffre at (48,47))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 34
Startpoint: r6.t1.t3.s0.out[7].Q[0] (dffre at (47,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[40].D[0] (dffre at (47,46) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t1.t3.s0.out[7].C[0] (dffre at (47,46))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t1.t3.s0.out[7].Q[0] (dffre at (47,46)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5888_li5888.in[5] (.names at (47,46))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5888_li5888.out[0] (.names at (47,46))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[40].D[0] (dffre at (47,46))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[40].C[0] (dffre at (47,46))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 35
Startpoint: a0.k5a[8].Q[0] (dffre at (31,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[72].D[0] (dffre at (31,20) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k5a[8].C[0] (dffre at (31,20))                                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k5a[8].Q[0] (dffre at (31,20)) [clock-to-output]                                    0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4584_li4584.in[0] (.names at (31,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4584_li4584.out[0] (.names at (31,20))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r1.state_out[72].D[0] (dffre at (31,20))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[72].C[0] (dffre at (31,20))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 36
Startpoint: a7.k4a[23].Q[0] (dffre at (66,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.state_out[55].D[0] (dffre at (66,34) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a7.k4a[23].C[0] (dffre at (66,34))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a7.k4a[23].Q[0] (dffre at (66,34)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6511_li6511.in[0] (.names at (66,34))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li6511_li6511.out[0] (.names at (66,34))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r8.state_out[55].D[0] (dffre at (66,34))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.state_out[55].C[0] (dffre at (66,34))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 37
Startpoint: a0.k4a[13].Q[0] (dffre at (41,21) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[109].D[0] (dffre at (41,21) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k4a[13].C[0] (dffre at (41,21))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k4a[13].Q[0] (dffre at (41,21)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4621_li4621.in[0] (.names at (41,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4621_li4621.out[0] (.names at (41,21))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r1.state_out[109].D[0] (dffre at (41,21))                                              0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[109].C[0] (dffre at (41,21))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 38
Startpoint: r6.t2.t1.s0.out[3].Q[0] (dffre at (52,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[91].D[0] (dffre at (52,38) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t2.t1.s0.out[3].C[0] (dffre at (52,38))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t2.t1.s0.out[3].Q[0] (dffre at (52,38)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5939_li5939.in[4] (.names at (52,38))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5939_li5939.out[0] (.names at (52,38))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r6.state_out[91].D[0] (dffre at (52,38))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[91].C[0] (dffre at (52,38))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 39
Startpoint: a3.k5a[16].Q[0] (dffre at (32,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[80].D[0] (dffre at (32,35) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a3.k5a[16].C[0] (dffre at (32,35))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a3.k5a[16].Q[0] (dffre at (32,35)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5320_li5320.in[0] (.names at (32,35))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5320_li5320.out[0] (.names at (32,35))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r4.state_out[80].D[0] (dffre at (32,35))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[80].C[0] (dffre at (32,35))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 40
Startpoint: r7.t2.t3.s0.out[7].Q[0] (dffre at (57,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[31].D[0] (dffre at (57,45) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.t2.t3.s0.out[7].C[0] (dffre at (57,45))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.t2.t3.s0.out[7].Q[0] (dffre at (57,45)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6183_li6183.in[5] (.names at (57,45))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li6183_li6183.out[0] (.names at (57,45))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r7.state_out[31].D[0] (dffre at (57,45))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[31].C[0] (dffre at (57,45))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 41
Startpoint: a0.k5a[28].Q[0] (dffre at (39,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[92].D[0] (dffre at (39,20) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k5a[28].C[0] (dffre at (39,20))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k5a[28].Q[0] (dffre at (39,20)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4604_li4604.in[0] (.names at (39,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li4604_li4604.out[0] (.names at (39,20))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r1.state_out[92].D[0] (dffre at (39,20))                                               0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[92].C[0] (dffre at (39,20))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 42
Startpoint: r4.t2.t3.s0.out[7].Q[0] (dffre at (32,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[8].D[0] (dffre at (32,32) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.t2.t3.s0.out[7].C[0] (dffre at (32,32))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.t2.t3.s0.out[7].Q[0] (dffre at (32,32)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5248_li5248.in[5] (.names at (32,32))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.017     0.892
$abc$1057796$abc$738720$li5248_li5248.out[0] (.names at (32,32))                       0.000     0.892
| (intra 'clb' routing)                                                                0.000     0.892
r4.state_out[8].D[0] (dffre at (32,32))                                                0.000     0.892
data arrival time                                                                                0.892

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[8].C[0] (dffre at (32,32))                                                0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.892
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.141


#Path 43
Startpoint: r1.s0[16].Q[0] (dffre at (44,11) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3927\bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[3] (RS_TDP36K at (42,8) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.779
r1.s0[16].C[0] (dffre at (44,11))                                                                                                                                                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                            0.029     0.808
r1.s0[16].Q[0] (dffre at (44,11)) [clock-to-output]                                                                                                                                                                      0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.808
| (OPIN:510586 side: (RIGHT,) (44,11,0)0))                                                                                                                                                                               0.000     0.808
| (CHANY:2719875 L4 length:4 (44,11,0)-> (44,8,0))                                                                                                                                                                       0.119     0.927
| (CHANX:2114403 L4 length:4 (44,8,0)-> (41,8,0))                                                                                                                                                                        0.119     1.046
| (IPIN:443757 side: (TOP,) (42,8,0)0))                                                                                                                                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.147
$techmap3927\bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[3] (RS_TDP36K at (42,8))                       0.000     1.147
data arrival time                                                                                                                                                                                                                  1.147

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.779
$techmap3927\bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,8))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                        0.000     0.779
cell hold time                                                                                                                                                                                                           0.212     0.991
data required time                                                                                                                                                                                                                 0.991
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                -0.991
data arrival time                                                                                                                                                                                                                  1.147
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.156


#Path 44
Startpoint: r1.s1[29].Q[0] (dffre at (44,3) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (42,2) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.779
r1.s1[29].C[0] (dffre at (44,3))                                                                                                                                                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                            0.029     0.808
r1.s1[29].Q[0] (dffre at (44,3)) [clock-to-output]                                                                                                                                                                       0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.808
| (OPIN:336715 side: (RIGHT,) (44,3,0)0))                                                                                                                                                                                0.000     0.808
| (CHANY:2719552 L4 length:4 (44,3,0)-> (44,6,0))                                                                                                                                                                        0.119     0.927
| (CHANX:2087387 L4 length:4 (44,4,0)-> (41,4,0))                                                                                                                                                                        0.119     1.046
| (IPIN:311337 side: (TOP,) (42,4,0)0))                                                                                                                                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.147
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[8] (RS_TDP36K at (42,2))                       0.000     1.147
data arrival time                                                                                                                                                                                                                  1.147

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.779
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,2))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                        0.000     0.779
cell hold time                                                                                                                                                                                                           0.212     0.991
data required time                                                                                                                                                                                                                 0.991
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                -0.991
data arrival time                                                                                                                                                                                                                  1.147
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.156


#Path 45
Startpoint: a1.out_1[18].Q[0] (dffre at (39,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (42,29) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.779
a1.out_1[18].C[0] (dffre at (39,30))                                                                                                                                                                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                           0.029     0.808
a1.out_1[18].Q[0] (dffre at (39,30)) [clock-to-output]                                                                                                                                                                  0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.808
| (OPIN:932814 side: (TOP,) (39,30,0)0))                                                                                                                                                                                0.000     0.808
| (CHANX:2262826 L4 length:4 (39,30,0)-> (42,30,0))                                                                                                                                                                     0.119     0.927
| (CHANY:2712201 L4 length:4 (42,30,0)-> (42,27,0))                                                                                                                                                                     0.119     1.046
| (IPIN:908002 side: (RIGHT,) (42,30,0)0))                                                                                                                                                                              0.101     1.147
| (intra 'bram' routing)                                                                                                                                                                                                0.000     1.147
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[5] (RS_TDP36K at (42,29))                       0.000     1.147
data arrival time                                                                                                                                                                                                                 1.147

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                0.000     0.779
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,29))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                       0.000     0.779
cell hold time                                                                                                                                                                                                          0.212     0.991
data required time                                                                                                                                                                                                                0.991
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                               -0.991
data arrival time                                                                                                                                                                                                                 1.147
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.156


#Path 46
Startpoint: a1.out_1[22].Q[0] (dffre at (39,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (42,29) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                    Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.779
a1.out_1[22].C[0] (dffre at (39,30))                                                                                                                                                                                    0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                           0.029     0.808
a1.out_1[22].Q[0] (dffre at (39,30)) [clock-to-output]                                                                                                                                                                  0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                 0.000     0.808
| (OPIN:932823 side: (RIGHT,) (39,30,0)0))                                                                                                                                                                              0.000     0.808
| (CHANY:2699044 L4 length:4 (39,30,0)-> (39,33,0))                                                                                                                                                                     0.119     0.927
| (CHANX:2269638 L4 length:4 (40,31,0)-> (43,31,0))                                                                                                                                                                     0.119     1.046
| (IPIN:908071 side: (TOP,) (42,31,0)0))                                                                                                                                                                                0.101     1.147
| (intra 'bram' routing)                                                                                                                                                                                                0.000     1.147
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (42,29))                       0.000     1.147
data arrival time                                                                                                                                                                                                                 1.147

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                    0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                              0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                  0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                      0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                0.000     0.779
$techmap3914\bram_$flatten\a2.\S4_0.\S_0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\a2.\S4_0.\S_1.$auto$proc_rom.cc:150:do_switch$63.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,29))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                       0.000     0.779
cell hold time                                                                                                                                                                                                          0.212     0.991
data required time                                                                                                                                                                                                                0.991
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                               -0.991
data arrival time                                                                                                                                                                                                                 1.147
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                       0.156


#Path 47
Startpoint: r1.s0[17].Q[0] (dffre at (39,11) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3927\bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K at (42,8) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.779
r1.s0[17].C[0] (dffre at (39,11))                                                                                                                                                                                        0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                            0.029     0.808
r1.s0[17].Q[0] (dffre at (39,11)) [clock-to-output]                                                                                                                                                                      0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.808
| (OPIN:509103 side: (RIGHT,) (39,11,0)0))                                                                                                                                                                               0.000     0.808
| (CHANY:2697639 L4 length:4 (39,11,0)-> (39,8,0))                                                                                                                                                                       0.119     0.927
| (CHANX:2121100 L4 length:4 (40,9,0)-> (43,9,0))                                                                                                                                                                        0.119     1.046
| (IPIN:443863 side: (TOP,) (42,9,0)0))                                                                                                                                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.147
$techmap3927\bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[4] (RS_TDP36K at (42,8))                       0.000     1.147
data arrival time                                                                                                                                                                                                                  1.147

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.779
$techmap3927\bram_$flatten\r1.\t0.\t1.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t0.\t1.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,8))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                        0.000     0.779
cell hold time                                                                                                                                                                                                           0.212     0.991
data required time                                                                                                                                                                                                                 0.991
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                -0.991
data arrival time                                                                                                                                                                                                                  1.147
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.156


#Path 48
Startpoint: r1.s1[31].Q[0] (dffre at (44,3) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[10] (RS_TDP36K at (42,2) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                      Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.779
r1.s1[31].C[0] (dffre at (44,3))                                                                                                                                                                                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                             0.029     0.808
r1.s1[31].Q[0] (dffre at (44,3)) [clock-to-output]                                                                                                                                                                        0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                   0.000     0.808
| (OPIN:336718 side: (RIGHT,) (44,3,0)0))                                                                                                                                                                                 0.000     0.808
| (CHANY:2719558 L4 length:4 (44,3,0)-> (44,6,0))                                                                                                                                                                         0.119     0.927
| (CHANX:2087405 L4 length:4 (44,4,0)-> (41,4,0))                                                                                                                                                                         0.119     1.046
| (IPIN:311333 side: (TOP,) (42,4,0)0))                                                                                                                                                                                   0.101     1.147
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     1.147
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[10] (RS_TDP36K at (42,2))                       0.000     1.147
data arrival time                                                                                                                                                                                                                   1.147

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                      0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                                0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                    0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                        0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                  0.000     0.779
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,2))                         0.000     0.779
clock uncertainty                                                                                                                                                                                                         0.000     0.779
cell hold time                                                                                                                                                                                                            0.212     0.991
data required time                                                                                                                                                                                                                  0.991
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                 -0.991
data arrival time                                                                                                                                                                                                                   1.147
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                         0.156


#Path 49
Startpoint: r1.s1[30].Q[0] (dffre at (44,3) clocked by a0.S4_0.S_0.clk)
Endpoint  : $techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (42,2) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                                                                                                                                                     Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.779
r1.s1[30].C[0] (dffre at (44,3))                                                                                                                                                                                         0.000     0.779
| (primitive 'dffre' Tcq_min)                                                                                                                                                                                            0.029     0.808
r1.s1[30].Q[0] (dffre at (44,3)) [clock-to-output]                                                                                                                                                                       0.000     0.808
| (intra 'clb' routing)                                                                                                                                                                                                  0.000     0.808
| (OPIN:336719 side: (RIGHT,) (44,3,0)0))                                                                                                                                                                                0.000     0.808
| (CHANY:2719560 L4 length:4 (44,3,0)-> (44,6,0))                                                                                                                                                                        0.119     0.927
| (CHANX:2087411 L4 length:4 (44,4,0)-> (41,4,0))                                                                                                                                                                        0.119     1.046
| (IPIN:311345 side: (TOP,) (42,4,0)0))                                                                                                                                                                                  0.101     1.147
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     1.147
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].ADDR_A1[9] (RS_TDP36K at (42,2))                       0.000     1.147
data arrival time                                                                                                                                                                                                                  1.147

clock a0.S4_0.S_0.clk (rise edge)                                                                                                                                                                                        0.000     0.000
clock source latency                                                                                                                                                                                                     0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                                                                                                                                                               0.000     0.000
| (intra 'io' routing)                                                                                                                                                                                                   0.779     0.779
| (inter-block routing:global net)                                                                                                                                                                                       0.000     0.779
| (intra 'bram' routing)                                                                                                                                                                                                 0.000     0.779
$techmap3930\bram_$flatten\r1.\t1.\t0.\s0.$auto$proc_rom.cc:150:do_switch$63.0.0_$flatten\r1.\t1.\t0.\s4.$auto$proc_rom.cc:150:do_switch$59.0.0.PORT_B1_RDATA[16].CLK_A1[0] (RS_TDP36K at (42,2))                        0.000     0.779
clock uncertainty                                                                                                                                                                                                        0.000     0.779
cell hold time                                                                                                                                                                                                           0.212     0.991
data required time                                                                                                                                                                                                                 0.991
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                -0.991
data arrival time                                                                                                                                                                                                                  1.147
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                        0.156


#Path 50
Startpoint: r5.state_out[94].Q[0] (dffre at (41,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t1.t0.s4.out[3].D[0] (dffre at (41,38) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[94].C[0] (dffre at (41,38))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[94].Q[0] (dffre at (41,38)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6027_li6027.in[1] (.names at (41,38))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6027_li6027.out[0] (.names at (41,38))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t1.t0.s4.out[3].D[0] (dffre at (41,38))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t1.t0.s4.out[3].C[0] (dffre at (41,38))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 51
Startpoint: r6.t2.t1.s0.out[4].Q[0] (dffre at (48,42) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[92].D[0] (dffre at (48,42) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t2.t1.s0.out[4].C[0] (dffre at (48,42))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t2.t1.s0.out[4].Q[0] (dffre at (48,42)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5940_li5940.in[5] (.names at (48,42))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5940_li5940.out[0] (.names at (48,42))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.state_out[92].D[0] (dffre at (48,42))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[92].C[0] (dffre at (48,42))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 52
Startpoint: r5.state_out[87].Q[0] (dffre at (41,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t1.t1.s0.out[0].D[0] (dffre at (41,47) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[87].C[0] (dffre at (41,47))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[87].Q[0] (dffre at (41,47)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6031_li6031.in[0] (.names at (41,47))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6031_li6031.out[0] (.names at (41,47))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t1.t1.s0.out[0].D[0] (dffre at (41,47))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t1.t1.s0.out[0].C[0] (dffre at (41,47))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 53
Startpoint: r4.t2.t1.s4.out[3].Q[0] (dffre at (29,40) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[83].D[0] (dffre at (29,40) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.t2.t1.s4.out[3].C[0] (dffre at (29,40))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.t2.t1.s4.out[3].Q[0] (dffre at (29,40)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5323_li5323.in[3] (.names at (29,40))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5323_li5323.out[0] (.names at (29,40))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r4.state_out[83].D[0] (dffre at (29,40))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[83].C[0] (dffre at (29,40))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 54
Startpoint: a0.k4a[26].Q[0] (dffre at (40,17) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[122].D[0] (dffre at (40,17) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k4a[26].C[0] (dffre at (40,17))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k4a[26].Q[0] (dffre at (40,17)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4634_li4634.in[0] (.names at (40,17))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li4634_li4634.out[0] (.names at (40,17))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r1.state_out[122].D[0] (dffre at (40,17))                                              0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[122].C[0] (dffre at (40,17))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 55
Startpoint: r8.state_out[102].Q[0] (dffre at (76,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t0.t3.s0.out[0].D[0] (dffre at (76,38) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.state_out[102].C[0] (dffre at (76,38))                                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r8.state_out[102].Q[0] (dffre at (76,38)) [clock-to-output]                            0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6921_li6921.in[1] (.names at (76,38))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6921_li6921.out[0] (.names at (76,38))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r9.t0.t3.s0.out[0].D[0] (dffre at (76,38))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.t0.t3.s0.out[0].C[0] (dffre at (76,38))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 56
Startpoint: r8.t0.t2.s0.out[0].Q[0] (dffre at (65,37) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.state_out[48].D[0] (dffre at (65,37) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t0.t2.s0.out[0].C[0] (dffre at (65,37))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r8.t0.t2.s0.out[0].Q[0] (dffre at (65,37)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6504_li6504.in[3] (.names at (65,37))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6504_li6504.out[0] (.names at (65,37))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.state_out[48].D[0] (dffre at (65,37))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.state_out[48].C[0] (dffre at (65,37))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 57
Startpoint: r5.state_out[22].Q[0] (dffre at (41,40) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t3.t1.s4.out[3].D[0] (dffre at (41,40) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[22].C[0] (dffre at (41,40))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[22].Q[0] (dffre at (41,40)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6128_li6128.in[1] (.names at (41,40))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6128_li6128.out[0] (.names at (41,40))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t3.t1.s4.out[3].D[0] (dffre at (41,40))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t3.t1.s4.out[3].C[0] (dffre at (41,40))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 58
Startpoint: r6.t1.t1.s0.out[4].Q[0] (dffre at (49,48) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[124].D[0] (dffre at (49,48) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t1.t1.s0.out[4].C[0] (dffre at (49,48))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t1.t1.s0.out[4].Q[0] (dffre at (49,48)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5972_li5972.in[4] (.names at (49,48))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5972_li5972.out[0] (.names at (49,48))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.state_out[124].D[0] (dffre at (49,48))                                              0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[124].C[0] (dffre at (49,48))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 59
Startpoint: r8.state_out[31].Q[0] (dffre at (62,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.t3.t0.s4.out[1].D[0] (dffre at (62,34) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.state_out[31].C[0] (dffre at (62,34))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r8.state_out[31].Q[0] (dffre at (62,34)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li7024_li7024.in[0] (.names at (62,34))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li7024_li7024.out[0] (.names at (62,34))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r9.t3.t0.s4.out[1].D[0] (dffre at (62,34))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.t3.t0.s4.out[1].C[0] (dffre at (62,34))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 60
Startpoint: a3.k4a[2].Q[0] (dffre at (31,38) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[98].D[0] (dffre at (31,38) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a3.k4a[2].C[0] (dffre at (31,38))                                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a3.k4a[2].Q[0] (dffre at (31,38)) [clock-to-output]                                    0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5338_li5338.in[0] (.names at (31,38))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5338_li5338.out[0] (.names at (31,38))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r4.state_out[98].D[0] (dffre at (31,38))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[98].C[0] (dffre at (31,38))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 61
Startpoint: r4.state_out[87].Q[0] (dffre at (30,43) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t1.t1.s0.out[7].D[0] (dffre at (30,43) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[87].C[0] (dffre at (30,43))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.state_out[87].Q[0] (dffre at (30,43)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5734_li5734.in[0] (.names at (30,43))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5734_li5734.out[0] (.names at (30,43))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r5.t1.t1.s0.out[7].D[0] (dffre at (30,43))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.t1.t1.s0.out[7].C[0] (dffre at (30,43))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 62
Startpoint: r9.t0.t2.s0.out[7].Q[0] (dffre at (70,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[40].D[0] (dffre at (70,35) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.t0.t2.s0.out[7].C[0] (dffre at (70,35))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r9.t0.t2.s0.out[7].Q[0] (dffre at (70,35)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6800_li6800.in[2] (.names at (70,35))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6800_li6800.out[0] (.names at (70,35))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r9.state_out[40].D[0] (dffre at (70,35))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.state_out[40].C[0] (dffre at (70,35))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 63
Startpoint: r4.state_out[78].Q[0] (dffre at (32,40) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t1.t2.s0.out[5].D[0] (dffre at (32,40) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[78].C[0] (dffre at (32,40))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.state_out[78].Q[0] (dffre at (32,40)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5747_li5747.in[1] (.names at (32,40))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5747_li5747.out[0] (.names at (32,40))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r5.t1.t2.s0.out[5].D[0] (dffre at (32,40))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.t1.t2.s0.out[5].C[0] (dffre at (32,40))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 64
Startpoint: r4.state_out[79].Q[0] (dffre at (32,39) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t1.t2.s0.out[6].D[0] (dffre at (32,39) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[79].C[0] (dffre at (32,39))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.state_out[79].Q[0] (dffre at (32,39)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5748_li5748.in[0] (.names at (32,39))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5748_li5748.out[0] (.names at (32,39))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r5.t1.t2.s0.out[6].D[0] (dffre at (32,39))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.t1.t2.s0.out[6].C[0] (dffre at (32,39))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 65
Startpoint: r7.t3.t2.s0.out[5].Q[0] (dffre at (60,40) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[78].D[0] (dffre at (60,40) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.t3.t2.s0.out[5].C[0] (dffre at (60,40))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.t3.t2.s0.out[5].Q[0] (dffre at (60,40)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6230_li6230.in[2] (.names at (60,40))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6230_li6230.out[0] (.names at (60,40))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r7.state_out[78].D[0] (dffre at (60,40))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[78].C[0] (dffre at (60,40))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 66
Startpoint: r4.t0.t1.s0.out[5].Q[0] (dffre at (34,32) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[30].D[0] (dffre at (34,32) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.t0.t1.s0.out[5].C[0] (dffre at (34,32))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.t0.t1.s0.out[5].Q[0] (dffre at (34,32)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5270_li5270.in[4] (.names at (34,32))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5270_li5270.out[0] (.names at (34,32))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r4.state_out[30].D[0] (dffre at (34,32))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[30].C[0] (dffre at (34,32))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 67
Startpoint: r7.state_out[127].Q[0] (dffre at (66,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t0.t0.s4.out[3].D[0] (dffre at (66,47) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[127].C[0] (dffre at (66,47))                                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.state_out[127].Q[0] (dffre at (66,47)) [clock-to-output]                            0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6591_li6591.in[0] (.names at (66,47))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6591_li6591.out[0] (.names at (66,47))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.t0.t0.s4.out[3].D[0] (dffre at (66,47))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t0.t0.s4.out[3].C[0] (dffre at (66,47))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 68
Startpoint: r9.t3.t2.s0.out[7].Q[0] (dffre at (68,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[72].D[0] (dffre at (68,30) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.t3.t2.s0.out[7].C[0] (dffre at (68,30))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r9.t3.t2.s0.out[7].Q[0] (dffre at (68,30)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6832_li6832.in[2] (.names at (68,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6832_li6832.out[0] (.names at (68,30))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r9.state_out[72].D[0] (dffre at (68,30))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.state_out[72].C[0] (dffre at (68,30))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 69
Startpoint: r9.t2.t2.s0.out[7].Q[0] (dffre at (72,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : r9.state_out[104].D[0] (dffre at (72,30) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.t2.t2.s0.out[7].C[0] (dffre at (72,30))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r9.t2.t2.s0.out[7].Q[0] (dffre at (72,30)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6864_li6864.in[2] (.names at (72,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6864_li6864.out[0] (.names at (72,30))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r9.state_out[104].D[0] (dffre at (72,30))                                              0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r9.state_out[104].C[0] (dffre at (72,30))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 70
Startpoint: r4.t3.t0.s0.out[7].Q[0] (dffre at (33,31) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[24].D[0] (dffre at (33,31) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.t3.t0.s0.out[7].C[0] (dffre at (33,31))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.t3.t0.s0.out[7].Q[0] (dffre at (33,31)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5264_li5264.in[3] (.names at (33,31))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5264_li5264.out[0] (.names at (33,31))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r4.state_out[24].D[0] (dffre at (33,31))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[24].C[0] (dffre at (33,31))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 71
Startpoint: r4.state_out[71].Q[0] (dffre at (30,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t1.t3.s0.out[0].D[0] (dffre at (30,35) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[71].C[0] (dffre at (30,35))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.state_out[71].Q[0] (dffre at (30,35)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5749_li5749.in[0] (.names at (30,35))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5749_li5749.out[0] (.names at (30,35))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r5.t1.t3.s0.out[0].D[0] (dffre at (30,35))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.t1.t3.s0.out[0].C[0] (dffre at (30,35))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 72
Startpoint: r5.state_out[39].Q[0] (dffre at (49,29) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t2.t3.s0.out[0].D[0] (dffre at (49,29) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[39].C[0] (dffre at (49,29))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[39].Q[0] (dffre at (49,29)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6097_li6097.in[0] (.names at (49,29))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6097_li6097.out[0] (.names at (49,29))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t2.t3.s0.out[0].D[0] (dffre at (49,29))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t2.t3.s0.out[0].C[0] (dffre at (49,29))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 73
Startpoint: r4.t1.t1.s4.out[1].Q[0] (dffre at (35,37) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[113].D[0] (dffre at (35,37) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.t1.t1.s4.out[1].C[0] (dffre at (35,37))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.t1.t1.s4.out[1].Q[0] (dffre at (35,37)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5353_li5353.in[1] (.names at (35,37))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5353_li5353.out[0] (.names at (35,37))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r4.state_out[113].D[0] (dffre at (35,37))                                              0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[113].C[0] (dffre at (35,37))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 74
Startpoint: r5.state_out[14].Q[0] (dffre at (44,40) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t3.t2.s0.out[3].D[0] (dffre at (44,40) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[14].C[0] (dffre at (44,40))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[14].Q[0] (dffre at (44,40)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6133_li6133.in[1] (.names at (44,40))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6133_li6133.out[0] (.names at (44,40))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t3.t2.s0.out[3].D[0] (dffre at (44,40))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t3.t2.s0.out[3].C[0] (dffre at (44,40))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 75
Startpoint: r5.state_out[47].Q[0] (dffre at (49,39) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t2.t2.s0.out[5].D[0] (dffre at (49,39) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[47].C[0] (dffre at (49,39))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[47].Q[0] (dffre at (49,39)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6096_li6096.in[0] (.names at (49,39))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6096_li6096.out[0] (.names at (49,39))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t2.t2.s0.out[5].D[0] (dffre at (49,39))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t2.t2.s0.out[5].C[0] (dffre at (49,39))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 76
Startpoint: r7.state_out[87].Q[0] (dffre at (65,44) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t1.t1.s0.out[3].D[0] (dffre at (65,44) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[87].C[0] (dffre at (65,44))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.state_out[87].Q[0] (dffre at (65,44)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6642_li6642.in[0] (.names at (65,44))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6642_li6642.out[0] (.names at (65,44))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.t1.t1.s0.out[3].D[0] (dffre at (65,44))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t1.t1.s0.out[3].C[0] (dffre at (65,44))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 77
Startpoint: r4.state_out[71].Q[0] (dffre at (30,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.t1.t3.s0.out[5].D[0] (dffre at (30,35) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[71].C[0] (dffre at (30,35))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.state_out[71].Q[0] (dffre at (30,35)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5759_li5759.in[0] (.names at (30,35))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5759_li5759.out[0] (.names at (30,35))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r5.t1.t3.s0.out[5].D[0] (dffre at (30,35))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.t1.t3.s0.out[5].C[0] (dffre at (30,35))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 78
Startpoint: r4.t3.t3.s0.out[0].Q[0] (dffre at (32,35) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[112].D[0] (dffre at (32,35) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.t3.t3.s0.out[0].C[0] (dffre at (32,35))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r4.t3.t3.s0.out[0].Q[0] (dffre at (32,35)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5352_li5352.in[1] (.names at (32,35))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5352_li5352.out[0] (.names at (32,35))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r4.state_out[112].D[0] (dffre at (32,35))                                              0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[112].C[0] (dffre at (32,35))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 79
Startpoint: r7.state_out[95].Q[0] (dffre at (65,48) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t1.t0.s0.out[6].D[0] (dffre at (65,48) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[95].C[0] (dffre at (65,48))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.state_out[95].Q[0] (dffre at (65,48)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6638_li6638.in[0] (.names at (65,48))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6638_li6638.out[0] (.names at (65,48))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.t1.t0.s0.out[6].D[0] (dffre at (65,48))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t1.t0.s0.out[6].C[0] (dffre at (65,48))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 80
Startpoint: r6.t2.t3.s0.out[4].Q[0] (dffre at (49,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.state_out[28].D[0] (dffre at (49,41) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t2.t3.s0.out[4].C[0] (dffre at (49,41))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r6.t2.t3.s0.out[4].Q[0] (dffre at (49,41)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5876_li5876.in[3] (.names at (49,41))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5876_li5876.out[0] (.names at (49,41))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.state_out[28].D[0] (dffre at (49,41))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.state_out[28].C[0] (dffre at (49,41))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 81
Startpoint: a3.k5a[12].Q[0] (dffre at (39,28) clocked by a0.S4_0.S_0.clk)
Endpoint  : r4.state_out[76].D[0] (dffre at (39,28) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a3.k5a[12].C[0] (dffre at (39,28))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a3.k5a[12].Q[0] (dffre at (39,28)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5316_li5316.in[0] (.names at (39,28))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5316_li5316.out[0] (.names at (39,28))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r4.state_out[76].D[0] (dffre at (39,28))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r4.state_out[76].C[0] (dffre at (39,28))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 82
Startpoint: r7.t0.t3.s0.out[5].Q[0] (dffre at (64,49) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[85].D[0] (dffre at (64,49) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.t0.t3.s0.out[5].C[0] (dffre at (64,49))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.t0.t3.s0.out[5].Q[0] (dffre at (64,49)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6237_li6237.in[2] (.names at (64,49))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6237_li6237.out[0] (.names at (64,49))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r7.state_out[85].D[0] (dffre at (64,49))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[85].C[0] (dffre at (64,49))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 83
Startpoint: a1.k5a[22].Q[0] (dffre at (34,25) clocked by a0.S4_0.S_0.clk)
Endpoint  : r2.state_out[22].D[0] (dffre at (34,25) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a1.k5a[22].C[0] (dffre at (34,25))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a1.k5a[22].Q[0] (dffre at (34,25)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4918_li4918.in[0] (.names at (34,25))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li4918_li4918.out[0] (.names at (34,25))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r2.state_out[22].D[0] (dffre at (34,25))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r2.state_out[22].C[0] (dffre at (34,25))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 84
Startpoint: r8.t0.t1.s0.out[2].Q[0] (dffre at (54,33) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.state_out[10].D[0] (dffre at (54,33) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t0.t1.s0.out[2].C[0] (dffre at (54,33))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r8.t0.t1.s0.out[2].Q[0] (dffre at (54,33)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6466_li6466.in[4] (.names at (54,33))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6466_li6466.out[0] (.names at (54,33))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.state_out[10].D[0] (dffre at (54,33))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.state_out[10].C[0] (dffre at (54,33))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 85
Startpoint: r7.state_out[103].Q[0] (dffre at (64,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t0.t3.s0.out[1].D[0] (dffre at (64,47) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[103].C[0] (dffre at (64,47))                                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.state_out[103].Q[0] (dffre at (64,47)) [clock-to-output]                            0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6623_li6623.in[0] (.names at (64,47))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6623_li6623.out[0] (.names at (64,47))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.t0.t3.s0.out[1].D[0] (dffre at (64,47))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t0.t3.s0.out[1].C[0] (dffre at (64,47))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 86
Startpoint: r8.t0.t1.s0.out[2].Q[0] (dffre at (54,33) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.state_out[2].D[0] (dffre at (54,33) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t0.t1.s0.out[2].C[0] (dffre at (54,33))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r8.t0.t1.s0.out[2].Q[0] (dffre at (54,33)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6458_li6458.in[3] (.names at (54,33))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6458_li6458.out[0] (.names at (54,33))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.state_out[2].D[0] (dffre at (54,33))                                                0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.state_out[2].C[0] (dffre at (54,33))                                                0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 87
Startpoint: r7.t0.t3.s0.out[3].Q[0] (dffre at (61,51) clocked by a0.S4_0.S_0.clk)
Endpoint  : r7.state_out[91].D[0] (dffre at (61,51) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.t0.t3.s0.out[3].C[0] (dffre at (61,51))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.t0.t3.s0.out[3].Q[0] (dffre at (61,51)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6243_li6243.in[2] (.names at (61,51))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6243_li6243.out[0] (.names at (61,51))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r7.state_out[91].D[0] (dffre at (61,51))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[91].C[0] (dffre at (61,51))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 88
Startpoint: a0.k5a[3].Q[0] (dffre at (43,21) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[67].D[0] (dffre at (43,21) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k5a[3].C[0] (dffre at (43,21))                                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k5a[3].Q[0] (dffre at (43,21)) [clock-to-output]                                    0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4579_li4579.in[0] (.names at (43,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li4579_li4579.out[0] (.names at (43,21))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r1.state_out[67].D[0] (dffre at (43,21))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[67].C[0] (dffre at (43,21))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 89
Startpoint: r5.t2.t2.s4.out[3].Q[0] (dffre at (37,41) clocked by a0.S4_0.S_0.clk)
Endpoint  : r5.state_out[107].D[0] (dffre at (37,41) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.t2.t2.s4.out[3].C[0] (dffre at (37,41))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.t2.t2.s4.out[3].Q[0] (dffre at (37,41)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5651_li5651.in[2] (.names at (37,41))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5651_li5651.out[0] (.names at (37,41))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r5.state_out[107].D[0] (dffre at (37,41))                                              0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[107].C[0] (dffre at (37,41))                                              0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 90
Startpoint: r5.state_out[119].Q[0] (dffre at (36,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t0.t1.s0.out[0].D[0] (dffre at (36,46) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[119].C[0] (dffre at (36,46))                                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[119].Q[0] (dffre at (36,46)) [clock-to-output]                            0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5987_li5987.in[0] (.names at (36,46))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5987_li5987.out[0] (.names at (36,46))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t0.t1.s0.out[0].D[0] (dffre at (36,46))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t0.t1.s0.out[0].C[0] (dffre at (36,46))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 91
Startpoint: r5.state_out[127].Q[0] (dffre at (40,46) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t0.t0.s4.out[4].D[0] (dffre at (40,46) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[127].C[0] (dffre at (40,46))                                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[127].Q[0] (dffre at (40,46)) [clock-to-output]                            0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li5986_li5986.in[0] (.names at (40,46))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li5986_li5986.out[0] (.names at (40,46))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t0.t0.s4.out[4].D[0] (dffre at (40,46))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t0.t0.s4.out[4].C[0] (dffre at (40,46))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 92
Startpoint: r5.state_out[31].Q[0] (dffre at (47,30) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t3.t0.s0.out[5].D[0] (dffre at (47,30) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[31].C[0] (dffre at (47,30))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[31].Q[0] (dffre at (47,30)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6118_li6118.in[0] (.names at (47,30))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6118_li6118.out[0] (.names at (47,30))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t3.t0.s0.out[5].D[0] (dffre at (47,30))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t3.t0.s0.out[5].C[0] (dffre at (47,30))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 93
Startpoint: r8.t0.t1.s0.out[4].Q[0] (dffre at (57,34) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.state_out[21].D[0] (dffre at (57,34) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t0.t1.s0.out[4].C[0] (dffre at (57,34))                                             0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r8.t0.t1.s0.out[4].Q[0] (dffre at (57,34)) [clock-to-output]                           0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6477_li6477.in[4] (.names at (57,34))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6477_li6477.out[0] (.names at (57,34))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.state_out[21].D[0] (dffre at (57,34))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.state_out[21].C[0] (dffre at (57,34))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 94
Startpoint: r7.state_out[127].Q[0] (dffre at (66,47) clocked by a0.S4_0.S_0.clk)
Endpoint  : r8.t0.t0.s0.out[5].D[0] (dffre at (66,47) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r7.state_out[127].C[0] (dffre at (66,47))                                              0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r7.state_out[127].Q[0] (dffre at (66,47)) [clock-to-output]                            0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6593_li6593.in[0] (.names at (66,47))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6593_li6593.out[0] (.names at (66,47))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r8.t0.t0.s0.out[5].D[0] (dffre at (66,47))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r8.t0.t0.s0.out[5].C[0] (dffre at (66,47))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 95
Startpoint: a0.k5a[12].Q[0] (dffre at (39,18) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[76].D[0] (dffre at (39,18) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k5a[12].C[0] (dffre at (39,18))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k5a[12].Q[0] (dffre at (39,18)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4588_li4588.in[0] (.names at (39,18))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li4588_li4588.out[0] (.names at (39,18))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r1.state_out[76].D[0] (dffre at (39,18))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[76].C[0] (dffre at (39,18))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 96
Startpoint: r5.state_out[71].Q[0] (dffre at (45,45) clocked by a0.S4_0.S_0.clk)
Endpoint  : r6.t1.t3.s0.out[5].D[0] (dffre at (45,45) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r5.state_out[71].C[0] (dffre at (45,45))                                               0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
r5.state_out[71].Q[0] (dffre at (45,45)) [clock-to-output]                             0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li6063_li6063.in[0] (.names at (45,45))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li6063_li6063.out[0] (.names at (45,45))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r6.t1.t3.s0.out[5].D[0] (dffre at (45,45))                                             0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r6.t1.t3.s0.out[5].C[0] (dffre at (45,45))                                             0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 97
Startpoint: a0.k5a[14].Q[0] (dffre at (39,16) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[78].D[0] (dffre at (39,16) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k5a[14].C[0] (dffre at (39,16))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k5a[14].Q[0] (dffre at (39,16)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4590_li4590.in[0] (.names at (39,16))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li4590_li4590.out[0] (.names at (39,16))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r1.state_out[78].D[0] (dffre at (39,16))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[78].C[0] (dffre at (39,16))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 98
Startpoint: a1.k5a[0].Q[0] (dffre at (36,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : r2.state_out[0].D[0] (dffre at (36,20) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a1.k5a[0].C[0] (dffre at (36,20))                                                      0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a1.k5a[0].Q[0] (dffre at (36,20)) [clock-to-output]                                    0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4896_li4896.in[0] (.names at (36,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li4896_li4896.out[0] (.names at (36,20))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r2.state_out[0].D[0] (dffre at (36,20))                                                0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r2.state_out[0].C[0] (dffre at (36,20))                                                0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 99
Startpoint: a1.k5a[16].Q[0] (dffre at (35,20) clocked by a0.S4_0.S_0.clk)
Endpoint  : r2.state_out[16].D[0] (dffre at (35,20) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a1.k5a[16].C[0] (dffre at (35,20))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a1.k5a[16].Q[0] (dffre at (35,20)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4912_li4912.in[0] (.names at (35,20))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li4912_li4912.out[0] (.names at (35,20))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r2.state_out[16].D[0] (dffre at (35,20))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r2.state_out[16].C[0] (dffre at (35,20))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#Path 100
Startpoint: a0.k5a[21].Q[0] (dffre at (39,21) clocked by a0.S4_0.S_0.clk)
Endpoint  : r1.state_out[85].D[0] (dffre at (39,21) clocked by a0.S4_0.S_0.clk)
Path Type : hold

Point                                                                                   Incr      Path
------------------------------------------------------------------------------------------------------
clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
a0.k5a[21].C[0] (dffre at (39,21))                                                     0.000     0.779
| (primitive 'dffre' Tcq_min)                                                          0.029     0.808
a0.k5a[21].Q[0] (dffre at (39,21)) [clock-to-output]                                   0.000     0.808
| (intra 'clb' routing)                                                                0.066     0.874
$abc$1057796$abc$738720$li4597_li4597.in[0] (.names at (39,21))                        0.000     0.874
| (primitive '.names' combinational delay)                                             0.039     0.913
$abc$1057796$abc$738720$li4597_li4597.out[0] (.names at (39,21))                       0.000     0.913
| (intra 'clb' routing)                                                                0.000     0.913
r1.state_out[85].D[0] (dffre at (39,21))                                               0.000     0.913
data arrival time                                                                                0.913

clock a0.S4_0.S_0.clk (rise edge)                                                      0.000     0.000
clock source latency                                                                   0.000     0.000
a0.S4_0.S_0.clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                                 0.779     0.779
| (inter-block routing:global net)                                                     0.000     0.779
| (intra 'clb' routing)                                                                0.000     0.779
r1.state_out[85].C[0] (dffre at (39,21))                                               0.000     0.779
clock uncertainty                                                                      0.000     0.779
cell hold time                                                                        -0.028     0.751
data required time                                                                               0.751
------------------------------------------------------------------------------------------------------
data required time                                                                              -0.751
data arrival time                                                                                0.913
------------------------------------------------------------------------------------------------------
slack (MET)                                                                                      0.162


#End of timing report
