Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jun 20 18:34:30 2019
| Host         : PortatilCarmen running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file AND_LG_control_sets_placed.rpt
| Design       : AND_LG
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      5 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            9 |
| Yes          | No                    | Yes                    |             119 |           39 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------+------------------+------------------+----------------+
|       Clock Signal      |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+-------------------------------+------------------+------------------+----------------+
|  clk_94_9/inst/clk_out1 | A/a_next[7]14_out             | reset_IBUF       |                1 |              1 |
|  clk_94_9/inst/clk_out1 |                               |                  |                3 |              5 |
|  clk_94_9/inst/clk_out1 | A/count_reg[4]_i_1_n_0        | reset_IBUF       |                2 |              8 |
|  clk_94_9/inst/clk_out1 | A/gen_stage_mux[2].MUX_X/E[0] |                  |                9 |             16 |
|  clk_94_9/inst/clk_out1 | A/gen_stage_mux[2].MUX_X/E[0] | reset_IBUF       |               36 |            110 |
+-------------------------+-------------------------------+------------------+------------------+----------------+


