logic__16: 
case__12: 
case__13: 
case__14: 
case__15: 
divider: 
reg__4: 
muxpart: 
datapath: 
reg__3: 
logic: 
case: 
case__1: 
reg: 
