{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750621419727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750621419728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 13:43:39 2025 " "Processing started: Sun Jun 22 13:43:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750621419728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1750621419728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SnakeComputer -c SnakeComputer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1750621419728 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clkIP.qip " "Tcl Script File clkIP.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE clkIP.qip " "set_global_assignment -name QIP_FILE clkIP.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1750621419844 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1750621419844 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clkIP.sip " "Tcl Script File clkIP.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE clkIP.sip " "set_global_assignment -name SIP_FILE clkIP.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1750621419844 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Design Software" 0 -1 1750621419844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1750621420236 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1750621420236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/matrizadapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/matrizadapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrizAdapter " "Found entity 1: MatrizAdapter" {  } { { "VGA/MatrizAdapter.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/MatrizAdapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "ALU/Multiplier.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "ALU/Subtractor.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Subtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "ALU/Adder.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/Adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ROM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "hardware/RAM.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RAM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/gpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/gpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "hardware/GPR.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/GPR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "hardware/CPU.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_tb " "Found entity 1: RAM_tb" {  } { { "testbenches/RAM_tb.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/RAM_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426519 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R1 r1 RegisterFile.sv(9) " "Verilog HDL Declaration information at RegisterFile.sv(9): object \"R1\" differs only in case from object \"r1\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750621426521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R2 r2 RegisterFile.sv(10) " "Verilog HDL Declaration information at RegisterFile.sv(10): object \"R2\" differs only in case from object \"r2\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750621426521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "R3 r3 RegisterFile.sv(12) " "Verilog HDL Declaration information at RegisterFile.sv(12): object \"R3\" differs only in case from object \"r3\" in the same scope" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750621426521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "hardware/RegisterFile.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/registerfile_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/registerfile_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile_tb " "Found entity 1: RegisterFile_tb" {  } { { "testbenches/RegisterFile_tb.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/RegisterFile_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/controlunit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/controlunit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "testbenches/ControlUnit_tb.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/ControlUnit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "testbenches/CPU_tb.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/CPU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/immextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/immextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend " "Found entity 1: ImmExtend" {  } { { "hardware/ImmExtend.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ImmExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/immextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/immextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ImmExtend_tb " "Found entity 1: ImmExtend_tb" {  } { { "testbenches/ImmExtend_tb.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/ImmExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "hardware/SignExtend.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/SignExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/signextend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/signextend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_tb " "Found entity 1: SignExtend_tb" {  } { { "testbenches/SignExtend_tb.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/testbenches/SignExtend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_gen " "Found entity 1: video_gen" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/video_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/byteextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/byteextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ByteExtend " "Found entity 1: ByteExtend" {  } { { "hardware/ByteExtend.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ByteExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA uartRX.sv(5) " "Verilog HDL Declaration information at uartRX.sv(5): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/uartRX.sv" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1750621426560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/uartrx.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/uartrx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/uartRX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/shiftleft.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/shiftleft.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "ALU/ShiftLeft.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/ALU/ShiftLeft.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hardware/clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file hardware/clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "hardware/ClockDivider.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ClockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750621426569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1750621426569 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_bout ALU.sv(25) " "Verilog HDL Implicit Net warning at ALU.sv(25): created implicit net for \"sub_bout\"" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1750621426569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1750621426598 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "vgaclk 0 CPU.sv(12) " "Net \"vgaclk\" at CPU.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/CPU.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750621426808 "|CPU"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750621427064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:sleeper " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:sleeper\"" {  } { { "hardware/CPU.sv" "sleeper" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621427229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ClockDivider.sv(17) " "Verilog HDL assignment warning at ClockDivider.sv(17): truncated value with size 32 to match size of target (1)" {  } { { "hardware/ClockDivider.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ClockDivider.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621427229 "|CPU|ClockDivider:sleeper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartRX uartRX:receiver " "Elaborating entity \"uartRX\" for hierarchy \"uartRX:receiver\"" {  } { { "hardware/CPU.sv" "receiver" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621427231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(54) " "Verilog HDL assignment warning at uartRX.sv(54): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/uartRX.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621427232 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uartRX.sv(61) " "Verilog HDL assignment warning at uartRX.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/uartRX.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621427232 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(63) " "Verilog HDL assignment warning at uartRX.sv(63): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/uartRX.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621427232 "|CPU|uartRX:receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uartRX.sv(74) " "Verilog HDL assignment warning at uartRX.sv(74): truncated value with size 32 to match size of target (16)" {  } { { "hardware/uartRX.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/uartRX.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621427232 "|CPU|uartRX:receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:c1 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:c1\"" {  } { { "hardware/CPU.sv" "c1" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621427234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.sv(38) " "Verilog HDL assignment warning at ControlUnit.sv(38): truncated value with size 32 to match size of target (1)" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ControlUnit.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621427235 "|CPU|ControlUnit:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.sv(39) " "Verilog HDL assignment warning at ControlUnit.sv(39): truncated value with size 32 to match size of target (1)" {  } { { "hardware/ControlUnit.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ControlUnit.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621427235 "|CPU|ControlUnit:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:c2 " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:c2\"" {  } { { "hardware/CPU.sv" "c2" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621427236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPR RegisterFile:c2\|GPR:r0 " "Elaborating entity \"GPR\" for hierarchy \"RegisterFile:c2\|GPR:r0\"" {  } { { "hardware/RegisterFile.sv" "r0" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/RegisterFile.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621427238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:c3 " "Elaborating entity \"RAM\" for hierarchy \"RAM:c3\"" {  } { { "hardware/CPU.sv" "c3" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621427246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrizAdapter MatrizAdapter:matAdapter " "Elaborating entity \"MatrizAdapter\" for hierarchy \"MatrizAdapter:matAdapter\"" {  } { { "hardware/CPU.sv" "matAdapter" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432129 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750621432281 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750621432282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:c4 " "Elaborating entity \"ROM\" for hierarchy \"ROM:c4\"" {  } { { "hardware/CPU.sv" "c4" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432413 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.data_a 0 ROM.sv(8) " "Net \"instruction_set.data_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750621432414 "|CPU|ROM:c4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.waddr_a 0 ROM.sv(8) " "Net \"instruction_set.waddr_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750621432414 "|CPU|ROM:c4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_set.we_a 0 ROM.sv(8) " "Net \"instruction_set.we_a\" at ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ROM.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750621432414 "|CPU|ROM:c4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:c5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:c5\"" {  } { { "hardware/CPU.sv" "c5" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432415 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sub_cout ALU.sv(9) " "Verilog HDL warning at ALU.sv(9): object sub_cout used but never assigned" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Design Software" 0 -1 1750621432416 "|CPU|ALU:c5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sub_cout 0 ALU.sv(9) " "Net \"sub_cout\" at ALU.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "hardware/ALU.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1750621432416 "|CPU|ALU:c5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:c5\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:c5\|Adder:adder\"" {  } { { "hardware/ALU.sv" "adder" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtractor ALU:c5\|Subtractor:subtractor " "Elaborating entity \"Subtractor\" for hierarchy \"ALU:c5\|Subtractor:subtractor\"" {  } { { "hardware/ALU.sv" "subtractor" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier ALU:c5\|Multiplier:multiplier " "Elaborating entity \"Multiplier\" for hierarchy \"ALU:c5\|Multiplier:multiplier\"" {  } { { "hardware/ALU.sv" "multiplier" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ALU:c5\|ShiftLeft:shift " "Elaborating entity \"ShiftLeft\" for hierarchy \"ALU:c5\|ShiftLeft:shift\"" {  } { { "hardware/ALU.sv" "shift" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/ALU.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vgaCont " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vgaCont\"" {  } { { "hardware/CPU.sv" "vgaCont" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432425 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(32) " "Verilog HDL assignment warning at vga_controller.sv(32): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/vga_controller.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621432425 "|CPU|vga_controller:vgaCont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_controller.sv(34) " "Verilog HDL assignment warning at vga_controller.sv(34): truncated value with size 32 to match size of target (10)" {  } { { "VGA/vga_controller.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/vga_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621432425 "|CPU|vga_controller:vgaCont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_gen video_gen:videoInst " "Elaborating entity \"video_gen\" for hierarchy \"video_gen:videoInst\"" {  } { { "hardware/CPU.sv" "videoInst" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 video_gen.sv(25) " "Verilog HDL assignment warning at video_gen.sv(25): truncated value with size 32 to match size of target (4)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/video_gen.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621432428 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 video_gen.sv(26) " "Verilog HDL assignment warning at video_gen.sv(26): truncated value with size 32 to match size of target (4)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/video_gen.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621432428 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_gen.sv(27) " "Verilog HDL assignment warning at video_gen.sv(27): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/video_gen.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621432428 "|CPU|video_gen:videoInst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_gen.sv(28) " "Verilog HDL assignment warning at video_gen.sv(28): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_gen.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/VGA/video_gen.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621432428 "|CPU|video_gen:videoInst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750621432431 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matriz " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matriz\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1750621432431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmExtend ImmExtend:c6 " "Elaborating entity \"ImmExtend\" for hierarchy \"ImmExtend:c6\"" {  } { { "hardware/CPU.sv" "c6" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:c7 " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:c7\"" {  } { { "hardware/CPU.sv" "c7" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432440 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 SignExtend.sv(10) " "Verilog HDL assignment warning at SignExtend.sv(10): truncated value with size 32 to match size of target (24)" {  } { { "hardware/SignExtend.sv" "" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/SignExtend.sv" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1750621432440 "|CPU|SignExtend:c7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ByteExtend ByteExtend:extender " "Elaborating entity \"ByteExtend\" for hierarchy \"ByteExtend:extender\"" {  } { { "hardware/CPU.sv" "extender" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/hardware/CPU.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1750621432442 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1750621439335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/output_files/SnakeComputer.map.smsg " "Generated suppressed messages file C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/output_files/SnakeComputer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1750621439393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5256 " "Peak virtual memory: 5256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750621439487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 13:43:59 2025 " "Processing ended: Sun Jun 22 13:43:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750621439487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750621439487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750621439487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750621439487 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 25 s " "Quartus Prime Flow was successful. 0 errors, 25 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1750621440283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750621440587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750621440591 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 22 13:44:00 2025 " "Processing started: Sun Jun 22 13:44:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750621440591 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1750621440591 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim SnakeComputer SnakeComputer " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim SnakeComputer SnakeComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1750621440591 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim SnakeComputer SnakeComputer " "Quartus(args): --rtl_sim SnakeComputer SnakeComputer" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1750621440591 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1750621440743 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clkIP.qip " "Tcl Script File clkIP.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE clkIP.qip " "set_global_assignment -name QIP_FILE clkIP.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1750621440783 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Shell" 0 -1 1750621440783 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clkIP.sip " "Tcl Script File clkIP.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE clkIP.sip " "set_global_assignment -name SIP_FILE clkIP.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1750621440783 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Shell" 0 -1 1750621440783 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1750621441070 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1750621441070 ""}
{ "Warning" "0" "" "Warning: File SnakeComputer_run_msim_rtl_verilog.do already exists - backing up current file as SnakeComputer_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File SnakeComputer_run_msim_rtl_verilog.do already exists - backing up current file as SnakeComputer_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1750621441108 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/simulation/modelsim/SnakeComputer_run_msim_rtl_verilog.do" {  } { { "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/simulation/modelsim/SnakeComputer_run_msim_rtl_verilog.do" "0" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/simulation/modelsim/SnakeComputer_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/simulation/modelsim/SnakeComputer_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1750621441178 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1750621441179 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1750621441181 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1750621441181 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/SnakeComputer_nativelink_simulation.rpt" {  } { { "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/SnakeComputer_nativelink_simulation.rpt" "0" { Text "C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/SnakeComputer_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/kenda/OneDrive/Desktop/Snake/digital_design_proyecto_final/SnakeComputer_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1750621441181 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1750621441181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 3 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4887 " "Peak virtual memory: 4887 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750621441181 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 22 13:44:01 2025 " "Processing ended: Sun Jun 22 13:44:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750621441181 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750621441181 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750621441181 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1750621441181 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 28 s " "Quartus Prime Flow was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1750622875111 ""}
