dsp_macro_add_22b.vhd,vhdl,xil_defaultlib,../../../../dice.gen/sources_1/ip/dsp_macro_add_22b/sim/dsp_macro_add_22b.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
