# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab7/Mux4to1b4/verilog/gates/AND_GATE.v" \
"../../../../../lab7/Mux4to1b4/verilog/circuit/Mux4to1.v" \
"../../../../../lab7/Mux4to1b4/verilog/circuit/Mux4to1b4.v" \
"../../../../../lab7/Mux4to1b4/verilog/gates/OR_GATE_4_INPUTS.v" \
"../../../../Mux4to1b4_sch.srcs/sim_1/new/mux4to14b_sim.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
