`timescale 1ms/1ms
module sc2_tb;
reg clk;
reg rst_n=1;
reg mode;
wire [3:0] number;
wire zero;
initial begin
clk=1;
mode=1;
#1000 mode=0;
#2000 $stop;
end
always begin
#5 clk=~clk;
end
sc2 U (
.clk(clk),
.rst_n(rst_n),
.mode(mode),
.number(number),
.zero(zero)
);
endmodule
