Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: VGA_Debug.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "VGA_Debug.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "VGA_Debug"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : VGA_Debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/DATAMEM.vhd" in Library work.
Architecture datamem_a of Entity datamem is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/programCounter.vhd" in Library work.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Instr_Mem.vhd" in Library work.
Architecture instr_mem_a of Entity instr_mem is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/arith_unit.vhd" in Library work.
Architecture combinational of Entity arith_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/logical_unit.vhd" in Library work.
Architecture combinational of Entity logical_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/shift_unit.vhd" in Library work.
Architecture combinational of Entity shift_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/word_unit.vhd" in Library work.
Architecture combinational of Entity word_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/alu_toplevel.vhd" in Library work.
Architecture structural of Entity alu_toplevel is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Instruction_Memory_TL.vhd" in Library work.
Architecture structural of Entity instruction_memory_tl is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/REG_CTL.vhd" in Library work.
Architecture dataflow of Entity reg_ctl is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/DC_CTL.vhd" in Library work.
Architecture mixed of Entity dc_ctl is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/DATA_CTL.vhd" in Library work.
Architecture behavioral of Entity data_ctl is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/IMSEL.vhd" in Library work.
Architecture dataflow of Entity imsel is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd" in Library work.
Architecture behavioral of Entity pipelineregisters is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/RegisterBank.vhd" in Library work.
Architecture behavioral of Entity registerbank is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd" in Library work.
Architecture behavioral of Entity clk_25mhz is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_controller.vhd" in Library work.
Architecture behavioral of Entity vga_controller is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/rgb.vhd" in Library work.
Architecture behavioral of Entity rgb is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/mux8to1.vhd" in Library work.
Architecture behavioral of Entity mux8to1 is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/font_rom_ascii.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/ipcore_dir/VGA_BUFFER_RAM.vhd" in Library work.
Architecture vga_buffer_ram_a of Entity vga_buffer_ram is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_driver.vhd" in Library work.
Architecture structural of Entity vga_driver is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/button_controller.vhd" in Library work.
Architecture structural of Entity buttoncontrol is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/ProjLab01.vhd" in Library work.
Architecture structural of Entity projlab01 is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/ipcore_dir/DEBUG_RAM.vhd" in Library work.
Architecture debug_ram_a of Entity debug_ram is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/data_decoder.vhd" in Library work.
Architecture structural of Entity data_decode is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_debug.vhd" in Library work.
Entity <vga_debug> compiled.
Entity <vga_debug> (Architecture <structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <VGA_Debug> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <VGA_Driver> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <buttoncontrol> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <ProjLab01> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <Data_Decode> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <CLK_25MHZ> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <vga_controller> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <RGB> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <MUX8to1> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FONT_ROM> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <Logic>) with generics.
	wait_time = 20

Analyzing hierarchy for entity <ALU_Toplevel> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <Instruction_Memory_TL> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <REG_CTL> in library <work> (architecture <Dataflow>).

Analyzing hierarchy for entity <DC_CTL> in library <work> (architecture <Mixed>).

Analyzing hierarchy for entity <DATA_CTL> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <IMSEL> in library <work> (architecture <Dataflow>).

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 4

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 8

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 5

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 16

Analyzing hierarchy for entity <programCounter> in library <work> (architecture <Behavioral>) with generics.
	PCWIDTH = 5

Analyzing hierarchy for entity <RegisterBank> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <arith_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <logical_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <shift_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <word_unit> in library <work> (architecture <Combinational>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <VGA_Debug> in library <work> (Architecture <structural>).
WARNING:Xst:2211 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_debug.vhd" line 160: Instantiating black box module <DEBUG_RAM>.
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_debug.vhd" line 201: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RST>
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_debug.vhd" line 240: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RST>
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_debug.vhd" line 304: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <RST>
Entity <VGA_Debug> analyzed. Unit <VGA_Debug> generated.

Analyzing Entity <VGA_Driver> in library <work> (Architecture <Structural>).
WARNING:Xst:2211 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_driver.vhd" line 90: Instantiating black box module <VGA_BUFFER_RAM>.
Entity <VGA_Driver> analyzed. Unit <VGA_Driver> generated.

Analyzing Entity <CLK_25MHZ> in library <work> (Architecture <Behavioral>).
WARNING:Xst:753 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd" line 56: Unconnected output port 'CLK0' of component 'CLKDLL'.
WARNING:Xst:753 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd" line 56: Unconnected output port 'CLK180' of component 'CLKDLL'.
WARNING:Xst:753 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd" line 56: Unconnected output port 'CLK270' of component 'CLKDLL'.
WARNING:Xst:753 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd" line 56: Unconnected output port 'CLK90' of component 'CLKDLL'.
WARNING:Xst:753 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd" line 56: Unconnected output port 'LOCKED' of component 'CLKDLL'.
WARNING:Xst:2211 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd" line 56: Instantiating black box module <CLKDLL>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <CLKDLL_inst> in unit <CLK_25MHZ>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <CLKDLL_inst> in unit <CLK_25MHZ>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <CLKDLL_inst> in unit <CLK_25MHZ>.
Entity <CLK_25MHZ> analyzed. Unit <CLK_25MHZ> generated.

Analyzing Entity <vga_controller> in library <work> (Architecture <Behavioral>).
Entity <vga_controller> analyzed. Unit <vga_controller> generated.

Analyzing Entity <RGB> in library <work> (Architecture <Behavioral>).
Entity <RGB> analyzed. Unit <RGB> generated.

Analyzing Entity <MUX8to1> in library <work> (Architecture <Behavioral>).
Entity <MUX8to1> analyzed. Unit <MUX8to1> generated.

Analyzing Entity <FONT_ROM> in library <work> (Architecture <arch>).
Entity <FONT_ROM> analyzed. Unit <FONT_ROM> generated.

Analyzing Entity <buttoncontrol> in library <work> (Architecture <Structural>).
Entity <buttoncontrol> analyzed. Unit <buttoncontrol> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <Logic>).
	wait_time = 20
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <ProjLab01> in library <work> (Architecture <Structural>).
Entity <ProjLab01> analyzed. Unit <ProjLab01> generated.

Analyzing Entity <ALU_Toplevel> in library <work> (Architecture <Structural>).
Entity <ALU_Toplevel> analyzed. Unit <ALU_Toplevel> generated.

Analyzing Entity <arith_unit> in library <work> (Architecture <Combinational>).
Entity <arith_unit> analyzed. Unit <arith_unit> generated.

Analyzing Entity <logical_unit> in library <work> (Architecture <Combinational>).
Entity <logical_unit> analyzed. Unit <logical_unit> generated.

Analyzing Entity <shift_unit> in library <work> (Architecture <Combinational>).
Entity <shift_unit> analyzed. Unit <shift_unit> generated.

Analyzing Entity <word_unit> in library <work> (Architecture <Combinational>).
WARNING:Xst:2211 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/word_unit.vhd" line 52: Instantiating black box module <DATAMEM>.
Entity <word_unit> analyzed. Unit <word_unit> generated.

Analyzing Entity <Instruction_Memory_TL> in library <work> (Architecture <Structural>).
WARNING:Xst:2211 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Instruction_Memory_TL.vhd" line 72: Instantiating black box module <Instr_Mem>.
Entity <Instruction_Memory_TL> analyzed. Unit <Instruction_Memory_TL> generated.

Analyzing Entity <REG_CTL> in library <work> (Architecture <Dataflow>).
Entity <REG_CTL> analyzed. Unit <REG_CTL> generated.

Analyzing Entity <DC_CTL> in library <work> (Architecture <Mixed>).
Entity <DC_CTL> analyzed. Unit <DC_CTL> generated.

Analyzing Entity <DATA_CTL> in library <work> (Architecture <Behavioral>).
Entity <DATA_CTL> analyzed. Unit <DATA_CTL> generated.

Analyzing Entity <IMSEL> in library <work> (Architecture <Dataflow>).
Entity <IMSEL> analyzed. Unit <IMSEL> generated.

Analyzing generic Entity <PipelineRegisters.1> in library <work> (Architecture <Behavioral>).
	dataWidth = 4
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.1> analyzed. Unit <PipelineRegisters.1> generated.

Analyzing generic Entity <PipelineRegisters.2> in library <work> (Architecture <Behavioral>).
	dataWidth = 8
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.2> analyzed. Unit <PipelineRegisters.2> generated.

Analyzing generic Entity <PipelineRegisters.3> in library <work> (Architecture <Behavioral>).
	dataWidth = 5
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.3> analyzed. Unit <PipelineRegisters.3> generated.

Analyzing generic Entity <PipelineRegisters.4> in library <work> (Architecture <Behavioral>).
	dataWidth = 16
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.4> analyzed. Unit <PipelineRegisters.4> generated.

Analyzing generic Entity <programCounter> in library <work> (Architecture <Behavioral>).
	PCWIDTH = 5
Entity <programCounter> analyzed. Unit <programCounter> generated.

Analyzing Entity <RegisterBank> in library <work> (Architecture <Behavioral>).
Entity <RegisterBank> analyzed. Unit <RegisterBank> generated.

Analyzing Entity <Data_Decode> in library <work> (Architecture <Structural>).
Entity <Data_Decode> analyzed. Unit <Data_Decode> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Data_Decode>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/data_decoder.vhd".
    Found 16x8-bit ROM for signal <ASCIINUM>.
    Summary:
	inferred   1 ROM(s).
Unit <Data_Decode> synthesized.


Synthesizing Unit <vga_controller>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_controller.vhd".
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <VS>.
    Found 1-bit register for signal <BLANK>.
    Found 10-bit up counter for signal <hcounter>.
    Found 10-bit comparator greatequal for signal <HS$cmp_ge0000> created at line 100.
    Found 10-bit comparator less for signal <HS$cmp_lt0000> created at line 100.
    Found 10-bit up counter for signal <vcounter>.
    Found 10-bit comparator less for signal <video_enable$cmp_lt0000> created at line 64.
    Found 10-bit comparator less for signal <video_enable$cmp_lt0001> created at line 64.
    Found 10-bit comparator greatequal for signal <VS$cmp_ge0000> created at line 112.
    Found 10-bit comparator less for signal <VS$cmp_lt0000> created at line 112.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_controller> synthesized.


Synthesizing Unit <RGB>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/rgb.vhd".
WARNING:Xst:1780 - Signal <enb> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <RGB> synthesized.


Synthesizing Unit <MUX8to1>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/mux8to1.vhd".
    Found 1-bit 8-to-1 multiplexer for signal <OUTPUT>.
    Found 3-bit subtractor for signal <SEL1>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <MUX8to1> synthesized.


Synthesizing Unit <FONT_ROM>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/font_rom_ascii.vhd".
    Found 2048x8-bit ROM for signal <DATA$rom0000> created at line 2230.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <FONT_ROM> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/debounce.vhd".
    Found 1-bit register for signal <OUTPUT>.
    Found 21-bit up counter for signal <Count>.
    Found 1-bit xor2 for signal <D_SET>.
    Found 2-bit register for signal <D_STATE>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <REG_CTL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/REG_CTL.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <REG_CTL> synthesized.


Synthesizing Unit <DC_CTL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/DC_CTL.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0000> created at line 56.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0001> created at line 57.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0002> created at line 60.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0000> created at line 71.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0001> created at line 72.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0002> created at line 74.
    Summary:
	inferred   6 Comparator(s).
Unit <DC_CTL> synthesized.


Synthesizing Unit <DATA_CTL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/DATA_CTL.vhd".
WARNING:Xst:647 - Input <EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RD>.
    Found 1-bit register for signal <WR>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DATA_CTL> synthesized.


Synthesizing Unit <IMSEL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/IMSEL.vhd".
Unit <IMSEL> synthesized.


Synthesizing Unit <PipelineRegisters_1>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd".
    Found 4-bit register for signal <Dout>.
    Found 4-bit register for signal <DataOutSignal>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PipelineRegisters_1> synthesized.


Synthesizing Unit <PipelineRegisters_2>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd".
    Found 8-bit register for signal <Dout>.
    Found 8-bit register for signal <DataOutSignal>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PipelineRegisters_2> synthesized.


Synthesizing Unit <PipelineRegisters_3>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd".
    Found 5-bit register for signal <Dout>.
    Found 5-bit register for signal <DataOutSignal>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <PipelineRegisters_3> synthesized.


Synthesizing Unit <PipelineRegisters_4>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/PipelineRegisters.vhd".
    Found 16-bit register for signal <Dout>.
    Found 16-bit register for signal <DataOutSignal>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PipelineRegisters_4> synthesized.


Synthesizing Unit <programCounter>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/programCounter.vhd".
    Found 5-bit up counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
Unit <programCounter> synthesized.


Synthesizing Unit <RegisterBank>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/RegisterBank.vhd".
    Found 16-bit register for signal <RBout>.
    Found 16-bit register for signal <RAout>.
    Found 16-bit register for signal <R0dat>.
    Found 16-bit register for signal <R10dat>.
    Found 16-bit register for signal <R11dat>.
    Found 16-bit register for signal <R12dat>.
    Found 16-bit register for signal <R13dat>.
    Found 16-bit register for signal <R14dat>.
    Found 16-bit register for signal <R15dat>.
    Found 16-bit register for signal <R1dat>.
    Found 16-bit register for signal <R2dat>.
    Found 16-bit register for signal <R3dat>.
    Found 16-bit register for signal <R4dat>.
    Found 16-bit register for signal <R5dat>.
    Found 16-bit register for signal <R6dat>.
    Found 16-bit register for signal <R7dat>.
    Found 16-bit register for signal <R8dat>.
    Found 16-bit register for signal <R9dat>.
    Found 16-bit 16-to-1 multiplexer for signal <RAout$mux0001> created at line 46.
    Found 16-bit 16-to-1 multiplexer for signal <RBout$mux0001> created at line 66.
    Summary:
	inferred 288 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RegisterBank> synthesized.


Synthesizing Unit <arith_unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/arith_unit.vhd".
    Found 17-bit addsub for signal <RESULT$addsub0000>.
    Found 1-bit xor2 for signal <SREG<1>>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <arith_unit> synthesized.


Synthesizing Unit <logical_unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/logical_unit.vhd".
Unit <logical_unit> synthesized.


Synthesizing Unit <shift_unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/shift_unit.vhd".
WARNING:Xst:653 - Signal <sreg<3>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <sreg<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 24-bit shifter logical left for signal <shift_left$shift0001> created at line 52.
    Found 24-bit shifter logical right for signal <shift_right$shift0001> created at line 53.
    Summary:
	inferred   2 Combinational logic shifter(s).
Unit <shift_unit> synthesized.


Synthesizing Unit <buttoncontrol>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/button_controller.vhd".
WARNING:Xst:653 - Signal <EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <buttoncontrol> synthesized.


Synthesizing Unit <CLK_25MHZ>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/clk25MHz.vhd".
Unit <CLK_25MHZ> synthesized.


Synthesizing Unit <Instruction_Memory_TL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/Instruction_Memory_TL.vhd".
WARNING:Xst:653 - Signal <WEA> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <INSADR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <DINA> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <Instruction_Memory_TL> synthesized.


Synthesizing Unit <word_unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/word_unit.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <WREN_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <word_unit> synthesized.


Synthesizing Unit <VGA_Driver>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_driver.vhd".
WARNING:Xst:646 - Signal <vcount<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <VGA_ADR<12>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <BUF_OUT<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit adder for signal <VGA_ADR>.
    Found 5x8-bit multiplier for signal <VGA_ADR$mult0000> created at line 56.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <VGA_Driver> synthesized.


Synthesizing Unit <ALU_Toplevel>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/alu_toplevel.vhd".
WARNING:Xst:1780 - Signal <LD_MEM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ALU_Toplevel> synthesized.


Synthesizing Unit <ProjLab01>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/ProjLab01.vhd".
WARNING:Xst:646 - Signal <RB_DC2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PC_RST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PC_INC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <PC_EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <PC4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <INST_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IMM_SEL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IMM3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <GLOBAL_EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <DATAWR_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATARD_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit 4-to-1 multiplexer for signal <RA_OUT>.
    Found 16-bit 4-to-1 multiplexer for signal <RB_OUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ProjLab01> synthesized.


Synthesizing Unit <VGA_Debug>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/HardwareTestPart1/Lab04/vga_debug.vhd".
WARNING:Xst:646 - Signal <VGACLR_COMPLETE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TEST_PIN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <RUN_COMPLETE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DEBUG_STATE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DEBUG_RUN_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DEBUG_CLR_FLAG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DD_COMPLETE> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <VGACLR_STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <DD_STATE>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <RUN_STATE>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | init                                           |
    | Power Up State     | init                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <DD_ADR>.
    Found 8-bit adder for signal <DD_ADR$share0000> created at line 265.
    Found 1-bit register for signal <DD_SPACE_COMPLETE>.
    Found 1-bit register for signal <DD_SPACE_MUX>.
    Found 1-bit register for signal <DD_WE>.
    Found 4-bit register for signal <DEBUG_CNT>.
    Found 4-bit adder for signal <DEBUG_CNT$addsub0000> created at line 223.
    Found 1-bit register for signal <DEBUG_RAM_EN>.
    Found 8-bit up counter for signal <NEW_SIG_ADR>.
    Found 8-bit adder for signal <NEW_SIG_ADR$add0000> created at line 261.
    Found 12-bit register for signal <VGACLR_ADR>.
    Found 12-bit adder for signal <VGACLR_ADR$addsub0000> created at line 325.
    Found 1-bit register for signal <VGACLR_MUX>.
    Found 1-bit register for signal <VGACLR_WE>.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  30 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <VGA_Debug> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <PC1_Reg> of the block <PipelineRegisters_3> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <PC2_Reg> of the block <PipelineRegisters_3> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <PC3_Reg> of the block <PipelineRegisters_3> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <RB4ADR_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <PC4_Reg> of the block <PipelineRegisters_3> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <RB_DC1_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <RB_DC2_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <ProgCounter> of the block <programCounter> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x8-bit ROM                                          : 1
 2048x8-bit ROM                                        : 1
# Multipliers                                          : 1
 5x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 17-bit addsub                                         : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 8
 10-bit up counter                                     : 2
 21-bit up counter                                     : 4
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 87
 1-bit register                                        : 23
 11-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 28
 4-bit register                                        : 29
 8-bit register                                        : 5
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 12
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4
 4-bit comparator equal                                : 6
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <RUN_STATE/FSM> on signal <RUN_STATE[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 init     | 00
 ready    | 01
 run      | 11
 complete | 10
----------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <DD_STATE/FSM> on signal <DD_STATE[1:3]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 init     | 000
 ready    | 001
 run      | 011
 space    | 110
 complete | 010
----------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <VGACLR_STATE/FSM> on signal <VGACLR_STATE[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 init     | 00
 ready    | 01
 run      | 11
 complete | 10
----------------------
Reading core <ipcore_dir/DEBUG_RAM.ngc>.
Reading core <ipcore_dir/DATAMEM.ngc>.
Reading core <ipcore_dir/Instr_Mem.ngc>.
Reading core <ipcore_dir/VGA_BUFFER_RAM.ngc>.
Loading core <DEBUG_RAM> for timing and area information for instance <U4>.
Loading core <DATAMEM> for timing and area information for instance <DATAMEMORY>.
Loading core <Instr_Mem> for timing and area information for instance <U2>.
Loading core <VGA_BUFFER_RAM> for timing and area information for instance <U6>.
WARNING:Xst:1290 - Hierarchical block <DATA_CTL> is unconnected in block <U3>.
   It will be removed from the design.

Synthesizing (advanced) Unit <FONT_ROM>.
INFO:Xst:3044 - The ROM <Mrom_DATA_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_DATA_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <ADDR>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <DATA>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <FONT_ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Multipliers                                          : 1
 5x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 7
 12-bit adder                                          : 2
 17-bit addsub                                         : 1
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 8
 10-bit up counter                                     : 2
 21-bit up counter                                     : 4
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 639
 Flip-Flops                                            : 639
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 12
 10-bit comparator greatequal                          : 2
 10-bit comparator less                                : 4
 4-bit comparator equal                                : 6
# Multiplexers                                         : 35
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 8-to-1 multiplexer                              : 1
 16-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <DATA_CTL/WR> of sequential type is unconnected in block <ProjLab01>.
WARNING:Xst:2677 - Node <DATA_CTL/RD> of sequential type is unconnected in block <ProjLab01>.

Optimizing unit <VGA_Debug> ...

Optimizing unit <vga_controller> ...

Optimizing unit <debounce> ...

Optimizing unit <PipelineRegisters_1> ...

Optimizing unit <PipelineRegisters_2> ...

Optimizing unit <PipelineRegisters_3> ...

Optimizing unit <PipelineRegisters_4> ...

Optimizing unit <RegisterBank> ...

Optimizing unit <shift_unit> ...

Optimizing unit <VGA_Driver> ...

Optimizing unit <ALU_Toplevel> ...

Optimizing unit <ProjLab01> ...
WARNING:Xst:2677 - Node <U3/OP4_Reg/DataOutSignal_0> of sequential type is unconnected in block <VGA_Debug>.
WARNING:Xst:2677 - Node <U3/OP4_Reg/Dout_0> of sequential type is unconnected in block <VGA_Debug>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <U3/IMM1_Reg/DataOutSignal_7> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB1_Reg/DataOutSignal_3> 
INFO:Xst:2261 - The FF/Latch <U3/IMM1_Reg/DataOutSignal_6> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB1_Reg/DataOutSignal_2> 
INFO:Xst:2261 - The FF/Latch <U3/IMM1_Reg/DataOutSignal_5> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB1_Reg/DataOutSignal_1> 
INFO:Xst:2261 - The FF/Latch <U3/IMM1_Reg/DataOutSignal_4> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB1_Reg/DataOutSignal_0> 
INFO:Xst:2261 - The FF/Latch <U3/IMM1_Reg/Dout_4> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB1_Reg/Dout_0> 
INFO:Xst:2261 - The FF/Latch <U3/IMM1_Reg/Dout_5> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB1_Reg/Dout_1> 
INFO:Xst:2261 - The FF/Latch <U3/IMM1_Reg/Dout_6> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB1_Reg/Dout_2> 
INFO:Xst:2261 - The FF/Latch <U3/IMM1_Reg/Dout_7> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB1_Reg/Dout_3> 
INFO:Xst:2261 - The FF/Latch <U3/OPR0_Reg/DataOutSignal_4> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB2ADR_Reg/DataOutSignal_0> 
INFO:Xst:2261 - The FF/Latch <U3/OPR0_Reg/DataOutSignal_7> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB2ADR_Reg/DataOutSignal_3> 
INFO:Xst:2261 - The FF/Latch <U3/OPR0_Reg/DataOutSignal_6> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB2ADR_Reg/DataOutSignal_2> 
INFO:Xst:2261 - The FF/Latch <U3/OPR0_Reg/DataOutSignal_5> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB2ADR_Reg/DataOutSignal_1> 
INFO:Xst:2261 - The FF/Latch <U3/OPR0_Reg/Dout_4> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB2ADR_Reg/Dout_0> 
INFO:Xst:2261 - The FF/Latch <U3/OPR0_Reg/Dout_5> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB2ADR_Reg/Dout_1> 
INFO:Xst:2261 - The FF/Latch <U3/OPR0_Reg/Dout_6> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB2ADR_Reg/Dout_2> 
INFO:Xst:2261 - The FF/Latch <U3/OPR0_Reg/Dout_7> in Unit <VGA_Debug> is equivalent to the following FF/Latch, which will be removed : <U3/RB2ADR_Reg/Dout_3> 
Found area constraint ratio of 100 (+ 5) on block VGA_Debug, actual ratio is 16.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 743
 Flip-Flops                                            : 743

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : VGA_Debug.ngr
Top Level Output File Name         : VGA_Debug
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 23

Cell Usage :
# BELS                             : 1700
#      GND                         : 5
#      INV                         : 16
#      LUT1                        : 126
#      LUT2                        : 45
#      LUT2_L                      : 9
#      LUT3                        : 465
#      LUT3_D                      : 4
#      LUT3_L                      : 4
#      LUT4                        : 325
#      LUT4_D                      : 27
#      LUT4_L                      : 27
#      MUXCY                       : 150
#      MUXF5                       : 234
#      MUXF6                       : 65
#      MUXF7                       : 32
#      VCC                         : 5
#      XORCY                       : 161
# FlipFlops/Latches                : 744
#      FDC                         : 7
#      FDCE                        : 5
#      FDE                         : 82
#      FDE_1                       : 399
#      FDPE                        : 143
#      FDR                         : 13
#      FDRE                        : 94
#      LD                          : 1
# RAMS                             : 7
#      RAMB16_S2_S36               : 2
#      RAMB16_S36_S36              : 2
#      RAMB16_S4_S4                : 2
#      RAMB16_S9                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 23
#      IBUF                        : 12
#      IBUFG                       : 1
#      OBUF                        : 10
# DLLs                             : 1
#      CLKDLL                      : 1
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      791  out of   4656    16%  
 Number of Slice Flip Flops:            744  out of   9312     7%  
 Number of 4 input LUTs:               1048  out of   9312    11%  
 Number of IOs:                          23
 Number of bonded IOBs:                  23  out of    232     9%  
 Number of BRAMs:                         7  out of     20    35%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+--------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)                | Load  |
-----------------------------------------------------------------------------+--------------------------------------+-------+
CLK                                                                          | IBUFG+BUFG                           | 727   |
CLK                                                                          | U1/U1/CLKDLL_inst:CLKDV              | 23    |
U3/ALU_UNIT/word_unit/WREN_0_not0001(U3/ALU_UNIT/word_unit/WREN_0_not00011:O)| NONE(*)(U3/ALU_UNIT/word_unit/WREN_0)| 1     |
-----------------------------------------------------------------------------+--------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
U2/BTN_3/OUTPUT(U2/BTN_3/OUTPUT:Q) | NONE(DD_STATE_FSM_FFd1)| 155   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 29.858ns (Maximum Frequency: 33.492MHz)
   Minimum input arrival time before clock: 3.164ns
   Maximum output required time after clock: 10.077ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 29.858ns (frequency: 33.492MHz)
  Total number of paths / destination ports: 272149 / 1448
-------------------------------------------------------------------------
Delay:               14.929ns (Levels of Logic = 13)
  Source:            U3/OP3_Reg/Dout_3 (FF)
  Destination:       U3/ALU_FLAGS_Reg/DataOutSignal_2 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: U3/OP3_Reg/Dout_3 to U3/ALU_FLAGS_Reg/DataOutSignal_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           46   0.591   1.271  U3/OP3_Reg/Dout_3 (U3/OP3_Reg/Dout_3)
     LUT4:I3->O           27   0.704   1.296  U3/DCCTL/OP2_SEL<1>_SW0_1 (U3/DCCTL/OP2_SEL<1>_SW0)
     LUT4:I2->O            1   0.704   0.000  U3/DCCTL/OP2_SEL<0>_SW411 (U3/DCCTL/OP2_SEL<0>_SW41)
     MUXF5:I1->O           1   0.321   0.455  U3/DCCTL/OP2_SEL<0>_SW41_f5 (N158)
     LUT3:I2->O            1   0.704   0.000  U3/Mmux_RB_OUT_4 (U3/Mmux_RB_OUT_4)
     MUXF5:I0->O          91   0.321   1.316  U3/Mmux_RB_OUT_2_f5 (DST_ADR<0>)
     LUT3:I2->O            1   0.704   0.499  U3/ALU_UNIT/shift_unit/Sh85_SW1 (N63)
     LUT3:I1->O            1   0.704   0.000  U3/ALU_UNIT/shift_unit/shift_result<11>33_F (N316)
     MUXF5:I0->O           1   0.321   0.424  U3/ALU_UNIT/shift_unit/shift_result<11>33 (U3/ALU_UNIT/shift_unit/shift_result<11>33)
     LUT4:I3->O            1   0.704   0.000  U3/ALU_UNIT/shift_unit/shift_result<11>88_F (N294)
     MUXF5:I0->O           2   0.321   0.622  U3/ALU_UNIT/shift_unit/shift_result<11>88 (U3/ALU_UNIT/SHIFT<11>)
     LUT4:I0->O            1   0.704   0.424  U3/ALU_UNIT/SREG<2>405_SW0 (N258)
     LUT4_L:I3->LO         1   0.704   0.104  U3/ALU_UNIT/SREG<2>419 (U3/ALU_UNIT/SREG<2>419)
     LUT4:I3->O            1   0.704   0.000  U3/ALU_UNIT/SREG<2>447 (U3/ALU_OUT_FLAGS<2>)
     FDPE:D                    0.308          U3/ALU_FLAGS_Reg/DataOutSignal_2
    ----------------------------------------
    Total                     14.929ns (8.519ns logic, 6.410ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.164ns (Levels of Logic = 3)
  Source:            SW<7> (PAD)
  Destination:       U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram (RAM)
  Destination Clock: CLK rising

  Data Path: SW<7> to U1/U6/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.595  SW_7_IBUF (SW_7_IBUF)
     LUT3:I0->O            1   0.704   0.420  DATA<7>1 (DATA<7>)
     begin scope: 'U1/U6'
     RAMB16_S4_S4:DIA3         0.227          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_init.ram/dpram.dp4x4.ram
    ----------------------------------------
    Total                      3.164ns (2.149ns logic, 1.015ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 138 / 10
-------------------------------------------------------------------------
Offset:              10.077ns (Levels of Logic = 5)
  Source:            U1/U5/Mrom_DATA_rom0000 (RAM)
  Destination:       VGAGRN<2> (PAD)
  Source Clock:      CLK rising

  Data Path: U1/U5/Mrom_DATA_rom0000 to VGAGRN<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO7    1   2.800   0.499  U1/U5/Mrom_DATA_rom0000 (U1/FR_DATA<7>)
     LUT3:I1->O            1   0.704   0.000  U1/U4/Mmux_OUTPUT_6 (U1/U4/Mmux_OUTPUT_6)
     MUXF5:I0->O           1   0.321   0.000  U1/U4/Mmux_OUTPUT_4_f5 (U1/U4/Mmux_OUTPUT_4_f5)
     MUXF6:I0->O           1   0.521   0.499  U1/U4/Mmux_OUTPUT_2_f6 (U1/MUX8to1_OUT)
     LUT2:I1->O            8   0.704   0.757  U1/U3/BLU<1>1 (VGABLU_0_OBUF)
     OBUF:I->O                 3.272          VGAGRN_2_OBUF (VGAGRN<2>)
    ----------------------------------------
    Total                     10.077ns (8.322ns logic, 1.755ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.92 secs
 
--> 


Total memory usage is 563372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   64 (   0 filtered)
Number of infos    :   21 (   0 filtered)

