5 18 1fd81 5 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (expand4.vcd) 2 -o (expand4.cdd) 2 -v (expand4.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 expand4.v 1 21 1 
2 1 6 6 6 100013 1 0 21004 0 0 1 16 0 0
2 2 6 6 6 e000e 1 0 1008 0 0 32 48 1 0
2 3 6 6 6 c000c 1 0 1008 0 0 32 48 3 0
2 4 6 6 6 c000e 1 6 1208 2 3 32 18 0 ffffffff fffffffc 0 2 1
2 5 6 6 6 b0015 1 25 1004 1 4 4 18 0 f f 0 0 0
2 6 6 6 6 70007 0 1 1410 0 0 4 1 a
2 7 6 6 6 70015 2 35 6 5 6
1 a 1 3 6000b 1 0 3 0 4 17 f f 0 0 0 0
1 b 2 4 7000b 1 0 0 0 1 17 0 1 0 0 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 expand4.v 8 19 1 
