{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 5.49794,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 5.49855,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0020605,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00210312,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00145028,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00210312,
	"finish__design__instance__count__class:endcap_cell": 86,
	"finish__design__instance__area__class:endcap_cell": 485.453,
	"finish__design__instance__count__class:fill_cell": 856,
	"finish__design__instance__area__class:fill_cell": 30439.6,
	"finish__design__instance__count__class:tap_cell": 45,
	"finish__design__instance__area__class:tap_cell": 254.016,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 412.07,
	"finish__design__instance__count__class:timing_repair_buffer": 31,
	"finish__design__instance__area__class:timing_repair_buffer": 886.234,
	"finish__design__instance__count__class:inverter": 15,
	"finish__design__instance__area__class:inverter": 361.267,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 44,
	"finish__design__instance__area__class:sequential_cell": 3725.57,
	"finish__design__instance__count__class:multi_input_combinational_cell": 278,
	"finish__design__instance__area__class:multi_input_combinational_cell": 11837.1,
	"finish__design__instance__count": 1363,
	"finish__design__instance__area": 48423.9,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 3.34951,
	"finish__timing__hold__ws": 0.445262,
	"finish__clock__skew__setup": 0.00416309,
	"finish__clock__skew__hold": 0.00416309,
	"finish__timing__drv__max_slew_limit": 0.603007,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.868874,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0378863,
	"finish__power__switching__total": 0.0213924,
	"finish__power__leakage__total": 1.63657e-07,
	"finish__power__total": 0.0592789,
	"finish__design__io": 32,
	"finish__design__die__area": 51922.5,
	"finish__design__core__area": 48423.9,
	"finish__design__instance__count": 507,
	"finish__design__instance__area": 17984.3,
	"finish__design__instance__count__stdcell": 507,
	"finish__design__instance__area__stdcell": 17984.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.371394,
	"finish__design__instance__utilization__stdcell": 0.371394,
	"finish__design__rows": 43,
	"finish__design__rows:GF018hv5v_green_sc9": 43,
	"finish__design__sites": 17157,
	"finish__design__sites:GF018hv5v_green_sc9": 17157,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}