$date
	Thu May 15 12:09:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_tb $end
$var wire 1 ! q $end
$var wire 1 " qn $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 " qn $end
$var wire 1 ' r $end
$var wire 1 ( s $end
$var reg 1 ) q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
0(
0'
1&
0%
0$
1#
x"
x!
$end
#5
0#
0&
#10
1"
0)
0!
1#
1&
1$
1'
#15
0#
0&
#20
0"
1)
1!
1#
1&
0$
0'
1%
1(
#25
0#
0&
#30
1#
1&
0%
0(
#35
0#
0&
#40
x"
x)
x!
1#
1&
1$
1'
1%
1(
#45
0#
0&
#50
1#
1&
0$
0'
0%
0(
