Analysis & Elaboration report for microprocessador
Fri May 12 19:23:03 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_t2d1:auto_generated
  6. Source assignments for datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated
  7. Parameter Settings for User Entity Instance: datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component
  8. Parameter Settings for User Entity Instance: datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component
  9. altsyncram Parameter Settings by Entity Instance
 10. Analysis & Elaboration Settings
 11. Port Connectivity Checks: "datapath:datapath0|progmem:progmem0"
 12. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                       ;
+------------------------------------+-------------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Fri May 12 19:23:03 2017           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; microprocessador                                ;
; Top-level Entity Name              ; microprocessador                                ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+--------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                       ; IP Include File                                  ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+--------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |microprocessador|datapath:datapath0|datamem:datamem0 ; E:/GitHub Repos/RISC-Project/quartus/datamem.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |microprocessador|datapath:datapath0|progmem:progmem0 ; E:/GitHub Repos/RISC-Project/quartus/progmem.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_t2d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 16                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; progmem.hex          ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_t2d1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                                       ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                       ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; datamem.hex          ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_luc1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                   ;
; Entity Instance                           ; datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 16                                                                  ;
;     -- NUMWORDS_A                         ; 256                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
; Entity Instance                           ; datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 8                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; microprocessador   ; microprocessador   ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath0|progmem:progmem0" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; data ; Input ; Info     ; Stuck at GND                          ;
; wren ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Elaboration
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 12 19:23:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessador -c microprocessador --analysis_and_elaboration
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/programcounter.vhdl
    Info (12022): Found design unit 1: programcounter-Behavioral
    Info (12023): Found entity 1: programcounter
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/microprocessador/microprocessador.vhdl
    Info (12022): Found design unit 1: microprocessador-Behavioral
    Info (12023): Found entity 1: microprocessador
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/datapath/datapath.vhdl
    Info (12022): Found design unit 1: datapath-Behavioral
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/controlador/controlador.vhdl
    Info (12022): Found design unit 1: controlador-Behavioral
    Info (12023): Found entity 1: controlador
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register8.vhdl
    Info (12022): Found design unit 1: register8-description
    Info (12023): Found entity 1: register8
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/register1.vhdl
    Info (12022): Found design unit 1: register1-description
    Info (12023): Found entity 1: register1
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux5to1.vhdl
    Info (12022): Found design unit 1: mux5to1-behavioral
    Info (12023): Found entity 1: mux5to1
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/mux4to1.vhdl
    Info (12022): Found design unit 1: mux4to1-behavioral
    Info (12023): Found entity 1: mux4to1
Info (12021): Found 2 design units, including 1 entities, in source file /github repos/risc-project/components/alu.vhdl
    Info (12022): Found design unit 1: ALU-Behavioral
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file progmem.vhd
    Info (12022): Found design unit 1: progmem-SYN
    Info (12023): Found entity 1: progmem
Info (12021): Found 2 design units, including 1 entities, in source file datamem.vhd
    Info (12022): Found design unit 1: datamem-SYN
    Info (12023): Found entity 1: datamem
Info (12127): Elaborating entity "microprocessador" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at microprocessador.vhdl(26): used implicit default value for signal "externaldata_proc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "controlador" for hierarchy "controlador:controlador0"
Warning (10631): VHDL Process Statement warning at controlador.vhdl(79): inferring latch(es) for signal or variable "datamem_write_enable", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controlador.vhdl(79): inferring latch(es) for signal or variable "mux0select", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controlador.vhdl(79): inferring latch(es) for signal or variable "mux2select", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controlador.vhdl(79): inferring latch(es) for signal or variable "mux1select", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at controlador.vhdl(79): inferring latch(es) for signal or variable "alucontrol", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "alucontrol[0]" at controlador.vhdl(79)
Info (10041): Inferred latch for "alucontrol[1]" at controlador.vhdl(79)
Info (10041): Inferred latch for "alucontrol[2]" at controlador.vhdl(79)
Info (10041): Inferred latch for "alucontrol[3]" at controlador.vhdl(79)
Info (10041): Inferred latch for "mux1select[0]" at controlador.vhdl(79)
Info (10041): Inferred latch for "mux1select[1]" at controlador.vhdl(79)
Info (10041): Inferred latch for "mux2select[0]" at controlador.vhdl(79)
Info (10041): Inferred latch for "mux2select[1]" at controlador.vhdl(79)
Info (10041): Inferred latch for "mux0select[0]" at controlador.vhdl(79)
Info (10041): Inferred latch for "mux0select[1]" at controlador.vhdl(79)
Info (10041): Inferred latch for "mux0select[2]" at controlador.vhdl(79)
Info (10041): Inferred latch for "datamem_write_enable" at controlador.vhdl(79)
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath0"
Info (12128): Elaborating entity "programcounter" for hierarchy "datapath:datapath0|programcounter:programcounter0"
Info (12128): Elaborating entity "progmem" for hierarchy "datapath:datapath0|progmem:progmem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "progmem.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t2d1.tdf
    Info (12023): Found entity 1: altsyncram_t2d1
Info (12128): Elaborating entity "altsyncram_t2d1" for hierarchy "datapath:datapath0|progmem:progmem0|altsyncram:altsyncram_component|altsyncram_t2d1:auto_generated"
Info (12128): Elaborating entity "datamem" for hierarchy "datapath:datapath0|datamem:datamem0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "datamem.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_luc1.tdf
    Info (12023): Found entity 1: altsyncram_luc1
Info (12128): Elaborating entity "altsyncram_luc1" for hierarchy "datapath:datapath0|datamem:datamem0|altsyncram:altsyncram_component|altsyncram_luc1:auto_generated"
Info (12128): Elaborating entity "register8" for hierarchy "datapath:datapath0|register8:reg00"
Info (12128): Elaborating entity "register1" for hierarchy "datapath:datapath0|register1:regcarryflag"
Info (12128): Elaborating entity "mux5to1" for hierarchy "datapath:datapath0|mux5to1:mux0"
Info (12128): Elaborating entity "mux4to1" for hierarchy "datapath:datapath0|mux4to1:mux1"
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:datapath0|ALU:ALU0"
Warning (10631): VHDL Process Statement warning at ALU.vhdl(20): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "temp[0]" at ALU.vhdl(20)
Info (10041): Inferred latch for "temp[1]" at ALU.vhdl(20)
Info (10041): Inferred latch for "temp[2]" at ALU.vhdl(20)
Info (10041): Inferred latch for "temp[3]" at ALU.vhdl(20)
Info (10041): Inferred latch for "temp[4]" at ALU.vhdl(20)
Info (10041): Inferred latch for "temp[5]" at ALU.vhdl(20)
Info (10041): Inferred latch for "temp[6]" at ALU.vhdl(20)
Info (10041): Inferred latch for "temp[7]" at ALU.vhdl(20)
Info (10041): Inferred latch for "temp[8]" at ALU.vhdl(20)
Info: Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 526 megabytes
    Info: Processing ended: Fri May 12 19:23:03 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


