// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt_kernel0_inner_2 #(
    parameter C_S_AXI_CONTROL_DATA_WIDTH  = 32,
    parameter C_S_AXI_CONTROL_ADDR_WIDTH  = 6,
    parameter C_S_AXI_DATA_WIDTH          = 32,
    parameter C_S_AXI_CONTROL_WSTRB_WIDTH = 4,
    parameter C_S_AXI_WSTRB_WIDTH         = 4
) (
    input wire  __rs_pt_interrupt,
    input wire  ap_clk,
    input wire  ap_rst_n,
    output wire interrupt
);




__rs_pass_through #(
    .WIDTH (1)
) __rs_pt_kernel0_inner_interrupt_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_interrupt),
    .dout (interrupt)
);

endmodule  // __rs_pt_kernel0_inner_2