<stg><name>D_drain_IO_L3_out_serialize_x0</name>


<trans_list>

<trans id="27" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="38" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="39" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="40" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln12031 = br void

]]></Node>
<StgValue><ssdm name="br_ln12031"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %i_V = phi i11 0, void, i11 %i_V_2, void %.split7

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2 %icmp_ln878 = icmp_eq  i11 %i_V, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split7:2 %v2_V = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split7:3 %v2_V_1607 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04

]]></Node>
<StgValue><ssdm name="v2_V_1607"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="14" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1 %i_V_2 = add i11 %i_V, i11 1

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln12031 = br i1 %icmp_ln878, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln12031"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split7:4 %v2_V_1608 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04

]]></Node>
<StgValue><ssdm name="v2_V_1608"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="18" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split7:0 %specpipeline_ln12035 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln12035"/></StgValue>
</operation>

<operation id="19" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln12035 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1206

]]></Node>
<StgValue><ssdm name="specloopname_ln12035"/></StgValue>
</operation>

<operation id="20" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
.split7:5 %v1_V = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L3_out_serialize_x04

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="21" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="512" op_0_bw="512" op_1_bw="128" op_2_bw="128" op_3_bw="128" op_4_bw="128">
<![CDATA[
.split7:6 %p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i128.i128.i128.i128, i128 %v1_V, i128 %v2_V_1608, i128 %v2_V_1607, i128 %v2_V

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="22" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="11">
<![CDATA[
.split7:7 %zext_ln534 = zext i11 %i_V

]]></Node>
<StgValue><ssdm name="zext_ln534"/></StgValue>
</operation>

<operation id="23" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:8 %D_addr = getelementptr i512 %D, i64 0, i64 %zext_ln534

]]></Node>
<StgValue><ssdm name="D_addr"/></StgValue>
</operation>

<operation id="24" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="512" op_1_bw="10">
<![CDATA[
.split7:9 %store_ln12041 = store i512 %p_Result_s, i10 %D_addr

]]></Node>
<StgValue><ssdm name="store_ln12041"/></StgValue>
</operation>

<operation id="25" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.split7:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="26" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
:0 %ret_ln12043 = ret

]]></Node>
<StgValue><ssdm name="ret_ln12043"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
