//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35059454
// Cuda compilation tools, release 12.6, V12.6.85
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	_ZN4cuda3gpu12global_tid_x17ha36a33b0294aba95E
.visible .func _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E
(
	.param .b64 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_0,
	.param .b64 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_1,
	.param .b32 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_2
)
;
.visible .global .align 1 .b8 global0[24] = {0, 0, 0, 0, 0, 0, 0, 0, 50, 0, 0, 0, 0, 0, 0, 0, 235, 1, 0, 0, 13};
.visible .global .align 1 .b8 global1[24] = {0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 19, 0, 0, 0, 13};
.visible .global .align 1 .b8 global2[24] = {0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 19, 0, 0, 0, 13};
.visible .global .align 1 .b8 global3[24] = {0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 20, 0, 0, 0, 13};
.visible .global .align 1 .b8 global4[24] = {0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 20, 0, 0, 0, 13};
.visible .global .align 1 .b8 global5[24] = {0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 27, 0, 0, 0, 20};
.visible .global .align 1 .b8 global6[24] = {0, 0, 0, 0, 0, 0, 0, 0, 11, 0, 0, 0, 0, 0, 0, 0, 27, 0, 0, 0, 42};

.visible .func  (.param .b32 func_retval0) _ZN4cuda3gpu12global_tid_x17ha36a33b0294aba95E()
{
	.local .align 4 .b8 	__local_depot0[12];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b32 	%r<6>;


	mov.u64 	%SPL, __local_depot0;
	cvta.local.u64 	%SP, %SPL;
	mov.u32 	%r1, %tid.x;
	st.u32 	[%SP+0], %r1;
	mov.u32 	%r2, %ctaid.x;
	st.u32 	[%SP+4], %r2;
	mov.u32 	%r3, %ntid.x;
	st.u32 	[%SP+8], %r3;
	mul.lo.s32 	%r4, %r2, %r3;
	add.s32 	%r5, %r1, %r4;
	st.param.b32 	[func_retval0+0], %r5;
	ret;

}
	// .globl	_ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE
.visible .entry _ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE(
	.param .u64 _ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_0,
	.param .u64 _ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_1,
	.param .u64 _ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_2,
	.param .u64 _ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_3,
	.param .u64 _ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_4,
	.param .u64 _ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_5,
	.param .u32 _ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_6
)
{
	.local .align 8 .b8 	__local_depot1[88];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<18>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<15>;


	mov.u64 	%SPL, __local_depot1;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd3, [_ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_0];
	ld.param.u64 	%rd4, [_ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_1];
	ld.param.u64 	%rd5, [_ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_2];
	ld.param.u64 	%rd6, [_ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_3];
	ld.param.u64 	%rd7, [_ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_4];
	ld.param.u64 	%rd8, [_ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_5];
	ld.param.u32 	%r6, [_ZN12rust_kernels10matrix_mul17h6bf2fc4dc43165baE_param_6];
	st.u64 	[%SP+0], %rd7;
	st.u64 	[%SP+8], %rd8;
	st.u64 	[%SP+24], %rd3;
	st.u64 	[%SP+32], %rd4;
	st.u64 	[%SP+40], %rd5;
	st.u64 	[%SP+48], %rd6;
	st.u32 	[%SP+56], %r6;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b32 retval0;
	call.uni (retval0), 
	_ZN4cuda3gpu12global_tid_x17ha36a33b0294aba95E, 
	(
	);
	ld.param.b32 	%r1, [retval0+0];
	} // callseq 0
	st.u32 	[%SP+60], %r1;
	setp.eq.s32 	%p1, %r6, 0;
	@%p1 bra 	$L__BB1_12;
	bra.uni 	$L__BB1_1;

$L__BB1_1:
	setp.eq.s32 	%p2, %r6, -1;
	setp.eq.s32 	%p3, %r1, -2147483648;
	and.pred  	%p4, %p2, %p3;
	@%p4 bra 	$L__BB1_12;
	bra.uni 	$L__BB1_2;

$L__BB1_2:
	div.s32 	%r2, %r1, %r6;
	st.u32 	[%SP+64], %r2;
	setp.eq.s32 	%p5, %r6, 0;
	@%p5 bra 	$L__BB1_12;
	bra.uni 	$L__BB1_3;

$L__BB1_3:
	setp.eq.s32 	%p6, %r6, -1;
	setp.eq.s32 	%p7, %r1, -2147483648;
	and.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB1_12;
	bra.uni 	$L__BB1_4;

$L__BB1_4:
	rem.s32 	%r3, %r1, %r6;
	st.u32 	[%SP+68], %r3;
	setp.lt.s32 	%p9, %r2, %r6;
	not.pred 	%p10, %p9;
	@%p10 bra 	$L__BB1_13;
	bra.uni 	$L__BB1_5;

$L__BB1_5:
	setp.lt.s32 	%p11, %r3, %r6;
	not.pred 	%p12, %p11;
	@%p12 bra 	$L__BB1_13;
	bra.uni 	$L__BB1_6;

$L__BB1_6:
	mov.u32 	%r7, 0;
	st.u32 	[%SP+16], %r7;
	st.u32 	[%SP+20], %r7;
	bra.uni 	$L__BB1_7;

$L__BB1_7:
	ld.u32 	%r8, [%SP+20];
	setp.lt.s32 	%p13, %r8, %r6;
	@%p13 bra 	$L__BB1_9;
	bra.uni 	$L__BB1_8;

$L__BB1_8:
	mul.lo.s32 	%r9, %r2, %r6;
	add.s32 	%r10, %r9, %r3;
	st.u32 	[%SP+72], %r10;
	cvt.s64.s32 	%rd9, %r10;
	ld.u32 	%r11, [%SP+16];
	add.u64 	%rd10, %SP, 0;
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd10;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd9;
	.param .b32 param2;
	st.param.b32 	[param2+0], %r11;
	call.uni 
	_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E, 
	(
	param0, 
	param1, 
	param2
	);
	} // callseq 1
	bra.uni 	$L__BB1_13;

$L__BB1_9:
	mul.lo.s32 	%r12, %r2, %r6;
	ld.u32 	%r13, [%SP+20];
	add.s32 	%r14, %r12, %r13;
	st.u32 	[%SP+76], %r14;
	ld.u32 	%r15, [%SP+20];
	mul.lo.s32 	%r16, %r15, %r6;
	add.s32 	%r4, %r16, %r3;
	st.u32 	[%SP+80], %r4;
	cvt.s64.s32 	%rd1, %r14;
	setp.lt.u64 	%p14, %rd1, %rd4;
	not.pred 	%p15, %p14;
	@%p15 bra 	$L__BB1_12;
	bra.uni 	$L__BB1_10;

$L__BB1_10:
	shl.b64 	%rd11, %rd1, 2;
	add.s64 	%rd12, %rd3, %rd11;
	ld.u32 	%r5, [%rd12];
	cvt.s64.s32 	%rd2, %r4;
	setp.lt.u64 	%p16, %rd2, %rd6;
	not.pred 	%p17, %p16;
	@%p17 bra 	$L__BB1_12;
	bra.uni 	$L__BB1_11;

$L__BB1_11:
	shl.b64 	%rd13, %rd2, 2;
	add.s64 	%rd14, %rd5, %rd13;
	ld.u32 	%r17, [%rd14];
	mul.lo.s32 	%r18, %r5, %r17;
	ld.u32 	%r19, [%SP+16];
	add.s32 	%r20, %r19, %r18;
	st.u32 	[%SP+16], %r20;
	ld.u32 	%r21, [%SP+20];
	add.s32 	%r22, %r21, 1;
	st.u32 	[%SP+20], %r22;
	bra.uni 	$L__BB1_7;

$L__BB1_12:
	trap;

$L__BB1_13:
	ret;

}
	// .globl	_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h2f83b7147c177dd8E
.visible .func  (.param .b64 func_retval0) _ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h2f83b7147c177dd8E(
	.param .b64 _ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h2f83b7147c177dd8E_param_0,
	.param .b64 _ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h2f83b7147c177dd8E_param_1
)
{
	.local .align 8 .b8 	__local_depot2[16];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .b64 	%rd<5>;


	mov.u64 	%SPL, __local_depot2;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd1, [_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h2f83b7147c177dd8E_param_0];
	ld.param.u64 	%rd2, [_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h2f83b7147c177dd8E_param_1];
	st.u64 	[%SP+0], %rd1;
	st.u64 	[%SP+8], %rd2;
	shl.b64 	%rd3, %rd2, 2;
	add.s64 	%rd4, %rd1, %rd3;
	st.param.b64 	[func_retval0+0], %rd4;
	ret;

}
	// .globl	_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E
.visible .func _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E(
	.param .b64 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_0,
	.param .b64 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_1,
	.param .b32 _ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_2
)
{
	.local .align 8 .b8 	__local_depot3[32];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<3>;
	.reg .b32 	%r<2>;
	.reg .b64 	%rd<7>;


	mov.u64 	%SPL, __local_depot3;
	cvta.local.u64 	%SP, %SPL;
	ld.param.u64 	%rd2, [_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_0];
	ld.param.u64 	%rd3, [_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_1];
	ld.param.u32 	%r1, [_ZN4cuda4dmem15Buffer$LT$T$GT$3set17h98f419e728313cf8E_param_2];
	st.u64 	[%SP+0], %rd2;
	st.u64 	[%SP+8], %rd3;
	st.u32 	[%SP+16], %r1;
	ld.u64 	%rd4, [%rd2+8];
	setp.ge.u64 	%p1, %rd3, %rd4;
	@%p1 bra 	$L__BB3_2;
	bra.uni 	$L__BB3_1;

$L__BB3_1:
	ld.u64 	%rd5, [%rd2];
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd5;
	.param .b64 param1;
	st.param.b64 	[param1+0], %rd3;
	.param .b64 retval0;
	call.uni (retval0), 
	_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$3add17h2f83b7147c177dd8E, 
	(
	param0, 
	param1
	);
	ld.param.b64 	%rd1, [retval0+0];
	} // callseq 2
	st.u64 	[%SP+24], %rd1;
	and.b64  	%rd6, %rd1, 3;
	setp.eq.s64 	%p2, %rd6, 0;
	@%p2 bra 	$L__BB3_5;
	bra.uni 	$L__BB3_3;

$L__BB3_2:
	trap;
	bra.uni 	$L__BB3_4;

$L__BB3_3:
	trap;
	bra.uni 	$L__BB3_4;

$L__BB3_4:

$L__BB3_5:
	st.u32 	[%rd1], %r1;
	ret;

}

