/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited
 */

#ifndef ARDEV_T_XUSB_XHCI_H_
#define ARDEV_T_XUSB_XHCI_H_

#define XUSB_XHCI_CAP_REG0_0                               _MK_ADDR_CONST(0x00000000)
#define XUSB_XHCI_CAP_REG0_0_SECURE                        0
#define XUSB_XHCI_CAP_REG0_0_WORD_COUNT                    1
#define XUSB_XHCI_CAP_REG0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_REG0_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_REG0_0_CAPLENGTH_SHIFT)
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_RANGE               7:0
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_WOFFSET             0
#define XUSB_XHCI_CAP_REG0_0_CAPLENGTH_INIT                _MK_ENUM_CONST(0x00000020)
#define XUSB_XHCI_CAP_REG0_0_RSVD_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_REG0_0_RSVD_FIELD                    (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_REG0_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_REG0_0_RSVD_RANGE                    15:8
#define XUSB_XHCI_CAP_REG0_0_RSVD_WOFFSET                  0
#define XUSB_XHCI_CAP_REG0_0_RSVD_00                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_FIELD              (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_CAP_REG0_0_HCIVERSION_SHIFT)
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_RANGE              31:16
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_WOFFSET            0
#define XUSB_XHCI_CAP_REG0_0_HCIVERSION_INIT               _MK_ENUM_CONST(0x00000100)
#define XUSB_XHCI_CAP_HCSPARAMS1_0                         _MK_ADDR_CONST(0x00000004)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_SECURE                  0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_WORD_COUNT              1
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_READ_MASK               _MK_MASK_CONST(0xff7fffff)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_RANGE          7:0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXSLOTS_INIT           _MK_ENUM_CONST(0x000000FF)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_FIELD          (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_RANGE          18:8
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXINTRS_INIT           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_SHIFT              _MK_SHIFT_CONST(19)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_RANGE             22:19
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_WOFFSET           0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_SHIFT           _MK_SHIFT_CONST(24)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_RANGE          31:24
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS1_0_MAXPORTS_INIT           _MK_ENUM_CONST(0x00000010)
#define XUSB_XHCI_CAP_HCSPARAMS2_0                         _MK_ADDR_CONST(0x00000008)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SECURE                  0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_WORD_COUNT              1
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_CAP_HCSPARAMS2_0_IST_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_RANGE               3:0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_WOFFSET             0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_IST_INIT                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_SHIFT           _MK_SHIFT_CONST(4)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_FIELD          (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_RANGE          7:4
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_ERST_MAX_INIT           _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_FIELD              (_MK_SHIFT_CONST(0x1fff) << XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_RANGE              20:8
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_WOFFSET            0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_RSVD_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_SHIFT           _MK_SHIFT_CONST(21)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_FIELD          (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_RANGE          25:21
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBHI_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_SHIFT                _MK_SHIFT_CONST(26)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_RANGE               26:26
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_WOFFSET             0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_SPR_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_SHIFT           _MK_SHIFT_CONST(27)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_FIELD          (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_RANGE          31:27
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_WOFFSET        0
#define XUSB_XHCI_CAP_HCSPARAMS2_0_MAXSPBLO_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS3_0                         _MK_ADDR_CONST(0x0000000C)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_SECURE                  0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_WORD_COUNT              1
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RESET_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_RANGE             7:0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_WOFFSET           0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U1LAT_INIT              _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_RANGE              15:8
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_WOFFSET            0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_RSVD_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_SHIFT              _MK_SHIFT_CONST(16)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_FIELD             (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_SHIFT)
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_RANGE             31:16
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_WOFFSET           0
#define XUSB_XHCI_CAP_HCSPARAMS3_0_U2LAT_INIT              _MK_ENUM_CONST(0x00000040)
#define XUSB_XHCI_CAP_HCCPARAMS_0                          _MK_ADDR_CONST(0x00000010)
#define XUSB_XHCI_CAP_HCCPARAMS_0_SECURE                   0
#define XUSB_XHCI_CAP_HCCPARAMS_0_WORD_COUNT               1
#define XUSB_XHCI_CAP_HCCPARAMS_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS_0_RESET_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_HCCPARAMS_0_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_HCCPARAMS_0_AC64_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_HCCPARAMS_0_AC64_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_AC64_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_AC64_RANGE               0:0
#define XUSB_XHCI_CAP_HCCPARAMS_0_AC64_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS_0_AC64_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_AC64_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_BNC_SHIFT                 _MK_SHIFT_CONST(1)
#define XUSB_XHCI_CAP_HCCPARAMS_0_BNC_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_BNC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_BNC_RANGE                1:1
#define XUSB_XHCI_CAP_HCCPARAMS_0_BNC_WOFFSET              0
#define XUSB_XHCI_CAP_HCCPARAMS_0_BNC_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_BNC_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_CSZ_SHIFT                 _MK_SHIFT_CONST(2)
#define XUSB_XHCI_CAP_HCCPARAMS_0_CSZ_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_CSZ_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_CSZ_RANGE                2:2
#define XUSB_XHCI_CAP_HCCPARAMS_0_CSZ_WOFFSET              0
#define XUSB_XHCI_CAP_HCCPARAMS_0_CSZ_64B                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_CSZ_32B                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PPC_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PPC_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_PPC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PPC_RANGE                3:3
#define XUSB_XHCI_CAP_HCCPARAMS_0_PPC_WOFFSET              0
#define XUSB_XHCI_CAP_HCCPARAMS_0_PPC_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PPC_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PIND_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PIND_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_PIND_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PIND_RANGE               4:4
#define XUSB_XHCI_CAP_HCCPARAMS_0_PIND_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS_0_PIND_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PIND_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_LHRC_SHIFT                _MK_SHIFT_CONST(5)
#define XUSB_XHCI_CAP_HCCPARAMS_0_LHRC_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_LHRC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_LHRC_RANGE               5:5
#define XUSB_XHCI_CAP_HCCPARAMS_0_LHRC_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS_0_LHRC_TRUE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_LHRC_FALSE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_LTC_SHIFT                 _MK_SHIFT_CONST(6)
#define XUSB_XHCI_CAP_HCCPARAMS_0_LTC_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_LTC_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_LTC_RANGE                6:6
#define XUSB_XHCI_CAP_HCCPARAMS_0_LTC_WOFFSET              0
#define XUSB_XHCI_CAP_HCCPARAMS_0_LTC_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_LTC_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_NSS_SHIFT                 _MK_SHIFT_CONST(7)
#define XUSB_XHCI_CAP_HCCPARAMS_0_NSS_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_NSS_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_NSS_RANGE                7:7
#define XUSB_XHCI_CAP_HCCPARAMS_0_NSS_WOFFSET              0
#define XUSB_XHCI_CAP_HCCPARAMS_0_NSS_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_NSS_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PAE_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PAE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_CAP_HCCPARAMS_0_PAE_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PAE_RANGE                8:8
#define XUSB_XHCI_CAP_HCCPARAMS_0_PAE_WOFFSET              0
#define XUSB_XHCI_CAP_HCCPARAMS_0_PAE_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_CAP_HCCPARAMS_0_PAE_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_RSVD_SHIFT                _MK_SHIFT_CONST(9)
#define XUSB_XHCI_CAP_HCCPARAMS_0_RSVD_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_CAP_HCCPARAMS_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_RSVD_RANGE               11:9
#define XUSB_XHCI_CAP_HCCPARAMS_0_RSVD_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS_0_RSVD_00                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_HCCPARAMS_0_MAXPSASIZE_SHIFT          _MK_SHIFT_CONST(12)
#define XUSB_XHCI_CAP_HCCPARAMS_0_MAXPSASIZE_FIELD         (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_CAP_HCCPARAMS_0_MAXPSASIZE_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_MAXPSASIZE_RANGE         15:12
#define XUSB_XHCI_CAP_HCCPARAMS_0_MAXPSASIZE_WOFFSET       0
#define XUSB_XHCI_CAP_HCCPARAMS_0_MAXPSASIZE_INIT          _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_CAP_HCCPARAMS_0_XECP_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_CAP_HCCPARAMS_0_XECP_FIELD               (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_CAP_HCCPARAMS_0_XECP_SHIFT)
#define XUSB_XHCI_CAP_HCCPARAMS_0_XECP_RANGE               31:16
#define XUSB_XHCI_CAP_HCCPARAMS_0_XECP_WOFFSET             0
#define XUSB_XHCI_CAP_HCCPARAMS_0_XECP_USBLEGSUP           _MK_ENUM_CONST(0x00000180)
#define XUSB_XHCI_CAP_HCCPARAMS_0_XECP_SUPPROT_USB3        _MK_ENUM_CONST(0x00000184)
#define XUSB_XHCI_CAP_HCCPARAMS_0_XECP_SUPPROT_USB2        _MK_ENUM_CONST(0x00000187)
#define XUSB_XHCI_CAP_DBOFF_0                              _MK_ADDR_CONST(0x00000014)
#define XUSB_XHCI_CAP_DBOFF_0_SECURE                       0
#define XUSB_XHCI_CAP_DBOFF_0_WORD_COUNT                   1
#define XUSB_XHCI_CAP_DBOFF_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_DBOFF_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_CAP_DBOFF_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_RANGE                   1:0
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_WOFFSET                 0
#define XUSB_XHCI_CAP_DBOFF_0_RSVD_00                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_FIELD                 (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_CAP_DBOFF_0_OFFSET_SHIFT)
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_RANGE                 31:2
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_WOFFSET               0
#define XUSB_XHCI_CAP_DBOFF_0_OFFSET_INIT                  _MK_ENUM_CONST(0x00000300)
#define XUSB_XHCI_CAP_RTSOFF_0                             _MK_ADDR_CONST(0x00000018)
#define XUSB_XHCI_CAP_RTSOFF_0_SECURE                      0
#define XUSB_XHCI_CAP_RTSOFF_0_WORD_COUNT                  1
#define XUSB_XHCI_CAP_RTSOFF_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_RTSOFF_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_FIELD                  (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_CAP_RTSOFF_0_RSVD_SHIFT)
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_RANGE                  4:0
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_WOFFSET                0
#define XUSB_XHCI_CAP_RTSOFF_0_RSVD_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_SHIFT                 _MK_SHIFT_CONST(5)
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_FIELD                (_MK_SHIFT_CONST(0x7ffffff) << XUSB_XHCI_CAP_RTSOFF_0_OFFSET_SHIFT)
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_RANGE                31:5
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_WOFFSET              0
#define XUSB_XHCI_CAP_RTSOFF_0_OFFSET_INIT                 _MK_ENUM_CONST(0x00000040)
#define XUSB_XHCI_CAP_RSVD0_0                              _MK_ADDR_CONST(0x0000001C)
#define XUSB_XHCI_CAP_RSVD0_0_SECURE                       0
#define XUSB_XHCI_CAP_RSVD0_0_WORD_COUNT                   1
#define XUSB_XHCI_CAP_RSVD0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RSVD0_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RSVD0_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RSVD0_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RSVD0_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_CAP_RSVD0_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_CAP_RSVD0_0_F_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_CAP_RSVD0_0_F_FIELD                      (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_CAP_RSVD0_0_F_SHIFT)
#define XUSB_XHCI_CAP_RSVD0_0_F_RANGE                      31:0
#define XUSB_XHCI_CAP_RSVD0_0_F_WOFFSET                    0
#define XUSB_XHCI_CAP_RSVD0_0_F_00                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0                              _MK_ADDR_CONST(0x00000020)
#define XUSB_XHCI_OP_USBCMD_0_SECURE                       0
#define XUSB_XHCI_OP_USBCMD_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_USBCMD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_USBCMD_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBCMD_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_USBCMD_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBCMD_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBCMD_0_WRITE_MASK                   _MK_MASK_CONST(0xf8f)
#define XUSB_XHCI_OP_USBCMD_0_RS_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_USBCMD_0_RS_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_RS_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_RS_RANGE                     0:0
#define XUSB_XHCI_OP_USBCMD_0_RS_WOFFSET                   0
#define XUSB_XHCI_OP_USBCMD_0_RS_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RS_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_RS_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RS_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_RS_STOP                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RS_RUN                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_SHIFT                   _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_HCRST_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_RANGE                  1:1
#define XUSB_XHCI_OP_USBCMD_0_HCRST_WOFFSET                0
#define XUSB_XHCI_OP_USBCMD_0_HCRST_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_NOT_PENDING            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_PENDING                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_HCRST_SET                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_INTE_SHIFT                    _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_USBCMD_0_INTE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_INTE_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_INTE_RANGE                   2:2
#define XUSB_XHCI_OP_USBCMD_0_INTE_WOFFSET                 0
#define XUSB_XHCI_OP_USBCMD_0_INTE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_INTE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_INTE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_INTE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_INTE_DISABLE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_INTE_ENABLE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_HSEE_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_RANGE                   3:3
#define XUSB_XHCI_OP_USBCMD_0_HSEE_WOFFSET                 0
#define XUSB_XHCI_OP_USBCMD_0_HSEE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_DISABLE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_HSEE_ENABLE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_USBCMD_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_RANGE                  6:4
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_USBCMD_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_SHIFT                  _MK_SHIFT_CONST(7)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_LHCRST_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_RANGE                 7:7
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_WOFFSET               0
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_NOT_PENDING           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_PENDING               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_LHCRST_SET                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_CSS_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_USBCMD_0_CSS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_CSS_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_CSS_RANGE                    8:8
#define XUSB_XHCI_OP_USBCMD_0_CSS_WOFFSET                  0
#define XUSB_XHCI_OP_USBCMD_0_CSS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CSS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CSS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CSS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CSS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CSS_START                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_CSS_NOOP                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CRS_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_USBCMD_0_CRS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_CRS_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_CRS_RANGE                    9:9
#define XUSB_XHCI_OP_USBCMD_0_CRS_WOFFSET                  0
#define XUSB_XHCI_OP_USBCMD_0_CRS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CRS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CRS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CRS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_CRS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_CRS_START                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_CRS_NOOP                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EWE_SHIFT                     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_USBCMD_0_EWE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_EWE_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_EWE_RANGE                    10:10
#define XUSB_XHCI_OP_USBCMD_0_EWE_WOFFSET                  0
#define XUSB_XHCI_OP_USBCMD_0_EWE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EWE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_EWE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EWE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_EWE_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EWE_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_SHIFT                    _MK_SHIFT_CONST(11)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBCMD_0_EU3S_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_RANGE                   11:11
#define XUSB_XHCI_OP_USBCMD_0_EU3S_WOFFSET                 0
#define XUSB_XHCI_OP_USBCMD_0_EU3S_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_DISABLE                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_EU3S_ENABLE                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_SHIFT                   _MK_SHIFT_CONST(12)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_FIELD                  (_MK_SHIFT_CONST(0xfffff) << XUSB_XHCI_OP_USBCMD_0_RSVD1_SHIFT)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_RANGE                  31:12
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_WOFFSET                0
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_DEFAULT_MASK           (_MK_MASK_CONST(0xfffff)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xfffff)
#define XUSB_XHCI_OP_USBCMD_0_RSVD1_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0                              _MK_ADDR_CONST(0x00000024)
#define XUSB_XHCI_OP_USBSTS_0_SECURE                       0
#define XUSB_XHCI_OP_USBSTS_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_USBSTS_0_RESET_VAL                    _MK_MASK_CONST(0x801)
#define XUSB_XHCI_OP_USBSTS_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBSTS_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x801)
#define XUSB_XHCI_OP_USBSTS_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBSTS_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_USBSTS_0_WRITE_MASK                   _MK_MASK_CONST(0x41c)
#define XUSB_XHCI_OP_USBSTS_0_HCH_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_USBSTS_0_HCH_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_HCH_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_HCH_RANGE                    0:0
#define XUSB_XHCI_OP_USBSTS_0_HCH_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_HCH_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_HCH_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HCH_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_HCH_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HCH_HALTED                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_HCH_RUNNING                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_RANGE                  1:1
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HSE_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_USBSTS_0_HSE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_HSE_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_HSE_RANGE                    2:2
#define XUSB_XHCI_OP_USBSTS_0_HSE_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_HSE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HSE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HSE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HSE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HSE_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HSE_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_HSE_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_EINT_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_USBSTS_0_EINT_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_EINT_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_EINT_RANGE                   3:3
#define XUSB_XHCI_OP_USBSTS_0_EINT_WOFFSET                 0
#define XUSB_XHCI_OP_USBSTS_0_EINT_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_EINT_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_EINT_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_EINT_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_EINT_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_EINT_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_EINT_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_PCD_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_USBSTS_0_PCD_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_PCD_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_PCD_RANGE                    4:4
#define XUSB_XHCI_OP_USBSTS_0_PCD_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_PCD_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_PCD_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_PCD_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_PCD_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_PCD_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_PCD_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_PCD_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_SHIFT                   _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_FIELD                  (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_USBSTS_0_RSVD1_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_RANGE                  7:5
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_WOFFSET                0
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_DEFAULT_MASK           (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_USBSTS_0_RSVD1_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SSS_SHIFT                     _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_USBSTS_0_SSS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_SSS_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_SSS_RANGE                    8:8
#define XUSB_XHCI_OP_USBSTS_0_SSS_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_SSS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SSS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_SSS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SSS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_SSS_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SSS_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_RSS_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_USBSTS_0_RSS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_RSS_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_RSS_RANGE                    9:9
#define XUSB_XHCI_OP_USBSTS_0_RSS_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_RSS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_RSS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_RSS_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSS_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_SRE_SHIFT                     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_USBSTS_0_SRE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_SRE_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_SRE_RANGE                    10:10
#define XUSB_XHCI_OP_USBSTS_0_SRE_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_SRE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SRE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_SRE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SRE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_SRE_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_SRE_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_SRE_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_CNR_SHIFT                     _MK_SHIFT_CONST(11)
#define XUSB_XHCI_OP_USBSTS_0_CNR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_CNR_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_CNR_RANGE                    11:11
#define XUSB_XHCI_OP_USBSTS_0_CNR_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_CNR_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_CNR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_CNR_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_CNR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_CNR_NOT_READY                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_CNR_READY                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HCE_SHIFT                     _MK_SHIFT_CONST(12)
#define XUSB_XHCI_OP_USBSTS_0_HCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_USBSTS_0_HCE_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_HCE_RANGE                    12:12
#define XUSB_XHCI_OP_USBSTS_0_HCE_WOFFSET                  0
#define XUSB_XHCI_OP_USBSTS_0_HCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_USBSTS_0_HCE_NO_ERROR                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_HCE_ERROR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_SHIFT                   _MK_SHIFT_CONST(13)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x7ffff) << XUSB_XHCI_OP_USBSTS_0_RSVD2_SHIFT)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_RANGE                  31:13
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x7ffff)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x7ffff)
#define XUSB_XHCI_OP_USBSTS_0_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PGSZ_0                                _MK_ADDR_CONST(0x00000028)
#define XUSB_XHCI_OP_PGSZ_0_SECURE                         0
#define XUSB_XHCI_OP_PGSZ_0_WORD_COUNT                     1
#define XUSB_XHCI_OP_PGSZ_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PGSZ_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PGSZ_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PGSZ_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PGSZ_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PGSZ_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_FIELD                 (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PGSZ_0_PAGESIZE_SHIFT)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_RANGE                 15:0
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_WOFFSET               0
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_SW_DEFAULT            (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PGSZ_0_PAGESIZE_4K                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PGSZ_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_RANGE                    31:16
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_WOFFSET                  0
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PGSZ_0_RSVD0_00                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0                              _MK_ADDR_CONST(0x00000034)
#define XUSB_XHCI_OP_DNCTRL_0_SECURE                       0
#define XUSB_XHCI_OP_DNCTRL_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_DNCTRL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DNCTRL_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_DNCTRL_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DNCTRL_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_DNCTRL_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_DNCTRL_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_DNCTRL_0_N0_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_DNCTRL_0_N0_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N0_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N0_RANGE                     0:0
#define XUSB_XHCI_OP_DNCTRL_0_N0_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N0_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N0_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N0_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N0_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N0_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N0_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N1_SHIFT                      _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_DNCTRL_0_N1_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N1_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N1_RANGE                     1:1
#define XUSB_XHCI_OP_DNCTRL_0_N1_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N1_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N1_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N1_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N1_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N1_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N1_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N2_SHIFT                      _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_DNCTRL_0_N2_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N2_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N2_RANGE                     2:2
#define XUSB_XHCI_OP_DNCTRL_0_N2_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N2_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N2_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N2_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N2_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N2_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N2_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N3_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_DNCTRL_0_N3_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N3_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N3_RANGE                     3:3
#define XUSB_XHCI_OP_DNCTRL_0_N3_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N3_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N3_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N3_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N3_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N3_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N3_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N4_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_DNCTRL_0_N4_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N4_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N4_RANGE                     4:4
#define XUSB_XHCI_OP_DNCTRL_0_N4_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N4_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N4_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N4_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N4_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N4_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N4_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N5_SHIFT                      _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_DNCTRL_0_N5_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N5_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N5_RANGE                     5:5
#define XUSB_XHCI_OP_DNCTRL_0_N5_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N5_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N5_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N5_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N5_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N5_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N5_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N6_SHIFT                      _MK_SHIFT_CONST(6)
#define XUSB_XHCI_OP_DNCTRL_0_N6_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N6_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N6_RANGE                     6:6
#define XUSB_XHCI_OP_DNCTRL_0_N6_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N6_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N6_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N6_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N6_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N6_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N6_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N7_SHIFT                      _MK_SHIFT_CONST(7)
#define XUSB_XHCI_OP_DNCTRL_0_N7_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N7_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N7_RANGE                     7:7
#define XUSB_XHCI_OP_DNCTRL_0_N7_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N7_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N7_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N7_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N7_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N7_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N7_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N8_SHIFT                      _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_DNCTRL_0_N8_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N8_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N8_RANGE                     8:8
#define XUSB_XHCI_OP_DNCTRL_0_N8_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N8_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N8_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N8_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N8_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N8_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N8_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N9_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_DNCTRL_0_N9_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N9_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N9_RANGE                     9:9
#define XUSB_XHCI_OP_DNCTRL_0_N9_WOFFSET                   0
#define XUSB_XHCI_OP_DNCTRL_0_N9_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N9_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N9_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N9_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N9_DISABLE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N9_ENABLE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N10_SHIFT                     _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_DNCTRL_0_N10_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N10_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N10_RANGE                    10:10
#define XUSB_XHCI_OP_DNCTRL_0_N10_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N10_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N10_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N10_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N10_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N10_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N10_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N11_SHIFT                     _MK_SHIFT_CONST(11)
#define XUSB_XHCI_OP_DNCTRL_0_N11_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N11_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N11_RANGE                    11:11
#define XUSB_XHCI_OP_DNCTRL_0_N11_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N11_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N11_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N11_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N11_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N11_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N11_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N12_SHIFT                     _MK_SHIFT_CONST(12)
#define XUSB_XHCI_OP_DNCTRL_0_N12_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N12_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N12_RANGE                    12:12
#define XUSB_XHCI_OP_DNCTRL_0_N12_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N12_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N12_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N12_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N12_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N12_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N12_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N13_SHIFT                     _MK_SHIFT_CONST(13)
#define XUSB_XHCI_OP_DNCTRL_0_N13_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N13_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N13_RANGE                    13:13
#define XUSB_XHCI_OP_DNCTRL_0_N13_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N13_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N13_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N13_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N13_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N13_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N13_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N14_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_DNCTRL_0_N14_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N14_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N14_RANGE                    14:14
#define XUSB_XHCI_OP_DNCTRL_0_N14_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N14_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N14_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N14_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N14_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N14_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N14_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_DNCTRL_0_N15_SHIFT                     _MK_SHIFT_CONST(15)
#define XUSB_XHCI_OP_DNCTRL_0_N15_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_DNCTRL_0_N15_SHIFT)
#define XUSB_XHCI_OP_DNCTRL_0_N15_RANGE                    15:15
#define XUSB_XHCI_OP_DNCTRL_0_N15_WOFFSET                  0
#define XUSB_XHCI_OP_DNCTRL_0_N15_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N15_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N15_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N15_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_DNCTRL_0_N15_DISABLE                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DNCTRL_0_N15_ENABLE                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0                               _MK_ADDR_CONST(0x00000038)
#define XUSB_XHCI_OP_CRCR0_0_SECURE                        0
#define XUSB_XHCI_OP_CRCR0_0_WORD_COUNT                    1
#define XUSB_XHCI_OP_CRCR0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR0_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR0_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR0_0_READ_MASK                     _MK_MASK_CONST(0x38)
#define XUSB_XHCI_OP_CRCR0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffc7)
#define XUSB_XHCI_OP_CRCR0_0_RCS_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_CRCR0_0_RCS_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CRCR0_0_RCS_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_RCS_RANGE                     0:0
#define XUSB_XHCI_OP_CRCR0_0_RCS_WOFFSET                   0
#define XUSB_XHCI_OP_CRCR0_0_RCS_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RCS_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_RCS_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RCS_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_RCS_0                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RCS_1                         _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0_CS_SHIFT                       _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_CRCR0_0_CS_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CRCR0_0_CS_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_CS_RANGE                      1:1
#define XUSB_XHCI_OP_CRCR0_0_CS_WOFFSET                    0
#define XUSB_XHCI_OP_CRCR0_0_CS_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CS_DEFAULT_MASK               (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CS_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CS_SW_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CS_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CS_STOP                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0_CA_SHIFT                       _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_CRCR0_0_CA_FIELD                      (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CRCR0_0_CA_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_CA_RANGE                      2:2
#define XUSB_XHCI_OP_CRCR0_0_CA_WOFFSET                    0
#define XUSB_XHCI_OP_CRCR0_0_CA_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CA_DEFAULT_MASK               (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CA_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CA_SW_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CA_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CA_ABORT                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0_CRR_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_CRCR0_0_CRR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_CRCR0_0_CRR_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_CRR_RANGE                     3:3
#define XUSB_XHCI_OP_CRCR0_0_CRR_WOFFSET                   0
#define XUSB_XHCI_OP_CRCR0_0_CRR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CRR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_CRCR0_0_CRR_STOPPED                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRR_RUNNING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_SHIFT                    _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_CRCR0_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_RANGE                   5:4
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_WOFFSET                 0
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_CRCR0_0_RSVD0_00                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_SHIFT                    _MK_SHIFT_CONST(6)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_FIELD                   (_MK_SHIFT_CONST(0x3ffffff) << XUSB_XHCI_OP_CRCR0_0_CRPLO_SHIFT)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_RANGE                   31:6
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_WOFFSET                 0
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_DEFAULT_MASK            (_MK_MASK_CONST(0x3ffffff)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3ffffff)
#define XUSB_XHCI_OP_CRCR0_0_CRPLO_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR1_0                               _MK_ADDR_CONST(0x0000003C)
#define XUSB_XHCI_OP_CRCR1_0_SECURE                        0
#define XUSB_XHCI_OP_CRCR1_0_WORD_COUNT                    1
#define XUSB_XHCI_OP_CRCR1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR1_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_READ_MASK                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CRCR1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_FIELD                   (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_OP_CRCR1_0_CRPHI_SHIFT)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_RANGE                   31:0
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_WOFFSET                 0
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_DEFAULT_MASK            (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CRCR1_0_CRPHI_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0                             _MK_ADDR_CONST(0x00000050)
#define XUSB_XHCI_OP_DCBAAP0_0_SECURE                      0
#define XUSB_XHCI_OP_DCBAAP0_0_WORD_COUNT                  1
#define XUSB_XHCI_OP_DCBAAP0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP0_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP0_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffc0)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x3f) << XUSB_XHCI_OP_DCBAAP0_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_RANGE                 5:0
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3f)
#define XUSB_XHCI_OP_DCBAAP0_0_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_SHIFT               _MK_SHIFT_CONST(6)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_FIELD              (_MK_SHIFT_CONST(0x3ffffff) << XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_SHIFT)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_RANGE              31:6
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_WOFFSET            0
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_DEFAULT_MASK       (_MK_MASK_CONST(0x3ffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3ffffff)
#define XUSB_XHCI_OP_DCBAAP0_0_DCBAAPLO_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP1_0                             _MK_ADDR_CONST(0x00000054)
#define XUSB_XHCI_OP_DCBAAP1_0_SECURE                      0
#define XUSB_XHCI_OP_DCBAAP1_0_WORD_COUNT                  1
#define XUSB_XHCI_OP_DCBAAP1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_DCBAAP1_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_SHIFT)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_RANGE              31:0
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_WOFFSET            0
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_DCBAAP1_0_DCBAAPHI_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0                              _MK_ADDR_CONST(0x00000058)
#define XUSB_XHCI_OP_CONFIG_0_SECURE                       0
#define XUSB_XHCI_OP_CONFIG_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CONFIG_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_CONFIG_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_FIELD             (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_SHIFT)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_RANGE             7:0
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_WOFFSET           0
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_CONFIG_0_MAXSLOTSEN_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffffff) << XUSB_XHCI_OP_CONFIG_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_RANGE                  31:8
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0xffffff)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffffff)
#define XUSB_XHCI_OP_CONFIG_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0                              _MK_ADDR_CONST(0x420)
#define XUSB_XHCI_OP_PORTSC_0_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_0_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_0_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_0_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_0_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_0_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_0_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_0_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_0_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_0_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_0_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_0_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_0_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_0_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_0_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_0_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_0_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_0_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_0_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_0_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_0_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_0_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_0_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_0_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_0_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_0_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_0_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_0_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_0_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_0_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_0_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_0_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_0_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_0_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_0_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_0_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_0_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_0_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_0_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_0_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_0_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_0_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_0_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_0_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_0_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_0_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_0_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_0_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_0_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_0_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_0_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_0_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_0_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_0_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_0_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_0_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_0_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_0_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_0_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_0_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_0_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_0_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_0_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_0_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_0_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_0_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_0_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_0_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_0_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_0_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_0_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_0_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_0_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_0_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_0_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_0_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_0_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_0_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_0_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_0_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_0_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_0_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_0_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_0_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_0_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_0_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1                              _MK_ADDR_CONST(0x430)
#define XUSB_XHCI_OP_PORTSC_1_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_1_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_1_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_1_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_1_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_1_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_1_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_1_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_1_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_1_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_1_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_1_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_1_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_1_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_1_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_1_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_1_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_1_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_1_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_1_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_1_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_1_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_1_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_1_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_1_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_1_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_1_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_1_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_1_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_1_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_1_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_1_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_1_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_1_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_1_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_1_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_1_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_1_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_1_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_1_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_1_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_1_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_1_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_1_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_1_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_1_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_1_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_1_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_1_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_1_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_1_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_1_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_1_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_1_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_1_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_1_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_1_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_1_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_1_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_1_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_1_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_1_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_1_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_1_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_1_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_1_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_1_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_1_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_1_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_1_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_1_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_1_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_1_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_1_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_1_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_1_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_1_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_1_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_1_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_1_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_1_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_1_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_1_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_1_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_1_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_1_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_1_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_1_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_1_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_1_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2                              _MK_ADDR_CONST(0x440)
#define XUSB_XHCI_OP_PORTSC_2_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_2_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_2_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_2_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_2_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_2_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_2_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_2_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_2_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_2_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_2_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_2_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_2_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_2_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_2_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_2_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_2_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_2_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_2_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_2_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_2_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_2_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_2_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_2_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_2_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_2_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_2_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_2_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_2_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_2_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_2_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_2_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_2_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_2_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_2_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_2_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_2_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_2_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_2_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_2_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_2_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_2_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_2_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_2_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_2_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_2_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_2_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_2_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_2_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_2_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_2_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_2_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_2_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_2_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_2_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_2_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_2_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_2_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_2_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_2_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_2_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_2_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_2_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_2_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_2_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_2_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_2_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_2_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_2_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_2_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_2_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_2_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_2_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_2_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_2_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_2_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_2_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_2_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_2_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_2_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_2_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_2_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_2_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_2_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_2_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_2_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_2_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_2_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_2_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_2_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3                              _MK_ADDR_CONST(0x450)
#define XUSB_XHCI_OP_PORTSC_3_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_3_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_3_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_3_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_3_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_3_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_3_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_3_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_3_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_3_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_3_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_3_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_3_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_3_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_3_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_3_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_3_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_3_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_3_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_3_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_3_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_3_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_3_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_3_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_3_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_3_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_3_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_3_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_3_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_3_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_3_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_3_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_3_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_3_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_3_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_3_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_3_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_3_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_3_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_3_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_3_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_3_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_3_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_3_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_3_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_3_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_3_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_3_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_3_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_3_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_3_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_3_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_3_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_3_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_3_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_3_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_3_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_3_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_3_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_3_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_3_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_3_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_3_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_3_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_3_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_3_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_3_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_3_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_3_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_3_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_3_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_3_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_3_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_3_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_3_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_3_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_3_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_3_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_3_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_3_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_3_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_3_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_3_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_3_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_3_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_3_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_3_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_3_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_3_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_3_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4                              _MK_ADDR_CONST(0x460)
#define XUSB_XHCI_OP_PORTSC_4_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_4_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_4_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_4_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_4_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_4_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_4_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_4_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_4_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_4_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_4_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_4_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_4_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_4_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_4_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_4_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_4_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_4_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_4_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_4_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_4_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_4_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_4_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_4_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_4_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_4_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_4_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_4_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_4_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_4_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_4_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_4_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_4_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_4_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_4_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_4_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_4_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_4_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_4_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_4_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_4_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_4_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_4_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_4_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_4_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_4_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_4_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_4_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_4_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_4_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_4_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_4_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_4_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_4_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_4_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_4_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_4_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_4_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_4_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_4_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_4_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_4_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_4_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_4_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_4_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_4_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_4_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_4_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_4_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_4_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_4_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_4_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_4_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_4_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_4_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_4_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_4_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_4_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_4_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_4_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_4_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_4_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_4_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_4_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_4_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_4_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_4_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_4_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_4_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_4_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5                              _MK_ADDR_CONST(0x470)
#define XUSB_XHCI_OP_PORTSC_5_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_5_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_5_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_5_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_5_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_5_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_5_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_5_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_5_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_5_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_5_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_5_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_5_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_5_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_5_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_5_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_5_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_5_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_5_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_5_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_5_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_5_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_5_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_5_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_5_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_5_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_5_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_5_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_5_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_5_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_5_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_5_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_5_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_5_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_5_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_5_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_5_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_5_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_5_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_5_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_5_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_5_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_5_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_5_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_5_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_5_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_5_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_5_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_5_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_5_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_5_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_5_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_5_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_5_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_5_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_5_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_5_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_5_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_5_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_5_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_5_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_5_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_5_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_5_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_5_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_5_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_5_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_5_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_5_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_5_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_5_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_5_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_5_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_5_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_5_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_5_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_5_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_5_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_5_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_5_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_5_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_5_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_5_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_5_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_5_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_5_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_5_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_5_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_5_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_5_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6                              _MK_ADDR_CONST(0x480)
#define XUSB_XHCI_OP_PORTSC_6_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_6_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_6_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_6_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_6_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_6_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_6_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_6_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_6_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_6_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_6_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_6_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_6_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_6_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_6_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_6_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_6_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_6_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_6_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_6_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_6_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_6_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_6_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_6_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_6_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_6_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_6_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_6_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_6_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_6_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_6_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_6_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_6_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_6_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_6_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_6_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_6_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_6_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_6_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_6_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_6_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_6_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_6_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_6_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_6_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_6_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_6_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_6_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_6_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_6_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_6_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_6_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_6_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_6_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_6_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_6_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_6_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_6_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_6_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_6_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_6_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_6_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_6_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_6_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_6_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_6_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_6_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_6_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_6_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_6_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_6_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_6_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_6_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_6_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_6_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_6_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_6_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_6_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_6_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_6_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_6_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_6_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_6_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_6_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_6_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_6_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_6_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_6_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_6_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_6_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7                              _MK_ADDR_CONST(0x490)
#define XUSB_XHCI_OP_PORTSC_7_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_7_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_7_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_7_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_7_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_7_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_7_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_7_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_7_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_7_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_7_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_7_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_7_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_7_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_7_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_7_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_7_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_7_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_7_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_7_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_7_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_7_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_7_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_7_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_7_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_7_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_7_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_7_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_7_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_7_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_7_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_7_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_7_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_7_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_7_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_7_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_7_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_7_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_7_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_7_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_7_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_7_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_7_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_7_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_7_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_7_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_7_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_7_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_7_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_7_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_7_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_7_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_7_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_7_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_7_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_7_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_7_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_7_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_7_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_7_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_7_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_7_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_7_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_7_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_7_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_7_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_7_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_7_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_7_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_7_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_7_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_7_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_7_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_7_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_7_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_7_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_7_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_7_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_7_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_7_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_7_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_7_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_7_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_7_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_7_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_7_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_7_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_7_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_7_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_7_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8                              _MK_ADDR_CONST(0x4a0)
#define XUSB_XHCI_OP_PORTSC_8_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_8_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_8_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_8_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_8_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_8_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_8_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_8_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_8_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_8_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_8_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_8_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_8_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_8_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_8_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_8_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_8_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_8_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_8_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_8_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_8_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_8_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_8_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_8_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_8_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_8_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_8_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_8_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_8_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_8_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_8_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_8_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_8_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_8_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_8_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_8_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_8_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_8_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_8_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_8_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_8_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_8_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_8_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_8_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_8_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_8_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_8_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_8_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_8_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_8_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_8_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_8_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_8_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_8_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_8_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_8_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_8_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_8_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_8_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_8_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_8_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_8_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_8_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_8_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_8_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_8_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_8_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_8_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_8_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_8_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_8_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_8_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_8_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_8_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_8_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_8_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_8_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_8_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_8_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_8_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_8_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_8_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_8_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_8_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_8_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_8_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_8_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_8_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_8_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_8_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9                              _MK_ADDR_CONST(0x4b0)
#define XUSB_XHCI_OP_PORTSC_9_SECURE                       0
#define XUSB_XHCI_OP_PORTSC_9_WORD_COUNT                   1
#define XUSB_XHCI_OP_PORTSC_9_RESET_VAL                    _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_9_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_9_SW_DEFAULT_VAL               _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_9_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_9_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_9_WRITE_MASK                   _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_9_CCS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_9_CCS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_CCS_RANGE                    0:0
#define XUSB_XHCI_OP_PORTSC_9_CCS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_CCS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CCS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CCS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CCS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CCS_NODEV                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CCS_DEV                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PED_SHIFT                     _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_9_PED_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PED_RANGE                    1:1
#define XUSB_XHCI_OP_PORTSC_9_PED_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PED_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PED_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PED_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PED_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PED_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PED_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PED_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_RANGE                  2:2
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_RSVD0_0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCA_SHIFT                     _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_9_OCA_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_OCA_RANGE                    3:3
#define XUSB_XHCI_OP_PORTSC_9_OCA_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_OCA_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCA_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_OCA_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCA_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_OCA_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCA_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PR_SHIFT                      _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_9_PR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PR_RANGE                     4:4
#define XUSB_XHCI_OP_PORTSC_9_PR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_9_PR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PR_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PR_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PR_SET                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLS_SHIFT                     _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_9_PLS_FIELD                    (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_9_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PLS_RANGE                    8:5
#define XUSB_XHCI_OP_PORTSC_9_PLS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PLS_DEFAULT                  (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_9_PLS_DEFAULT_MASK             (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_9_PLS_SW_DEFAULT               (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_9_PLS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_9_PLS_U0                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLS_U1                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLS_U2                       _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_9_PLS_U3                       _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_9_PLS_DISABLED                 _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_9_PLS_RXDETECT                 _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_9_PLS_INACTIVE                 _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_9_PLS_POLLING                  _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_9_PLS_RECOVERY                 _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_9_PLS_HOTRESET                 _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_9_PLS_COMPLIANCE               _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_9_PLS_LOOPBACK                 _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_9_PLS_RESUME                   _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_9_PLS_GOTO_U0                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLS_GOTO_U1                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLS_GOTO_U2                  _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_9_PLS_GOTO_U3                  _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_9_PP_SHIFT                      _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_9_PP_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PP_RANGE                     9:9
#define XUSB_XHCI_OP_PORTSC_9_PP_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_9_PP_DEFAULT                   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PP_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PP_SW_DEFAULT                (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PP_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PP_OFF                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PP_ON                        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SHIFT                    _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_9_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_RANGE                   13:10
#define XUSB_XHCI_OP_PORTSC_9_PSPD_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_9_PSPD_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_UNDEFINED               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_FS                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_LS                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_HS                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_SS                      _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_9_PSPD_UNKNOWN                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_9_PIC_SHIFT                     _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_9_PIC_FIELD                    (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_9_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PIC_RANGE                    15:14
#define XUSB_XHCI_OP_PORTSC_9_PIC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PIC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PIC_DEFAULT_MASK             (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_9_PIC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PIC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_9_PIC_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PIC_AMBER                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PIC_GREEN                    _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_9_PIC_UNDEFINED                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_9_LWS_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_9_LWS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_LWS_RANGE                    16:16
#define XUSB_XHCI_OP_PORTSC_9_LWS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_LWS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_LWS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_LWS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_LWS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_LWS_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_LWS_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CSC_SHIFT                     _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_9_CSC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_CSC_RANGE                    17:17
#define XUSB_XHCI_OP_PORTSC_9_CSC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_CSC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CSC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CSC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CSC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CSC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CSC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CSC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PEC_SHIFT                     _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_9_PEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PEC_RANGE                    18:18
#define XUSB_XHCI_OP_PORTSC_9_PEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WRC_SHIFT                     _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_9_WRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WRC_RANGE                    19:19
#define XUSB_XHCI_OP_PORTSC_9_WRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_OCC_SHIFT                     _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_9_OCC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_OCC_RANGE                    20:20
#define XUSB_XHCI_OP_PORTSC_9_OCC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_OCC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_OCC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_OCC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_OCC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_OCC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PRC_SHIFT                     _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_9_PRC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PRC_RANGE                    21:21
#define XUSB_XHCI_OP_PORTSC_9_PRC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PRC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PRC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PRC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PRC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PRC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PRC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PRC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLC_SHIFT                     _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_9_PLC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_PLC_RANGE                    22:22
#define XUSB_XHCI_OP_PORTSC_9_PLC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_PLC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PLC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_PLC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_PLC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_PLC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CEC_SHIFT                     _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_9_CEC_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_CEC_RANGE                    23:23
#define XUSB_XHCI_OP_PORTSC_9_CEC_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_CEC_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CEC_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CEC_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CEC_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CEC_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CEC_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CEC_CLEAR                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_CAS_SHIFT                     _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_9_CAS_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_CAS_RANGE                    24:24
#define XUSB_XHCI_OP_PORTSC_9_CAS_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_CAS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CAS_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CAS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_CAS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_CAS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WCE_SHIFT                     _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_9_WCE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WCE_RANGE                    25:25
#define XUSB_XHCI_OP_PORTSC_9_WCE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WCE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WCE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WCE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WCE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WCE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WCE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WDE_SHIFT                     _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_9_WDE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WDE_RANGE                    26:26
#define XUSB_XHCI_OP_PORTSC_9_WDE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WDE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WDE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WDE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WDE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WDE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WDE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WOE_SHIFT                     _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_9_WOE_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WOE_RANGE                    27:27
#define XUSB_XHCI_OP_PORTSC_9_WOE_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WOE_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WOE_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WOE_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WOE_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WOE_DISABLED                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WOE_ENABLED                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_SHIFT                   _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_FIELD                  (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_9_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_RANGE                  29:28
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_DEFAULT_MASK           (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_9_RSVD2_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_DR_SHIFT                      _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_9_DR_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_DR_RANGE                     30:30
#define XUSB_XHCI_OP_PORTSC_9_DR_WOFFSET                   0
#define XUSB_XHCI_OP_PORTSC_9_DR_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_DR_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_DR_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_DR_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_DR_FALSE                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_DR_TRUE                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WPR_SHIFT                     _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_9_WPR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_9_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_9_WPR_RANGE                    31:31
#define XUSB_XHCI_OP_PORTSC_9_WPR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_9_WPR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WPR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WPR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WPR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_9_WPR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_9_WPR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_9_WPR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10                             _MK_ADDR_CONST(0x4c0)
#define XUSB_XHCI_OP_PORTSC_10_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_10_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_10_RESET_VAL                   _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_10_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_10_SW_DEFAULT_VAL              _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_10_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_10_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_10_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_10_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_10_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_10_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_10_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_10_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_10_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_10_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_10_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_10_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_10_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_10_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_10_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_10_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_10_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_10_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_10_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_10_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_10_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_10_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_10_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_10_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_10_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_10_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_10_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_10_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_10_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_10_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_10_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_10_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_10_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_10_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_10_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_10_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_10_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_10_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_10_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_10_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_10_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_10_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_10_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_10_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_10_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_10_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_10_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_10_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_10_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_10_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_10_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_10_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_10_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_10_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_10_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_10_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_10_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_10_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_10_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_10_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_10_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_10_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_10_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_10_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_10_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_10_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_10_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_10_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_10_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_10_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_10_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_10_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_10_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_10_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_10_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_10_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_10_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_10_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_10_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_10_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_10_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_10_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_10_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_10_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_10_WPR_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11                             _MK_ADDR_CONST(0x4d0)
#define XUSB_XHCI_OP_PORTSC_11_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_11_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_11_RESET_VAL                   _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_11_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_11_SW_DEFAULT_VAL              _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_11_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_11_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_11_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_11_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_11_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_11_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_11_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_11_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_11_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_11_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_11_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_11_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_11_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_11_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_11_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_11_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_11_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_11_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_11_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_11_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_11_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_11_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_11_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_11_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_11_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_11_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_11_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_11_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_11_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_11_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_11_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_11_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_11_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_11_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_11_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_11_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_11_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_11_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_11_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_11_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_11_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_11_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_11_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_11_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_11_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_11_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_11_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_11_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_11_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_11_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_11_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_11_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_11_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_11_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_11_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_11_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_11_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_11_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_11_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_11_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_11_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_11_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_11_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_11_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_11_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_11_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_11_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_11_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_11_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_11_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_11_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_11_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_11_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_11_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_11_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_11_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_11_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_11_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_11_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_11_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_11_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_11_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_11_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_11_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_11_WPR_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12                             _MK_ADDR_CONST(0x4e0)
#define XUSB_XHCI_OP_PORTSC_12_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_12_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_12_RESET_VAL                   _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_12_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_12_SW_DEFAULT_VAL              _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_12_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_12_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_12_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_12_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_12_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_12_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_12_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_12_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_12_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_12_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_12_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_12_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_12_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_12_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_12_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_12_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_12_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_12_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_12_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_12_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_12_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_12_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_12_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_12_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_12_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_12_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_12_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_12_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_12_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_12_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_12_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_12_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_12_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_12_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_12_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_12_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_12_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_12_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_12_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_12_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_12_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_12_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_12_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_12_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_12_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_12_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_12_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_12_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_12_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_12_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_12_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_12_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_12_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_12_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_12_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_12_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_12_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_12_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_12_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_12_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_12_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_12_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_12_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_12_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_12_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_12_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_12_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_12_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_12_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_12_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_12_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_12_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_12_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_12_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_12_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_12_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_12_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_12_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_12_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_12_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_12_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_12_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_12_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_12_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_12_WPR_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13                             _MK_ADDR_CONST(0x4f0)
#define XUSB_XHCI_OP_PORTSC_13_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_13_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_13_RESET_VAL                   _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_13_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_13_SW_DEFAULT_VAL              _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_13_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_13_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_13_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_13_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_13_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_13_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_13_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_13_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_13_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_13_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_13_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_13_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_13_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_13_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_13_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_13_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_13_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_13_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_13_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_13_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_13_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_13_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_13_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_13_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_13_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_13_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_13_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_13_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_13_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_13_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_13_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_13_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_13_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_13_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_13_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_13_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_13_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_13_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_13_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_13_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_13_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_13_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_13_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_13_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_13_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_13_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_13_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_13_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_13_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_13_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_13_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_13_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_13_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_13_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_13_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_13_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_13_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_13_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_13_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_13_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_13_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_13_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_13_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_13_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_13_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_13_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_13_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_13_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_13_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_13_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_13_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_13_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_13_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_13_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_13_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_13_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_13_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_13_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_13_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_13_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_13_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_13_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_13_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_13_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_13_WPR_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14                             _MK_ADDR_CONST(0x500)
#define XUSB_XHCI_OP_PORTSC_14_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_14_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_14_RESET_VAL                   _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_14_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_14_SW_DEFAULT_VAL              _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_14_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_14_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_14_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_14_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_14_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_14_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_14_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_14_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_14_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_14_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_14_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_14_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_14_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_14_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_14_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_14_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_14_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_14_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_14_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_14_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_14_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_14_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_14_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_14_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_14_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_14_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_14_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_14_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_14_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_14_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_14_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_14_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_14_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_14_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_14_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_14_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_14_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_14_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_14_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_14_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_14_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_14_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_14_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_14_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_14_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_14_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_14_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_14_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_14_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_14_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_14_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_14_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_14_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_14_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_14_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_14_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_14_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_14_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_14_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_14_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_14_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_14_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_14_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_14_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_14_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_14_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_14_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_14_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_14_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_14_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_14_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_14_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_14_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_14_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_14_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_14_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_14_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_14_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_14_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_14_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_14_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_14_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_14_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_14_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_14_WPR_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15                             _MK_ADDR_CONST(0x510)
#define XUSB_XHCI_OP_PORTSC_15_SECURE                      0
#define XUSB_XHCI_OP_PORTSC_15_WORD_COUNT                  1
#define XUSB_XHCI_OP_PORTSC_15_RESET_VAL                   _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_15_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_15_SW_DEFAULT_VAL              _MK_MASK_CONST(0x280)
#define XUSB_XHCI_OP_PORTSC_15_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_15_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTSC_15_WRITE_MASK                  _MK_MASK_CONST(0xeffc3f2)
#define XUSB_XHCI_OP_PORTSC_15_CCS_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTSC_15_CCS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_CCS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_CCS_RANGE                   0:0
#define XUSB_XHCI_OP_PORTSC_15_CCS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_CCS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CCS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CCS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CCS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CCS_NODEV                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CCS_DEV                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PED_SHIFT                    _MK_SHIFT_CONST(1)
#define XUSB_XHCI_OP_PORTSC_15_PED_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PED_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PED_RANGE                   1:1
#define XUSB_XHCI_OP_PORTSC_15_PED_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PED_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PED_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PED_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PED_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PED_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PED_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PED_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_SHIFT                  _MK_SHIFT_CONST(2)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_RANGE                 2:2
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_RSVD0_0                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCA_SHIFT                    _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTSC_15_OCA_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_OCA_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_OCA_RANGE                   3:3
#define XUSB_XHCI_OP_PORTSC_15_OCA_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_OCA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCA_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_OCA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_OCA_FALSE                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCA_TRUE                    _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PR_SHIFT                     _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTSC_15_PR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PR_RANGE                    4:4
#define XUSB_XHCI_OP_PORTSC_15_PR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_15_PR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PR_NOT_PENDING              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PR_PENDING                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PR_SET                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLS_SHIFT                    _MK_SHIFT_CONST(5)
#define XUSB_XHCI_OP_PORTSC_15_PLS_FIELD                   (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_15_PLS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PLS_RANGE                   8:5
#define XUSB_XHCI_OP_PORTSC_15_PLS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PLS_DEFAULT                 (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_15_PLS_DEFAULT_MASK            (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_15_PLS_SW_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_15_PLS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_15_PLS_U0                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLS_U1                      _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLS_U2                      _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_15_PLS_U3                      _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_15_PLS_DISABLED                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_15_PLS_RXDETECT                _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTSC_15_PLS_INACTIVE                _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_OP_PORTSC_15_PLS_POLLING                 _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_OP_PORTSC_15_PLS_RECOVERY                _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_OP_PORTSC_15_PLS_HOTRESET                _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_OP_PORTSC_15_PLS_COMPLIANCE              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_OP_PORTSC_15_PLS_LOOPBACK                _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_OP_PORTSC_15_PLS_RESUME                  _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_15_PLS_GOTO_U0                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLS_GOTO_U1                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLS_GOTO_U2                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_15_PLS_GOTO_U3                 _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_15_PP_SHIFT                     _MK_SHIFT_CONST(9)
#define XUSB_XHCI_OP_PORTSC_15_PP_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PP_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PP_RANGE                    9:9
#define XUSB_XHCI_OP_PORTSC_15_PP_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_15_PP_DEFAULT                  (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PP_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PP_SW_DEFAULT               (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PP_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PP_OFF                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PP_ON                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SHIFT                   _MK_SHIFT_CONST(10)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_FIELD                  (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTSC_15_PSPD_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_RANGE                  13:10
#define XUSB_XHCI_OP_PORTSC_15_PSPD_WOFFSET                0
#define XUSB_XHCI_OP_PORTSC_15_PSPD_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_DEFAULT_MASK           (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_UNDEFINED              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_FS                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_LS                     _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_HS                     _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_SS                     _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTSC_15_PSPD_UNKNOWN                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTSC_15_PIC_SHIFT                    _MK_SHIFT_CONST(14)
#define XUSB_XHCI_OP_PORTSC_15_PIC_FIELD                   (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_15_PIC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PIC_RANGE                   15:14
#define XUSB_XHCI_OP_PORTSC_15_PIC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PIC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PIC_DEFAULT_MASK            (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_15_PIC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PIC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_15_PIC_OFF                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PIC_AMBER                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PIC_GREEN                   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTSC_15_PIC_UNDEFINED               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTSC_15_LWS_SHIFT                    _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTSC_15_LWS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_LWS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_LWS_RANGE                   16:16
#define XUSB_XHCI_OP_PORTSC_15_LWS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_LWS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_LWS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_LWS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_LWS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_LWS_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_LWS_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CSC_SHIFT                    _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTSC_15_CSC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_CSC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_CSC_RANGE                   17:17
#define XUSB_XHCI_OP_PORTSC_15_CSC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_CSC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CSC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CSC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CSC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CSC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CSC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CSC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PEC_SHIFT                    _MK_SHIFT_CONST(18)
#define XUSB_XHCI_OP_PORTSC_15_PEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PEC_RANGE                   18:18
#define XUSB_XHCI_OP_PORTSC_15_PEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WRC_SHIFT                    _MK_SHIFT_CONST(19)
#define XUSB_XHCI_OP_PORTSC_15_WRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WRC_RANGE                   19:19
#define XUSB_XHCI_OP_PORTSC_15_WRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_OCC_SHIFT                    _MK_SHIFT_CONST(20)
#define XUSB_XHCI_OP_PORTSC_15_OCC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_OCC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_OCC_RANGE                   20:20
#define XUSB_XHCI_OP_PORTSC_15_OCC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_OCC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_OCC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_OCC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_OCC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_OCC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PRC_SHIFT                    _MK_SHIFT_CONST(21)
#define XUSB_XHCI_OP_PORTSC_15_PRC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PRC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PRC_RANGE                   21:21
#define XUSB_XHCI_OP_PORTSC_15_PRC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PRC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PRC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PRC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PRC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PRC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PRC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PRC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLC_SHIFT                    _MK_SHIFT_CONST(22)
#define XUSB_XHCI_OP_PORTSC_15_PLC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_PLC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_PLC_RANGE                   22:22
#define XUSB_XHCI_OP_PORTSC_15_PLC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_PLC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PLC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_PLC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_PLC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_PLC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CEC_SHIFT                    _MK_SHIFT_CONST(23)
#define XUSB_XHCI_OP_PORTSC_15_CEC_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_CEC_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_CEC_RANGE                   23:23
#define XUSB_XHCI_OP_PORTSC_15_CEC_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_CEC_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CEC_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CEC_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CEC_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CEC_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CEC_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CEC_CLEAR                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_CAS_SHIFT                    _MK_SHIFT_CONST(24)
#define XUSB_XHCI_OP_PORTSC_15_CAS_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_CAS_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_CAS_RANGE                   24:24
#define XUSB_XHCI_OP_PORTSC_15_CAS_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_CAS_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CAS_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CAS_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_CAS_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_CAS_INIT                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WCE_SHIFT                    _MK_SHIFT_CONST(25)
#define XUSB_XHCI_OP_PORTSC_15_WCE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WCE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WCE_RANGE                   25:25
#define XUSB_XHCI_OP_PORTSC_15_WCE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WCE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WCE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WCE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WCE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WCE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WCE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WDE_SHIFT                    _MK_SHIFT_CONST(26)
#define XUSB_XHCI_OP_PORTSC_15_WDE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WDE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WDE_RANGE                   26:26
#define XUSB_XHCI_OP_PORTSC_15_WDE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WDE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WDE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WDE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WDE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WDE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WDE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WOE_SHIFT                    _MK_SHIFT_CONST(27)
#define XUSB_XHCI_OP_PORTSC_15_WOE_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WOE_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WOE_RANGE                   27:27
#define XUSB_XHCI_OP_PORTSC_15_WOE_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WOE_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WOE_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WOE_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WOE_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WOE_DISABLED                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WOE_ENABLED                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_FIELD                 (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_OP_PORTSC_15_RSVD2_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_RANGE                 29:28
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_WOFFSET               0
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_DEFAULT_MASK          (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_OP_PORTSC_15_RSVD2_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_DR_SHIFT                     _MK_SHIFT_CONST(30)
#define XUSB_XHCI_OP_PORTSC_15_DR_FIELD                    (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_DR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_DR_RANGE                    30:30
#define XUSB_XHCI_OP_PORTSC_15_DR_WOFFSET                  0
#define XUSB_XHCI_OP_PORTSC_15_DR_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_DR_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_DR_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_DR_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_DR_FALSE                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_DR_TRUE                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WPR_SHIFT                    _MK_SHIFT_CONST(31)
#define XUSB_XHCI_OP_PORTSC_15_WPR_FIELD                   (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTSC_15_WPR_SHIFT)
#define XUSB_XHCI_OP_PORTSC_15_WPR_RANGE                   31:31
#define XUSB_XHCI_OP_PORTSC_15_WPR_WOFFSET                 0
#define XUSB_XHCI_OP_PORTSC_15_WPR_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WPR_DEFAULT_MASK            (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WPR_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WPR_SW_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTSC_15_WPR_NOT_PENDING             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTSC_15_WPR_PENDING                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTSC_15_WPR_SET                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCSS_0                          _MK_ADDR_CONST(0x424)
#define XUSB_XHCI_OP_PORTPMSCSS_0_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_0_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_0_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_0_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_0_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1                          _MK_ADDR_CONST(0x434)
#define XUSB_XHCI_OP_PORTPMSCSS_1_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_1_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_1_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_1_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_1_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_1_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_1_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2                          _MK_ADDR_CONST(0x444)
#define XUSB_XHCI_OP_PORTPMSCSS_2_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_2_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_2_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_2_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_2_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_2_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_2_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3                          _MK_ADDR_CONST(0x454)
#define XUSB_XHCI_OP_PORTPMSCSS_3_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_3_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_3_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_3_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_3_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_3_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_3_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4                          _MK_ADDR_CONST(0x464)
#define XUSB_XHCI_OP_PORTPMSCSS_4_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_4_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_4_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_4_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_4_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_4_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_4_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5                          _MK_ADDR_CONST(0x474)
#define XUSB_XHCI_OP_PORTPMSCSS_5_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_5_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_5_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_5_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_5_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_5_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_5_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6                          _MK_ADDR_CONST(0x484)
#define XUSB_XHCI_OP_PORTPMSCSS_6_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_6_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_6_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_6_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_6_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_6_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_6_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7                          _MK_ADDR_CONST(0x494)
#define XUSB_XHCI_OP_PORTPMSCSS_7_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_7_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_7_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_7_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_7_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_7_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_7_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8                          _MK_ADDR_CONST(0x4a4)
#define XUSB_XHCI_OP_PORTPMSCSS_8_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_8_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_8_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_8_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_8_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_8_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_8_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9                          _MK_ADDR_CONST(0x4b4)
#define XUSB_XHCI_OP_PORTPMSCSS_9_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCSS_9_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCSS_9_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_9_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_WRITE_MASK               _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_RANGE          7:0
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U1TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_SHIFT           _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_RANGE          15:8
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_WOFFSET        0
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_U2TIMEOUT_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_9_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_9_FLA_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_RANGE              31:17
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_9_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10                         _MK_ADDR_CONST(0x4c4)
#define XUSB_XHCI_OP_PORTPMSCSS_10_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_10_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_10_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_10_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_10_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_10_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_10_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11                         _MK_ADDR_CONST(0x4d4)
#define XUSB_XHCI_OP_PORTPMSCSS_11_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_11_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_11_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_11_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_11_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_11_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_11_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12                         _MK_ADDR_CONST(0x4e4)
#define XUSB_XHCI_OP_PORTPMSCSS_12_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_12_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_12_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_12_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_12_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_12_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_12_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13                         _MK_ADDR_CONST(0x4f4)
#define XUSB_XHCI_OP_PORTPMSCSS_13_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_13_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_13_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_13_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_13_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_13_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_13_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14                         _MK_ADDR_CONST(0x504)
#define XUSB_XHCI_OP_PORTPMSCSS_14_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_14_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_14_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_14_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_14_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_14_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_14_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15                         _MK_ADDR_CONST(0x514)
#define XUSB_XHCI_OP_PORTPMSCSS_15_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCSS_15_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCSS_15_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCSS_15_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_WRITE_MASK              _MK_MASK_CONST(0x1ffff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_RANGE         7:0
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U1TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_SHIFT          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_RANGE         15:8
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_WOFFSET       0
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_U2TIMEOUT_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCSS_15_FLA_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCSS_15_FLA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7fff) << XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_RANGE             31:17
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7fff)
#define XUSB_XHCI_OP_PORTPMSCSS_15_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0                          _MK_ADDR_CONST(0x424)
#define XUSB_XHCI_OP_PORTPMSCHS_0_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_0_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_0_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_0_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_0_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_0_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_0_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_0_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_1                          _MK_ADDR_CONST(0x434)
#define XUSB_XHCI_OP_PORTPMSCHS_1_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_1_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_1_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_1_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_1_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_1_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_1_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_1_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_1_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_1_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_2                          _MK_ADDR_CONST(0x444)
#define XUSB_XHCI_OP_PORTPMSCHS_2_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_2_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_2_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_2_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_2_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_2_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_2_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_2_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_2_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_2_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_3                          _MK_ADDR_CONST(0x454)
#define XUSB_XHCI_OP_PORTPMSCHS_3_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_3_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_3_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_3_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_3_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_3_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_3_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_3_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_3_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_3_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_4                          _MK_ADDR_CONST(0x464)
#define XUSB_XHCI_OP_PORTPMSCHS_4_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_4_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_4_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_4_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_4_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_4_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_4_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_4_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_4_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_4_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_5                          _MK_ADDR_CONST(0x474)
#define XUSB_XHCI_OP_PORTPMSCHS_5_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_5_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_5_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_5_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_5_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_5_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_5_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_5_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_5_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_5_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_6                          _MK_ADDR_CONST(0x484)
#define XUSB_XHCI_OP_PORTPMSCHS_6_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_6_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_6_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_6_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_6_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_6_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_6_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_6_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_6_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_6_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_7                          _MK_ADDR_CONST(0x494)
#define XUSB_XHCI_OP_PORTPMSCHS_7_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_7_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_7_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_7_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_7_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_7_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_7_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_7_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_7_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_7_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_8                          _MK_ADDR_CONST(0x4a4)
#define XUSB_XHCI_OP_PORTPMSCHS_8_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_8_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_8_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_8_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_8_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_8_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_8_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_8_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_8_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_8_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_9                          _MK_ADDR_CONST(0x4b4)
#define XUSB_XHCI_OP_PORTPMSCHS_9_SECURE                   0
#define XUSB_XHCI_OP_PORTPMSCHS_9_WORD_COUNT               1
#define XUSB_XHCI_OP_PORTPMSCHS_9_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_9_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_WRITE_MASK               _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_FIELD                (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_RANGE                2:0
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_DEFAULT_MASK         (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_INVLD                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_SUCCESS              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_NYET                 _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_STALL                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1S_ERROR                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_9_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_RANGE                3:3
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_DISABLED             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RWE_ENABLED              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_FIELD               (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_RANGE               7:4
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_DEFAULT_MASK        (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HIRD_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_RANGE               15:8
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_L1DS_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_9_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_RANGE                16:16
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_9_HLE_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_SHIFT               _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_RANGE              27:17
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_9_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_SHIFT                  _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_9_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_RANGE                 31:28
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_WOFFSET               0
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_DEFAULT_MASK          (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_DISABLE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_JSTATE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_KSTATE                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_SE0NAK                _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_PACKET                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_FORCEEN               _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_9_TM_ERROR                 _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_10                         _MK_ADDR_CONST(0x4c4)
#define XUSB_XHCI_OP_PORTPMSCHS_10_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_10_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_10_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_10_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_10_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HIRD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_10_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_10_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_10_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_10_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_10_TM_ERROR                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_11                         _MK_ADDR_CONST(0x4d4)
#define XUSB_XHCI_OP_PORTPMSCHS_11_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_11_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_11_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_11_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_11_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HIRD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_11_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_11_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_11_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_11_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_11_TM_ERROR                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_12                         _MK_ADDR_CONST(0x4e4)
#define XUSB_XHCI_OP_PORTPMSCHS_12_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_12_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_12_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_12_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_12_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HIRD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_12_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_12_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_12_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_12_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_12_TM_ERROR                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_13                         _MK_ADDR_CONST(0x4f4)
#define XUSB_XHCI_OP_PORTPMSCHS_13_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_13_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_13_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_13_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_13_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HIRD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_13_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_13_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_13_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_13_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_13_TM_ERROR                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_14                         _MK_ADDR_CONST(0x504)
#define XUSB_XHCI_OP_PORTPMSCHS_14_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_14_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_14_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_14_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_14_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HIRD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_14_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_14_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_14_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_14_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_14_TM_ERROR                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTPMSCHS_15                         _MK_ADDR_CONST(0x514)
#define XUSB_XHCI_OP_PORTPMSCHS_15_SECURE                  0
#define XUSB_XHCI_OP_PORTPMSCHS_15_WORD_COUNT              1
#define XUSB_XHCI_OP_PORTPMSCHS_15_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTPMSCHS_15_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_WRITE_MASK              _MK_MASK_CONST(0xf001fff8)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_FIELD               (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_RANGE               2:0
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_DEFAULT_MASK        (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_INVLD               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_SUCCESS             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_NYET                _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_STALL               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1S_ERROR               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_15_RWE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_RANGE               3:3
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_DISABLED            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RWE_ENABLED             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_FIELD              (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_RANGE              7:4
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_DEFAULT_MASK       (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HIRD_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_SHIFT               _MK_SHIFT_CONST(8)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_RANGE              15:8
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_WOFFSET            0
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_L1DS_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_SHIFT                _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_OP_PORTPMSCHS_15_HLE_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_RANGE               16:16
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_WOFFSET             0
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_OP_PORTPMSCHS_15_HLE_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_SHIFT              _MK_SHIFT_CONST(17)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_FIELD             (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_RANGE             27:17
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_WOFFSET           0
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_OP_PORTPMSCHS_15_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_SHIFT                 _MK_SHIFT_CONST(28)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_FIELD                (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_OP_PORTPMSCHS_15_TM_SHIFT)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_RANGE                31:28
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_WOFFSET              0
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_DEFAULT_MASK         (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_JSTATE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_KSTATE               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_SE0NAK               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_PACKET               _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_FORCEEN              _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_OP_PORTPMSCHS_15_TM_ERROR                _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_OP_PORTLISC_0                            _MK_ADDR_CONST(0x428)
#define XUSB_XHCI_OP_PORTLISC_0_SECURE                     0
#define XUSB_XHCI_OP_PORTLISC_0_WORD_COUNT                 1
#define XUSB_XHCI_OP_PORTLISC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_0_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_0_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_0_LEC_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_RANGE                  15:0
#define XUSB_XHCI_OP_PORTLISC_0_LEC_WOFFSET                0
#define XUSB_XHCI_OP_PORTLISC_0_LEC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_0_LEC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_0_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_RANGE                31:16
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_WOFFSET              0
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_0_RSVD0_00                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1                            _MK_ADDR_CONST(0x438)
#define XUSB_XHCI_OP_PORTLISC_1_SECURE                     0
#define XUSB_XHCI_OP_PORTLISC_1_WORD_COUNT                 1
#define XUSB_XHCI_OP_PORTLISC_1_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_1_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_1_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_1_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_1_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_1_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_1_LEC_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_RANGE                  15:0
#define XUSB_XHCI_OP_PORTLISC_1_LEC_WOFFSET                0
#define XUSB_XHCI_OP_PORTLISC_1_LEC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_1_LEC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_1_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_RANGE                31:16
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_WOFFSET              0
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_1_RSVD0_00                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2                            _MK_ADDR_CONST(0x448)
#define XUSB_XHCI_OP_PORTLISC_2_SECURE                     0
#define XUSB_XHCI_OP_PORTLISC_2_WORD_COUNT                 1
#define XUSB_XHCI_OP_PORTLISC_2_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_2_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_2_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_2_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_2_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_2_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_2_LEC_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_RANGE                  15:0
#define XUSB_XHCI_OP_PORTLISC_2_LEC_WOFFSET                0
#define XUSB_XHCI_OP_PORTLISC_2_LEC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_2_LEC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_2_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_RANGE                31:16
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_WOFFSET              0
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_2_RSVD0_00                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3                            _MK_ADDR_CONST(0x458)
#define XUSB_XHCI_OP_PORTLISC_3_SECURE                     0
#define XUSB_XHCI_OP_PORTLISC_3_WORD_COUNT                 1
#define XUSB_XHCI_OP_PORTLISC_3_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_3_RESET_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_3_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_3_SW_DEFAULT_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_3_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_OP_PORTLISC_3_WRITE_MASK                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_3_LEC_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_RANGE                  15:0
#define XUSB_XHCI_OP_PORTLISC_3_LEC_WOFFSET                0
#define XUSB_XHCI_OP_PORTLISC_3_LEC_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_SW_DEFAULT_MASK        (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_3_LEC_INIT                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_SHIFT                 _MK_SHIFT_CONST(16)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_FIELD                (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_OP_PORTLISC_3_RSVD0_SHIFT)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_RANGE                31:16
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_WOFFSET              0
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_DEFAULT_MASK         (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_OP_PORTLISC_3_RSVD0_00                   _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0                           _MK_ADDR_CONST(0x00000600)
#define XUSB_XHCI_EC_USBLEGSUP_0_SECURE                    0
#define XUSB_XHCI_EC_USBLEGSUP_0_WORD_COUNT                1
#define XUSB_XHCI_EC_USBLEGSUP_0_RESET_VAL                 _MK_MASK_CONST(0x401)
#define XUSB_XHCI_EC_USBLEGSUP_0_RESET_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGSUP_0_SW_DEFAULT_VAL            _MK_MASK_CONST(0x401)
#define XUSB_XHCI_EC_USBLEGSUP_0_SW_DEFAULT_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGSUP_0_READ_MASK                 _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGSUP_0_WRITE_MASK                _MK_MASK_CONST(0x1010000)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_USBLEGSUP_0_CAPID_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_RANGE               7:0
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_WOFFSET             0
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_DEFAULT             (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_SW_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGSUP_0_CAPID_USBLEGSUP           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SHIFT                 _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_RANGE                15:8
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_WOFFSET              0
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_DEFAULT              (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SW_DEFAULT           (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGSUP_0_NEXT_SUPPROT_USB3         _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_SHIFT              _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_RANGE             16:16
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_WOFFSET           0
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGSUP_0_BIOSSEM_INIT              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_SHIFT                _MK_SHIFT_CONST(17)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_FIELD               (_MK_SHIFT_CONST(0x7f) << XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_RANGE               23:17
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_WOFFSET             0
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_DEFAULT_MASK        (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD0_00                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_SHIFT                _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_RANGE               24:24
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_WOFFSET             0
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGSUP_0_OSSEM_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_SHIFT                _MK_SHIFT_CONST(25)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_FIELD               (_MK_SHIFT_CONST(0x7f) << XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_SHIFT)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_RANGE               31:25
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_WOFFSET             0
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_DEFAULT_MASK        (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_USBLEGSUP_0_RSVD1_00                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0                        _MK_ADDR_CONST(0x00000604)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SECURE                 0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_WORD_COUNT             1
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RESET_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_WRITE_MASK             _MK_MASK_CONST(0xe000e011)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_RANGE            0:0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_SMIEN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_RANGE            3:1
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_SHIFT             _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_RANGE            4:4
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSEEN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_RANGE            12:5
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD1_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_SHIFT             _MK_SHIFT_CONST(13)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_RANGE            13:13
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOEN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_SHIFT             _MK_SHIFT_CONST(14)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_RANGE            14:14
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIEN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_SHIFT             _MK_SHIFT_CONST(15)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_RANGE            15:15
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_DISABLED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAREN_ENABLED          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_RANGE              16:16
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_WOFFSET            0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_NOT_PENDING        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_EVI_PENDING            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_FIELD            (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_RANGE            19:17
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_DEFAULT_MASK     (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD2_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_SHIFT               _MK_SHIFT_CONST(20)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_RANGE              20:20
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_WOFFSET            0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_NOT_PENDING        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_HSE_PENDING            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_SHIFT             _MK_SHIFT_CONST(21)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_FIELD            (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_RANGE            28:21
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_WOFFSET          0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_RSVD3_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_SHIFT              _MK_SHIFT_CONST(29)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_RANGE             29:29
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_WOFFSET           0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_NOT_PENDING       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_PENDING           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_OSOC_CLEAR             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_SHIFT              _MK_SHIFT_CONST(30)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_RANGE             30:30
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_WOFFSET           0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_NOT_PENDING       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_PENDING           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_PCIC_CLEAR             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_SHIFT               _MK_SHIFT_CONST(31)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_SHIFT)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_RANGE              31:31
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_WOFFSET            0
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_NOT_PENDING        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_PENDING            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_USBLEGCTLSTS_0_BAR_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0                      _MK_ADDR_CONST(0x00000610)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_RESET_VAL            _MK_MASK_CONST(0x3000402)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x3000402)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_RANGE          7:0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_DEFAULT        (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SW_DEFAULT     (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_CAPID_SUPPROT_USB3   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_RANGE           15:8
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_WOFFSET         0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_DEFAULT         (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SW_DEFAULT      (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_NEXT_SUPPROT_USB2    _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_SHIFT        _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_RANGE       23:16
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MINORREV_0           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_SHIFT        _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_RANGE       31:24
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_DEFAULT     (_MK_MASK_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_SW_DEFAULT  (_MK_MASK_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_0_0_MAJORREV_3           _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0                      _MK_ADDR_CONST(0x00000614)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_RESET_VAL            _MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_FIELD        (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_RANGE        31:0
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_DEFAULT      (_MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_SW_DEFAULT   (_MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_1_0_NAMESTR_USB          _MK_ENUM_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0                      _MK_ADDR_CONST(0x00000618)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RESET_VAL            _MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RESET_MASK           _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_RANGE        7:0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_DEFAULT      (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_SW_DEFAULT   (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTOFS_VAL          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_SHIFT         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_RANGE        15:8
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_PORTCNT_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_FIELD          (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_RANGE          31:16
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_DEFAULT_MASK   (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_2_0_RSVD0_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0                      _MK_ADDR_CONST(0x0000061C)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_RANGE       31:0
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB3_3_0_SLOTTYPE_VAL         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0                      _MK_ADDR_CONST(0x00000620)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_RESET_VAL            _MK_MASK_CONST(0x2000402)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x2000402)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_RANGE          7:0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_DEFAULT        (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SW_DEFAULT     (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_CAPID_SUPPROT_USB3   _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_RANGE           15:8
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_WOFFSET         0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_DEFAULT         (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_SW_DEFAULT      (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_NEXT_DBCAP           _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_SHIFT        _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_RANGE       23:16
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MINORREV_0           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_SHIFT        _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_FIELD       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_RANGE       31:24
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_DEFAULT     (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_SW_DEFAULT  (_MK_MASK_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_SUPPROT_USB2_0_0_MAJORREV_3           _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0                      _MK_ADDR_CONST(0x00000624)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_RESET_VAL            _MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_FIELD        (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_RANGE        31:0
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_DEFAULT      (_MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_SW_DEFAULT   (_MK_MASK_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_1_0_NAMESTR_USB          _MK_ENUM_CONST(0x20425355)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0                      _MK_ADDR_CONST(0x00000628)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RESET_MASK           _MK_MASK_CONST(0xffff0000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffff0000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_RANGE        7:0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTOFS_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_SHIFT         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_FIELD        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_RANGE        15:8
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_PORTCNT_WOFFSET      0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_RANGE          16:16
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD0_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_RANGE            17:17
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_WOFFSET          0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HSO_TRUE             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_SHIFT             _MK_SHIFT_CONST(18)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_RANGE            18:18
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_WOFFSET          0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_IHI_TRUE             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_SHIFT             _MK_SHIFT_CONST(19)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_RANGE            19:19
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_WOFFSET          0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_HLC_TRUE             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_SHIFT           _MK_SHIFT_CONST(20)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_FIELD          (_MK_SHIFT_CONST(0xfff) << XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_RANGE          31:20
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_WOFFSET        0
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_DEFAULT_MASK   (_MK_MASK_CONST(0xfff)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfff)
#define XUSB_XHCI_EC_SUPPROT_USB2_2_0_RSVD1_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0                      _MK_ADDR_CONST(0x0000062C)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SECURE               0
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_WORD_COUNT           1
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_WRITE_MASK           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_SHIFT)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_RANGE       31:0
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_WOFFSET     0
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_SUPPROT_USB2_3_0_SLOTTYPE_VAL         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCID_0                          _MK_ADDR_CONST(0x00000630)
#define XUSB_XHCI_EC_DBCAP_DCID_0_SECURE                   0
#define XUSB_XHCI_EC_DBCAP_DCID_0_WORD_COUNT               1
#define XUSB_XHCI_EC_DBCAP_DCID_0_RESET_VAL                _MK_MASK_CONST(0x1000a)
#define XUSB_XHCI_EC_DBCAP_DCID_0_RESET_MASK               _MK_MASK_CONST(0x1fffff)
#define XUSB_XHCI_EC_DBCAP_DCID_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1000a)
#define XUSB_XHCI_EC_DBCAP_DCID_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1fffff)
#define XUSB_XHCI_EC_DBCAP_DCID_0_READ_MASK                _MK_MASK_CONST(0x1fffff)
#define XUSB_XHCI_EC_DBCAP_DCID_0_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_RANGE              7:0
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_DEFAULT            (_MK_MASK_CONST(0x0000000A)
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_SW_DEFAULT         (_MK_MASK_CONST(0x0000000A)
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCID_0_CAPID_DBCAP              _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_SHIFT                _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_FIELD               (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_RANGE               15:8
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_WOFFSET             0
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_DEFAULT_MASK        (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCID_0_NEXT_NONE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_SHIFT             _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_FIELD            (_MK_SHIFT_CONST(0x1f) << XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_RANGE            20:16
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_DEFAULT          (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_DEFAULT_MASK     (_MK_MASK_CONST(0x1f)
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_SW_DEFAULT       (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1f)
#define XUSB_XHCI_EC_DBCAP_DCID_0_DCERSTM_VALUE            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCDB_0                          _MK_ADDR_CONST(0x00000634)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_SECURE                   0
#define XUSB_XHCI_EC_DBCAP_DCDB_0_WORD_COUNT               1
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_READ_MASK                _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_WRITE_MASK               _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_FIELD              (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_RANGE              7:0
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_DEFAULT_MASK       (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_SHIFT            _MK_SHIFT_CONST(8)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_FIELD           (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_RANGE           15:8
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_WOFFSET         0
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_DEFAULT_MASK    (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_DBTARGET_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_SHIFT               _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_FIELD              (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_RANGE              31:16
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_DEFAULT_MASK       (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_DCDB_0_RSVD1_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0                      _MK_ADDR_CONST(0x00000638)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_SECURE               0
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_WORD_COUNT           1
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_WRITE_MASK           _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_FIELD         (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_RANGE         15:0
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_WOFFSET       0
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_DEFAULT_MASK  (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_ERSTSZ_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_FIELD          (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_RANGE          31:16
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_DEFAULT_MASK   (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTSZ_0_RSVD0_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0                         _MK_ADDR_CONST(0x0000063C)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_SECURE                  0
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_WORD_COUNT              1
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_RANGE             31:0
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_WOFFSET           0
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD0_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0                    _MK_ADDR_CONST(0x00000640)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_SECURE             0
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_WORD_COUNT         1
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RESET_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RESET_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_SW_DEFAULT_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_SW_DEFAULT_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_READ_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_WRITE_MASK         _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_SHIFT         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_FIELD        (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_RANGE        3:0
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_WOFFSET      0
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_SW_DEFAULT   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_RSVD0_00           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_SHIFT        _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_FIELD       (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_RANGE       31:4
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_WOFFSET     0
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_DEFAULT_MASK (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBALO_0_ADDRLO_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0                    _MK_ADDR_CONST(0x00000644)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_SECURE             0
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_WORD_COUNT         1
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_RESET_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_RESET_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_SW_DEFAULT_VAL     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_SW_DEFAULT_MASK    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_READ_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_WRITE_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_SHIFT        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_FIELD       (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_RANGE       31:0
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_WOFFSET     0
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_SW_DEFAULT  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0_ADDRHI_INIT        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0                      _MK_ADDR_CONST(0x00000648)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_SECURE               0
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_WORD_COUNT           1
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_WRITE_MASK           _MK_MASK_CONST(0xfffffff7)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_FIELD           (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_RANGE           2:0
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_WOFFSET         0
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_DEFAULT_MASK    (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_DESI_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_SHIFT           _MK_SHIFT_CONST(3)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_RANGE          3:3
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_RSVD0_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_SHIFT          _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_FIELD         (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_RANGE         31:4
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_WOFFSET       0
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_DEFAULT_MASK  (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPLO_0_ADDRLO_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0                      _MK_ADDR_CONST(0x0000064C)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_SECURE               0
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_WORD_COUNT           1
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_RESET_VAL            _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_WRITE_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_FIELD         (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_RANGE         31:0
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_WOFFSET       0
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_DEFAULT_MASK  (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCERDPHI_0_ADDRHI_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0                        _MK_ADDR_CONST(0x00000650)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_SECURE                 0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_WORD_COUNT             1
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RESET_VAL              _MK_MASK_CONST(0x150000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RESET_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_SW_DEFAULT_VAL         _MK_MASK_CONST(0x150000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_SW_DEFAULT_MASK        _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_READ_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_WRITE_MASK             _MK_MASK_CONST(0x8000001e)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_RANGE              0:0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_STOP               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCR_RUN                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_RANGE              1:1
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_DIS                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_LSE_EN                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_RANGE              2:2
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_FALSE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HOT_TRUE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_SHIFT               _MK_SHIFT_CONST(3)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_RANGE              3:3
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_FALSE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_HIT_TRUE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_SHIFT               _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_RANGE              4:4
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_SET                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DRC_CLEAR              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_FIELD            (_MK_SHIFT_CONST(0x7ff) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_RANGE            15:5
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_DEFAULT_MASK     (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x7ff)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_RSVD0_00               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_SHIFT          _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_FIELD         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_RANGE         23:16
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_WOFFSET       0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_DEFAULT       (_MK_MASK_CONST(0x00000015)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_DEFAULT_MASK  (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_SW_DEFAULT    (_MK_MASK_CONST(0x00000015)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_MAXBURST_INIT          _MK_ENUM_CONST(0x00000015)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_SHIFT            _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_FIELD           (_MK_SHIFT_CONST(0x7f) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_RANGE           30:24
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_WOFFSET         0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_DEFAULT_MASK    (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7f)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DEVADR_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_SHIFT               _MK_SHIFT_CONST(31)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_RANGE              31:31
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_WOFFSET            0
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_DIS                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCCTRL_0_DCE_EN                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCST_0                          _MK_ADDR_CONST(0x00000654)
#define XUSB_XHCI_EC_DBCAP_DCST_0_SECURE                   0
#define XUSB_XHCI_EC_DBCAP_DCST_0_WORD_COUNT               1
#define XUSB_XHCI_EC_DBCAP_DCST_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCST_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCST_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCST_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCST_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCST_0_WRITE_MASK               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCST_0_ER_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_RANGE                 0:0
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_WOFFSET               0
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_EMPTY                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCST_0_ER_NOTEMPTY              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_SHIFT                _MK_SHIFT_CONST(1)
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_FIELD               (_MK_SHIFT_CONST(0x7fffff) << XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_RANGE               23:1
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_WOFFSET             0
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_DEFAULT_MASK        (_MK_MASK_CONST(0x7fffff)
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x7fffff)
#define XUSB_XHCI_EC_DBCAP_DCST_0_RSVD_00                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_SHIFT                 _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_FIELD                (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_DBCAP_DCST_0_DPN_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_RANGE                31:24
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_WOFFSET              0
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_SW_DEFAULT_MASK      (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCST_0_DPN_INIT                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0                      _MK_ADDR_CONST(0x00000658)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_SECURE               0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_WORD_COUNT           1
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RESET_VAL            _MK_MASK_CONST(0x80)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RESET_MASK           _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_SW_DEFAULT_VAL       _MK_MASK_CONST(0x80)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_SW_DEFAULT_MASK      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_READ_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_WRITE_MASK           _MK_MASK_CONST(0xe20002)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_SHIFT             _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_RANGE            0:0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_NOCON            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CCS_CON              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_SHIFT             _MK_SHIFT_CONST(1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_RANGE            1:1
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_DIS              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PED_EN               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_SHIFT           _MK_SHIFT_CONST(2)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_FIELD          (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_RANGE          3:2
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_DEFAULT_MASK   (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0x3)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD0_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_SHIFT              _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_RANGE             4:4
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_WOFFSET           0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_NORST             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PR_RST               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_SHIFT             _MK_SHIFT_CONST(5)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_FIELD            (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_RANGE            8:5
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_DEFAULT          (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_DEFAULT_MASK     (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_SW_DEFAULT       (_MK_MASK_CONST(0x00000004)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_SW_DEFAULT_MASK  (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_U0               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_U1               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_U2               _MK_ENUM_CONST(0x00000002)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_U3               _MK_ENUM_CONST(0x00000003)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_DISABLED         _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_RXDETECT         _MK_ENUM_CONST(0x00000005)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_INACTIVE         _MK_ENUM_CONST(0x00000006)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_POLLING          _MK_ENUM_CONST(0x00000007)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_RECOVERY         _MK_ENUM_CONST(0x00000008)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_HOTRESET         _MK_ENUM_CONST(0x00000009)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_COMPLIANCE       _MK_ENUM_CONST(0x0000000A)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_LOOPBACK         _MK_ENUM_CONST(0x0000000B)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLS_RESUME           _MK_ENUM_CONST(0x0000000F)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_SHIFT           _MK_SHIFT_CONST(9)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_FIELD          (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_RANGE          9:9
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD1_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_SHIFT              _MK_SHIFT_CONST(10)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_FIELD             (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_RANGE             13:10
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_WOFFSET           0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_DEFAULT_MASK      (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_UNDEFINED         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PS_SS                _MK_ENUM_CONST(0x00000004)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_SHIFT           _MK_SHIFT_CONST(14)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_FIELD          (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_RANGE          16:14
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_DEFAULT_MASK   (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD2_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_SHIFT             _MK_SHIFT_CONST(17)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_RANGE            17:17
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_NOT_PENDING      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_PENDING          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CSC_CLEAR            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_SHIFT           _MK_SHIFT_CONST(18)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_FIELD          (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_RANGE          20:18
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_DEFAULT_MASK   (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_SW_DEFAULT_MASK (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD3_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_SHIFT             _MK_SHIFT_CONST(21)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_RANGE            21:21
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_NOT_PENDING      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_PENDING          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PRC_CLEAR            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_SHIFT             _MK_SHIFT_CONST(22)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_RANGE            22:22
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_NOT_PENDING      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_PENDING          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_PLC_CLEAR            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_SHIFT             _MK_SHIFT_CONST(23)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_RANGE            23:23
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_WOFFSET          0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_NOT_PENDING      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_PENDING          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_CEC_CLEAR            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_SHIFT           _MK_SHIFT_CONST(24)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_RANGE          31:24
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_DCPORTSC_0_RSVD4_00             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0                         _MK_ADDR_CONST(0x0000065C)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_SECURE                  0
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_WORD_COUNT              1
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_WRITE_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_RANGE             31:0
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_WOFFSET           0
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_DEFAULT_MASK      (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_SW_DEFAULT_MASK   (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_RSVD1_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0                       _MK_ADDR_CONST(0x00000660)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_SECURE                0
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_WORD_COUNT            1
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RESET_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_WRITE_MASK            _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_SHIFT            _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_FIELD           (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_RANGE           3:0
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_WOFFSET         0
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_DEFAULT_MASK    (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_SW_DEFAULT_MASK (_MK_MASK_CONST(0xf)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_RSVD0_00              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_SHIFT           _MK_SHIFT_CONST(4)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_FIELD          (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_RANGE          31:4
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_DEFAULT_MASK   (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_SW_DEFAULT_MASK (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPLO_0_ADDRLO_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0                       _MK_ADDR_CONST(0x00000664)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_SECURE                0
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_WORD_COUNT            1
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_RESET_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_RESET_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_SW_DEFAULT_VAL        _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_SW_DEFAULT_MASK       _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_READ_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_WRITE_MASK            _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_FIELD          (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_SHIFT)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_RANGE          31:0
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_DEFAULT_MASK   (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_DCECPHI_0_ADDRHI_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO0_0                         _MK_ADDR_CONST(0x00000668)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_SECURE                  0
#define XUSB_XHCI_EC_DBCAP_INFO0_0_WORD_COUNT              1
#define XUSB_XHCI_EC_DBCAP_INFO0_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_RESET_MASK              _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_READ_MASK               _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_WRITE_MASK              _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_SHIFT           _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_FIELD          (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_SHIFT)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_RANGE          7:0
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_DEFAULT_MASK   (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_SW_DEFAULT_MASK (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_VENDOR         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_PROTOCOL_GNU            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_SHIFT           _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_FIELD          (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_SHIFT)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_RANGE          31:16
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_WOFFSET        0
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_DEFAULT_MASK   (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_SW_DEFAULT     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_INFO0_0_VENDORID_INIT           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO1_0                         _MK_ADDR_CONST(0x0000066C)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_SECURE                  0
#define XUSB_XHCI_EC_DBCAP_INFO1_0_WORD_COUNT              1
#define XUSB_XHCI_EC_DBCAP_INFO1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_SHIFT          _MK_SHIFT_CONST(0)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_FIELD         (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_SHIFT)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_RANGE         15:0
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_WOFFSET       0
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_DEFAULT_MASK  (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_PRODUCTID_INIT          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_SHIFT            _MK_SHIFT_CONST(16)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_FIELD           (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_SHIFT)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_RANGE           31:16
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_WOFFSET         0
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_DEFAULT_MASK    (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_SW_DEFAULT_MASK (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_EC_DBCAP_INFO1_0_DEV_REV_INIT            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_MFINDEX_0                             _MK_ADDR_CONST(0x00000800)
#define XUSB_XHCI_RT_MFINDEX_0_SECURE                      0
#define XUSB_XHCI_RT_MFINDEX_0_WORD_COUNT                  1
#define XUSB_XHCI_RT_MFINDEX_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_MFINDEX_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_MFINDEX_0_MFINDEX_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_MFINDEX_0_MFINDEX_FIELD               (_MK_SHIFT_CONST(0x3fff) << XUSB_XHCI_RT_MFINDEX_0_MFINDEX_SHIFT)
#define XUSB_XHCI_RT_MFINDEX_0_MFINDEX_RANGE               13:0
#define XUSB_XHCI_RT_MFINDEX_0_MFINDEX_WOFFSET             0
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_SHIFT                  _MK_SHIFT_CONST(14)
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_FIELD                 (_MK_SHIFT_CONST(0x3ffff) << XUSB_XHCI_RT_MFINDEX_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_RANGE                 31:14
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_WOFFSET               0
#define XUSB_XHCI_RT_MFINDEX_0_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0                                _MK_ADDR_CONST(0x820)
#define XUSB_XHCI_RT_IMAN_0_SECURE                         0
#define XUSB_XHCI_RT_IMAN_0_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_0_RESET_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_IMAN_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMAN_0_WRITE_MASK                     _MK_MASK_CONST(0x3)
#define XUSB_XHCI_RT_IMAN_0_IP_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMAN_0_IP_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_0_IP_SHIFT)
#define XUSB_XHCI_RT_IMAN_0_IP_RANGE                       0:0
#define XUSB_XHCI_RT_IMAN_0_IP_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_0_IP_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IP_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_IP_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IP_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_IP_NOT_PENDING                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IP_PENDING                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_0_IP_CLEAR                       _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_0_IE_SHIFT                        _MK_SHIFT_CONST(1)
#define XUSB_XHCI_RT_IMAN_0_IE_FIELD                       (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_IMAN_0_IE_SHIFT)
#define XUSB_XHCI_RT_IMAN_0_IE_RANGE                       1:1
#define XUSB_XHCI_RT_IMAN_0_IE_WOFFSET                     0
#define XUSB_XHCI_RT_IMAN_0_IE_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IE_DEFAULT_MASK                (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_IE_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IE_SW_DEFAULT_MASK             (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_IMAN_0_IE_DISABLED                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMAN_0_IE_ENABLED                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_IMAN_0_RSVD0_SHIFT                     _MK_SHIFT_CONST(2)
#define XUSB_XHCI_RT_IMAN_0_RSVD0_FIELD                    (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_RT_IMAN_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_IMAN_0_RSVD0_RANGE                    31:2
#define XUSB_XHCI_RT_IMAN_0_RSVD0_WOFFSET                  0
#define XUSB_XHCI_RT_IMAN_0_RSVD0_00                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_IMOD_0                                _MK_ADDR_CONST(0x824)
#define XUSB_XHCI_RT_IMOD_0_SECURE                         0
#define XUSB_XHCI_RT_IMOD_0_WORD_COUNT                     1
#define XUSB_XHCI_RT_IMOD_0_RESET_VAL                      _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_0_SW_DEFAULT_VAL                 _MK_MASK_CONST(0xfa0)
#define XUSB_XHCI_RT_IMOD_0_SW_DEFAULT_MASK                _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_IMOD_0_IMODI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_IMOD_0_IMODI_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_0_IMODI_SHIFT)
#define XUSB_XHCI_RT_IMOD_0_IMODI_RANGE                    15:0
#define XUSB_XHCI_RT_IMOD_0_IMODI_WOFFSET                  0
#define XUSB_XHCI_RT_IMOD_0_IMODI_DEFAULT                  (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_0_IMODI_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_0_IMODI_SW_DEFAULT               (_MK_MASK_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_0_IMODI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_IMOD_0_IMODI_INIT                     _MK_ENUM_CONST(0x00000FA0)
#define XUSB_XHCI_RT_IMOD_0_IMODC_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_IMOD_0_IMODC_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_IMOD_0_IMODC_SHIFT)
#define XUSB_XHCI_RT_IMOD_0_IMODC_RANGE                    31:16
#define XUSB_XHCI_RT_IMOD_0_IMODC_WOFFSET                  0
#define XUSB_XHCI_RT_ERSTSZ_0                              _MK_ADDR_CONST(0x828)
#define XUSB_XHCI_RT_ERSTSZ_0_SECURE                       0
#define XUSB_XHCI_RT_ERSTSZ_0_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERSTSZ_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTSZ_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTSZ_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_SHIFT                      _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_0_SZ_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_RANGE                     15:0
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_WOFFSET                   0
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_RT_ERSTSZ_0_SZ_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(16)
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_RT_ERSTSZ_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_RANGE                  31:16
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERSTSZ_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERRSVD_0                              _MK_ADDR_CONST(0x82c)
#define XUSB_XHCI_RT_ERRSVD_0_SECURE                       0
#define XUSB_XHCI_RT_ERRSVD_0_WORD_COUNT                   1
#define XUSB_XHCI_RT_ERRSVD_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERRSVD_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_FIELD                  (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERRSVD_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_RANGE                  31:0
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_WOFFSET                0
#define XUSB_XHCI_RT_ERRSVD_0_RSVD0_00                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_0                             _MK_ADDR_CONST(0x830)
#define XUSB_XHCI_RT_ERSTBA0_0_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA0_0_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA0_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_0_RESET_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA0_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA0_0_WRITE_MASK                  _MK_MASK_CONST(0xfffffff0)
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_FIELD                 (_MK_SHIFT_CONST(0xf) << XUSB_XHCI_RT_ERSTBA0_0_RSVD0_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_RANGE                 3:0
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_WOFFSET               0
#define XUSB_XHCI_RT_ERSTBA0_0_RSVD0_00                    _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_SHIFT                _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_FIELD               (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_SHIFT)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_RANGE               31:4
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_DEFAULT_MASK        (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERSTBA0_0_ERSTBLO_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_0                             _MK_ADDR_CONST(0x834)
#define XUSB_XHCI_RT_ERSTBA1_0_SECURE                      0
#define XUSB_XHCI_RT_ERSTBA1_0_WORD_COUNT                  1
#define XUSB_XHCI_RT_ERSTBA1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERSTBA1_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_SHIFT)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_RANGE               31:0
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_WOFFSET             0
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERSTBA1_0_ERSTBHI_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0                               _MK_ADDR_CONST(0x838)
#define XUSB_XHCI_RT_ERDP0_0_SECURE                        0
#define XUSB_XHCI_RT_ERDP0_0_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP0_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP0_0_DESI_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP0_0_DESI_FIELD                    (_MK_SHIFT_CONST(0x7) << XUSB_XHCI_RT_ERDP0_0_DESI_SHIFT)
#define XUSB_XHCI_RT_ERDP0_0_DESI_RANGE                    2:0
#define XUSB_XHCI_RT_ERDP0_0_DESI_WOFFSET                  0
#define XUSB_XHCI_RT_ERDP0_0_DESI_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_DESI_DEFAULT_MASK             (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_0_DESI_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_DESI_SW_DEFAULT_MASK          (_MK_MASK_CONST(0x7)
#define XUSB_XHCI_RT_ERDP0_0_DESI_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_EHB_SHIFT                      _MK_SHIFT_CONST(3)
#define XUSB_XHCI_RT_ERDP0_0_EHB_FIELD                     (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_RT_ERDP0_0_EHB_SHIFT)
#define XUSB_XHCI_RT_ERDP0_0_EHB_RANGE                     3:3
#define XUSB_XHCI_RT_ERDP0_0_EHB_WOFFSET                   0
#define XUSB_XHCI_RT_ERDP0_0_EHB_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_EHB_DEFAULT_MASK              (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_0_EHB_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_EHB_SW_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_RT_ERDP0_0_EHB_NOT_PENDING               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_EHB_PENDING                   _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_0_EHB_CLEAR                     _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_SHIFT                  _MK_SHIFT_CONST(4)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_FIELD                 (_MK_SHIFT_CONST(0xfffffff) << XUSB_XHCI_RT_ERDP0_0_DQPTRLO_SHIFT)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_RANGE                 31:4
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_WOFFSET               0
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_DEFAULT_MASK          (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xfffffff)
#define XUSB_XHCI_RT_ERDP0_0_DQPTRLO_INIT                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_0                               _MK_ADDR_CONST(0x83c)
#define XUSB_XHCI_RT_ERDP1_0_SECURE                        0
#define XUSB_XHCI_RT_ERDP1_0_WORD_COUNT                    1
#define XUSB_XHCI_RT_ERDP1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_RT_ERDP1_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_SHIFT                  _MK_SHIFT_CONST(0)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_FIELD                 (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_RT_ERDP1_0_DQPTRHI_SHIFT)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_RANGE                 31:0
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_WOFFSET               0
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_SW_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_RT_ERDP1_0_DQPTRHI_INIT                  _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_0                                     _MK_ADDR_CONST(0xc00)
#define XUSB_XHCI_DB_0_SECURE                              0
#define XUSB_XHCI_DB_0_WORD_COUNT                          1
#define XUSB_XHCI_DB_0_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_0_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_0_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_0_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_0_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_0_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_0_TARGET_SHIFT)
#define XUSB_XHCI_DB_0_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_0_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_0_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_0_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_0_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_0_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_0_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_0_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_0_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_0_RSVD0_SHIFT)
#define XUSB_XHCI_DB_0_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_0_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_0_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_0_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_0_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_0_STREAMID_SHIFT)
#define XUSB_XHCI_DB_0_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_0_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_0_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_0_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_0_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_0_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_0_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_1                                     _MK_ADDR_CONST(0xc04)
#define XUSB_XHCI_DB_1_SECURE                              0
#define XUSB_XHCI_DB_1_WORD_COUNT                          1
#define XUSB_XHCI_DB_1_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_1_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_1_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_1_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_1_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_1_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_1_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_1_TARGET_SHIFT)
#define XUSB_XHCI_DB_1_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_1_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_1_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_1_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_1_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_1_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_1_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_1_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_1_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_1_RSVD0_SHIFT)
#define XUSB_XHCI_DB_1_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_1_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_1_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_1_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_1_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_1_STREAMID_SHIFT)
#define XUSB_XHCI_DB_1_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_1_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_1_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_1_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_1_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_1_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_1_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_2                                     _MK_ADDR_CONST(0xc08)
#define XUSB_XHCI_DB_2_SECURE                              0
#define XUSB_XHCI_DB_2_WORD_COUNT                          1
#define XUSB_XHCI_DB_2_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_2_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_2_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_2_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_2_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_2_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_2_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_2_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_2_TARGET_SHIFT)
#define XUSB_XHCI_DB_2_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_2_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_2_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_2_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_2_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_2_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_2_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_2_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_2_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_2_RSVD0_SHIFT)
#define XUSB_XHCI_DB_2_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_2_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_2_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_2_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_2_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_2_STREAMID_SHIFT)
#define XUSB_XHCI_DB_2_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_2_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_2_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_2_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_2_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_2_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_2_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_3                                     _MK_ADDR_CONST(0xc0c)
#define XUSB_XHCI_DB_3_SECURE                              0
#define XUSB_XHCI_DB_3_WORD_COUNT                          1
#define XUSB_XHCI_DB_3_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_3_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_3_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_3_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_3_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_3_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_3_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_3_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_3_TARGET_SHIFT)
#define XUSB_XHCI_DB_3_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_3_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_3_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_3_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_3_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_3_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_3_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_3_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_3_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_3_RSVD0_SHIFT)
#define XUSB_XHCI_DB_3_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_3_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_3_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_3_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_3_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_3_STREAMID_SHIFT)
#define XUSB_XHCI_DB_3_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_3_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_3_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_3_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_3_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_3_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_3_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_4                                     _MK_ADDR_CONST(0xc10)
#define XUSB_XHCI_DB_4_SECURE                              0
#define XUSB_XHCI_DB_4_WORD_COUNT                          1
#define XUSB_XHCI_DB_4_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_4_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_4_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_4_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_4_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_4_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_4_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_4_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_4_TARGET_SHIFT)
#define XUSB_XHCI_DB_4_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_4_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_4_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_4_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_4_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_4_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_4_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_4_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_4_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_4_RSVD0_SHIFT)
#define XUSB_XHCI_DB_4_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_4_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_4_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_4_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_4_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_4_STREAMID_SHIFT)
#define XUSB_XHCI_DB_4_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_4_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_4_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_4_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_4_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_4_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_4_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_5                                     _MK_ADDR_CONST(0xc14)
#define XUSB_XHCI_DB_5_SECURE                              0
#define XUSB_XHCI_DB_5_WORD_COUNT                          1
#define XUSB_XHCI_DB_5_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_5_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_5_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_5_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_5_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_5_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_5_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_5_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_5_TARGET_SHIFT)
#define XUSB_XHCI_DB_5_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_5_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_5_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_5_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_5_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_5_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_5_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_5_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_5_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_5_RSVD0_SHIFT)
#define XUSB_XHCI_DB_5_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_5_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_5_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_5_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_5_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_5_STREAMID_SHIFT)
#define XUSB_XHCI_DB_5_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_5_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_5_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_5_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_5_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_5_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_5_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_6                                     _MK_ADDR_CONST(0xc18)
#define XUSB_XHCI_DB_6_SECURE                              0
#define XUSB_XHCI_DB_6_WORD_COUNT                          1
#define XUSB_XHCI_DB_6_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_6_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_6_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_6_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_6_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_6_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_6_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_6_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_6_TARGET_SHIFT)
#define XUSB_XHCI_DB_6_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_6_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_6_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_6_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_6_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_6_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_6_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_6_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_6_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_6_RSVD0_SHIFT)
#define XUSB_XHCI_DB_6_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_6_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_6_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_6_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_6_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_6_STREAMID_SHIFT)
#define XUSB_XHCI_DB_6_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_6_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_6_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_6_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_6_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_6_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_6_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_7                                     _MK_ADDR_CONST(0xc1c)
#define XUSB_XHCI_DB_7_SECURE                              0
#define XUSB_XHCI_DB_7_WORD_COUNT                          1
#define XUSB_XHCI_DB_7_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_7_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_7_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_7_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_7_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_7_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_7_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_7_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_7_TARGET_SHIFT)
#define XUSB_XHCI_DB_7_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_7_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_7_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_7_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_7_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_7_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_7_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_7_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_7_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_7_RSVD0_SHIFT)
#define XUSB_XHCI_DB_7_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_7_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_7_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_7_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_7_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_7_STREAMID_SHIFT)
#define XUSB_XHCI_DB_7_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_7_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_7_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_7_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_7_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_7_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_7_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_8                                     _MK_ADDR_CONST(0xc20)
#define XUSB_XHCI_DB_8_SECURE                              0
#define XUSB_XHCI_DB_8_WORD_COUNT                          1
#define XUSB_XHCI_DB_8_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_8_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_8_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_8_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_8_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_8_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_8_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_8_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_8_TARGET_SHIFT)
#define XUSB_XHCI_DB_8_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_8_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_8_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_8_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_8_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_8_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_8_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_8_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_8_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_8_RSVD0_SHIFT)
#define XUSB_XHCI_DB_8_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_8_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_8_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_8_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_8_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_8_STREAMID_SHIFT)
#define XUSB_XHCI_DB_8_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_8_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_8_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_8_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_8_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_8_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_8_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_9                                     _MK_ADDR_CONST(0xc24)
#define XUSB_XHCI_DB_9_SECURE                              0
#define XUSB_XHCI_DB_9_WORD_COUNT                          1
#define XUSB_XHCI_DB_9_RESET_VAL                           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_9_RESET_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_9_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_9_SW_DEFAULT_MASK                     _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_9_READ_MASK                           _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_9_WRITE_MASK                          _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_9_TARGET_SHIFT                         _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_9_TARGET_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_9_TARGET_SHIFT)
#define XUSB_XHCI_DB_9_TARGET_RANGE                        7:0
#define XUSB_XHCI_DB_9_TARGET_WOFFSET                      0
#define XUSB_XHCI_DB_9_TARGET_DEFAULT                      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_9_TARGET_DEFAULT_MASK                 (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_9_TARGET_SW_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_9_TARGET_SW_DEFAULT_MASK              (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_9_TARGET_INIT                         _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_9_RSVD0_SHIFT                          _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_9_RSVD0_FIELD                         (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_9_RSVD0_SHIFT)
#define XUSB_XHCI_DB_9_RSVD0_RANGE                         15:8
#define XUSB_XHCI_DB_9_RSVD0_WOFFSET                       0
#define XUSB_XHCI_DB_9_RSVD0_00                            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_9_STREAMID_SHIFT                       _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_9_STREAMID_FIELD                      (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_9_STREAMID_SHIFT)
#define XUSB_XHCI_DB_9_STREAMID_RANGE                      31:16
#define XUSB_XHCI_DB_9_STREAMID_WOFFSET                    0
#define XUSB_XHCI_DB_9_STREAMID_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_9_STREAMID_DEFAULT_MASK               (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_9_STREAMID_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_9_STREAMID_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_9_STREAMID_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_10                                    _MK_ADDR_CONST(0xc28)
#define XUSB_XHCI_DB_10_SECURE                             0
#define XUSB_XHCI_DB_10_WORD_COUNT                         1
#define XUSB_XHCI_DB_10_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_10_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_10_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_10_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_10_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_10_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_10_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_10_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_10_TARGET_SHIFT)
#define XUSB_XHCI_DB_10_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_10_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_10_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_10_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_10_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_10_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_10_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_10_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_10_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_10_RSVD0_SHIFT)
#define XUSB_XHCI_DB_10_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_10_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_10_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_10_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_10_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_10_STREAMID_SHIFT)
#define XUSB_XHCI_DB_10_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_10_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_10_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_10_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_10_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_10_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_10_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_11                                    _MK_ADDR_CONST(0xc2c)
#define XUSB_XHCI_DB_11_SECURE                             0
#define XUSB_XHCI_DB_11_WORD_COUNT                         1
#define XUSB_XHCI_DB_11_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_11_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_11_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_11_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_11_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_11_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_11_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_11_TARGET_SHIFT)
#define XUSB_XHCI_DB_11_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_11_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_11_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_11_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_11_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_11_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_11_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_11_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_11_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_11_RSVD0_SHIFT)
#define XUSB_XHCI_DB_11_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_11_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_11_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_11_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_11_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_11_STREAMID_SHIFT)
#define XUSB_XHCI_DB_11_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_11_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_11_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_11_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_11_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_11_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_11_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_12                                    _MK_ADDR_CONST(0xc30)
#define XUSB_XHCI_DB_12_SECURE                             0
#define XUSB_XHCI_DB_12_WORD_COUNT                         1
#define XUSB_XHCI_DB_12_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_12_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_12_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_12_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_12_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_12_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_12_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_12_TARGET_SHIFT)
#define XUSB_XHCI_DB_12_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_12_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_12_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_12_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_12_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_12_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_12_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_12_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_12_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_12_RSVD0_SHIFT)
#define XUSB_XHCI_DB_12_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_12_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_12_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_12_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_12_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_12_STREAMID_SHIFT)
#define XUSB_XHCI_DB_12_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_12_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_12_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_12_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_12_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_12_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_12_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_13                                    _MK_ADDR_CONST(0xc34)
#define XUSB_XHCI_DB_13_SECURE                             0
#define XUSB_XHCI_DB_13_WORD_COUNT                         1
#define XUSB_XHCI_DB_13_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_13_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_13_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_13_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_13_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_13_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_13_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_13_TARGET_SHIFT)
#define XUSB_XHCI_DB_13_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_13_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_13_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_13_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_13_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_13_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_13_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_13_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_13_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_13_RSVD0_SHIFT)
#define XUSB_XHCI_DB_13_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_13_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_13_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_13_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_13_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_13_STREAMID_SHIFT)
#define XUSB_XHCI_DB_13_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_13_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_13_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_13_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_13_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_13_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_13_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_14                                    _MK_ADDR_CONST(0xc38)
#define XUSB_XHCI_DB_14_SECURE                             0
#define XUSB_XHCI_DB_14_WORD_COUNT                         1
#define XUSB_XHCI_DB_14_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_14_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_14_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_14_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_14_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_14_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_14_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_14_TARGET_SHIFT)
#define XUSB_XHCI_DB_14_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_14_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_14_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_14_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_14_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_14_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_14_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_14_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_14_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_14_RSVD0_SHIFT)
#define XUSB_XHCI_DB_14_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_14_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_14_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_14_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_14_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_14_STREAMID_SHIFT)
#define XUSB_XHCI_DB_14_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_14_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_14_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_14_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_14_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_14_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_14_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_15                                    _MK_ADDR_CONST(0xc3c)
#define XUSB_XHCI_DB_15_SECURE                             0
#define XUSB_XHCI_DB_15_WORD_COUNT                         1
#define XUSB_XHCI_DB_15_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_15_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_15_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_15_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_15_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_15_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_15_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_15_TARGET_SHIFT)
#define XUSB_XHCI_DB_15_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_15_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_15_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_15_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_15_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_15_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_15_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_15_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_15_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_15_RSVD0_SHIFT)
#define XUSB_XHCI_DB_15_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_15_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_15_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_15_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_15_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_15_STREAMID_SHIFT)
#define XUSB_XHCI_DB_15_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_15_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_15_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_15_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_15_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_15_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_15_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_16                                    _MK_ADDR_CONST(0xc40)
#define XUSB_XHCI_DB_16_SECURE                             0
#define XUSB_XHCI_DB_16_WORD_COUNT                         1
#define XUSB_XHCI_DB_16_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_16_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_16_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_16_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_16_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_16_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_16_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_16_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_16_TARGET_SHIFT)
#define XUSB_XHCI_DB_16_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_16_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_16_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_16_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_16_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_16_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_16_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_16_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_16_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_16_RSVD0_SHIFT)
#define XUSB_XHCI_DB_16_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_16_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_16_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_16_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_16_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_16_STREAMID_SHIFT)
#define XUSB_XHCI_DB_16_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_16_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_16_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_16_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_16_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_16_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_16_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_17                                    _MK_ADDR_CONST(0xc44)
#define XUSB_XHCI_DB_17_SECURE                             0
#define XUSB_XHCI_DB_17_WORD_COUNT                         1
#define XUSB_XHCI_DB_17_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_17_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_17_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_17_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_17_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_17_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_17_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_17_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_17_TARGET_SHIFT)
#define XUSB_XHCI_DB_17_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_17_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_17_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_17_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_17_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_17_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_17_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_17_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_17_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_17_RSVD0_SHIFT)
#define XUSB_XHCI_DB_17_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_17_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_17_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_17_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_17_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_17_STREAMID_SHIFT)
#define XUSB_XHCI_DB_17_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_17_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_17_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_17_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_17_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_17_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_17_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_18                                    _MK_ADDR_CONST(0xc48)
#define XUSB_XHCI_DB_18_SECURE                             0
#define XUSB_XHCI_DB_18_WORD_COUNT                         1
#define XUSB_XHCI_DB_18_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_18_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_18_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_18_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_18_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_18_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_18_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_18_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_18_TARGET_SHIFT)
#define XUSB_XHCI_DB_18_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_18_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_18_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_18_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_18_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_18_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_18_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_18_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_18_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_18_RSVD0_SHIFT)
#define XUSB_XHCI_DB_18_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_18_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_18_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_18_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_18_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_18_STREAMID_SHIFT)
#define XUSB_XHCI_DB_18_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_18_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_18_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_18_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_18_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_18_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_18_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_19                                    _MK_ADDR_CONST(0xc4c)
#define XUSB_XHCI_DB_19_SECURE                             0
#define XUSB_XHCI_DB_19_WORD_COUNT                         1
#define XUSB_XHCI_DB_19_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_19_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_19_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_19_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_19_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_19_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_19_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_19_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_19_TARGET_SHIFT)
#define XUSB_XHCI_DB_19_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_19_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_19_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_19_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_19_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_19_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_19_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_19_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_19_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_19_RSVD0_SHIFT)
#define XUSB_XHCI_DB_19_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_19_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_19_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_19_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_19_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_19_STREAMID_SHIFT)
#define XUSB_XHCI_DB_19_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_19_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_19_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_19_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_19_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_19_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_19_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_20                                    _MK_ADDR_CONST(0xc50)
#define XUSB_XHCI_DB_20_SECURE                             0
#define XUSB_XHCI_DB_20_WORD_COUNT                         1
#define XUSB_XHCI_DB_20_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_20_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_20_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_20_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_20_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_20_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_20_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_20_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_20_TARGET_SHIFT)
#define XUSB_XHCI_DB_20_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_20_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_20_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_20_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_20_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_20_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_20_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_20_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_20_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_20_RSVD0_SHIFT)
#define XUSB_XHCI_DB_20_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_20_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_20_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_20_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_20_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_20_STREAMID_SHIFT)
#define XUSB_XHCI_DB_20_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_20_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_20_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_20_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_20_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_20_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_20_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_21                                    _MK_ADDR_CONST(0xc54)
#define XUSB_XHCI_DB_21_SECURE                             0
#define XUSB_XHCI_DB_21_WORD_COUNT                         1
#define XUSB_XHCI_DB_21_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_21_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_21_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_21_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_21_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_21_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_21_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_21_TARGET_SHIFT)
#define XUSB_XHCI_DB_21_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_21_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_21_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_21_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_21_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_21_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_21_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_21_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_21_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_21_RSVD0_SHIFT)
#define XUSB_XHCI_DB_21_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_21_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_21_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_21_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_21_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_21_STREAMID_SHIFT)
#define XUSB_XHCI_DB_21_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_21_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_21_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_21_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_21_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_21_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_21_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_22                                    _MK_ADDR_CONST(0xc58)
#define XUSB_XHCI_DB_22_SECURE                             0
#define XUSB_XHCI_DB_22_WORD_COUNT                         1
#define XUSB_XHCI_DB_22_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_22_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_22_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_22_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_22_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_22_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_22_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_22_TARGET_SHIFT)
#define XUSB_XHCI_DB_22_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_22_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_22_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_22_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_22_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_22_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_22_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_22_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_22_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_22_RSVD0_SHIFT)
#define XUSB_XHCI_DB_22_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_22_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_22_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_22_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_22_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_22_STREAMID_SHIFT)
#define XUSB_XHCI_DB_22_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_22_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_22_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_22_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_22_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_22_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_22_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_23                                    _MK_ADDR_CONST(0xc5c)
#define XUSB_XHCI_DB_23_SECURE                             0
#define XUSB_XHCI_DB_23_WORD_COUNT                         1
#define XUSB_XHCI_DB_23_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_23_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_23_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_23_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_23_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_23_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_23_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_23_TARGET_SHIFT)
#define XUSB_XHCI_DB_23_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_23_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_23_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_23_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_23_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_23_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_23_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_23_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_23_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_23_RSVD0_SHIFT)
#define XUSB_XHCI_DB_23_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_23_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_23_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_23_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_23_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_23_STREAMID_SHIFT)
#define XUSB_XHCI_DB_23_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_23_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_23_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_23_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_23_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_23_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_23_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_24                                    _MK_ADDR_CONST(0xc60)
#define XUSB_XHCI_DB_24_SECURE                             0
#define XUSB_XHCI_DB_24_WORD_COUNT                         1
#define XUSB_XHCI_DB_24_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_24_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_24_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_24_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_24_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_24_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_24_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_24_TARGET_SHIFT)
#define XUSB_XHCI_DB_24_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_24_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_24_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_24_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_24_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_24_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_24_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_24_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_24_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_24_RSVD0_SHIFT)
#define XUSB_XHCI_DB_24_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_24_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_24_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_24_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_24_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_24_STREAMID_SHIFT)
#define XUSB_XHCI_DB_24_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_24_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_24_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_24_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_24_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_24_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_24_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_25                                    _MK_ADDR_CONST(0xc64)
#define XUSB_XHCI_DB_25_SECURE                             0
#define XUSB_XHCI_DB_25_WORD_COUNT                         1
#define XUSB_XHCI_DB_25_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_25_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_25_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_25_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_25_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_25_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_25_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_25_TARGET_SHIFT)
#define XUSB_XHCI_DB_25_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_25_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_25_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_25_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_25_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_25_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_25_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_25_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_25_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_25_RSVD0_SHIFT)
#define XUSB_XHCI_DB_25_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_25_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_25_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_25_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_25_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_25_STREAMID_SHIFT)
#define XUSB_XHCI_DB_25_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_25_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_25_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_25_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_25_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_25_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_25_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_26                                    _MK_ADDR_CONST(0xc68)
#define XUSB_XHCI_DB_26_SECURE                             0
#define XUSB_XHCI_DB_26_WORD_COUNT                         1
#define XUSB_XHCI_DB_26_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_26_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_26_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_26_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_26_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_26_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_26_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_26_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_26_TARGET_SHIFT)
#define XUSB_XHCI_DB_26_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_26_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_26_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_26_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_26_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_26_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_26_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_26_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_26_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_26_RSVD0_SHIFT)
#define XUSB_XHCI_DB_26_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_26_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_26_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_26_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_26_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_26_STREAMID_SHIFT)
#define XUSB_XHCI_DB_26_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_26_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_26_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_26_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_26_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_26_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_26_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_27                                    _MK_ADDR_CONST(0xc6c)
#define XUSB_XHCI_DB_27_SECURE                             0
#define XUSB_XHCI_DB_27_WORD_COUNT                         1
#define XUSB_XHCI_DB_27_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_27_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_27_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_27_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_27_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_27_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_27_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_27_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_27_TARGET_SHIFT)
#define XUSB_XHCI_DB_27_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_27_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_27_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_27_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_27_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_27_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_27_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_27_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_27_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_27_RSVD0_SHIFT)
#define XUSB_XHCI_DB_27_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_27_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_27_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_27_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_27_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_27_STREAMID_SHIFT)
#define XUSB_XHCI_DB_27_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_27_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_27_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_27_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_27_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_27_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_27_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_28                                    _MK_ADDR_CONST(0xc70)
#define XUSB_XHCI_DB_28_SECURE                             0
#define XUSB_XHCI_DB_28_WORD_COUNT                         1
#define XUSB_XHCI_DB_28_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_28_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_28_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_28_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_28_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_28_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_28_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_28_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_28_TARGET_SHIFT)
#define XUSB_XHCI_DB_28_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_28_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_28_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_28_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_28_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_28_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_28_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_28_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_28_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_28_RSVD0_SHIFT)
#define XUSB_XHCI_DB_28_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_28_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_28_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_28_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_28_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_28_STREAMID_SHIFT)
#define XUSB_XHCI_DB_28_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_28_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_28_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_28_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_28_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_28_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_28_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_29                                    _MK_ADDR_CONST(0xc74)
#define XUSB_XHCI_DB_29_SECURE                             0
#define XUSB_XHCI_DB_29_WORD_COUNT                         1
#define XUSB_XHCI_DB_29_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_29_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_29_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_29_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_29_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_29_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_29_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_29_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_29_TARGET_SHIFT)
#define XUSB_XHCI_DB_29_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_29_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_29_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_29_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_29_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_29_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_29_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_29_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_29_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_29_RSVD0_SHIFT)
#define XUSB_XHCI_DB_29_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_29_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_29_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_29_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_29_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_29_STREAMID_SHIFT)
#define XUSB_XHCI_DB_29_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_29_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_29_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_29_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_29_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_29_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_29_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_30                                    _MK_ADDR_CONST(0xc78)
#define XUSB_XHCI_DB_30_SECURE                             0
#define XUSB_XHCI_DB_30_WORD_COUNT                         1
#define XUSB_XHCI_DB_30_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_30_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_30_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_30_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_30_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_30_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_30_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_30_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_30_TARGET_SHIFT)
#define XUSB_XHCI_DB_30_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_30_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_30_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_30_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_30_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_30_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_30_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_30_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_30_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_30_RSVD0_SHIFT)
#define XUSB_XHCI_DB_30_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_30_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_30_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_30_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_30_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_30_STREAMID_SHIFT)
#define XUSB_XHCI_DB_30_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_30_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_30_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_30_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_30_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_30_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_30_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_31                                    _MK_ADDR_CONST(0xc7c)
#define XUSB_XHCI_DB_31_SECURE                             0
#define XUSB_XHCI_DB_31_WORD_COUNT                         1
#define XUSB_XHCI_DB_31_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_31_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_31_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_31_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_31_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_31_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_31_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_31_TARGET_SHIFT)
#define XUSB_XHCI_DB_31_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_31_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_31_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_31_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_31_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_31_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_31_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_31_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_31_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_31_RSVD0_SHIFT)
#define XUSB_XHCI_DB_31_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_31_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_31_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_31_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_31_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_31_STREAMID_SHIFT)
#define XUSB_XHCI_DB_31_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_31_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_31_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_31_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_31_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_31_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_31_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_32                                    _MK_ADDR_CONST(0xc80)
#define XUSB_XHCI_DB_32_SECURE                             0
#define XUSB_XHCI_DB_32_WORD_COUNT                         1
#define XUSB_XHCI_DB_32_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_32_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_32_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_32_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_32_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_32_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_32_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_32_TARGET_SHIFT)
#define XUSB_XHCI_DB_32_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_32_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_32_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_32_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_32_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_32_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_32_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_32_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_32_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_32_RSVD0_SHIFT)
#define XUSB_XHCI_DB_32_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_32_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_32_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_32_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_32_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_32_STREAMID_SHIFT)
#define XUSB_XHCI_DB_32_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_32_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_32_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_32_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_32_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_32_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_32_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_33                                    _MK_ADDR_CONST(0xc84)
#define XUSB_XHCI_DB_33_SECURE                             0
#define XUSB_XHCI_DB_33_WORD_COUNT                         1
#define XUSB_XHCI_DB_33_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_33_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_33_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_33_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_33_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_33_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_33_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_33_TARGET_SHIFT)
#define XUSB_XHCI_DB_33_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_33_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_33_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_33_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_33_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_33_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_33_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_33_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_33_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_33_RSVD0_SHIFT)
#define XUSB_XHCI_DB_33_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_33_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_33_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_33_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_33_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_33_STREAMID_SHIFT)
#define XUSB_XHCI_DB_33_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_33_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_33_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_33_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_33_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_33_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_33_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_34                                    _MK_ADDR_CONST(0xc88)
#define XUSB_XHCI_DB_34_SECURE                             0
#define XUSB_XHCI_DB_34_WORD_COUNT                         1
#define XUSB_XHCI_DB_34_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_34_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_34_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_34_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_34_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_34_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_34_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_34_TARGET_SHIFT)
#define XUSB_XHCI_DB_34_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_34_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_34_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_34_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_34_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_34_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_34_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_34_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_34_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_34_RSVD0_SHIFT)
#define XUSB_XHCI_DB_34_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_34_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_34_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_34_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_34_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_34_STREAMID_SHIFT)
#define XUSB_XHCI_DB_34_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_34_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_34_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_34_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_34_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_34_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_34_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_35                                    _MK_ADDR_CONST(0xc8c)
#define XUSB_XHCI_DB_35_SECURE                             0
#define XUSB_XHCI_DB_35_WORD_COUNT                         1
#define XUSB_XHCI_DB_35_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_35_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_35_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_35_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_35_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_35_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_35_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_35_TARGET_SHIFT)
#define XUSB_XHCI_DB_35_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_35_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_35_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_35_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_35_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_35_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_35_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_35_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_35_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_35_RSVD0_SHIFT)
#define XUSB_XHCI_DB_35_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_35_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_35_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_35_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_35_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_35_STREAMID_SHIFT)
#define XUSB_XHCI_DB_35_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_35_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_35_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_35_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_35_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_35_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_35_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_36                                    _MK_ADDR_CONST(0xc90)
#define XUSB_XHCI_DB_36_SECURE                             0
#define XUSB_XHCI_DB_36_WORD_COUNT                         1
#define XUSB_XHCI_DB_36_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_36_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_36_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_36_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_36_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_36_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_36_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_36_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_36_TARGET_SHIFT)
#define XUSB_XHCI_DB_36_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_36_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_36_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_36_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_36_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_36_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_36_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_36_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_36_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_36_RSVD0_SHIFT)
#define XUSB_XHCI_DB_36_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_36_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_36_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_36_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_36_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_36_STREAMID_SHIFT)
#define XUSB_XHCI_DB_36_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_36_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_36_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_36_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_36_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_36_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_36_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_37                                    _MK_ADDR_CONST(0xc94)
#define XUSB_XHCI_DB_37_SECURE                             0
#define XUSB_XHCI_DB_37_WORD_COUNT                         1
#define XUSB_XHCI_DB_37_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_37_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_37_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_37_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_37_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_37_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_37_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_37_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_37_TARGET_SHIFT)
#define XUSB_XHCI_DB_37_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_37_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_37_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_37_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_37_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_37_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_37_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_37_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_37_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_37_RSVD0_SHIFT)
#define XUSB_XHCI_DB_37_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_37_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_37_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_37_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_37_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_37_STREAMID_SHIFT)
#define XUSB_XHCI_DB_37_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_37_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_37_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_37_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_37_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_37_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_37_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_38                                    _MK_ADDR_CONST(0xc98)
#define XUSB_XHCI_DB_38_SECURE                             0
#define XUSB_XHCI_DB_38_WORD_COUNT                         1
#define XUSB_XHCI_DB_38_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_38_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_38_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_38_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_38_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_38_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_38_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_38_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_38_TARGET_SHIFT)
#define XUSB_XHCI_DB_38_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_38_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_38_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_38_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_38_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_38_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_38_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_38_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_38_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_38_RSVD0_SHIFT)
#define XUSB_XHCI_DB_38_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_38_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_38_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_38_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_38_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_38_STREAMID_SHIFT)
#define XUSB_XHCI_DB_38_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_38_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_38_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_38_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_38_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_38_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_38_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_39                                    _MK_ADDR_CONST(0xc9c)
#define XUSB_XHCI_DB_39_SECURE                             0
#define XUSB_XHCI_DB_39_WORD_COUNT                         1
#define XUSB_XHCI_DB_39_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_39_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_39_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_39_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_39_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_39_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_39_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_39_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_39_TARGET_SHIFT)
#define XUSB_XHCI_DB_39_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_39_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_39_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_39_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_39_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_39_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_39_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_39_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_39_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_39_RSVD0_SHIFT)
#define XUSB_XHCI_DB_39_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_39_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_39_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_39_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_39_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_39_STREAMID_SHIFT)
#define XUSB_XHCI_DB_39_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_39_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_39_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_39_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_39_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_39_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_39_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_40                                    _MK_ADDR_CONST(0xca0)
#define XUSB_XHCI_DB_40_SECURE                             0
#define XUSB_XHCI_DB_40_WORD_COUNT                         1
#define XUSB_XHCI_DB_40_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_40_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_40_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_40_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_40_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_40_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_40_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_40_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_40_TARGET_SHIFT)
#define XUSB_XHCI_DB_40_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_40_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_40_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_40_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_40_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_40_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_40_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_40_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_40_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_40_RSVD0_SHIFT)
#define XUSB_XHCI_DB_40_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_40_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_40_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_40_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_40_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_40_STREAMID_SHIFT)
#define XUSB_XHCI_DB_40_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_40_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_40_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_40_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_40_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_40_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_40_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_41                                    _MK_ADDR_CONST(0xca4)
#define XUSB_XHCI_DB_41_SECURE                             0
#define XUSB_XHCI_DB_41_WORD_COUNT                         1
#define XUSB_XHCI_DB_41_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_41_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_41_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_41_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_41_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_41_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_41_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_41_TARGET_SHIFT)
#define XUSB_XHCI_DB_41_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_41_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_41_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_41_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_41_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_41_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_41_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_41_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_41_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_41_RSVD0_SHIFT)
#define XUSB_XHCI_DB_41_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_41_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_41_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_41_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_41_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_41_STREAMID_SHIFT)
#define XUSB_XHCI_DB_41_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_41_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_41_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_41_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_41_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_41_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_41_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_42                                    _MK_ADDR_CONST(0xca8)
#define XUSB_XHCI_DB_42_SECURE                             0
#define XUSB_XHCI_DB_42_WORD_COUNT                         1
#define XUSB_XHCI_DB_42_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_42_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_42_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_42_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_42_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_42_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_42_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_42_TARGET_SHIFT)
#define XUSB_XHCI_DB_42_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_42_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_42_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_42_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_42_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_42_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_42_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_42_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_42_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_42_RSVD0_SHIFT)
#define XUSB_XHCI_DB_42_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_42_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_42_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_42_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_42_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_42_STREAMID_SHIFT)
#define XUSB_XHCI_DB_42_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_42_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_42_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_42_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_42_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_42_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_42_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_43                                    _MK_ADDR_CONST(0xcac)
#define XUSB_XHCI_DB_43_SECURE                             0
#define XUSB_XHCI_DB_43_WORD_COUNT                         1
#define XUSB_XHCI_DB_43_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_43_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_43_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_43_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_43_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_43_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_43_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_43_TARGET_SHIFT)
#define XUSB_XHCI_DB_43_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_43_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_43_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_43_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_43_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_43_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_43_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_43_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_43_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_43_RSVD0_SHIFT)
#define XUSB_XHCI_DB_43_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_43_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_43_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_43_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_43_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_43_STREAMID_SHIFT)
#define XUSB_XHCI_DB_43_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_43_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_43_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_43_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_43_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_43_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_43_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_44                                    _MK_ADDR_CONST(0xcb0)
#define XUSB_XHCI_DB_44_SECURE                             0
#define XUSB_XHCI_DB_44_WORD_COUNT                         1
#define XUSB_XHCI_DB_44_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_44_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_44_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_44_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_44_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_44_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_44_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_44_TARGET_SHIFT)
#define XUSB_XHCI_DB_44_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_44_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_44_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_44_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_44_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_44_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_44_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_44_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_44_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_44_RSVD0_SHIFT)
#define XUSB_XHCI_DB_44_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_44_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_44_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_44_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_44_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_44_STREAMID_SHIFT)
#define XUSB_XHCI_DB_44_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_44_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_44_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_44_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_44_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_44_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_44_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_45                                    _MK_ADDR_CONST(0xcb4)
#define XUSB_XHCI_DB_45_SECURE                             0
#define XUSB_XHCI_DB_45_WORD_COUNT                         1
#define XUSB_XHCI_DB_45_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_45_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_45_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_45_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_45_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_45_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_45_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_45_TARGET_SHIFT)
#define XUSB_XHCI_DB_45_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_45_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_45_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_45_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_45_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_45_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_45_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_45_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_45_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_45_RSVD0_SHIFT)
#define XUSB_XHCI_DB_45_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_45_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_45_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_45_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_45_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_45_STREAMID_SHIFT)
#define XUSB_XHCI_DB_45_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_45_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_45_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_45_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_45_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_45_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_45_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_46                                    _MK_ADDR_CONST(0xcb8)
#define XUSB_XHCI_DB_46_SECURE                             0
#define XUSB_XHCI_DB_46_WORD_COUNT                         1
#define XUSB_XHCI_DB_46_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_46_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_46_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_46_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_46_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_46_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_46_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_46_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_46_TARGET_SHIFT)
#define XUSB_XHCI_DB_46_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_46_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_46_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_46_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_46_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_46_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_46_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_46_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_46_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_46_RSVD0_SHIFT)
#define XUSB_XHCI_DB_46_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_46_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_46_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_46_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_46_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_46_STREAMID_SHIFT)
#define XUSB_XHCI_DB_46_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_46_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_46_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_46_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_46_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_46_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_46_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_47                                    _MK_ADDR_CONST(0xcbc)
#define XUSB_XHCI_DB_47_SECURE                             0
#define XUSB_XHCI_DB_47_WORD_COUNT                         1
#define XUSB_XHCI_DB_47_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_47_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_47_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_47_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_47_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_47_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_47_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_47_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_47_TARGET_SHIFT)
#define XUSB_XHCI_DB_47_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_47_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_47_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_47_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_47_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_47_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_47_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_47_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_47_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_47_RSVD0_SHIFT)
#define XUSB_XHCI_DB_47_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_47_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_47_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_47_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_47_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_47_STREAMID_SHIFT)
#define XUSB_XHCI_DB_47_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_47_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_47_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_47_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_47_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_47_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_47_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_48                                    _MK_ADDR_CONST(0xcc0)
#define XUSB_XHCI_DB_48_SECURE                             0
#define XUSB_XHCI_DB_48_WORD_COUNT                         1
#define XUSB_XHCI_DB_48_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_48_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_48_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_48_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_48_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_48_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_48_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_48_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_48_TARGET_SHIFT)
#define XUSB_XHCI_DB_48_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_48_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_48_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_48_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_48_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_48_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_48_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_48_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_48_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_48_RSVD0_SHIFT)
#define XUSB_XHCI_DB_48_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_48_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_48_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_48_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_48_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_48_STREAMID_SHIFT)
#define XUSB_XHCI_DB_48_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_48_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_48_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_48_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_48_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_48_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_48_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_49                                    _MK_ADDR_CONST(0xcc4)
#define XUSB_XHCI_DB_49_SECURE                             0
#define XUSB_XHCI_DB_49_WORD_COUNT                         1
#define XUSB_XHCI_DB_49_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_49_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_49_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_49_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_49_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_49_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_49_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_49_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_49_TARGET_SHIFT)
#define XUSB_XHCI_DB_49_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_49_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_49_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_49_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_49_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_49_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_49_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_49_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_49_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_49_RSVD0_SHIFT)
#define XUSB_XHCI_DB_49_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_49_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_49_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_49_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_49_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_49_STREAMID_SHIFT)
#define XUSB_XHCI_DB_49_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_49_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_49_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_49_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_49_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_49_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_49_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_50                                    _MK_ADDR_CONST(0xcc8)
#define XUSB_XHCI_DB_50_SECURE                             0
#define XUSB_XHCI_DB_50_WORD_COUNT                         1
#define XUSB_XHCI_DB_50_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_50_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_50_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_50_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_50_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_50_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_50_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_50_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_50_TARGET_SHIFT)
#define XUSB_XHCI_DB_50_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_50_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_50_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_50_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_50_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_50_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_50_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_50_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_50_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_50_RSVD0_SHIFT)
#define XUSB_XHCI_DB_50_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_50_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_50_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_50_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_50_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_50_STREAMID_SHIFT)
#define XUSB_XHCI_DB_50_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_50_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_50_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_50_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_50_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_50_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_50_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_51                                    _MK_ADDR_CONST(0xccc)
#define XUSB_XHCI_DB_51_SECURE                             0
#define XUSB_XHCI_DB_51_WORD_COUNT                         1
#define XUSB_XHCI_DB_51_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_51_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_51_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_51_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_51_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_51_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_51_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_51_TARGET_SHIFT)
#define XUSB_XHCI_DB_51_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_51_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_51_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_51_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_51_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_51_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_51_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_51_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_51_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_51_RSVD0_SHIFT)
#define XUSB_XHCI_DB_51_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_51_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_51_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_51_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_51_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_51_STREAMID_SHIFT)
#define XUSB_XHCI_DB_51_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_51_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_51_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_51_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_51_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_51_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_51_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_52                                    _MK_ADDR_CONST(0xcd0)
#define XUSB_XHCI_DB_52_SECURE                             0
#define XUSB_XHCI_DB_52_WORD_COUNT                         1
#define XUSB_XHCI_DB_52_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_52_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_52_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_52_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_52_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_52_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_52_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_52_TARGET_SHIFT)
#define XUSB_XHCI_DB_52_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_52_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_52_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_52_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_52_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_52_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_52_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_52_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_52_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_52_RSVD0_SHIFT)
#define XUSB_XHCI_DB_52_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_52_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_52_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_52_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_52_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_52_STREAMID_SHIFT)
#define XUSB_XHCI_DB_52_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_52_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_52_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_52_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_52_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_52_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_52_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_53                                    _MK_ADDR_CONST(0xcd4)
#define XUSB_XHCI_DB_53_SECURE                             0
#define XUSB_XHCI_DB_53_WORD_COUNT                         1
#define XUSB_XHCI_DB_53_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_53_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_53_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_53_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_53_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_53_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_53_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_53_TARGET_SHIFT)
#define XUSB_XHCI_DB_53_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_53_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_53_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_53_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_53_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_53_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_53_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_53_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_53_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_53_RSVD0_SHIFT)
#define XUSB_XHCI_DB_53_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_53_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_53_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_53_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_53_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_53_STREAMID_SHIFT)
#define XUSB_XHCI_DB_53_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_53_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_53_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_53_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_53_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_53_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_53_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_54                                    _MK_ADDR_CONST(0xcd8)
#define XUSB_XHCI_DB_54_SECURE                             0
#define XUSB_XHCI_DB_54_WORD_COUNT                         1
#define XUSB_XHCI_DB_54_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_54_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_54_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_54_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_54_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_54_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_54_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_54_TARGET_SHIFT)
#define XUSB_XHCI_DB_54_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_54_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_54_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_54_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_54_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_54_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_54_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_54_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_54_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_54_RSVD0_SHIFT)
#define XUSB_XHCI_DB_54_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_54_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_54_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_54_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_54_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_54_STREAMID_SHIFT)
#define XUSB_XHCI_DB_54_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_54_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_54_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_54_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_54_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_54_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_54_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_55                                    _MK_ADDR_CONST(0xcdc)
#define XUSB_XHCI_DB_55_SECURE                             0
#define XUSB_XHCI_DB_55_WORD_COUNT                         1
#define XUSB_XHCI_DB_55_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_55_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_55_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_55_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_55_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_55_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_55_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_55_TARGET_SHIFT)
#define XUSB_XHCI_DB_55_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_55_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_55_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_55_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_55_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_55_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_55_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_55_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_55_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_55_RSVD0_SHIFT)
#define XUSB_XHCI_DB_55_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_55_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_55_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_55_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_55_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_55_STREAMID_SHIFT)
#define XUSB_XHCI_DB_55_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_55_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_55_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_55_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_55_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_55_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_55_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_56                                    _MK_ADDR_CONST(0xce0)
#define XUSB_XHCI_DB_56_SECURE                             0
#define XUSB_XHCI_DB_56_WORD_COUNT                         1
#define XUSB_XHCI_DB_56_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_56_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_56_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_56_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_56_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_56_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_56_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_56_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_56_TARGET_SHIFT)
#define XUSB_XHCI_DB_56_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_56_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_56_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_56_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_56_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_56_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_56_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_56_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_56_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_56_RSVD0_SHIFT)
#define XUSB_XHCI_DB_56_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_56_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_56_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_56_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_56_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_56_STREAMID_SHIFT)
#define XUSB_XHCI_DB_56_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_56_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_56_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_56_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_56_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_56_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_56_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_57                                    _MK_ADDR_CONST(0xce4)
#define XUSB_XHCI_DB_57_SECURE                             0
#define XUSB_XHCI_DB_57_WORD_COUNT                         1
#define XUSB_XHCI_DB_57_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_57_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_57_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_57_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_57_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_57_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_57_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_57_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_57_TARGET_SHIFT)
#define XUSB_XHCI_DB_57_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_57_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_57_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_57_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_57_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_57_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_57_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_57_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_57_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_57_RSVD0_SHIFT)
#define XUSB_XHCI_DB_57_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_57_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_57_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_57_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_57_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_57_STREAMID_SHIFT)
#define XUSB_XHCI_DB_57_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_57_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_57_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_57_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_57_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_57_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_57_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_58                                    _MK_ADDR_CONST(0xce8)
#define XUSB_XHCI_DB_58_SECURE                             0
#define XUSB_XHCI_DB_58_WORD_COUNT                         1
#define XUSB_XHCI_DB_58_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_58_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_58_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_58_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_58_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_58_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_58_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_58_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_58_TARGET_SHIFT)
#define XUSB_XHCI_DB_58_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_58_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_58_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_58_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_58_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_58_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_58_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_58_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_58_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_58_RSVD0_SHIFT)
#define XUSB_XHCI_DB_58_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_58_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_58_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_58_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_58_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_58_STREAMID_SHIFT)
#define XUSB_XHCI_DB_58_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_58_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_58_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_58_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_58_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_58_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_58_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_59                                    _MK_ADDR_CONST(0xcec)
#define XUSB_XHCI_DB_59_SECURE                             0
#define XUSB_XHCI_DB_59_WORD_COUNT                         1
#define XUSB_XHCI_DB_59_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_59_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_59_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_59_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_59_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_59_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_59_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_59_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_59_TARGET_SHIFT)
#define XUSB_XHCI_DB_59_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_59_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_59_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_59_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_59_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_59_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_59_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_59_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_59_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_59_RSVD0_SHIFT)
#define XUSB_XHCI_DB_59_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_59_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_59_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_59_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_59_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_59_STREAMID_SHIFT)
#define XUSB_XHCI_DB_59_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_59_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_59_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_59_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_59_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_59_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_59_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_60                                    _MK_ADDR_CONST(0xcf0)
#define XUSB_XHCI_DB_60_SECURE                             0
#define XUSB_XHCI_DB_60_WORD_COUNT                         1
#define XUSB_XHCI_DB_60_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_60_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_60_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_60_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_60_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_60_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_60_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_60_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_60_TARGET_SHIFT)
#define XUSB_XHCI_DB_60_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_60_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_60_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_60_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_60_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_60_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_60_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_60_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_60_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_60_RSVD0_SHIFT)
#define XUSB_XHCI_DB_60_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_60_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_60_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_60_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_60_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_60_STREAMID_SHIFT)
#define XUSB_XHCI_DB_60_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_60_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_60_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_60_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_60_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_60_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_60_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_61                                    _MK_ADDR_CONST(0xcf4)
#define XUSB_XHCI_DB_61_SECURE                             0
#define XUSB_XHCI_DB_61_WORD_COUNT                         1
#define XUSB_XHCI_DB_61_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_61_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_61_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_61_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_61_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_61_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_61_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_61_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_61_TARGET_SHIFT)
#define XUSB_XHCI_DB_61_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_61_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_61_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_61_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_61_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_61_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_61_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_61_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_61_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_61_RSVD0_SHIFT)
#define XUSB_XHCI_DB_61_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_61_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_61_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_61_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_61_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_61_STREAMID_SHIFT)
#define XUSB_XHCI_DB_61_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_61_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_61_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_61_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_61_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_61_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_61_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_62                                    _MK_ADDR_CONST(0xcf8)
#define XUSB_XHCI_DB_62_SECURE                             0
#define XUSB_XHCI_DB_62_WORD_COUNT                         1
#define XUSB_XHCI_DB_62_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_62_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_62_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_62_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_62_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_62_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_62_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_62_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_62_TARGET_SHIFT)
#define XUSB_XHCI_DB_62_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_62_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_62_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_62_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_62_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_62_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_62_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_62_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_62_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_62_RSVD0_SHIFT)
#define XUSB_XHCI_DB_62_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_62_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_62_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_62_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_62_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_62_STREAMID_SHIFT)
#define XUSB_XHCI_DB_62_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_62_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_62_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_62_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_62_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_62_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_62_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_63                                    _MK_ADDR_CONST(0xcfc)
#define XUSB_XHCI_DB_63_SECURE                             0
#define XUSB_XHCI_DB_63_WORD_COUNT                         1
#define XUSB_XHCI_DB_63_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_63_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_63_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_63_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_63_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_63_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_63_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_63_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_63_TARGET_SHIFT)
#define XUSB_XHCI_DB_63_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_63_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_63_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_63_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_63_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_63_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_63_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_63_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_63_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_63_RSVD0_SHIFT)
#define XUSB_XHCI_DB_63_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_63_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_63_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_63_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_63_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_63_STREAMID_SHIFT)
#define XUSB_XHCI_DB_63_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_63_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_63_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_63_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_63_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_63_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_63_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_64                                    _MK_ADDR_CONST(0xd00)
#define XUSB_XHCI_DB_64_SECURE                             0
#define XUSB_XHCI_DB_64_WORD_COUNT                         1
#define XUSB_XHCI_DB_64_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_64_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_64_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_64_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_64_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_64_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_64_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_64_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_64_TARGET_SHIFT)
#define XUSB_XHCI_DB_64_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_64_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_64_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_64_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_64_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_64_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_64_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_64_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_64_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_64_RSVD0_SHIFT)
#define XUSB_XHCI_DB_64_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_64_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_64_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_64_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_64_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_64_STREAMID_SHIFT)
#define XUSB_XHCI_DB_64_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_64_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_64_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_64_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_64_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_64_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_64_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_65                                    _MK_ADDR_CONST(0xd04)
#define XUSB_XHCI_DB_65_SECURE                             0
#define XUSB_XHCI_DB_65_WORD_COUNT                         1
#define XUSB_XHCI_DB_65_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_65_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_65_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_65_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_65_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_65_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_65_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_65_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_65_TARGET_SHIFT)
#define XUSB_XHCI_DB_65_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_65_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_65_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_65_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_65_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_65_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_65_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_65_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_65_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_65_RSVD0_SHIFT)
#define XUSB_XHCI_DB_65_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_65_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_65_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_65_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_65_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_65_STREAMID_SHIFT)
#define XUSB_XHCI_DB_65_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_65_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_65_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_65_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_65_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_65_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_65_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_66                                    _MK_ADDR_CONST(0xd08)
#define XUSB_XHCI_DB_66_SECURE                             0
#define XUSB_XHCI_DB_66_WORD_COUNT                         1
#define XUSB_XHCI_DB_66_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_66_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_66_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_66_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_66_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_66_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_66_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_66_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_66_TARGET_SHIFT)
#define XUSB_XHCI_DB_66_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_66_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_66_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_66_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_66_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_66_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_66_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_66_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_66_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_66_RSVD0_SHIFT)
#define XUSB_XHCI_DB_66_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_66_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_66_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_66_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_66_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_66_STREAMID_SHIFT)
#define XUSB_XHCI_DB_66_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_66_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_66_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_66_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_66_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_66_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_66_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_67                                    _MK_ADDR_CONST(0xd0c)
#define XUSB_XHCI_DB_67_SECURE                             0
#define XUSB_XHCI_DB_67_WORD_COUNT                         1
#define XUSB_XHCI_DB_67_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_67_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_67_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_67_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_67_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_67_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_67_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_67_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_67_TARGET_SHIFT)
#define XUSB_XHCI_DB_67_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_67_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_67_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_67_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_67_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_67_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_67_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_67_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_67_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_67_RSVD0_SHIFT)
#define XUSB_XHCI_DB_67_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_67_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_67_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_67_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_67_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_67_STREAMID_SHIFT)
#define XUSB_XHCI_DB_67_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_67_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_67_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_67_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_67_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_67_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_67_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_68                                    _MK_ADDR_CONST(0xd10)
#define XUSB_XHCI_DB_68_SECURE                             0
#define XUSB_XHCI_DB_68_WORD_COUNT                         1
#define XUSB_XHCI_DB_68_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_68_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_68_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_68_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_68_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_68_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_68_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_68_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_68_TARGET_SHIFT)
#define XUSB_XHCI_DB_68_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_68_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_68_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_68_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_68_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_68_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_68_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_68_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_68_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_68_RSVD0_SHIFT)
#define XUSB_XHCI_DB_68_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_68_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_68_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_68_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_68_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_68_STREAMID_SHIFT)
#define XUSB_XHCI_DB_68_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_68_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_68_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_68_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_68_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_68_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_68_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_69                                    _MK_ADDR_CONST(0xd14)
#define XUSB_XHCI_DB_69_SECURE                             0
#define XUSB_XHCI_DB_69_WORD_COUNT                         1
#define XUSB_XHCI_DB_69_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_69_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_69_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_69_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_69_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_69_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_69_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_69_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_69_TARGET_SHIFT)
#define XUSB_XHCI_DB_69_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_69_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_69_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_69_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_69_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_69_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_69_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_69_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_69_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_69_RSVD0_SHIFT)
#define XUSB_XHCI_DB_69_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_69_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_69_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_69_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_69_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_69_STREAMID_SHIFT)
#define XUSB_XHCI_DB_69_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_69_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_69_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_69_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_69_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_69_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_69_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_70                                    _MK_ADDR_CONST(0xd18)
#define XUSB_XHCI_DB_70_SECURE                             0
#define XUSB_XHCI_DB_70_WORD_COUNT                         1
#define XUSB_XHCI_DB_70_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_70_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_70_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_70_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_70_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_70_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_70_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_70_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_70_TARGET_SHIFT)
#define XUSB_XHCI_DB_70_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_70_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_70_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_70_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_70_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_70_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_70_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_70_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_70_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_70_RSVD0_SHIFT)
#define XUSB_XHCI_DB_70_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_70_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_70_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_70_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_70_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_70_STREAMID_SHIFT)
#define XUSB_XHCI_DB_70_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_70_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_70_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_70_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_70_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_70_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_70_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_71                                    _MK_ADDR_CONST(0xd1c)
#define XUSB_XHCI_DB_71_SECURE                             0
#define XUSB_XHCI_DB_71_WORD_COUNT                         1
#define XUSB_XHCI_DB_71_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_71_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_71_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_71_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_71_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_71_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_71_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_71_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_71_TARGET_SHIFT)
#define XUSB_XHCI_DB_71_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_71_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_71_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_71_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_71_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_71_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_71_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_71_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_71_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_71_RSVD0_SHIFT)
#define XUSB_XHCI_DB_71_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_71_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_71_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_71_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_71_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_71_STREAMID_SHIFT)
#define XUSB_XHCI_DB_71_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_71_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_71_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_71_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_71_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_71_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_71_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_72                                    _MK_ADDR_CONST(0xd20)
#define XUSB_XHCI_DB_72_SECURE                             0
#define XUSB_XHCI_DB_72_WORD_COUNT                         1
#define XUSB_XHCI_DB_72_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_72_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_72_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_72_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_72_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_72_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_72_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_72_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_72_TARGET_SHIFT)
#define XUSB_XHCI_DB_72_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_72_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_72_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_72_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_72_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_72_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_72_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_72_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_72_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_72_RSVD0_SHIFT)
#define XUSB_XHCI_DB_72_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_72_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_72_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_72_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_72_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_72_STREAMID_SHIFT)
#define XUSB_XHCI_DB_72_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_72_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_72_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_72_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_72_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_72_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_72_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_73                                    _MK_ADDR_CONST(0xd24)
#define XUSB_XHCI_DB_73_SECURE                             0
#define XUSB_XHCI_DB_73_WORD_COUNT                         1
#define XUSB_XHCI_DB_73_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_73_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_73_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_73_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_73_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_73_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_73_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_73_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_73_TARGET_SHIFT)
#define XUSB_XHCI_DB_73_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_73_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_73_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_73_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_73_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_73_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_73_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_73_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_73_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_73_RSVD0_SHIFT)
#define XUSB_XHCI_DB_73_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_73_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_73_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_73_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_73_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_73_STREAMID_SHIFT)
#define XUSB_XHCI_DB_73_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_73_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_73_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_73_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_73_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_73_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_73_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_74                                    _MK_ADDR_CONST(0xd28)
#define XUSB_XHCI_DB_74_SECURE                             0
#define XUSB_XHCI_DB_74_WORD_COUNT                         1
#define XUSB_XHCI_DB_74_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_74_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_74_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_74_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_74_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_74_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_74_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_74_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_74_TARGET_SHIFT)
#define XUSB_XHCI_DB_74_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_74_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_74_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_74_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_74_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_74_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_74_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_74_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_74_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_74_RSVD0_SHIFT)
#define XUSB_XHCI_DB_74_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_74_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_74_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_74_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_74_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_74_STREAMID_SHIFT)
#define XUSB_XHCI_DB_74_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_74_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_74_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_74_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_74_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_74_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_74_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_75                                    _MK_ADDR_CONST(0xd2c)
#define XUSB_XHCI_DB_75_SECURE                             0
#define XUSB_XHCI_DB_75_WORD_COUNT                         1
#define XUSB_XHCI_DB_75_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_75_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_75_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_75_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_75_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_75_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_75_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_75_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_75_TARGET_SHIFT)
#define XUSB_XHCI_DB_75_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_75_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_75_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_75_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_75_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_75_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_75_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_75_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_75_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_75_RSVD0_SHIFT)
#define XUSB_XHCI_DB_75_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_75_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_75_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_75_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_75_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_75_STREAMID_SHIFT)
#define XUSB_XHCI_DB_75_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_75_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_75_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_75_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_75_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_75_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_75_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_76                                    _MK_ADDR_CONST(0xd30)
#define XUSB_XHCI_DB_76_SECURE                             0
#define XUSB_XHCI_DB_76_WORD_COUNT                         1
#define XUSB_XHCI_DB_76_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_76_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_76_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_76_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_76_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_76_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_76_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_76_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_76_TARGET_SHIFT)
#define XUSB_XHCI_DB_76_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_76_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_76_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_76_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_76_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_76_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_76_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_76_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_76_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_76_RSVD0_SHIFT)
#define XUSB_XHCI_DB_76_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_76_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_76_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_76_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_76_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_76_STREAMID_SHIFT)
#define XUSB_XHCI_DB_76_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_76_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_76_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_76_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_76_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_76_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_76_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_77                                    _MK_ADDR_CONST(0xd34)
#define XUSB_XHCI_DB_77_SECURE                             0
#define XUSB_XHCI_DB_77_WORD_COUNT                         1
#define XUSB_XHCI_DB_77_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_77_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_77_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_77_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_77_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_77_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_77_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_77_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_77_TARGET_SHIFT)
#define XUSB_XHCI_DB_77_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_77_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_77_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_77_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_77_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_77_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_77_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_77_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_77_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_77_RSVD0_SHIFT)
#define XUSB_XHCI_DB_77_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_77_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_77_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_77_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_77_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_77_STREAMID_SHIFT)
#define XUSB_XHCI_DB_77_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_77_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_77_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_77_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_77_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_77_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_77_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_78                                    _MK_ADDR_CONST(0xd38)
#define XUSB_XHCI_DB_78_SECURE                             0
#define XUSB_XHCI_DB_78_WORD_COUNT                         1
#define XUSB_XHCI_DB_78_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_78_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_78_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_78_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_78_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_78_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_78_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_78_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_78_TARGET_SHIFT)
#define XUSB_XHCI_DB_78_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_78_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_78_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_78_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_78_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_78_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_78_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_78_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_78_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_78_RSVD0_SHIFT)
#define XUSB_XHCI_DB_78_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_78_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_78_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_78_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_78_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_78_STREAMID_SHIFT)
#define XUSB_XHCI_DB_78_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_78_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_78_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_78_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_78_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_78_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_78_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_79                                    _MK_ADDR_CONST(0xd3c)
#define XUSB_XHCI_DB_79_SECURE                             0
#define XUSB_XHCI_DB_79_WORD_COUNT                         1
#define XUSB_XHCI_DB_79_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_79_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_79_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_79_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_79_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_79_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_79_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_79_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_79_TARGET_SHIFT)
#define XUSB_XHCI_DB_79_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_79_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_79_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_79_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_79_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_79_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_79_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_79_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_79_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_79_RSVD0_SHIFT)
#define XUSB_XHCI_DB_79_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_79_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_79_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_79_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_79_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_79_STREAMID_SHIFT)
#define XUSB_XHCI_DB_79_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_79_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_79_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_79_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_79_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_79_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_79_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_80                                    _MK_ADDR_CONST(0xd40)
#define XUSB_XHCI_DB_80_SECURE                             0
#define XUSB_XHCI_DB_80_WORD_COUNT                         1
#define XUSB_XHCI_DB_80_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_80_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_80_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_80_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_80_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_80_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_80_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_80_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_80_TARGET_SHIFT)
#define XUSB_XHCI_DB_80_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_80_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_80_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_80_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_80_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_80_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_80_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_80_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_80_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_80_RSVD0_SHIFT)
#define XUSB_XHCI_DB_80_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_80_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_80_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_80_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_80_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_80_STREAMID_SHIFT)
#define XUSB_XHCI_DB_80_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_80_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_80_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_80_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_80_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_80_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_80_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_81                                    _MK_ADDR_CONST(0xd44)
#define XUSB_XHCI_DB_81_SECURE                             0
#define XUSB_XHCI_DB_81_WORD_COUNT                         1
#define XUSB_XHCI_DB_81_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_81_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_81_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_81_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_81_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_81_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_81_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_81_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_81_TARGET_SHIFT)
#define XUSB_XHCI_DB_81_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_81_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_81_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_81_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_81_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_81_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_81_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_81_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_81_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_81_RSVD0_SHIFT)
#define XUSB_XHCI_DB_81_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_81_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_81_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_81_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_81_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_81_STREAMID_SHIFT)
#define XUSB_XHCI_DB_81_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_81_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_81_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_81_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_81_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_81_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_81_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_82                                    _MK_ADDR_CONST(0xd48)
#define XUSB_XHCI_DB_82_SECURE                             0
#define XUSB_XHCI_DB_82_WORD_COUNT                         1
#define XUSB_XHCI_DB_82_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_82_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_82_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_82_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_82_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_82_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_82_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_82_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_82_TARGET_SHIFT)
#define XUSB_XHCI_DB_82_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_82_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_82_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_82_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_82_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_82_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_82_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_82_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_82_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_82_RSVD0_SHIFT)
#define XUSB_XHCI_DB_82_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_82_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_82_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_82_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_82_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_82_STREAMID_SHIFT)
#define XUSB_XHCI_DB_82_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_82_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_82_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_82_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_82_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_82_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_82_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_83                                    _MK_ADDR_CONST(0xd4c)
#define XUSB_XHCI_DB_83_SECURE                             0
#define XUSB_XHCI_DB_83_WORD_COUNT                         1
#define XUSB_XHCI_DB_83_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_83_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_83_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_83_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_83_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_83_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_83_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_83_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_83_TARGET_SHIFT)
#define XUSB_XHCI_DB_83_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_83_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_83_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_83_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_83_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_83_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_83_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_83_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_83_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_83_RSVD0_SHIFT)
#define XUSB_XHCI_DB_83_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_83_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_83_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_83_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_83_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_83_STREAMID_SHIFT)
#define XUSB_XHCI_DB_83_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_83_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_83_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_83_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_83_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_83_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_83_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_84                                    _MK_ADDR_CONST(0xd50)
#define XUSB_XHCI_DB_84_SECURE                             0
#define XUSB_XHCI_DB_84_WORD_COUNT                         1
#define XUSB_XHCI_DB_84_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_84_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_84_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_84_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_84_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_84_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_84_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_84_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_84_TARGET_SHIFT)
#define XUSB_XHCI_DB_84_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_84_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_84_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_84_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_84_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_84_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_84_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_84_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_84_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_84_RSVD0_SHIFT)
#define XUSB_XHCI_DB_84_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_84_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_84_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_84_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_84_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_84_STREAMID_SHIFT)
#define XUSB_XHCI_DB_84_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_84_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_84_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_84_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_84_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_84_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_84_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_85                                    _MK_ADDR_CONST(0xd54)
#define XUSB_XHCI_DB_85_SECURE                             0
#define XUSB_XHCI_DB_85_WORD_COUNT                         1
#define XUSB_XHCI_DB_85_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_85_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_85_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_85_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_85_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_85_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_85_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_85_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_85_TARGET_SHIFT)
#define XUSB_XHCI_DB_85_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_85_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_85_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_85_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_85_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_85_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_85_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_85_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_85_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_85_RSVD0_SHIFT)
#define XUSB_XHCI_DB_85_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_85_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_85_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_85_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_85_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_85_STREAMID_SHIFT)
#define XUSB_XHCI_DB_85_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_85_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_85_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_85_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_85_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_85_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_85_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_86                                    _MK_ADDR_CONST(0xd58)
#define XUSB_XHCI_DB_86_SECURE                             0
#define XUSB_XHCI_DB_86_WORD_COUNT                         1
#define XUSB_XHCI_DB_86_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_86_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_86_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_86_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_86_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_86_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_86_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_86_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_86_TARGET_SHIFT)
#define XUSB_XHCI_DB_86_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_86_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_86_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_86_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_86_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_86_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_86_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_86_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_86_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_86_RSVD0_SHIFT)
#define XUSB_XHCI_DB_86_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_86_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_86_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_86_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_86_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_86_STREAMID_SHIFT)
#define XUSB_XHCI_DB_86_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_86_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_86_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_86_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_86_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_86_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_86_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_87                                    _MK_ADDR_CONST(0xd5c)
#define XUSB_XHCI_DB_87_SECURE                             0
#define XUSB_XHCI_DB_87_WORD_COUNT                         1
#define XUSB_XHCI_DB_87_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_87_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_87_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_87_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_87_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_87_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_87_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_87_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_87_TARGET_SHIFT)
#define XUSB_XHCI_DB_87_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_87_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_87_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_87_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_87_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_87_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_87_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_87_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_87_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_87_RSVD0_SHIFT)
#define XUSB_XHCI_DB_87_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_87_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_87_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_87_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_87_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_87_STREAMID_SHIFT)
#define XUSB_XHCI_DB_87_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_87_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_87_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_87_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_87_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_87_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_87_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_88                                    _MK_ADDR_CONST(0xd60)
#define XUSB_XHCI_DB_88_SECURE                             0
#define XUSB_XHCI_DB_88_WORD_COUNT                         1
#define XUSB_XHCI_DB_88_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_88_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_88_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_88_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_88_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_88_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_88_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_88_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_88_TARGET_SHIFT)
#define XUSB_XHCI_DB_88_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_88_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_88_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_88_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_88_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_88_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_88_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_88_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_88_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_88_RSVD0_SHIFT)
#define XUSB_XHCI_DB_88_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_88_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_88_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_88_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_88_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_88_STREAMID_SHIFT)
#define XUSB_XHCI_DB_88_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_88_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_88_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_88_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_88_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_88_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_88_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_89                                    _MK_ADDR_CONST(0xd64)
#define XUSB_XHCI_DB_89_SECURE                             0
#define XUSB_XHCI_DB_89_WORD_COUNT                         1
#define XUSB_XHCI_DB_89_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_89_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_89_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_89_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_89_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_89_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_89_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_89_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_89_TARGET_SHIFT)
#define XUSB_XHCI_DB_89_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_89_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_89_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_89_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_89_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_89_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_89_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_89_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_89_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_89_RSVD0_SHIFT)
#define XUSB_XHCI_DB_89_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_89_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_89_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_89_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_89_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_89_STREAMID_SHIFT)
#define XUSB_XHCI_DB_89_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_89_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_89_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_89_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_89_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_89_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_89_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_90                                    _MK_ADDR_CONST(0xd68)
#define XUSB_XHCI_DB_90_SECURE                             0
#define XUSB_XHCI_DB_90_WORD_COUNT                         1
#define XUSB_XHCI_DB_90_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_90_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_90_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_90_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_90_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_90_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_90_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_90_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_90_TARGET_SHIFT)
#define XUSB_XHCI_DB_90_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_90_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_90_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_90_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_90_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_90_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_90_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_90_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_90_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_90_RSVD0_SHIFT)
#define XUSB_XHCI_DB_90_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_90_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_90_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_90_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_90_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_90_STREAMID_SHIFT)
#define XUSB_XHCI_DB_90_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_90_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_90_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_90_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_90_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_90_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_90_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_91                                    _MK_ADDR_CONST(0xd6c)
#define XUSB_XHCI_DB_91_SECURE                             0
#define XUSB_XHCI_DB_91_WORD_COUNT                         1
#define XUSB_XHCI_DB_91_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_91_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_91_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_91_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_91_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_91_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_91_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_91_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_91_TARGET_SHIFT)
#define XUSB_XHCI_DB_91_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_91_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_91_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_91_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_91_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_91_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_91_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_91_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_91_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_91_RSVD0_SHIFT)
#define XUSB_XHCI_DB_91_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_91_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_91_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_91_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_91_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_91_STREAMID_SHIFT)
#define XUSB_XHCI_DB_91_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_91_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_91_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_91_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_91_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_91_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_91_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_92                                    _MK_ADDR_CONST(0xd70)
#define XUSB_XHCI_DB_92_SECURE                             0
#define XUSB_XHCI_DB_92_WORD_COUNT                         1
#define XUSB_XHCI_DB_92_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_92_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_92_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_92_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_92_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_92_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_92_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_92_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_92_TARGET_SHIFT)
#define XUSB_XHCI_DB_92_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_92_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_92_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_92_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_92_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_92_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_92_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_92_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_92_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_92_RSVD0_SHIFT)
#define XUSB_XHCI_DB_92_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_92_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_92_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_92_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_92_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_92_STREAMID_SHIFT)
#define XUSB_XHCI_DB_92_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_92_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_92_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_92_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_92_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_92_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_92_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_93                                    _MK_ADDR_CONST(0xd74)
#define XUSB_XHCI_DB_93_SECURE                             0
#define XUSB_XHCI_DB_93_WORD_COUNT                         1
#define XUSB_XHCI_DB_93_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_93_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_93_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_93_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_93_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_93_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_93_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_93_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_93_TARGET_SHIFT)
#define XUSB_XHCI_DB_93_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_93_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_93_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_93_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_93_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_93_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_93_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_93_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_93_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_93_RSVD0_SHIFT)
#define XUSB_XHCI_DB_93_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_93_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_93_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_93_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_93_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_93_STREAMID_SHIFT)
#define XUSB_XHCI_DB_93_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_93_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_93_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_93_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_93_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_93_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_93_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_94                                    _MK_ADDR_CONST(0xd78)
#define XUSB_XHCI_DB_94_SECURE                             0
#define XUSB_XHCI_DB_94_WORD_COUNT                         1
#define XUSB_XHCI_DB_94_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_94_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_94_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_94_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_94_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_94_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_94_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_94_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_94_TARGET_SHIFT)
#define XUSB_XHCI_DB_94_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_94_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_94_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_94_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_94_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_94_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_94_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_94_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_94_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_94_RSVD0_SHIFT)
#define XUSB_XHCI_DB_94_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_94_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_94_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_94_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_94_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_94_STREAMID_SHIFT)
#define XUSB_XHCI_DB_94_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_94_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_94_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_94_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_94_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_94_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_94_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_95                                    _MK_ADDR_CONST(0xd7c)
#define XUSB_XHCI_DB_95_SECURE                             0
#define XUSB_XHCI_DB_95_WORD_COUNT                         1
#define XUSB_XHCI_DB_95_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_95_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_95_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_95_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_95_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_95_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_95_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_95_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_95_TARGET_SHIFT)
#define XUSB_XHCI_DB_95_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_95_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_95_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_95_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_95_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_95_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_95_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_95_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_95_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_95_RSVD0_SHIFT)
#define XUSB_XHCI_DB_95_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_95_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_95_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_95_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_95_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_95_STREAMID_SHIFT)
#define XUSB_XHCI_DB_95_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_95_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_95_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_95_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_95_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_95_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_95_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_96                                    _MK_ADDR_CONST(0xd80)
#define XUSB_XHCI_DB_96_SECURE                             0
#define XUSB_XHCI_DB_96_WORD_COUNT                         1
#define XUSB_XHCI_DB_96_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_96_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_96_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_96_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_96_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_96_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_96_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_96_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_96_TARGET_SHIFT)
#define XUSB_XHCI_DB_96_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_96_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_96_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_96_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_96_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_96_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_96_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_96_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_96_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_96_RSVD0_SHIFT)
#define XUSB_XHCI_DB_96_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_96_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_96_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_96_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_96_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_96_STREAMID_SHIFT)
#define XUSB_XHCI_DB_96_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_96_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_96_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_96_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_96_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_96_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_96_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_97                                    _MK_ADDR_CONST(0xd84)
#define XUSB_XHCI_DB_97_SECURE                             0
#define XUSB_XHCI_DB_97_WORD_COUNT                         1
#define XUSB_XHCI_DB_97_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_97_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_97_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_97_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_97_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_97_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_97_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_97_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_97_TARGET_SHIFT)
#define XUSB_XHCI_DB_97_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_97_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_97_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_97_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_97_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_97_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_97_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_97_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_97_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_97_RSVD0_SHIFT)
#define XUSB_XHCI_DB_97_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_97_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_97_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_97_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_97_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_97_STREAMID_SHIFT)
#define XUSB_XHCI_DB_97_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_97_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_97_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_97_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_97_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_97_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_97_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_98                                    _MK_ADDR_CONST(0xd88)
#define XUSB_XHCI_DB_98_SECURE                             0
#define XUSB_XHCI_DB_98_WORD_COUNT                         1
#define XUSB_XHCI_DB_98_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_98_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_98_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_98_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_98_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_98_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_98_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_98_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_98_TARGET_SHIFT)
#define XUSB_XHCI_DB_98_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_98_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_98_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_98_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_98_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_98_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_98_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_98_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_98_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_98_RSVD0_SHIFT)
#define XUSB_XHCI_DB_98_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_98_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_98_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_98_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_98_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_98_STREAMID_SHIFT)
#define XUSB_XHCI_DB_98_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_98_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_98_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_98_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_98_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_98_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_98_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_99                                    _MK_ADDR_CONST(0xd8c)
#define XUSB_XHCI_DB_99_SECURE                             0
#define XUSB_XHCI_DB_99_WORD_COUNT                         1
#define XUSB_XHCI_DB_99_RESET_VAL                          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_99_RESET_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_99_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_99_SW_DEFAULT_MASK                    _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_99_READ_MASK                          _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_99_WRITE_MASK                         _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_99_TARGET_SHIFT                        _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_99_TARGET_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_99_TARGET_SHIFT)
#define XUSB_XHCI_DB_99_TARGET_RANGE                       7:0
#define XUSB_XHCI_DB_99_TARGET_WOFFSET                     0
#define XUSB_XHCI_DB_99_TARGET_DEFAULT                     (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_99_TARGET_DEFAULT_MASK                (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_99_TARGET_SW_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_99_TARGET_SW_DEFAULT_MASK             (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_99_TARGET_INIT                        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_99_RSVD0_SHIFT                         _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_99_RSVD0_FIELD                        (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_99_RSVD0_SHIFT)
#define XUSB_XHCI_DB_99_RSVD0_RANGE                        15:8
#define XUSB_XHCI_DB_99_RSVD0_WOFFSET                      0
#define XUSB_XHCI_DB_99_RSVD0_00                           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_99_STREAMID_SHIFT                      _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_99_STREAMID_FIELD                     (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_99_STREAMID_SHIFT)
#define XUSB_XHCI_DB_99_STREAMID_RANGE                     31:16
#define XUSB_XHCI_DB_99_STREAMID_WOFFSET                   0
#define XUSB_XHCI_DB_99_STREAMID_DEFAULT                   (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_99_STREAMID_DEFAULT_MASK              (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_99_STREAMID_SW_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_99_STREAMID_SW_DEFAULT_MASK           (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_99_STREAMID_INIT                      _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_100                                   _MK_ADDR_CONST(0xd90)
#define XUSB_XHCI_DB_100_SECURE                            0
#define XUSB_XHCI_DB_100_WORD_COUNT                        1
#define XUSB_XHCI_DB_100_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_100_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_100_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_100_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_100_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_100_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_100_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_100_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_100_TARGET_SHIFT)
#define XUSB_XHCI_DB_100_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_100_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_100_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_100_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_100_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_100_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_100_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_100_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_100_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_100_RSVD0_SHIFT)
#define XUSB_XHCI_DB_100_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_100_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_100_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_100_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_100_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_100_STREAMID_SHIFT)
#define XUSB_XHCI_DB_100_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_100_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_100_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_100_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_100_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_100_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_100_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_101                                   _MK_ADDR_CONST(0xd94)
#define XUSB_XHCI_DB_101_SECURE                            0
#define XUSB_XHCI_DB_101_WORD_COUNT                        1
#define XUSB_XHCI_DB_101_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_101_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_101_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_101_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_101_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_101_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_101_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_101_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_101_TARGET_SHIFT)
#define XUSB_XHCI_DB_101_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_101_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_101_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_101_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_101_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_101_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_101_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_101_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_101_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_101_RSVD0_SHIFT)
#define XUSB_XHCI_DB_101_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_101_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_101_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_101_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_101_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_101_STREAMID_SHIFT)
#define XUSB_XHCI_DB_101_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_101_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_101_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_101_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_101_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_101_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_101_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_102                                   _MK_ADDR_CONST(0xd98)
#define XUSB_XHCI_DB_102_SECURE                            0
#define XUSB_XHCI_DB_102_WORD_COUNT                        1
#define XUSB_XHCI_DB_102_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_102_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_102_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_102_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_102_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_102_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_102_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_102_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_102_TARGET_SHIFT)
#define XUSB_XHCI_DB_102_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_102_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_102_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_102_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_102_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_102_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_102_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_102_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_102_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_102_RSVD0_SHIFT)
#define XUSB_XHCI_DB_102_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_102_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_102_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_102_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_102_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_102_STREAMID_SHIFT)
#define XUSB_XHCI_DB_102_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_102_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_102_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_102_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_102_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_102_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_102_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_103                                   _MK_ADDR_CONST(0xd9c)
#define XUSB_XHCI_DB_103_SECURE                            0
#define XUSB_XHCI_DB_103_WORD_COUNT                        1
#define XUSB_XHCI_DB_103_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_103_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_103_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_103_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_103_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_103_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_103_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_103_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_103_TARGET_SHIFT)
#define XUSB_XHCI_DB_103_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_103_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_103_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_103_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_103_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_103_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_103_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_103_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_103_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_103_RSVD0_SHIFT)
#define XUSB_XHCI_DB_103_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_103_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_103_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_103_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_103_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_103_STREAMID_SHIFT)
#define XUSB_XHCI_DB_103_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_103_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_103_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_103_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_103_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_103_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_103_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_104                                   _MK_ADDR_CONST(0xda0)
#define XUSB_XHCI_DB_104_SECURE                            0
#define XUSB_XHCI_DB_104_WORD_COUNT                        1
#define XUSB_XHCI_DB_104_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_104_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_104_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_104_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_104_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_104_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_104_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_104_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_104_TARGET_SHIFT)
#define XUSB_XHCI_DB_104_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_104_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_104_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_104_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_104_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_104_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_104_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_104_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_104_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_104_RSVD0_SHIFT)
#define XUSB_XHCI_DB_104_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_104_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_104_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_104_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_104_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_104_STREAMID_SHIFT)
#define XUSB_XHCI_DB_104_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_104_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_104_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_104_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_104_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_104_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_104_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_105                                   _MK_ADDR_CONST(0xda4)
#define XUSB_XHCI_DB_105_SECURE                            0
#define XUSB_XHCI_DB_105_WORD_COUNT                        1
#define XUSB_XHCI_DB_105_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_105_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_105_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_105_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_105_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_105_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_105_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_105_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_105_TARGET_SHIFT)
#define XUSB_XHCI_DB_105_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_105_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_105_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_105_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_105_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_105_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_105_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_105_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_105_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_105_RSVD0_SHIFT)
#define XUSB_XHCI_DB_105_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_105_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_105_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_105_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_105_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_105_STREAMID_SHIFT)
#define XUSB_XHCI_DB_105_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_105_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_105_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_105_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_105_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_105_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_105_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_106                                   _MK_ADDR_CONST(0xda8)
#define XUSB_XHCI_DB_106_SECURE                            0
#define XUSB_XHCI_DB_106_WORD_COUNT                        1
#define XUSB_XHCI_DB_106_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_106_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_106_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_106_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_106_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_106_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_106_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_106_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_106_TARGET_SHIFT)
#define XUSB_XHCI_DB_106_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_106_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_106_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_106_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_106_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_106_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_106_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_106_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_106_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_106_RSVD0_SHIFT)
#define XUSB_XHCI_DB_106_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_106_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_106_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_106_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_106_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_106_STREAMID_SHIFT)
#define XUSB_XHCI_DB_106_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_106_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_106_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_106_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_106_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_106_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_106_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_107                                   _MK_ADDR_CONST(0xdac)
#define XUSB_XHCI_DB_107_SECURE                            0
#define XUSB_XHCI_DB_107_WORD_COUNT                        1
#define XUSB_XHCI_DB_107_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_107_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_107_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_107_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_107_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_107_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_107_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_107_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_107_TARGET_SHIFT)
#define XUSB_XHCI_DB_107_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_107_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_107_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_107_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_107_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_107_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_107_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_107_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_107_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_107_RSVD0_SHIFT)
#define XUSB_XHCI_DB_107_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_107_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_107_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_107_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_107_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_107_STREAMID_SHIFT)
#define XUSB_XHCI_DB_107_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_107_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_107_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_107_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_107_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_107_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_107_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_108                                   _MK_ADDR_CONST(0xdb0)
#define XUSB_XHCI_DB_108_SECURE                            0
#define XUSB_XHCI_DB_108_WORD_COUNT                        1
#define XUSB_XHCI_DB_108_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_108_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_108_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_108_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_108_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_108_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_108_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_108_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_108_TARGET_SHIFT)
#define XUSB_XHCI_DB_108_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_108_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_108_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_108_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_108_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_108_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_108_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_108_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_108_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_108_RSVD0_SHIFT)
#define XUSB_XHCI_DB_108_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_108_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_108_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_108_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_108_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_108_STREAMID_SHIFT)
#define XUSB_XHCI_DB_108_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_108_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_108_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_108_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_108_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_108_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_108_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_109                                   _MK_ADDR_CONST(0xdb4)
#define XUSB_XHCI_DB_109_SECURE                            0
#define XUSB_XHCI_DB_109_WORD_COUNT                        1
#define XUSB_XHCI_DB_109_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_109_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_109_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_109_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_109_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_109_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_109_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_109_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_109_TARGET_SHIFT)
#define XUSB_XHCI_DB_109_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_109_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_109_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_109_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_109_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_109_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_109_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_109_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_109_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_109_RSVD0_SHIFT)
#define XUSB_XHCI_DB_109_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_109_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_109_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_109_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_109_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_109_STREAMID_SHIFT)
#define XUSB_XHCI_DB_109_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_109_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_109_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_109_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_109_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_109_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_109_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_110                                   _MK_ADDR_CONST(0xdb8)
#define XUSB_XHCI_DB_110_SECURE                            0
#define XUSB_XHCI_DB_110_WORD_COUNT                        1
#define XUSB_XHCI_DB_110_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_110_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_110_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_110_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_110_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_110_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_110_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_110_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_110_TARGET_SHIFT)
#define XUSB_XHCI_DB_110_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_110_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_110_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_110_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_110_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_110_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_110_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_110_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_110_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_110_RSVD0_SHIFT)
#define XUSB_XHCI_DB_110_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_110_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_110_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_110_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_110_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_110_STREAMID_SHIFT)
#define XUSB_XHCI_DB_110_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_110_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_110_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_110_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_110_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_110_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_110_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_111                                   _MK_ADDR_CONST(0xdbc)
#define XUSB_XHCI_DB_111_SECURE                            0
#define XUSB_XHCI_DB_111_WORD_COUNT                        1
#define XUSB_XHCI_DB_111_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_111_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_111_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_111_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_111_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_111_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_111_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_111_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_111_TARGET_SHIFT)
#define XUSB_XHCI_DB_111_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_111_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_111_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_111_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_111_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_111_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_111_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_111_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_111_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_111_RSVD0_SHIFT)
#define XUSB_XHCI_DB_111_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_111_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_111_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_111_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_111_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_111_STREAMID_SHIFT)
#define XUSB_XHCI_DB_111_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_111_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_111_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_111_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_111_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_111_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_111_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_112                                   _MK_ADDR_CONST(0xdc0)
#define XUSB_XHCI_DB_112_SECURE                            0
#define XUSB_XHCI_DB_112_WORD_COUNT                        1
#define XUSB_XHCI_DB_112_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_112_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_112_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_112_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_112_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_112_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_112_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_112_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_112_TARGET_SHIFT)
#define XUSB_XHCI_DB_112_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_112_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_112_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_112_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_112_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_112_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_112_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_112_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_112_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_112_RSVD0_SHIFT)
#define XUSB_XHCI_DB_112_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_112_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_112_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_112_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_112_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_112_STREAMID_SHIFT)
#define XUSB_XHCI_DB_112_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_112_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_112_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_112_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_112_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_112_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_112_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_113                                   _MK_ADDR_CONST(0xdc4)
#define XUSB_XHCI_DB_113_SECURE                            0
#define XUSB_XHCI_DB_113_WORD_COUNT                        1
#define XUSB_XHCI_DB_113_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_113_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_113_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_113_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_113_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_113_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_113_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_113_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_113_TARGET_SHIFT)
#define XUSB_XHCI_DB_113_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_113_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_113_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_113_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_113_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_113_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_113_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_113_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_113_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_113_RSVD0_SHIFT)
#define XUSB_XHCI_DB_113_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_113_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_113_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_113_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_113_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_113_STREAMID_SHIFT)
#define XUSB_XHCI_DB_113_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_113_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_113_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_113_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_113_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_113_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_113_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_114                                   _MK_ADDR_CONST(0xdc8)
#define XUSB_XHCI_DB_114_SECURE                            0
#define XUSB_XHCI_DB_114_WORD_COUNT                        1
#define XUSB_XHCI_DB_114_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_114_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_114_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_114_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_114_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_114_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_114_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_114_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_114_TARGET_SHIFT)
#define XUSB_XHCI_DB_114_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_114_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_114_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_114_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_114_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_114_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_114_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_114_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_114_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_114_RSVD0_SHIFT)
#define XUSB_XHCI_DB_114_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_114_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_114_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_114_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_114_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_114_STREAMID_SHIFT)
#define XUSB_XHCI_DB_114_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_114_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_114_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_114_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_114_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_114_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_114_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_115                                   _MK_ADDR_CONST(0xdcc)
#define XUSB_XHCI_DB_115_SECURE                            0
#define XUSB_XHCI_DB_115_WORD_COUNT                        1
#define XUSB_XHCI_DB_115_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_115_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_115_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_115_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_115_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_115_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_115_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_115_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_115_TARGET_SHIFT)
#define XUSB_XHCI_DB_115_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_115_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_115_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_115_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_115_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_115_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_115_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_115_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_115_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_115_RSVD0_SHIFT)
#define XUSB_XHCI_DB_115_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_115_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_115_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_115_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_115_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_115_STREAMID_SHIFT)
#define XUSB_XHCI_DB_115_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_115_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_115_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_115_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_115_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_115_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_115_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_116                                   _MK_ADDR_CONST(0xdd0)
#define XUSB_XHCI_DB_116_SECURE                            0
#define XUSB_XHCI_DB_116_WORD_COUNT                        1
#define XUSB_XHCI_DB_116_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_116_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_116_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_116_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_116_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_116_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_116_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_116_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_116_TARGET_SHIFT)
#define XUSB_XHCI_DB_116_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_116_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_116_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_116_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_116_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_116_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_116_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_116_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_116_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_116_RSVD0_SHIFT)
#define XUSB_XHCI_DB_116_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_116_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_116_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_116_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_116_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_116_STREAMID_SHIFT)
#define XUSB_XHCI_DB_116_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_116_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_116_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_116_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_116_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_116_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_116_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_117                                   _MK_ADDR_CONST(0xdd4)
#define XUSB_XHCI_DB_117_SECURE                            0
#define XUSB_XHCI_DB_117_WORD_COUNT                        1
#define XUSB_XHCI_DB_117_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_117_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_117_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_117_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_117_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_117_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_117_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_117_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_117_TARGET_SHIFT)
#define XUSB_XHCI_DB_117_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_117_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_117_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_117_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_117_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_117_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_117_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_117_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_117_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_117_RSVD0_SHIFT)
#define XUSB_XHCI_DB_117_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_117_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_117_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_117_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_117_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_117_STREAMID_SHIFT)
#define XUSB_XHCI_DB_117_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_117_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_117_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_117_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_117_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_117_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_117_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_118                                   _MK_ADDR_CONST(0xdd8)
#define XUSB_XHCI_DB_118_SECURE                            0
#define XUSB_XHCI_DB_118_WORD_COUNT                        1
#define XUSB_XHCI_DB_118_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_118_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_118_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_118_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_118_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_118_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_118_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_118_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_118_TARGET_SHIFT)
#define XUSB_XHCI_DB_118_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_118_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_118_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_118_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_118_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_118_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_118_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_118_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_118_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_118_RSVD0_SHIFT)
#define XUSB_XHCI_DB_118_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_118_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_118_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_118_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_118_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_118_STREAMID_SHIFT)
#define XUSB_XHCI_DB_118_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_118_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_118_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_118_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_118_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_118_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_118_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_119                                   _MK_ADDR_CONST(0xddc)
#define XUSB_XHCI_DB_119_SECURE                            0
#define XUSB_XHCI_DB_119_WORD_COUNT                        1
#define XUSB_XHCI_DB_119_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_119_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_119_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_119_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_119_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_119_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_119_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_119_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_119_TARGET_SHIFT)
#define XUSB_XHCI_DB_119_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_119_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_119_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_119_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_119_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_119_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_119_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_119_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_119_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_119_RSVD0_SHIFT)
#define XUSB_XHCI_DB_119_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_119_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_119_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_119_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_119_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_119_STREAMID_SHIFT)
#define XUSB_XHCI_DB_119_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_119_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_119_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_119_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_119_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_119_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_119_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_120                                   _MK_ADDR_CONST(0xde0)
#define XUSB_XHCI_DB_120_SECURE                            0
#define XUSB_XHCI_DB_120_WORD_COUNT                        1
#define XUSB_XHCI_DB_120_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_120_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_120_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_120_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_120_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_120_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_120_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_120_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_120_TARGET_SHIFT)
#define XUSB_XHCI_DB_120_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_120_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_120_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_120_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_120_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_120_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_120_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_120_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_120_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_120_RSVD0_SHIFT)
#define XUSB_XHCI_DB_120_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_120_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_120_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_120_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_120_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_120_STREAMID_SHIFT)
#define XUSB_XHCI_DB_120_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_120_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_120_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_120_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_120_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_120_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_120_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_121                                   _MK_ADDR_CONST(0xde4)
#define XUSB_XHCI_DB_121_SECURE                            0
#define XUSB_XHCI_DB_121_WORD_COUNT                        1
#define XUSB_XHCI_DB_121_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_121_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_121_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_121_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_121_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_121_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_121_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_121_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_121_TARGET_SHIFT)
#define XUSB_XHCI_DB_121_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_121_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_121_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_121_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_121_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_121_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_121_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_121_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_121_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_121_RSVD0_SHIFT)
#define XUSB_XHCI_DB_121_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_121_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_121_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_121_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_121_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_121_STREAMID_SHIFT)
#define XUSB_XHCI_DB_121_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_121_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_121_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_121_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_121_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_121_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_121_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_122                                   _MK_ADDR_CONST(0xde8)
#define XUSB_XHCI_DB_122_SECURE                            0
#define XUSB_XHCI_DB_122_WORD_COUNT                        1
#define XUSB_XHCI_DB_122_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_122_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_122_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_122_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_122_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_122_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_122_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_122_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_122_TARGET_SHIFT)
#define XUSB_XHCI_DB_122_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_122_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_122_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_122_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_122_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_122_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_122_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_122_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_122_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_122_RSVD0_SHIFT)
#define XUSB_XHCI_DB_122_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_122_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_122_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_122_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_122_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_122_STREAMID_SHIFT)
#define XUSB_XHCI_DB_122_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_122_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_122_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_122_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_122_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_122_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_122_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_123                                   _MK_ADDR_CONST(0xdec)
#define XUSB_XHCI_DB_123_SECURE                            0
#define XUSB_XHCI_DB_123_WORD_COUNT                        1
#define XUSB_XHCI_DB_123_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_123_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_123_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_123_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_123_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_123_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_123_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_123_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_123_TARGET_SHIFT)
#define XUSB_XHCI_DB_123_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_123_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_123_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_123_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_123_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_123_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_123_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_123_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_123_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_123_RSVD0_SHIFT)
#define XUSB_XHCI_DB_123_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_123_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_123_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_123_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_123_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_123_STREAMID_SHIFT)
#define XUSB_XHCI_DB_123_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_123_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_123_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_123_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_123_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_123_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_123_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_124                                   _MK_ADDR_CONST(0xdf0)
#define XUSB_XHCI_DB_124_SECURE                            0
#define XUSB_XHCI_DB_124_WORD_COUNT                        1
#define XUSB_XHCI_DB_124_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_124_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_124_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_124_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_124_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_124_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_124_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_124_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_124_TARGET_SHIFT)
#define XUSB_XHCI_DB_124_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_124_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_124_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_124_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_124_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_124_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_124_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_124_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_124_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_124_RSVD0_SHIFT)
#define XUSB_XHCI_DB_124_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_124_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_124_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_124_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_124_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_124_STREAMID_SHIFT)
#define XUSB_XHCI_DB_124_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_124_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_124_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_124_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_124_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_124_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_124_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_125                                   _MK_ADDR_CONST(0xdf4)
#define XUSB_XHCI_DB_125_SECURE                            0
#define XUSB_XHCI_DB_125_WORD_COUNT                        1
#define XUSB_XHCI_DB_125_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_125_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_125_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_125_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_125_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_125_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_125_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_125_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_125_TARGET_SHIFT)
#define XUSB_XHCI_DB_125_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_125_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_125_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_125_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_125_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_125_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_125_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_125_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_125_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_125_RSVD0_SHIFT)
#define XUSB_XHCI_DB_125_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_125_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_125_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_125_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_125_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_125_STREAMID_SHIFT)
#define XUSB_XHCI_DB_125_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_125_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_125_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_125_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_125_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_125_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_125_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_126                                   _MK_ADDR_CONST(0xdf8)
#define XUSB_XHCI_DB_126_SECURE                            0
#define XUSB_XHCI_DB_126_WORD_COUNT                        1
#define XUSB_XHCI_DB_126_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_126_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_126_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_126_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_126_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_126_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_126_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_126_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_126_TARGET_SHIFT)
#define XUSB_XHCI_DB_126_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_126_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_126_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_126_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_126_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_126_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_126_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_126_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_126_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_126_RSVD0_SHIFT)
#define XUSB_XHCI_DB_126_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_126_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_126_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_126_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_126_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_126_STREAMID_SHIFT)
#define XUSB_XHCI_DB_126_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_126_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_126_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_126_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_126_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_126_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_126_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_127                                   _MK_ADDR_CONST(0xdfc)
#define XUSB_XHCI_DB_127_SECURE                            0
#define XUSB_XHCI_DB_127_WORD_COUNT                        1
#define XUSB_XHCI_DB_127_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_127_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_127_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_127_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_127_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_127_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_127_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_127_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_127_TARGET_SHIFT)
#define XUSB_XHCI_DB_127_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_127_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_127_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_127_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_127_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_127_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_127_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_127_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_127_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_127_RSVD0_SHIFT)
#define XUSB_XHCI_DB_127_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_127_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_127_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_127_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_127_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_127_STREAMID_SHIFT)
#define XUSB_XHCI_DB_127_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_127_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_127_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_127_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_127_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_127_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_127_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_128                                   _MK_ADDR_CONST(0xe00)
#define XUSB_XHCI_DB_128_SECURE                            0
#define XUSB_XHCI_DB_128_WORD_COUNT                        1
#define XUSB_XHCI_DB_128_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_128_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_128_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_128_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_128_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_128_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_128_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_128_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_128_TARGET_SHIFT)
#define XUSB_XHCI_DB_128_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_128_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_128_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_128_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_128_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_128_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_128_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_128_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_128_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_128_RSVD0_SHIFT)
#define XUSB_XHCI_DB_128_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_128_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_128_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_128_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_128_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_128_STREAMID_SHIFT)
#define XUSB_XHCI_DB_128_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_128_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_128_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_128_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_128_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_128_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_128_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_129                                   _MK_ADDR_CONST(0xe04)
#define XUSB_XHCI_DB_129_SECURE                            0
#define XUSB_XHCI_DB_129_WORD_COUNT                        1
#define XUSB_XHCI_DB_129_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_129_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_129_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_129_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_129_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_129_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_129_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_129_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_129_TARGET_SHIFT)
#define XUSB_XHCI_DB_129_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_129_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_129_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_129_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_129_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_129_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_129_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_129_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_129_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_129_RSVD0_SHIFT)
#define XUSB_XHCI_DB_129_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_129_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_129_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_129_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_129_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_129_STREAMID_SHIFT)
#define XUSB_XHCI_DB_129_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_129_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_129_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_129_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_129_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_129_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_129_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_130                                   _MK_ADDR_CONST(0xe08)
#define XUSB_XHCI_DB_130_SECURE                            0
#define XUSB_XHCI_DB_130_WORD_COUNT                        1
#define XUSB_XHCI_DB_130_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_130_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_130_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_130_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_130_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_130_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_130_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_130_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_130_TARGET_SHIFT)
#define XUSB_XHCI_DB_130_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_130_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_130_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_130_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_130_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_130_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_130_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_130_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_130_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_130_RSVD0_SHIFT)
#define XUSB_XHCI_DB_130_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_130_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_130_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_130_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_130_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_130_STREAMID_SHIFT)
#define XUSB_XHCI_DB_130_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_130_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_130_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_130_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_130_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_130_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_130_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_131                                   _MK_ADDR_CONST(0xe0c)
#define XUSB_XHCI_DB_131_SECURE                            0
#define XUSB_XHCI_DB_131_WORD_COUNT                        1
#define XUSB_XHCI_DB_131_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_131_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_131_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_131_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_131_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_131_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_131_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_131_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_131_TARGET_SHIFT)
#define XUSB_XHCI_DB_131_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_131_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_131_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_131_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_131_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_131_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_131_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_131_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_131_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_131_RSVD0_SHIFT)
#define XUSB_XHCI_DB_131_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_131_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_131_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_131_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_131_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_131_STREAMID_SHIFT)
#define XUSB_XHCI_DB_131_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_131_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_131_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_131_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_131_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_131_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_131_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_132                                   _MK_ADDR_CONST(0xe10)
#define XUSB_XHCI_DB_132_SECURE                            0
#define XUSB_XHCI_DB_132_WORD_COUNT                        1
#define XUSB_XHCI_DB_132_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_132_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_132_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_132_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_132_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_132_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_132_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_132_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_132_TARGET_SHIFT)
#define XUSB_XHCI_DB_132_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_132_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_132_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_132_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_132_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_132_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_132_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_132_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_132_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_132_RSVD0_SHIFT)
#define XUSB_XHCI_DB_132_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_132_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_132_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_132_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_132_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_132_STREAMID_SHIFT)
#define XUSB_XHCI_DB_132_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_132_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_132_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_132_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_132_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_132_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_132_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_133                                   _MK_ADDR_CONST(0xe14)
#define XUSB_XHCI_DB_133_SECURE                            0
#define XUSB_XHCI_DB_133_WORD_COUNT                        1
#define XUSB_XHCI_DB_133_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_133_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_133_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_133_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_133_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_133_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_133_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_133_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_133_TARGET_SHIFT)
#define XUSB_XHCI_DB_133_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_133_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_133_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_133_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_133_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_133_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_133_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_133_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_133_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_133_RSVD0_SHIFT)
#define XUSB_XHCI_DB_133_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_133_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_133_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_133_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_133_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_133_STREAMID_SHIFT)
#define XUSB_XHCI_DB_133_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_133_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_133_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_133_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_133_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_133_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_133_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_134                                   _MK_ADDR_CONST(0xe18)
#define XUSB_XHCI_DB_134_SECURE                            0
#define XUSB_XHCI_DB_134_WORD_COUNT                        1
#define XUSB_XHCI_DB_134_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_134_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_134_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_134_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_134_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_134_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_134_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_134_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_134_TARGET_SHIFT)
#define XUSB_XHCI_DB_134_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_134_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_134_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_134_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_134_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_134_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_134_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_134_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_134_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_134_RSVD0_SHIFT)
#define XUSB_XHCI_DB_134_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_134_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_134_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_134_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_134_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_134_STREAMID_SHIFT)
#define XUSB_XHCI_DB_134_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_134_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_134_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_134_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_134_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_134_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_134_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_135                                   _MK_ADDR_CONST(0xe1c)
#define XUSB_XHCI_DB_135_SECURE                            0
#define XUSB_XHCI_DB_135_WORD_COUNT                        1
#define XUSB_XHCI_DB_135_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_135_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_135_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_135_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_135_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_135_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_135_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_135_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_135_TARGET_SHIFT)
#define XUSB_XHCI_DB_135_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_135_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_135_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_135_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_135_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_135_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_135_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_135_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_135_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_135_RSVD0_SHIFT)
#define XUSB_XHCI_DB_135_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_135_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_135_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_135_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_135_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_135_STREAMID_SHIFT)
#define XUSB_XHCI_DB_135_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_135_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_135_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_135_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_135_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_135_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_135_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_136                                   _MK_ADDR_CONST(0xe20)
#define XUSB_XHCI_DB_136_SECURE                            0
#define XUSB_XHCI_DB_136_WORD_COUNT                        1
#define XUSB_XHCI_DB_136_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_136_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_136_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_136_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_136_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_136_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_136_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_136_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_136_TARGET_SHIFT)
#define XUSB_XHCI_DB_136_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_136_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_136_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_136_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_136_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_136_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_136_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_136_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_136_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_136_RSVD0_SHIFT)
#define XUSB_XHCI_DB_136_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_136_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_136_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_136_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_136_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_136_STREAMID_SHIFT)
#define XUSB_XHCI_DB_136_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_136_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_136_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_136_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_136_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_136_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_136_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_137                                   _MK_ADDR_CONST(0xe24)
#define XUSB_XHCI_DB_137_SECURE                            0
#define XUSB_XHCI_DB_137_WORD_COUNT                        1
#define XUSB_XHCI_DB_137_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_137_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_137_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_137_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_137_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_137_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_137_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_137_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_137_TARGET_SHIFT)
#define XUSB_XHCI_DB_137_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_137_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_137_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_137_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_137_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_137_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_137_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_137_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_137_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_137_RSVD0_SHIFT)
#define XUSB_XHCI_DB_137_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_137_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_137_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_137_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_137_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_137_STREAMID_SHIFT)
#define XUSB_XHCI_DB_137_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_137_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_137_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_137_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_137_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_137_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_137_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_138                                   _MK_ADDR_CONST(0xe28)
#define XUSB_XHCI_DB_138_SECURE                            0
#define XUSB_XHCI_DB_138_WORD_COUNT                        1
#define XUSB_XHCI_DB_138_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_138_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_138_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_138_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_138_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_138_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_138_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_138_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_138_TARGET_SHIFT)
#define XUSB_XHCI_DB_138_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_138_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_138_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_138_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_138_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_138_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_138_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_138_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_138_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_138_RSVD0_SHIFT)
#define XUSB_XHCI_DB_138_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_138_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_138_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_138_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_138_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_138_STREAMID_SHIFT)
#define XUSB_XHCI_DB_138_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_138_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_138_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_138_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_138_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_138_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_138_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_139                                   _MK_ADDR_CONST(0xe2c)
#define XUSB_XHCI_DB_139_SECURE                            0
#define XUSB_XHCI_DB_139_WORD_COUNT                        1
#define XUSB_XHCI_DB_139_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_139_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_139_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_139_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_139_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_139_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_139_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_139_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_139_TARGET_SHIFT)
#define XUSB_XHCI_DB_139_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_139_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_139_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_139_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_139_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_139_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_139_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_139_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_139_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_139_RSVD0_SHIFT)
#define XUSB_XHCI_DB_139_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_139_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_139_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_139_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_139_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_139_STREAMID_SHIFT)
#define XUSB_XHCI_DB_139_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_139_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_139_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_139_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_139_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_139_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_139_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_140                                   _MK_ADDR_CONST(0xe30)
#define XUSB_XHCI_DB_140_SECURE                            0
#define XUSB_XHCI_DB_140_WORD_COUNT                        1
#define XUSB_XHCI_DB_140_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_140_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_140_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_140_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_140_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_140_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_140_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_140_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_140_TARGET_SHIFT)
#define XUSB_XHCI_DB_140_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_140_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_140_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_140_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_140_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_140_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_140_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_140_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_140_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_140_RSVD0_SHIFT)
#define XUSB_XHCI_DB_140_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_140_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_140_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_140_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_140_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_140_STREAMID_SHIFT)
#define XUSB_XHCI_DB_140_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_140_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_140_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_140_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_140_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_140_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_140_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_141                                   _MK_ADDR_CONST(0xe34)
#define XUSB_XHCI_DB_141_SECURE                            0
#define XUSB_XHCI_DB_141_WORD_COUNT                        1
#define XUSB_XHCI_DB_141_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_141_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_141_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_141_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_141_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_141_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_141_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_141_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_141_TARGET_SHIFT)
#define XUSB_XHCI_DB_141_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_141_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_141_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_141_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_141_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_141_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_141_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_141_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_141_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_141_RSVD0_SHIFT)
#define XUSB_XHCI_DB_141_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_141_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_141_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_141_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_141_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_141_STREAMID_SHIFT)
#define XUSB_XHCI_DB_141_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_141_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_141_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_141_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_141_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_141_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_141_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_142                                   _MK_ADDR_CONST(0xe38)
#define XUSB_XHCI_DB_142_SECURE                            0
#define XUSB_XHCI_DB_142_WORD_COUNT                        1
#define XUSB_XHCI_DB_142_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_142_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_142_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_142_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_142_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_142_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_142_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_142_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_142_TARGET_SHIFT)
#define XUSB_XHCI_DB_142_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_142_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_142_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_142_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_142_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_142_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_142_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_142_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_142_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_142_RSVD0_SHIFT)
#define XUSB_XHCI_DB_142_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_142_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_142_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_142_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_142_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_142_STREAMID_SHIFT)
#define XUSB_XHCI_DB_142_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_142_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_142_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_142_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_142_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_142_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_142_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_143                                   _MK_ADDR_CONST(0xe3c)
#define XUSB_XHCI_DB_143_SECURE                            0
#define XUSB_XHCI_DB_143_WORD_COUNT                        1
#define XUSB_XHCI_DB_143_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_143_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_143_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_143_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_143_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_143_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_143_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_143_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_143_TARGET_SHIFT)
#define XUSB_XHCI_DB_143_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_143_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_143_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_143_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_143_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_143_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_143_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_143_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_143_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_143_RSVD0_SHIFT)
#define XUSB_XHCI_DB_143_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_143_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_143_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_143_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_143_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_143_STREAMID_SHIFT)
#define XUSB_XHCI_DB_143_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_143_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_143_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_143_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_143_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_143_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_143_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_144                                   _MK_ADDR_CONST(0xe40)
#define XUSB_XHCI_DB_144_SECURE                            0
#define XUSB_XHCI_DB_144_WORD_COUNT                        1
#define XUSB_XHCI_DB_144_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_144_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_144_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_144_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_144_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_144_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_144_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_144_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_144_TARGET_SHIFT)
#define XUSB_XHCI_DB_144_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_144_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_144_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_144_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_144_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_144_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_144_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_144_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_144_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_144_RSVD0_SHIFT)
#define XUSB_XHCI_DB_144_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_144_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_144_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_144_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_144_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_144_STREAMID_SHIFT)
#define XUSB_XHCI_DB_144_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_144_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_144_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_144_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_144_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_144_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_144_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_145                                   _MK_ADDR_CONST(0xe44)
#define XUSB_XHCI_DB_145_SECURE                            0
#define XUSB_XHCI_DB_145_WORD_COUNT                        1
#define XUSB_XHCI_DB_145_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_145_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_145_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_145_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_145_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_145_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_145_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_145_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_145_TARGET_SHIFT)
#define XUSB_XHCI_DB_145_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_145_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_145_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_145_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_145_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_145_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_145_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_145_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_145_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_145_RSVD0_SHIFT)
#define XUSB_XHCI_DB_145_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_145_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_145_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_145_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_145_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_145_STREAMID_SHIFT)
#define XUSB_XHCI_DB_145_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_145_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_145_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_145_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_145_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_145_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_145_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_146                                   _MK_ADDR_CONST(0xe48)
#define XUSB_XHCI_DB_146_SECURE                            0
#define XUSB_XHCI_DB_146_WORD_COUNT                        1
#define XUSB_XHCI_DB_146_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_146_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_146_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_146_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_146_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_146_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_146_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_146_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_146_TARGET_SHIFT)
#define XUSB_XHCI_DB_146_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_146_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_146_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_146_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_146_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_146_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_146_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_146_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_146_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_146_RSVD0_SHIFT)
#define XUSB_XHCI_DB_146_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_146_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_146_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_146_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_146_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_146_STREAMID_SHIFT)
#define XUSB_XHCI_DB_146_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_146_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_146_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_146_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_146_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_146_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_146_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_147                                   _MK_ADDR_CONST(0xe4c)
#define XUSB_XHCI_DB_147_SECURE                            0
#define XUSB_XHCI_DB_147_WORD_COUNT                        1
#define XUSB_XHCI_DB_147_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_147_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_147_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_147_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_147_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_147_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_147_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_147_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_147_TARGET_SHIFT)
#define XUSB_XHCI_DB_147_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_147_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_147_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_147_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_147_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_147_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_147_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_147_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_147_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_147_RSVD0_SHIFT)
#define XUSB_XHCI_DB_147_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_147_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_147_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_147_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_147_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_147_STREAMID_SHIFT)
#define XUSB_XHCI_DB_147_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_147_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_147_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_147_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_147_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_147_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_147_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_148                                   _MK_ADDR_CONST(0xe50)
#define XUSB_XHCI_DB_148_SECURE                            0
#define XUSB_XHCI_DB_148_WORD_COUNT                        1
#define XUSB_XHCI_DB_148_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_148_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_148_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_148_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_148_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_148_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_148_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_148_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_148_TARGET_SHIFT)
#define XUSB_XHCI_DB_148_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_148_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_148_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_148_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_148_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_148_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_148_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_148_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_148_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_148_RSVD0_SHIFT)
#define XUSB_XHCI_DB_148_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_148_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_148_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_148_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_148_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_148_STREAMID_SHIFT)
#define XUSB_XHCI_DB_148_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_148_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_148_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_148_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_148_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_148_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_148_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_149                                   _MK_ADDR_CONST(0xe54)
#define XUSB_XHCI_DB_149_SECURE                            0
#define XUSB_XHCI_DB_149_WORD_COUNT                        1
#define XUSB_XHCI_DB_149_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_149_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_149_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_149_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_149_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_149_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_149_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_149_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_149_TARGET_SHIFT)
#define XUSB_XHCI_DB_149_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_149_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_149_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_149_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_149_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_149_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_149_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_149_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_149_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_149_RSVD0_SHIFT)
#define XUSB_XHCI_DB_149_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_149_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_149_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_149_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_149_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_149_STREAMID_SHIFT)
#define XUSB_XHCI_DB_149_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_149_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_149_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_149_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_149_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_149_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_149_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_150                                   _MK_ADDR_CONST(0xe58)
#define XUSB_XHCI_DB_150_SECURE                            0
#define XUSB_XHCI_DB_150_WORD_COUNT                        1
#define XUSB_XHCI_DB_150_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_150_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_150_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_150_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_150_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_150_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_150_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_150_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_150_TARGET_SHIFT)
#define XUSB_XHCI_DB_150_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_150_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_150_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_150_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_150_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_150_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_150_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_150_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_150_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_150_RSVD0_SHIFT)
#define XUSB_XHCI_DB_150_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_150_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_150_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_150_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_150_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_150_STREAMID_SHIFT)
#define XUSB_XHCI_DB_150_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_150_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_150_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_150_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_150_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_150_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_150_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_151                                   _MK_ADDR_CONST(0xe5c)
#define XUSB_XHCI_DB_151_SECURE                            0
#define XUSB_XHCI_DB_151_WORD_COUNT                        1
#define XUSB_XHCI_DB_151_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_151_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_151_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_151_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_151_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_151_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_151_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_151_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_151_TARGET_SHIFT)
#define XUSB_XHCI_DB_151_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_151_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_151_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_151_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_151_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_151_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_151_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_151_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_151_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_151_RSVD0_SHIFT)
#define XUSB_XHCI_DB_151_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_151_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_151_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_151_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_151_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_151_STREAMID_SHIFT)
#define XUSB_XHCI_DB_151_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_151_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_151_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_151_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_151_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_151_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_151_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_152                                   _MK_ADDR_CONST(0xe60)
#define XUSB_XHCI_DB_152_SECURE                            0
#define XUSB_XHCI_DB_152_WORD_COUNT                        1
#define XUSB_XHCI_DB_152_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_152_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_152_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_152_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_152_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_152_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_152_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_152_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_152_TARGET_SHIFT)
#define XUSB_XHCI_DB_152_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_152_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_152_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_152_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_152_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_152_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_152_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_152_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_152_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_152_RSVD0_SHIFT)
#define XUSB_XHCI_DB_152_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_152_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_152_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_152_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_152_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_152_STREAMID_SHIFT)
#define XUSB_XHCI_DB_152_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_152_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_152_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_152_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_152_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_152_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_152_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_153                                   _MK_ADDR_CONST(0xe64)
#define XUSB_XHCI_DB_153_SECURE                            0
#define XUSB_XHCI_DB_153_WORD_COUNT                        1
#define XUSB_XHCI_DB_153_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_153_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_153_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_153_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_153_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_153_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_153_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_153_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_153_TARGET_SHIFT)
#define XUSB_XHCI_DB_153_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_153_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_153_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_153_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_153_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_153_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_153_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_153_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_153_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_153_RSVD0_SHIFT)
#define XUSB_XHCI_DB_153_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_153_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_153_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_153_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_153_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_153_STREAMID_SHIFT)
#define XUSB_XHCI_DB_153_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_153_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_153_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_153_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_153_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_153_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_153_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_154                                   _MK_ADDR_CONST(0xe68)
#define XUSB_XHCI_DB_154_SECURE                            0
#define XUSB_XHCI_DB_154_WORD_COUNT                        1
#define XUSB_XHCI_DB_154_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_154_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_154_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_154_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_154_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_154_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_154_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_154_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_154_TARGET_SHIFT)
#define XUSB_XHCI_DB_154_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_154_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_154_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_154_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_154_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_154_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_154_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_154_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_154_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_154_RSVD0_SHIFT)
#define XUSB_XHCI_DB_154_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_154_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_154_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_154_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_154_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_154_STREAMID_SHIFT)
#define XUSB_XHCI_DB_154_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_154_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_154_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_154_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_154_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_154_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_154_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_155                                   _MK_ADDR_CONST(0xe6c)
#define XUSB_XHCI_DB_155_SECURE                            0
#define XUSB_XHCI_DB_155_WORD_COUNT                        1
#define XUSB_XHCI_DB_155_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_155_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_155_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_155_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_155_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_155_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_155_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_155_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_155_TARGET_SHIFT)
#define XUSB_XHCI_DB_155_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_155_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_155_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_155_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_155_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_155_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_155_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_155_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_155_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_155_RSVD0_SHIFT)
#define XUSB_XHCI_DB_155_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_155_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_155_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_155_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_155_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_155_STREAMID_SHIFT)
#define XUSB_XHCI_DB_155_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_155_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_155_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_155_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_155_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_155_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_155_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_156                                   _MK_ADDR_CONST(0xe70)
#define XUSB_XHCI_DB_156_SECURE                            0
#define XUSB_XHCI_DB_156_WORD_COUNT                        1
#define XUSB_XHCI_DB_156_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_156_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_156_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_156_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_156_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_156_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_156_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_156_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_156_TARGET_SHIFT)
#define XUSB_XHCI_DB_156_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_156_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_156_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_156_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_156_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_156_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_156_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_156_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_156_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_156_RSVD0_SHIFT)
#define XUSB_XHCI_DB_156_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_156_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_156_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_156_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_156_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_156_STREAMID_SHIFT)
#define XUSB_XHCI_DB_156_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_156_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_156_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_156_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_156_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_156_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_156_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_157                                   _MK_ADDR_CONST(0xe74)
#define XUSB_XHCI_DB_157_SECURE                            0
#define XUSB_XHCI_DB_157_WORD_COUNT                        1
#define XUSB_XHCI_DB_157_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_157_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_157_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_157_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_157_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_157_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_157_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_157_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_157_TARGET_SHIFT)
#define XUSB_XHCI_DB_157_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_157_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_157_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_157_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_157_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_157_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_157_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_157_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_157_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_157_RSVD0_SHIFT)
#define XUSB_XHCI_DB_157_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_157_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_157_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_157_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_157_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_157_STREAMID_SHIFT)
#define XUSB_XHCI_DB_157_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_157_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_157_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_157_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_157_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_157_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_157_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_158                                   _MK_ADDR_CONST(0xe78)
#define XUSB_XHCI_DB_158_SECURE                            0
#define XUSB_XHCI_DB_158_WORD_COUNT                        1
#define XUSB_XHCI_DB_158_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_158_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_158_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_158_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_158_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_158_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_158_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_158_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_158_TARGET_SHIFT)
#define XUSB_XHCI_DB_158_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_158_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_158_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_158_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_158_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_158_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_158_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_158_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_158_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_158_RSVD0_SHIFT)
#define XUSB_XHCI_DB_158_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_158_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_158_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_158_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_158_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_158_STREAMID_SHIFT)
#define XUSB_XHCI_DB_158_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_158_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_158_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_158_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_158_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_158_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_158_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_159                                   _MK_ADDR_CONST(0xe7c)
#define XUSB_XHCI_DB_159_SECURE                            0
#define XUSB_XHCI_DB_159_WORD_COUNT                        1
#define XUSB_XHCI_DB_159_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_159_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_159_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_159_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_159_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_159_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_159_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_159_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_159_TARGET_SHIFT)
#define XUSB_XHCI_DB_159_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_159_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_159_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_159_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_159_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_159_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_159_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_159_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_159_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_159_RSVD0_SHIFT)
#define XUSB_XHCI_DB_159_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_159_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_159_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_159_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_159_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_159_STREAMID_SHIFT)
#define XUSB_XHCI_DB_159_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_159_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_159_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_159_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_159_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_159_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_159_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_160                                   _MK_ADDR_CONST(0xe80)
#define XUSB_XHCI_DB_160_SECURE                            0
#define XUSB_XHCI_DB_160_WORD_COUNT                        1
#define XUSB_XHCI_DB_160_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_160_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_160_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_160_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_160_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_160_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_160_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_160_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_160_TARGET_SHIFT)
#define XUSB_XHCI_DB_160_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_160_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_160_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_160_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_160_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_160_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_160_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_160_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_160_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_160_RSVD0_SHIFT)
#define XUSB_XHCI_DB_160_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_160_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_160_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_160_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_160_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_160_STREAMID_SHIFT)
#define XUSB_XHCI_DB_160_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_160_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_160_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_160_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_160_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_160_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_160_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_161                                   _MK_ADDR_CONST(0xe84)
#define XUSB_XHCI_DB_161_SECURE                            0
#define XUSB_XHCI_DB_161_WORD_COUNT                        1
#define XUSB_XHCI_DB_161_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_161_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_161_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_161_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_161_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_161_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_161_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_161_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_161_TARGET_SHIFT)
#define XUSB_XHCI_DB_161_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_161_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_161_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_161_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_161_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_161_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_161_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_161_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_161_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_161_RSVD0_SHIFT)
#define XUSB_XHCI_DB_161_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_161_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_161_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_161_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_161_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_161_STREAMID_SHIFT)
#define XUSB_XHCI_DB_161_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_161_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_161_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_161_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_161_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_161_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_161_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_162                                   _MK_ADDR_CONST(0xe88)
#define XUSB_XHCI_DB_162_SECURE                            0
#define XUSB_XHCI_DB_162_WORD_COUNT                        1
#define XUSB_XHCI_DB_162_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_162_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_162_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_162_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_162_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_162_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_162_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_162_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_162_TARGET_SHIFT)
#define XUSB_XHCI_DB_162_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_162_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_162_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_162_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_162_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_162_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_162_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_162_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_162_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_162_RSVD0_SHIFT)
#define XUSB_XHCI_DB_162_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_162_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_162_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_162_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_162_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_162_STREAMID_SHIFT)
#define XUSB_XHCI_DB_162_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_162_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_162_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_162_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_162_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_162_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_162_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_163                                   _MK_ADDR_CONST(0xe8c)
#define XUSB_XHCI_DB_163_SECURE                            0
#define XUSB_XHCI_DB_163_WORD_COUNT                        1
#define XUSB_XHCI_DB_163_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_163_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_163_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_163_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_163_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_163_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_163_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_163_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_163_TARGET_SHIFT)
#define XUSB_XHCI_DB_163_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_163_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_163_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_163_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_163_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_163_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_163_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_163_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_163_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_163_RSVD0_SHIFT)
#define XUSB_XHCI_DB_163_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_163_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_163_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_163_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_163_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_163_STREAMID_SHIFT)
#define XUSB_XHCI_DB_163_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_163_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_163_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_163_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_163_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_163_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_163_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_164                                   _MK_ADDR_CONST(0xe90)
#define XUSB_XHCI_DB_164_SECURE                            0
#define XUSB_XHCI_DB_164_WORD_COUNT                        1
#define XUSB_XHCI_DB_164_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_164_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_164_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_164_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_164_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_164_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_164_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_164_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_164_TARGET_SHIFT)
#define XUSB_XHCI_DB_164_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_164_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_164_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_164_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_164_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_164_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_164_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_164_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_164_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_164_RSVD0_SHIFT)
#define XUSB_XHCI_DB_164_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_164_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_164_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_164_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_164_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_164_STREAMID_SHIFT)
#define XUSB_XHCI_DB_164_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_164_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_164_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_164_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_164_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_164_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_164_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_165                                   _MK_ADDR_CONST(0xe94)
#define XUSB_XHCI_DB_165_SECURE                            0
#define XUSB_XHCI_DB_165_WORD_COUNT                        1
#define XUSB_XHCI_DB_165_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_165_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_165_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_165_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_165_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_165_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_165_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_165_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_165_TARGET_SHIFT)
#define XUSB_XHCI_DB_165_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_165_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_165_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_165_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_165_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_165_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_165_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_165_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_165_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_165_RSVD0_SHIFT)
#define XUSB_XHCI_DB_165_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_165_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_165_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_165_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_165_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_165_STREAMID_SHIFT)
#define XUSB_XHCI_DB_165_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_165_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_165_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_165_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_165_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_165_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_165_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_166                                   _MK_ADDR_CONST(0xe98)
#define XUSB_XHCI_DB_166_SECURE                            0
#define XUSB_XHCI_DB_166_WORD_COUNT                        1
#define XUSB_XHCI_DB_166_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_166_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_166_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_166_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_166_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_166_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_166_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_166_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_166_TARGET_SHIFT)
#define XUSB_XHCI_DB_166_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_166_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_166_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_166_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_166_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_166_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_166_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_166_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_166_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_166_RSVD0_SHIFT)
#define XUSB_XHCI_DB_166_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_166_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_166_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_166_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_166_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_166_STREAMID_SHIFT)
#define XUSB_XHCI_DB_166_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_166_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_166_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_166_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_166_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_166_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_166_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_167                                   _MK_ADDR_CONST(0xe9c)
#define XUSB_XHCI_DB_167_SECURE                            0
#define XUSB_XHCI_DB_167_WORD_COUNT                        1
#define XUSB_XHCI_DB_167_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_167_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_167_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_167_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_167_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_167_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_167_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_167_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_167_TARGET_SHIFT)
#define XUSB_XHCI_DB_167_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_167_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_167_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_167_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_167_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_167_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_167_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_167_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_167_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_167_RSVD0_SHIFT)
#define XUSB_XHCI_DB_167_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_167_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_167_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_167_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_167_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_167_STREAMID_SHIFT)
#define XUSB_XHCI_DB_167_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_167_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_167_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_167_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_167_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_167_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_167_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_168                                   _MK_ADDR_CONST(0xea0)
#define XUSB_XHCI_DB_168_SECURE                            0
#define XUSB_XHCI_DB_168_WORD_COUNT                        1
#define XUSB_XHCI_DB_168_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_168_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_168_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_168_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_168_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_168_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_168_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_168_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_168_TARGET_SHIFT)
#define XUSB_XHCI_DB_168_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_168_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_168_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_168_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_168_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_168_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_168_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_168_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_168_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_168_RSVD0_SHIFT)
#define XUSB_XHCI_DB_168_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_168_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_168_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_168_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_168_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_168_STREAMID_SHIFT)
#define XUSB_XHCI_DB_168_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_168_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_168_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_168_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_168_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_168_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_168_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_169                                   _MK_ADDR_CONST(0xea4)
#define XUSB_XHCI_DB_169_SECURE                            0
#define XUSB_XHCI_DB_169_WORD_COUNT                        1
#define XUSB_XHCI_DB_169_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_169_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_169_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_169_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_169_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_169_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_169_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_169_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_169_TARGET_SHIFT)
#define XUSB_XHCI_DB_169_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_169_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_169_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_169_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_169_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_169_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_169_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_169_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_169_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_169_RSVD0_SHIFT)
#define XUSB_XHCI_DB_169_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_169_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_169_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_169_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_169_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_169_STREAMID_SHIFT)
#define XUSB_XHCI_DB_169_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_169_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_169_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_169_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_169_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_169_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_169_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_170                                   _MK_ADDR_CONST(0xea8)
#define XUSB_XHCI_DB_170_SECURE                            0
#define XUSB_XHCI_DB_170_WORD_COUNT                        1
#define XUSB_XHCI_DB_170_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_170_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_170_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_170_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_170_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_170_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_170_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_170_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_170_TARGET_SHIFT)
#define XUSB_XHCI_DB_170_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_170_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_170_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_170_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_170_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_170_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_170_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_170_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_170_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_170_RSVD0_SHIFT)
#define XUSB_XHCI_DB_170_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_170_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_170_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_170_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_170_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_170_STREAMID_SHIFT)
#define XUSB_XHCI_DB_170_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_170_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_170_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_170_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_170_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_170_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_170_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_171                                   _MK_ADDR_CONST(0xeac)
#define XUSB_XHCI_DB_171_SECURE                            0
#define XUSB_XHCI_DB_171_WORD_COUNT                        1
#define XUSB_XHCI_DB_171_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_171_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_171_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_171_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_171_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_171_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_171_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_171_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_171_TARGET_SHIFT)
#define XUSB_XHCI_DB_171_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_171_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_171_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_171_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_171_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_171_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_171_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_171_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_171_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_171_RSVD0_SHIFT)
#define XUSB_XHCI_DB_171_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_171_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_171_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_171_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_171_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_171_STREAMID_SHIFT)
#define XUSB_XHCI_DB_171_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_171_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_171_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_171_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_171_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_171_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_171_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_172                                   _MK_ADDR_CONST(0xeb0)
#define XUSB_XHCI_DB_172_SECURE                            0
#define XUSB_XHCI_DB_172_WORD_COUNT                        1
#define XUSB_XHCI_DB_172_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_172_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_172_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_172_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_172_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_172_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_172_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_172_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_172_TARGET_SHIFT)
#define XUSB_XHCI_DB_172_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_172_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_172_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_172_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_172_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_172_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_172_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_172_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_172_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_172_RSVD0_SHIFT)
#define XUSB_XHCI_DB_172_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_172_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_172_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_172_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_172_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_172_STREAMID_SHIFT)
#define XUSB_XHCI_DB_172_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_172_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_172_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_172_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_172_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_172_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_172_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_173                                   _MK_ADDR_CONST(0xeb4)
#define XUSB_XHCI_DB_173_SECURE                            0
#define XUSB_XHCI_DB_173_WORD_COUNT                        1
#define XUSB_XHCI_DB_173_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_173_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_173_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_173_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_173_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_173_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_173_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_173_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_173_TARGET_SHIFT)
#define XUSB_XHCI_DB_173_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_173_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_173_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_173_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_173_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_173_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_173_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_173_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_173_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_173_RSVD0_SHIFT)
#define XUSB_XHCI_DB_173_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_173_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_173_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_173_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_173_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_173_STREAMID_SHIFT)
#define XUSB_XHCI_DB_173_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_173_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_173_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_173_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_173_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_173_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_173_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_174                                   _MK_ADDR_CONST(0xeb8)
#define XUSB_XHCI_DB_174_SECURE                            0
#define XUSB_XHCI_DB_174_WORD_COUNT                        1
#define XUSB_XHCI_DB_174_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_174_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_174_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_174_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_174_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_174_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_174_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_174_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_174_TARGET_SHIFT)
#define XUSB_XHCI_DB_174_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_174_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_174_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_174_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_174_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_174_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_174_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_174_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_174_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_174_RSVD0_SHIFT)
#define XUSB_XHCI_DB_174_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_174_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_174_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_174_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_174_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_174_STREAMID_SHIFT)
#define XUSB_XHCI_DB_174_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_174_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_174_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_174_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_174_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_174_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_174_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_175                                   _MK_ADDR_CONST(0xebc)
#define XUSB_XHCI_DB_175_SECURE                            0
#define XUSB_XHCI_DB_175_WORD_COUNT                        1
#define XUSB_XHCI_DB_175_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_175_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_175_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_175_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_175_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_175_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_175_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_175_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_175_TARGET_SHIFT)
#define XUSB_XHCI_DB_175_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_175_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_175_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_175_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_175_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_175_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_175_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_175_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_175_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_175_RSVD0_SHIFT)
#define XUSB_XHCI_DB_175_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_175_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_175_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_175_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_175_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_175_STREAMID_SHIFT)
#define XUSB_XHCI_DB_175_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_175_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_175_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_175_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_175_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_175_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_175_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_176                                   _MK_ADDR_CONST(0xec0)
#define XUSB_XHCI_DB_176_SECURE                            0
#define XUSB_XHCI_DB_176_WORD_COUNT                        1
#define XUSB_XHCI_DB_176_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_176_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_176_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_176_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_176_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_176_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_176_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_176_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_176_TARGET_SHIFT)
#define XUSB_XHCI_DB_176_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_176_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_176_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_176_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_176_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_176_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_176_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_176_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_176_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_176_RSVD0_SHIFT)
#define XUSB_XHCI_DB_176_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_176_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_176_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_176_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_176_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_176_STREAMID_SHIFT)
#define XUSB_XHCI_DB_176_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_176_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_176_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_176_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_176_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_176_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_176_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_177                                   _MK_ADDR_CONST(0xec4)
#define XUSB_XHCI_DB_177_SECURE                            0
#define XUSB_XHCI_DB_177_WORD_COUNT                        1
#define XUSB_XHCI_DB_177_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_177_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_177_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_177_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_177_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_177_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_177_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_177_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_177_TARGET_SHIFT)
#define XUSB_XHCI_DB_177_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_177_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_177_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_177_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_177_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_177_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_177_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_177_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_177_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_177_RSVD0_SHIFT)
#define XUSB_XHCI_DB_177_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_177_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_177_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_177_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_177_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_177_STREAMID_SHIFT)
#define XUSB_XHCI_DB_177_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_177_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_177_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_177_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_177_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_177_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_177_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_178                                   _MK_ADDR_CONST(0xec8)
#define XUSB_XHCI_DB_178_SECURE                            0
#define XUSB_XHCI_DB_178_WORD_COUNT                        1
#define XUSB_XHCI_DB_178_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_178_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_178_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_178_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_178_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_178_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_178_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_178_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_178_TARGET_SHIFT)
#define XUSB_XHCI_DB_178_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_178_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_178_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_178_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_178_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_178_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_178_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_178_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_178_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_178_RSVD0_SHIFT)
#define XUSB_XHCI_DB_178_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_178_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_178_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_178_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_178_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_178_STREAMID_SHIFT)
#define XUSB_XHCI_DB_178_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_178_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_178_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_178_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_178_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_178_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_178_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_179                                   _MK_ADDR_CONST(0xecc)
#define XUSB_XHCI_DB_179_SECURE                            0
#define XUSB_XHCI_DB_179_WORD_COUNT                        1
#define XUSB_XHCI_DB_179_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_179_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_179_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_179_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_179_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_179_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_179_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_179_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_179_TARGET_SHIFT)
#define XUSB_XHCI_DB_179_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_179_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_179_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_179_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_179_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_179_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_179_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_179_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_179_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_179_RSVD0_SHIFT)
#define XUSB_XHCI_DB_179_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_179_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_179_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_179_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_179_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_179_STREAMID_SHIFT)
#define XUSB_XHCI_DB_179_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_179_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_179_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_179_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_179_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_179_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_179_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_180                                   _MK_ADDR_CONST(0xed0)
#define XUSB_XHCI_DB_180_SECURE                            0
#define XUSB_XHCI_DB_180_WORD_COUNT                        1
#define XUSB_XHCI_DB_180_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_180_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_180_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_180_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_180_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_180_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_180_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_180_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_180_TARGET_SHIFT)
#define XUSB_XHCI_DB_180_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_180_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_180_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_180_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_180_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_180_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_180_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_180_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_180_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_180_RSVD0_SHIFT)
#define XUSB_XHCI_DB_180_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_180_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_180_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_180_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_180_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_180_STREAMID_SHIFT)
#define XUSB_XHCI_DB_180_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_180_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_180_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_180_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_180_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_180_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_180_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_181                                   _MK_ADDR_CONST(0xed4)
#define XUSB_XHCI_DB_181_SECURE                            0
#define XUSB_XHCI_DB_181_WORD_COUNT                        1
#define XUSB_XHCI_DB_181_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_181_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_181_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_181_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_181_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_181_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_181_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_181_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_181_TARGET_SHIFT)
#define XUSB_XHCI_DB_181_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_181_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_181_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_181_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_181_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_181_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_181_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_181_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_181_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_181_RSVD0_SHIFT)
#define XUSB_XHCI_DB_181_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_181_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_181_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_181_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_181_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_181_STREAMID_SHIFT)
#define XUSB_XHCI_DB_181_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_181_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_181_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_181_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_181_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_181_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_181_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_182                                   _MK_ADDR_CONST(0xed8)
#define XUSB_XHCI_DB_182_SECURE                            0
#define XUSB_XHCI_DB_182_WORD_COUNT                        1
#define XUSB_XHCI_DB_182_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_182_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_182_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_182_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_182_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_182_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_182_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_182_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_182_TARGET_SHIFT)
#define XUSB_XHCI_DB_182_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_182_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_182_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_182_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_182_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_182_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_182_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_182_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_182_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_182_RSVD0_SHIFT)
#define XUSB_XHCI_DB_182_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_182_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_182_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_182_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_182_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_182_STREAMID_SHIFT)
#define XUSB_XHCI_DB_182_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_182_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_182_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_182_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_182_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_182_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_182_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_183                                   _MK_ADDR_CONST(0xedc)
#define XUSB_XHCI_DB_183_SECURE                            0
#define XUSB_XHCI_DB_183_WORD_COUNT                        1
#define XUSB_XHCI_DB_183_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_183_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_183_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_183_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_183_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_183_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_183_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_183_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_183_TARGET_SHIFT)
#define XUSB_XHCI_DB_183_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_183_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_183_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_183_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_183_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_183_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_183_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_183_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_183_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_183_RSVD0_SHIFT)
#define XUSB_XHCI_DB_183_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_183_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_183_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_183_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_183_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_183_STREAMID_SHIFT)
#define XUSB_XHCI_DB_183_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_183_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_183_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_183_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_183_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_183_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_183_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_184                                   _MK_ADDR_CONST(0xee0)
#define XUSB_XHCI_DB_184_SECURE                            0
#define XUSB_XHCI_DB_184_WORD_COUNT                        1
#define XUSB_XHCI_DB_184_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_184_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_184_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_184_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_184_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_184_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_184_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_184_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_184_TARGET_SHIFT)
#define XUSB_XHCI_DB_184_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_184_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_184_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_184_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_184_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_184_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_184_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_184_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_184_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_184_RSVD0_SHIFT)
#define XUSB_XHCI_DB_184_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_184_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_184_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_184_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_184_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_184_STREAMID_SHIFT)
#define XUSB_XHCI_DB_184_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_184_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_184_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_184_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_184_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_184_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_184_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_185                                   _MK_ADDR_CONST(0xee4)
#define XUSB_XHCI_DB_185_SECURE                            0
#define XUSB_XHCI_DB_185_WORD_COUNT                        1
#define XUSB_XHCI_DB_185_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_185_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_185_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_185_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_185_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_185_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_185_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_185_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_185_TARGET_SHIFT)
#define XUSB_XHCI_DB_185_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_185_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_185_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_185_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_185_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_185_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_185_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_185_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_185_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_185_RSVD0_SHIFT)
#define XUSB_XHCI_DB_185_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_185_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_185_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_185_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_185_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_185_STREAMID_SHIFT)
#define XUSB_XHCI_DB_185_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_185_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_185_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_185_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_185_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_185_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_185_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_186                                   _MK_ADDR_CONST(0xee8)
#define XUSB_XHCI_DB_186_SECURE                            0
#define XUSB_XHCI_DB_186_WORD_COUNT                        1
#define XUSB_XHCI_DB_186_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_186_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_186_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_186_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_186_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_186_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_186_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_186_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_186_TARGET_SHIFT)
#define XUSB_XHCI_DB_186_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_186_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_186_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_186_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_186_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_186_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_186_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_186_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_186_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_186_RSVD0_SHIFT)
#define XUSB_XHCI_DB_186_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_186_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_186_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_186_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_186_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_186_STREAMID_SHIFT)
#define XUSB_XHCI_DB_186_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_186_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_186_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_186_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_186_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_186_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_186_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_187                                   _MK_ADDR_CONST(0xeec)
#define XUSB_XHCI_DB_187_SECURE                            0
#define XUSB_XHCI_DB_187_WORD_COUNT                        1
#define XUSB_XHCI_DB_187_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_187_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_187_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_187_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_187_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_187_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_187_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_187_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_187_TARGET_SHIFT)
#define XUSB_XHCI_DB_187_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_187_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_187_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_187_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_187_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_187_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_187_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_187_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_187_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_187_RSVD0_SHIFT)
#define XUSB_XHCI_DB_187_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_187_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_187_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_187_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_187_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_187_STREAMID_SHIFT)
#define XUSB_XHCI_DB_187_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_187_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_187_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_187_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_187_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_187_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_187_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_188                                   _MK_ADDR_CONST(0xef0)
#define XUSB_XHCI_DB_188_SECURE                            0
#define XUSB_XHCI_DB_188_WORD_COUNT                        1
#define XUSB_XHCI_DB_188_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_188_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_188_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_188_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_188_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_188_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_188_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_188_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_188_TARGET_SHIFT)
#define XUSB_XHCI_DB_188_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_188_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_188_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_188_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_188_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_188_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_188_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_188_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_188_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_188_RSVD0_SHIFT)
#define XUSB_XHCI_DB_188_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_188_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_188_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_188_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_188_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_188_STREAMID_SHIFT)
#define XUSB_XHCI_DB_188_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_188_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_188_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_188_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_188_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_188_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_188_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_189                                   _MK_ADDR_CONST(0xef4)
#define XUSB_XHCI_DB_189_SECURE                            0
#define XUSB_XHCI_DB_189_WORD_COUNT                        1
#define XUSB_XHCI_DB_189_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_189_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_189_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_189_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_189_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_189_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_189_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_189_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_189_TARGET_SHIFT)
#define XUSB_XHCI_DB_189_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_189_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_189_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_189_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_189_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_189_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_189_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_189_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_189_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_189_RSVD0_SHIFT)
#define XUSB_XHCI_DB_189_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_189_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_189_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_189_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_189_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_189_STREAMID_SHIFT)
#define XUSB_XHCI_DB_189_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_189_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_189_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_189_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_189_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_189_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_189_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_190                                   _MK_ADDR_CONST(0xef8)
#define XUSB_XHCI_DB_190_SECURE                            0
#define XUSB_XHCI_DB_190_WORD_COUNT                        1
#define XUSB_XHCI_DB_190_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_190_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_190_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_190_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_190_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_190_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_190_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_190_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_190_TARGET_SHIFT)
#define XUSB_XHCI_DB_190_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_190_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_190_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_190_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_190_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_190_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_190_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_190_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_190_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_190_RSVD0_SHIFT)
#define XUSB_XHCI_DB_190_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_190_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_190_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_190_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_190_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_190_STREAMID_SHIFT)
#define XUSB_XHCI_DB_190_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_190_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_190_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_190_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_190_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_190_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_190_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_191                                   _MK_ADDR_CONST(0xefc)
#define XUSB_XHCI_DB_191_SECURE                            0
#define XUSB_XHCI_DB_191_WORD_COUNT                        1
#define XUSB_XHCI_DB_191_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_191_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_191_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_191_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_191_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_191_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_191_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_191_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_191_TARGET_SHIFT)
#define XUSB_XHCI_DB_191_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_191_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_191_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_191_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_191_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_191_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_191_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_191_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_191_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_191_RSVD0_SHIFT)
#define XUSB_XHCI_DB_191_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_191_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_191_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_191_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_191_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_191_STREAMID_SHIFT)
#define XUSB_XHCI_DB_191_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_191_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_191_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_191_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_191_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_191_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_191_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_192                                   _MK_ADDR_CONST(0xf00)
#define XUSB_XHCI_DB_192_SECURE                            0
#define XUSB_XHCI_DB_192_WORD_COUNT                        1
#define XUSB_XHCI_DB_192_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_192_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_192_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_192_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_192_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_192_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_192_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_192_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_192_TARGET_SHIFT)
#define XUSB_XHCI_DB_192_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_192_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_192_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_192_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_192_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_192_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_192_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_192_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_192_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_192_RSVD0_SHIFT)
#define XUSB_XHCI_DB_192_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_192_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_192_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_192_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_192_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_192_STREAMID_SHIFT)
#define XUSB_XHCI_DB_192_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_192_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_192_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_192_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_192_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_192_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_192_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_193                                   _MK_ADDR_CONST(0xf04)
#define XUSB_XHCI_DB_193_SECURE                            0
#define XUSB_XHCI_DB_193_WORD_COUNT                        1
#define XUSB_XHCI_DB_193_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_193_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_193_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_193_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_193_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_193_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_193_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_193_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_193_TARGET_SHIFT)
#define XUSB_XHCI_DB_193_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_193_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_193_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_193_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_193_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_193_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_193_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_193_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_193_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_193_RSVD0_SHIFT)
#define XUSB_XHCI_DB_193_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_193_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_193_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_193_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_193_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_193_STREAMID_SHIFT)
#define XUSB_XHCI_DB_193_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_193_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_193_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_193_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_193_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_193_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_193_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_194                                   _MK_ADDR_CONST(0xf08)
#define XUSB_XHCI_DB_194_SECURE                            0
#define XUSB_XHCI_DB_194_WORD_COUNT                        1
#define XUSB_XHCI_DB_194_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_194_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_194_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_194_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_194_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_194_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_194_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_194_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_194_TARGET_SHIFT)
#define XUSB_XHCI_DB_194_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_194_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_194_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_194_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_194_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_194_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_194_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_194_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_194_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_194_RSVD0_SHIFT)
#define XUSB_XHCI_DB_194_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_194_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_194_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_194_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_194_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_194_STREAMID_SHIFT)
#define XUSB_XHCI_DB_194_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_194_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_194_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_194_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_194_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_194_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_194_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_195                                   _MK_ADDR_CONST(0xf0c)
#define XUSB_XHCI_DB_195_SECURE                            0
#define XUSB_XHCI_DB_195_WORD_COUNT                        1
#define XUSB_XHCI_DB_195_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_195_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_195_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_195_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_195_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_195_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_195_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_195_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_195_TARGET_SHIFT)
#define XUSB_XHCI_DB_195_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_195_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_195_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_195_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_195_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_195_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_195_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_195_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_195_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_195_RSVD0_SHIFT)
#define XUSB_XHCI_DB_195_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_195_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_195_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_195_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_195_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_195_STREAMID_SHIFT)
#define XUSB_XHCI_DB_195_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_195_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_195_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_195_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_195_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_195_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_195_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_196                                   _MK_ADDR_CONST(0xf10)
#define XUSB_XHCI_DB_196_SECURE                            0
#define XUSB_XHCI_DB_196_WORD_COUNT                        1
#define XUSB_XHCI_DB_196_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_196_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_196_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_196_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_196_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_196_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_196_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_196_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_196_TARGET_SHIFT)
#define XUSB_XHCI_DB_196_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_196_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_196_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_196_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_196_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_196_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_196_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_196_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_196_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_196_RSVD0_SHIFT)
#define XUSB_XHCI_DB_196_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_196_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_196_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_196_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_196_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_196_STREAMID_SHIFT)
#define XUSB_XHCI_DB_196_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_196_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_196_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_196_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_196_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_196_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_196_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_197                                   _MK_ADDR_CONST(0xf14)
#define XUSB_XHCI_DB_197_SECURE                            0
#define XUSB_XHCI_DB_197_WORD_COUNT                        1
#define XUSB_XHCI_DB_197_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_197_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_197_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_197_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_197_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_197_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_197_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_197_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_197_TARGET_SHIFT)
#define XUSB_XHCI_DB_197_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_197_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_197_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_197_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_197_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_197_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_197_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_197_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_197_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_197_RSVD0_SHIFT)
#define XUSB_XHCI_DB_197_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_197_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_197_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_197_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_197_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_197_STREAMID_SHIFT)
#define XUSB_XHCI_DB_197_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_197_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_197_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_197_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_197_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_197_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_197_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_198                                   _MK_ADDR_CONST(0xf18)
#define XUSB_XHCI_DB_198_SECURE                            0
#define XUSB_XHCI_DB_198_WORD_COUNT                        1
#define XUSB_XHCI_DB_198_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_198_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_198_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_198_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_198_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_198_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_198_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_198_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_198_TARGET_SHIFT)
#define XUSB_XHCI_DB_198_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_198_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_198_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_198_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_198_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_198_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_198_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_198_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_198_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_198_RSVD0_SHIFT)
#define XUSB_XHCI_DB_198_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_198_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_198_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_198_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_198_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_198_STREAMID_SHIFT)
#define XUSB_XHCI_DB_198_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_198_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_198_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_198_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_198_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_198_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_198_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_199                                   _MK_ADDR_CONST(0xf1c)
#define XUSB_XHCI_DB_199_SECURE                            0
#define XUSB_XHCI_DB_199_WORD_COUNT                        1
#define XUSB_XHCI_DB_199_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_199_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_199_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_199_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_199_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_199_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_199_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_199_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_199_TARGET_SHIFT)
#define XUSB_XHCI_DB_199_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_199_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_199_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_199_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_199_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_199_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_199_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_199_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_199_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_199_RSVD0_SHIFT)
#define XUSB_XHCI_DB_199_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_199_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_199_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_199_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_199_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_199_STREAMID_SHIFT)
#define XUSB_XHCI_DB_199_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_199_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_199_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_199_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_199_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_199_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_199_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_200                                   _MK_ADDR_CONST(0xf20)
#define XUSB_XHCI_DB_200_SECURE                            0
#define XUSB_XHCI_DB_200_WORD_COUNT                        1
#define XUSB_XHCI_DB_200_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_200_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_200_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_200_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_200_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_200_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_200_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_200_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_200_TARGET_SHIFT)
#define XUSB_XHCI_DB_200_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_200_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_200_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_200_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_200_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_200_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_200_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_200_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_200_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_200_RSVD0_SHIFT)
#define XUSB_XHCI_DB_200_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_200_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_200_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_200_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_200_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_200_STREAMID_SHIFT)
#define XUSB_XHCI_DB_200_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_200_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_200_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_200_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_200_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_200_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_200_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_201                                   _MK_ADDR_CONST(0xf24)
#define XUSB_XHCI_DB_201_SECURE                            0
#define XUSB_XHCI_DB_201_WORD_COUNT                        1
#define XUSB_XHCI_DB_201_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_201_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_201_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_201_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_201_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_201_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_201_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_201_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_201_TARGET_SHIFT)
#define XUSB_XHCI_DB_201_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_201_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_201_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_201_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_201_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_201_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_201_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_201_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_201_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_201_RSVD0_SHIFT)
#define XUSB_XHCI_DB_201_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_201_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_201_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_201_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_201_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_201_STREAMID_SHIFT)
#define XUSB_XHCI_DB_201_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_201_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_201_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_201_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_201_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_201_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_201_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_202                                   _MK_ADDR_CONST(0xf28)
#define XUSB_XHCI_DB_202_SECURE                            0
#define XUSB_XHCI_DB_202_WORD_COUNT                        1
#define XUSB_XHCI_DB_202_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_202_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_202_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_202_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_202_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_202_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_202_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_202_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_202_TARGET_SHIFT)
#define XUSB_XHCI_DB_202_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_202_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_202_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_202_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_202_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_202_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_202_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_202_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_202_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_202_RSVD0_SHIFT)
#define XUSB_XHCI_DB_202_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_202_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_202_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_202_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_202_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_202_STREAMID_SHIFT)
#define XUSB_XHCI_DB_202_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_202_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_202_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_202_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_202_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_202_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_202_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_203                                   _MK_ADDR_CONST(0xf2c)
#define XUSB_XHCI_DB_203_SECURE                            0
#define XUSB_XHCI_DB_203_WORD_COUNT                        1
#define XUSB_XHCI_DB_203_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_203_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_203_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_203_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_203_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_203_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_203_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_203_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_203_TARGET_SHIFT)
#define XUSB_XHCI_DB_203_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_203_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_203_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_203_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_203_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_203_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_203_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_203_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_203_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_203_RSVD0_SHIFT)
#define XUSB_XHCI_DB_203_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_203_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_203_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_203_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_203_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_203_STREAMID_SHIFT)
#define XUSB_XHCI_DB_203_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_203_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_203_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_203_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_203_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_203_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_203_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_204                                   _MK_ADDR_CONST(0xf30)
#define XUSB_XHCI_DB_204_SECURE                            0
#define XUSB_XHCI_DB_204_WORD_COUNT                        1
#define XUSB_XHCI_DB_204_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_204_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_204_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_204_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_204_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_204_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_204_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_204_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_204_TARGET_SHIFT)
#define XUSB_XHCI_DB_204_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_204_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_204_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_204_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_204_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_204_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_204_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_204_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_204_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_204_RSVD0_SHIFT)
#define XUSB_XHCI_DB_204_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_204_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_204_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_204_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_204_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_204_STREAMID_SHIFT)
#define XUSB_XHCI_DB_204_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_204_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_204_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_204_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_204_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_204_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_204_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_205                                   _MK_ADDR_CONST(0xf34)
#define XUSB_XHCI_DB_205_SECURE                            0
#define XUSB_XHCI_DB_205_WORD_COUNT                        1
#define XUSB_XHCI_DB_205_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_205_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_205_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_205_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_205_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_205_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_205_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_205_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_205_TARGET_SHIFT)
#define XUSB_XHCI_DB_205_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_205_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_205_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_205_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_205_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_205_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_205_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_205_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_205_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_205_RSVD0_SHIFT)
#define XUSB_XHCI_DB_205_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_205_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_205_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_205_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_205_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_205_STREAMID_SHIFT)
#define XUSB_XHCI_DB_205_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_205_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_205_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_205_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_205_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_205_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_205_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_206                                   _MK_ADDR_CONST(0xf38)
#define XUSB_XHCI_DB_206_SECURE                            0
#define XUSB_XHCI_DB_206_WORD_COUNT                        1
#define XUSB_XHCI_DB_206_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_206_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_206_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_206_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_206_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_206_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_206_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_206_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_206_TARGET_SHIFT)
#define XUSB_XHCI_DB_206_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_206_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_206_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_206_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_206_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_206_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_206_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_206_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_206_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_206_RSVD0_SHIFT)
#define XUSB_XHCI_DB_206_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_206_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_206_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_206_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_206_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_206_STREAMID_SHIFT)
#define XUSB_XHCI_DB_206_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_206_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_206_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_206_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_206_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_206_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_206_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_207                                   _MK_ADDR_CONST(0xf3c)
#define XUSB_XHCI_DB_207_SECURE                            0
#define XUSB_XHCI_DB_207_WORD_COUNT                        1
#define XUSB_XHCI_DB_207_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_207_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_207_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_207_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_207_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_207_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_207_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_207_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_207_TARGET_SHIFT)
#define XUSB_XHCI_DB_207_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_207_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_207_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_207_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_207_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_207_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_207_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_207_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_207_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_207_RSVD0_SHIFT)
#define XUSB_XHCI_DB_207_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_207_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_207_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_207_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_207_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_207_STREAMID_SHIFT)
#define XUSB_XHCI_DB_207_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_207_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_207_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_207_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_207_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_207_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_207_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_208                                   _MK_ADDR_CONST(0xf40)
#define XUSB_XHCI_DB_208_SECURE                            0
#define XUSB_XHCI_DB_208_WORD_COUNT                        1
#define XUSB_XHCI_DB_208_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_208_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_208_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_208_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_208_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_208_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_208_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_208_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_208_TARGET_SHIFT)
#define XUSB_XHCI_DB_208_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_208_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_208_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_208_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_208_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_208_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_208_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_208_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_208_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_208_RSVD0_SHIFT)
#define XUSB_XHCI_DB_208_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_208_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_208_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_208_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_208_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_208_STREAMID_SHIFT)
#define XUSB_XHCI_DB_208_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_208_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_208_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_208_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_208_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_208_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_208_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_209                                   _MK_ADDR_CONST(0xf44)
#define XUSB_XHCI_DB_209_SECURE                            0
#define XUSB_XHCI_DB_209_WORD_COUNT                        1
#define XUSB_XHCI_DB_209_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_209_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_209_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_209_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_209_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_209_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_209_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_209_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_209_TARGET_SHIFT)
#define XUSB_XHCI_DB_209_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_209_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_209_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_209_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_209_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_209_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_209_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_209_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_209_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_209_RSVD0_SHIFT)
#define XUSB_XHCI_DB_209_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_209_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_209_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_209_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_209_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_209_STREAMID_SHIFT)
#define XUSB_XHCI_DB_209_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_209_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_209_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_209_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_209_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_209_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_209_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_210                                   _MK_ADDR_CONST(0xf48)
#define XUSB_XHCI_DB_210_SECURE                            0
#define XUSB_XHCI_DB_210_WORD_COUNT                        1
#define XUSB_XHCI_DB_210_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_210_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_210_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_210_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_210_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_210_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_210_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_210_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_210_TARGET_SHIFT)
#define XUSB_XHCI_DB_210_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_210_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_210_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_210_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_210_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_210_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_210_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_210_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_210_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_210_RSVD0_SHIFT)
#define XUSB_XHCI_DB_210_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_210_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_210_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_210_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_210_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_210_STREAMID_SHIFT)
#define XUSB_XHCI_DB_210_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_210_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_210_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_210_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_210_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_210_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_210_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_211                                   _MK_ADDR_CONST(0xf4c)
#define XUSB_XHCI_DB_211_SECURE                            0
#define XUSB_XHCI_DB_211_WORD_COUNT                        1
#define XUSB_XHCI_DB_211_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_211_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_211_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_211_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_211_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_211_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_211_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_211_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_211_TARGET_SHIFT)
#define XUSB_XHCI_DB_211_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_211_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_211_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_211_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_211_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_211_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_211_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_211_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_211_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_211_RSVD0_SHIFT)
#define XUSB_XHCI_DB_211_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_211_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_211_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_211_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_211_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_211_STREAMID_SHIFT)
#define XUSB_XHCI_DB_211_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_211_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_211_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_211_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_211_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_211_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_211_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_212                                   _MK_ADDR_CONST(0xf50)
#define XUSB_XHCI_DB_212_SECURE                            0
#define XUSB_XHCI_DB_212_WORD_COUNT                        1
#define XUSB_XHCI_DB_212_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_212_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_212_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_212_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_212_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_212_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_212_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_212_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_212_TARGET_SHIFT)
#define XUSB_XHCI_DB_212_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_212_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_212_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_212_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_212_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_212_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_212_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_212_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_212_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_212_RSVD0_SHIFT)
#define XUSB_XHCI_DB_212_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_212_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_212_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_212_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_212_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_212_STREAMID_SHIFT)
#define XUSB_XHCI_DB_212_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_212_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_212_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_212_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_212_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_212_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_212_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_213                                   _MK_ADDR_CONST(0xf54)
#define XUSB_XHCI_DB_213_SECURE                            0
#define XUSB_XHCI_DB_213_WORD_COUNT                        1
#define XUSB_XHCI_DB_213_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_213_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_213_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_213_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_213_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_213_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_213_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_213_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_213_TARGET_SHIFT)
#define XUSB_XHCI_DB_213_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_213_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_213_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_213_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_213_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_213_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_213_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_213_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_213_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_213_RSVD0_SHIFT)
#define XUSB_XHCI_DB_213_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_213_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_213_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_213_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_213_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_213_STREAMID_SHIFT)
#define XUSB_XHCI_DB_213_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_213_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_213_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_213_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_213_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_213_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_213_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_214                                   _MK_ADDR_CONST(0xf58)
#define XUSB_XHCI_DB_214_SECURE                            0
#define XUSB_XHCI_DB_214_WORD_COUNT                        1
#define XUSB_XHCI_DB_214_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_214_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_214_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_214_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_214_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_214_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_214_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_214_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_214_TARGET_SHIFT)
#define XUSB_XHCI_DB_214_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_214_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_214_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_214_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_214_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_214_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_214_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_214_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_214_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_214_RSVD0_SHIFT)
#define XUSB_XHCI_DB_214_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_214_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_214_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_214_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_214_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_214_STREAMID_SHIFT)
#define XUSB_XHCI_DB_214_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_214_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_214_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_214_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_214_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_214_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_214_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_215                                   _MK_ADDR_CONST(0xf5c)
#define XUSB_XHCI_DB_215_SECURE                            0
#define XUSB_XHCI_DB_215_WORD_COUNT                        1
#define XUSB_XHCI_DB_215_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_215_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_215_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_215_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_215_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_215_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_215_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_215_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_215_TARGET_SHIFT)
#define XUSB_XHCI_DB_215_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_215_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_215_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_215_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_215_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_215_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_215_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_215_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_215_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_215_RSVD0_SHIFT)
#define XUSB_XHCI_DB_215_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_215_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_215_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_215_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_215_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_215_STREAMID_SHIFT)
#define XUSB_XHCI_DB_215_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_215_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_215_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_215_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_215_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_215_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_215_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_216                                   _MK_ADDR_CONST(0xf60)
#define XUSB_XHCI_DB_216_SECURE                            0
#define XUSB_XHCI_DB_216_WORD_COUNT                        1
#define XUSB_XHCI_DB_216_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_216_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_216_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_216_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_216_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_216_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_216_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_216_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_216_TARGET_SHIFT)
#define XUSB_XHCI_DB_216_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_216_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_216_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_216_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_216_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_216_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_216_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_216_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_216_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_216_RSVD0_SHIFT)
#define XUSB_XHCI_DB_216_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_216_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_216_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_216_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_216_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_216_STREAMID_SHIFT)
#define XUSB_XHCI_DB_216_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_216_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_216_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_216_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_216_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_216_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_216_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_217                                   _MK_ADDR_CONST(0xf64)
#define XUSB_XHCI_DB_217_SECURE                            0
#define XUSB_XHCI_DB_217_WORD_COUNT                        1
#define XUSB_XHCI_DB_217_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_217_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_217_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_217_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_217_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_217_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_217_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_217_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_217_TARGET_SHIFT)
#define XUSB_XHCI_DB_217_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_217_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_217_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_217_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_217_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_217_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_217_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_217_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_217_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_217_RSVD0_SHIFT)
#define XUSB_XHCI_DB_217_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_217_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_217_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_217_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_217_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_217_STREAMID_SHIFT)
#define XUSB_XHCI_DB_217_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_217_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_217_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_217_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_217_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_217_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_217_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_218                                   _MK_ADDR_CONST(0xf68)
#define XUSB_XHCI_DB_218_SECURE                            0
#define XUSB_XHCI_DB_218_WORD_COUNT                        1
#define XUSB_XHCI_DB_218_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_218_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_218_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_218_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_218_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_218_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_218_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_218_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_218_TARGET_SHIFT)
#define XUSB_XHCI_DB_218_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_218_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_218_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_218_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_218_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_218_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_218_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_218_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_218_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_218_RSVD0_SHIFT)
#define XUSB_XHCI_DB_218_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_218_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_218_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_218_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_218_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_218_STREAMID_SHIFT)
#define XUSB_XHCI_DB_218_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_218_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_218_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_218_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_218_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_218_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_218_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_219                                   _MK_ADDR_CONST(0xf6c)
#define XUSB_XHCI_DB_219_SECURE                            0
#define XUSB_XHCI_DB_219_WORD_COUNT                        1
#define XUSB_XHCI_DB_219_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_219_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_219_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_219_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_219_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_219_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_219_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_219_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_219_TARGET_SHIFT)
#define XUSB_XHCI_DB_219_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_219_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_219_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_219_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_219_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_219_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_219_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_219_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_219_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_219_RSVD0_SHIFT)
#define XUSB_XHCI_DB_219_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_219_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_219_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_219_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_219_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_219_STREAMID_SHIFT)
#define XUSB_XHCI_DB_219_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_219_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_219_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_219_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_219_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_219_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_219_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_220                                   _MK_ADDR_CONST(0xf70)
#define XUSB_XHCI_DB_220_SECURE                            0
#define XUSB_XHCI_DB_220_WORD_COUNT                        1
#define XUSB_XHCI_DB_220_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_220_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_220_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_220_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_220_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_220_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_220_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_220_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_220_TARGET_SHIFT)
#define XUSB_XHCI_DB_220_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_220_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_220_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_220_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_220_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_220_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_220_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_220_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_220_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_220_RSVD0_SHIFT)
#define XUSB_XHCI_DB_220_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_220_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_220_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_220_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_220_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_220_STREAMID_SHIFT)
#define XUSB_XHCI_DB_220_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_220_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_220_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_220_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_220_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_220_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_220_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_221                                   _MK_ADDR_CONST(0xf74)
#define XUSB_XHCI_DB_221_SECURE                            0
#define XUSB_XHCI_DB_221_WORD_COUNT                        1
#define XUSB_XHCI_DB_221_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_221_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_221_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_221_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_221_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_221_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_221_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_221_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_221_TARGET_SHIFT)
#define XUSB_XHCI_DB_221_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_221_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_221_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_221_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_221_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_221_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_221_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_221_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_221_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_221_RSVD0_SHIFT)
#define XUSB_XHCI_DB_221_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_221_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_221_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_221_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_221_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_221_STREAMID_SHIFT)
#define XUSB_XHCI_DB_221_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_221_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_221_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_221_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_221_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_221_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_221_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_222                                   _MK_ADDR_CONST(0xf78)
#define XUSB_XHCI_DB_222_SECURE                            0
#define XUSB_XHCI_DB_222_WORD_COUNT                        1
#define XUSB_XHCI_DB_222_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_222_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_222_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_222_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_222_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_222_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_222_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_222_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_222_TARGET_SHIFT)
#define XUSB_XHCI_DB_222_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_222_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_222_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_222_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_222_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_222_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_222_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_222_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_222_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_222_RSVD0_SHIFT)
#define XUSB_XHCI_DB_222_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_222_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_222_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_222_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_222_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_222_STREAMID_SHIFT)
#define XUSB_XHCI_DB_222_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_222_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_222_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_222_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_222_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_222_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_222_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_223                                   _MK_ADDR_CONST(0xf7c)
#define XUSB_XHCI_DB_223_SECURE                            0
#define XUSB_XHCI_DB_223_WORD_COUNT                        1
#define XUSB_XHCI_DB_223_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_223_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_223_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_223_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_223_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_223_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_223_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_223_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_223_TARGET_SHIFT)
#define XUSB_XHCI_DB_223_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_223_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_223_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_223_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_223_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_223_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_223_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_223_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_223_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_223_RSVD0_SHIFT)
#define XUSB_XHCI_DB_223_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_223_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_223_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_223_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_223_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_223_STREAMID_SHIFT)
#define XUSB_XHCI_DB_223_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_223_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_223_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_223_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_223_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_223_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_223_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_224                                   _MK_ADDR_CONST(0xf80)
#define XUSB_XHCI_DB_224_SECURE                            0
#define XUSB_XHCI_DB_224_WORD_COUNT                        1
#define XUSB_XHCI_DB_224_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_224_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_224_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_224_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_224_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_224_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_224_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_224_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_224_TARGET_SHIFT)
#define XUSB_XHCI_DB_224_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_224_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_224_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_224_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_224_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_224_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_224_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_224_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_224_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_224_RSVD0_SHIFT)
#define XUSB_XHCI_DB_224_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_224_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_224_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_224_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_224_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_224_STREAMID_SHIFT)
#define XUSB_XHCI_DB_224_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_224_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_224_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_224_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_224_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_224_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_224_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_225                                   _MK_ADDR_CONST(0xf84)
#define XUSB_XHCI_DB_225_SECURE                            0
#define XUSB_XHCI_DB_225_WORD_COUNT                        1
#define XUSB_XHCI_DB_225_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_225_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_225_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_225_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_225_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_225_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_225_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_225_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_225_TARGET_SHIFT)
#define XUSB_XHCI_DB_225_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_225_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_225_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_225_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_225_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_225_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_225_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_225_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_225_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_225_RSVD0_SHIFT)
#define XUSB_XHCI_DB_225_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_225_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_225_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_225_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_225_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_225_STREAMID_SHIFT)
#define XUSB_XHCI_DB_225_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_225_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_225_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_225_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_225_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_225_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_225_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_226                                   _MK_ADDR_CONST(0xf88)
#define XUSB_XHCI_DB_226_SECURE                            0
#define XUSB_XHCI_DB_226_WORD_COUNT                        1
#define XUSB_XHCI_DB_226_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_226_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_226_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_226_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_226_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_226_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_226_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_226_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_226_TARGET_SHIFT)
#define XUSB_XHCI_DB_226_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_226_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_226_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_226_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_226_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_226_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_226_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_226_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_226_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_226_RSVD0_SHIFT)
#define XUSB_XHCI_DB_226_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_226_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_226_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_226_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_226_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_226_STREAMID_SHIFT)
#define XUSB_XHCI_DB_226_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_226_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_226_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_226_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_226_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_226_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_226_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_227                                   _MK_ADDR_CONST(0xf8c)
#define XUSB_XHCI_DB_227_SECURE                            0
#define XUSB_XHCI_DB_227_WORD_COUNT                        1
#define XUSB_XHCI_DB_227_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_227_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_227_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_227_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_227_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_227_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_227_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_227_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_227_TARGET_SHIFT)
#define XUSB_XHCI_DB_227_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_227_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_227_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_227_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_227_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_227_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_227_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_227_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_227_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_227_RSVD0_SHIFT)
#define XUSB_XHCI_DB_227_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_227_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_227_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_227_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_227_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_227_STREAMID_SHIFT)
#define XUSB_XHCI_DB_227_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_227_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_227_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_227_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_227_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_227_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_227_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_228                                   _MK_ADDR_CONST(0xf90)
#define XUSB_XHCI_DB_228_SECURE                            0
#define XUSB_XHCI_DB_228_WORD_COUNT                        1
#define XUSB_XHCI_DB_228_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_228_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_228_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_228_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_228_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_228_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_228_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_228_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_228_TARGET_SHIFT)
#define XUSB_XHCI_DB_228_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_228_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_228_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_228_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_228_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_228_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_228_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_228_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_228_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_228_RSVD0_SHIFT)
#define XUSB_XHCI_DB_228_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_228_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_228_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_228_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_228_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_228_STREAMID_SHIFT)
#define XUSB_XHCI_DB_228_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_228_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_228_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_228_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_228_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_228_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_228_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_229                                   _MK_ADDR_CONST(0xf94)
#define XUSB_XHCI_DB_229_SECURE                            0
#define XUSB_XHCI_DB_229_WORD_COUNT                        1
#define XUSB_XHCI_DB_229_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_229_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_229_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_229_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_229_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_229_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_229_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_229_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_229_TARGET_SHIFT)
#define XUSB_XHCI_DB_229_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_229_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_229_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_229_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_229_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_229_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_229_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_229_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_229_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_229_RSVD0_SHIFT)
#define XUSB_XHCI_DB_229_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_229_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_229_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_229_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_229_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_229_STREAMID_SHIFT)
#define XUSB_XHCI_DB_229_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_229_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_229_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_229_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_229_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_229_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_229_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_230                                   _MK_ADDR_CONST(0xf98)
#define XUSB_XHCI_DB_230_SECURE                            0
#define XUSB_XHCI_DB_230_WORD_COUNT                        1
#define XUSB_XHCI_DB_230_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_230_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_230_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_230_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_230_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_230_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_230_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_230_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_230_TARGET_SHIFT)
#define XUSB_XHCI_DB_230_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_230_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_230_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_230_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_230_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_230_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_230_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_230_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_230_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_230_RSVD0_SHIFT)
#define XUSB_XHCI_DB_230_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_230_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_230_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_230_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_230_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_230_STREAMID_SHIFT)
#define XUSB_XHCI_DB_230_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_230_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_230_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_230_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_230_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_230_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_230_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_231                                   _MK_ADDR_CONST(0xf9c)
#define XUSB_XHCI_DB_231_SECURE                            0
#define XUSB_XHCI_DB_231_WORD_COUNT                        1
#define XUSB_XHCI_DB_231_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_231_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_231_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_231_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_231_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_231_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_231_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_231_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_231_TARGET_SHIFT)
#define XUSB_XHCI_DB_231_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_231_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_231_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_231_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_231_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_231_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_231_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_231_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_231_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_231_RSVD0_SHIFT)
#define XUSB_XHCI_DB_231_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_231_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_231_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_231_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_231_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_231_STREAMID_SHIFT)
#define XUSB_XHCI_DB_231_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_231_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_231_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_231_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_231_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_231_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_231_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_232                                   _MK_ADDR_CONST(0xfa0)
#define XUSB_XHCI_DB_232_SECURE                            0
#define XUSB_XHCI_DB_232_WORD_COUNT                        1
#define XUSB_XHCI_DB_232_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_232_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_232_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_232_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_232_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_232_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_232_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_232_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_232_TARGET_SHIFT)
#define XUSB_XHCI_DB_232_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_232_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_232_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_232_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_232_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_232_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_232_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_232_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_232_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_232_RSVD0_SHIFT)
#define XUSB_XHCI_DB_232_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_232_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_232_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_232_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_232_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_232_STREAMID_SHIFT)
#define XUSB_XHCI_DB_232_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_232_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_232_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_232_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_232_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_232_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_232_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_233                                   _MK_ADDR_CONST(0xfa4)
#define XUSB_XHCI_DB_233_SECURE                            0
#define XUSB_XHCI_DB_233_WORD_COUNT                        1
#define XUSB_XHCI_DB_233_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_233_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_233_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_233_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_233_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_233_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_233_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_233_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_233_TARGET_SHIFT)
#define XUSB_XHCI_DB_233_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_233_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_233_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_233_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_233_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_233_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_233_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_233_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_233_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_233_RSVD0_SHIFT)
#define XUSB_XHCI_DB_233_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_233_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_233_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_233_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_233_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_233_STREAMID_SHIFT)
#define XUSB_XHCI_DB_233_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_233_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_233_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_233_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_233_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_233_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_233_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_234                                   _MK_ADDR_CONST(0xfa8)
#define XUSB_XHCI_DB_234_SECURE                            0
#define XUSB_XHCI_DB_234_WORD_COUNT                        1
#define XUSB_XHCI_DB_234_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_234_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_234_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_234_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_234_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_234_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_234_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_234_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_234_TARGET_SHIFT)
#define XUSB_XHCI_DB_234_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_234_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_234_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_234_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_234_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_234_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_234_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_234_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_234_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_234_RSVD0_SHIFT)
#define XUSB_XHCI_DB_234_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_234_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_234_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_234_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_234_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_234_STREAMID_SHIFT)
#define XUSB_XHCI_DB_234_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_234_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_234_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_234_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_234_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_234_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_234_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_235                                   _MK_ADDR_CONST(0xfac)
#define XUSB_XHCI_DB_235_SECURE                            0
#define XUSB_XHCI_DB_235_WORD_COUNT                        1
#define XUSB_XHCI_DB_235_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_235_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_235_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_235_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_235_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_235_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_235_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_235_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_235_TARGET_SHIFT)
#define XUSB_XHCI_DB_235_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_235_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_235_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_235_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_235_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_235_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_235_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_235_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_235_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_235_RSVD0_SHIFT)
#define XUSB_XHCI_DB_235_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_235_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_235_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_235_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_235_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_235_STREAMID_SHIFT)
#define XUSB_XHCI_DB_235_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_235_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_235_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_235_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_235_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_235_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_235_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_236                                   _MK_ADDR_CONST(0xfb0)
#define XUSB_XHCI_DB_236_SECURE                            0
#define XUSB_XHCI_DB_236_WORD_COUNT                        1
#define XUSB_XHCI_DB_236_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_236_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_236_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_236_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_236_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_236_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_236_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_236_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_236_TARGET_SHIFT)
#define XUSB_XHCI_DB_236_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_236_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_236_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_236_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_236_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_236_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_236_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_236_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_236_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_236_RSVD0_SHIFT)
#define XUSB_XHCI_DB_236_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_236_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_236_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_236_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_236_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_236_STREAMID_SHIFT)
#define XUSB_XHCI_DB_236_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_236_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_236_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_236_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_236_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_236_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_236_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_237                                   _MK_ADDR_CONST(0xfb4)
#define XUSB_XHCI_DB_237_SECURE                            0
#define XUSB_XHCI_DB_237_WORD_COUNT                        1
#define XUSB_XHCI_DB_237_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_237_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_237_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_237_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_237_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_237_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_237_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_237_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_237_TARGET_SHIFT)
#define XUSB_XHCI_DB_237_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_237_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_237_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_237_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_237_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_237_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_237_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_237_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_237_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_237_RSVD0_SHIFT)
#define XUSB_XHCI_DB_237_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_237_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_237_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_237_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_237_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_237_STREAMID_SHIFT)
#define XUSB_XHCI_DB_237_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_237_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_237_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_237_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_237_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_237_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_237_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_238                                   _MK_ADDR_CONST(0xfb8)
#define XUSB_XHCI_DB_238_SECURE                            0
#define XUSB_XHCI_DB_238_WORD_COUNT                        1
#define XUSB_XHCI_DB_238_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_238_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_238_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_238_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_238_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_238_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_238_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_238_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_238_TARGET_SHIFT)
#define XUSB_XHCI_DB_238_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_238_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_238_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_238_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_238_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_238_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_238_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_238_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_238_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_238_RSVD0_SHIFT)
#define XUSB_XHCI_DB_238_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_238_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_238_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_238_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_238_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_238_STREAMID_SHIFT)
#define XUSB_XHCI_DB_238_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_238_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_238_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_238_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_238_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_238_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_238_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_239                                   _MK_ADDR_CONST(0xfbc)
#define XUSB_XHCI_DB_239_SECURE                            0
#define XUSB_XHCI_DB_239_WORD_COUNT                        1
#define XUSB_XHCI_DB_239_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_239_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_239_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_239_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_239_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_239_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_239_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_239_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_239_TARGET_SHIFT)
#define XUSB_XHCI_DB_239_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_239_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_239_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_239_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_239_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_239_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_239_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_239_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_239_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_239_RSVD0_SHIFT)
#define XUSB_XHCI_DB_239_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_239_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_239_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_239_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_239_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_239_STREAMID_SHIFT)
#define XUSB_XHCI_DB_239_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_239_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_239_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_239_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_239_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_239_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_239_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_240                                   _MK_ADDR_CONST(0xfc0)
#define XUSB_XHCI_DB_240_SECURE                            0
#define XUSB_XHCI_DB_240_WORD_COUNT                        1
#define XUSB_XHCI_DB_240_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_240_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_240_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_240_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_240_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_240_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_240_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_240_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_240_TARGET_SHIFT)
#define XUSB_XHCI_DB_240_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_240_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_240_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_240_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_240_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_240_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_240_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_240_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_240_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_240_RSVD0_SHIFT)
#define XUSB_XHCI_DB_240_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_240_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_240_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_240_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_240_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_240_STREAMID_SHIFT)
#define XUSB_XHCI_DB_240_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_240_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_240_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_240_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_240_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_240_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_240_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_241                                   _MK_ADDR_CONST(0xfc4)
#define XUSB_XHCI_DB_241_SECURE                            0
#define XUSB_XHCI_DB_241_WORD_COUNT                        1
#define XUSB_XHCI_DB_241_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_241_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_241_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_241_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_241_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_241_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_241_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_241_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_241_TARGET_SHIFT)
#define XUSB_XHCI_DB_241_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_241_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_241_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_241_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_241_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_241_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_241_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_241_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_241_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_241_RSVD0_SHIFT)
#define XUSB_XHCI_DB_241_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_241_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_241_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_241_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_241_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_241_STREAMID_SHIFT)
#define XUSB_XHCI_DB_241_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_241_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_241_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_241_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_241_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_241_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_241_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_242                                   _MK_ADDR_CONST(0xfc8)
#define XUSB_XHCI_DB_242_SECURE                            0
#define XUSB_XHCI_DB_242_WORD_COUNT                        1
#define XUSB_XHCI_DB_242_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_242_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_242_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_242_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_242_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_242_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_242_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_242_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_242_TARGET_SHIFT)
#define XUSB_XHCI_DB_242_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_242_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_242_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_242_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_242_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_242_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_242_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_242_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_242_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_242_RSVD0_SHIFT)
#define XUSB_XHCI_DB_242_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_242_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_242_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_242_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_242_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_242_STREAMID_SHIFT)
#define XUSB_XHCI_DB_242_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_242_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_242_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_242_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_242_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_242_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_242_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_243                                   _MK_ADDR_CONST(0xfcc)
#define XUSB_XHCI_DB_243_SECURE                            0
#define XUSB_XHCI_DB_243_WORD_COUNT                        1
#define XUSB_XHCI_DB_243_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_243_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_243_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_243_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_243_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_243_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_243_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_243_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_243_TARGET_SHIFT)
#define XUSB_XHCI_DB_243_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_243_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_243_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_243_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_243_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_243_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_243_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_243_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_243_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_243_RSVD0_SHIFT)
#define XUSB_XHCI_DB_243_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_243_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_243_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_243_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_243_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_243_STREAMID_SHIFT)
#define XUSB_XHCI_DB_243_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_243_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_243_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_243_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_243_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_243_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_243_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_244                                   _MK_ADDR_CONST(0xfd0)
#define XUSB_XHCI_DB_244_SECURE                            0
#define XUSB_XHCI_DB_244_WORD_COUNT                        1
#define XUSB_XHCI_DB_244_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_244_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_244_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_244_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_244_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_244_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_244_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_244_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_244_TARGET_SHIFT)
#define XUSB_XHCI_DB_244_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_244_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_244_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_244_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_244_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_244_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_244_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_244_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_244_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_244_RSVD0_SHIFT)
#define XUSB_XHCI_DB_244_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_244_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_244_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_244_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_244_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_244_STREAMID_SHIFT)
#define XUSB_XHCI_DB_244_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_244_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_244_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_244_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_244_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_244_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_244_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_245                                   _MK_ADDR_CONST(0xfd4)
#define XUSB_XHCI_DB_245_SECURE                            0
#define XUSB_XHCI_DB_245_WORD_COUNT                        1
#define XUSB_XHCI_DB_245_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_245_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_245_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_245_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_245_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_245_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_245_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_245_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_245_TARGET_SHIFT)
#define XUSB_XHCI_DB_245_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_245_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_245_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_245_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_245_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_245_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_245_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_245_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_245_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_245_RSVD0_SHIFT)
#define XUSB_XHCI_DB_245_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_245_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_245_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_245_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_245_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_245_STREAMID_SHIFT)
#define XUSB_XHCI_DB_245_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_245_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_245_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_245_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_245_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_245_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_245_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_246                                   _MK_ADDR_CONST(0xfd8)
#define XUSB_XHCI_DB_246_SECURE                            0
#define XUSB_XHCI_DB_246_WORD_COUNT                        1
#define XUSB_XHCI_DB_246_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_246_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_246_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_246_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_246_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_246_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_246_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_246_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_246_TARGET_SHIFT)
#define XUSB_XHCI_DB_246_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_246_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_246_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_246_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_246_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_246_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_246_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_246_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_246_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_246_RSVD0_SHIFT)
#define XUSB_XHCI_DB_246_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_246_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_246_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_246_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_246_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_246_STREAMID_SHIFT)
#define XUSB_XHCI_DB_246_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_246_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_246_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_246_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_246_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_246_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_246_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_247                                   _MK_ADDR_CONST(0xfdc)
#define XUSB_XHCI_DB_247_SECURE                            0
#define XUSB_XHCI_DB_247_WORD_COUNT                        1
#define XUSB_XHCI_DB_247_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_247_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_247_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_247_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_247_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_247_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_247_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_247_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_247_TARGET_SHIFT)
#define XUSB_XHCI_DB_247_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_247_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_247_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_247_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_247_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_247_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_247_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_247_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_247_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_247_RSVD0_SHIFT)
#define XUSB_XHCI_DB_247_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_247_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_247_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_247_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_247_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_247_STREAMID_SHIFT)
#define XUSB_XHCI_DB_247_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_247_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_247_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_247_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_247_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_247_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_247_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_248                                   _MK_ADDR_CONST(0xfe0)
#define XUSB_XHCI_DB_248_SECURE                            0
#define XUSB_XHCI_DB_248_WORD_COUNT                        1
#define XUSB_XHCI_DB_248_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_248_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_248_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_248_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_248_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_248_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_248_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_248_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_248_TARGET_SHIFT)
#define XUSB_XHCI_DB_248_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_248_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_248_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_248_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_248_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_248_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_248_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_248_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_248_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_248_RSVD0_SHIFT)
#define XUSB_XHCI_DB_248_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_248_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_248_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_248_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_248_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_248_STREAMID_SHIFT)
#define XUSB_XHCI_DB_248_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_248_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_248_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_248_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_248_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_248_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_248_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_249                                   _MK_ADDR_CONST(0xfe4)
#define XUSB_XHCI_DB_249_SECURE                            0
#define XUSB_XHCI_DB_249_WORD_COUNT                        1
#define XUSB_XHCI_DB_249_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_249_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_249_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_249_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_249_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_249_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_249_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_249_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_249_TARGET_SHIFT)
#define XUSB_XHCI_DB_249_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_249_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_249_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_249_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_249_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_249_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_249_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_249_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_249_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_249_RSVD0_SHIFT)
#define XUSB_XHCI_DB_249_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_249_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_249_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_249_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_249_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_249_STREAMID_SHIFT)
#define XUSB_XHCI_DB_249_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_249_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_249_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_249_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_249_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_249_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_249_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_250                                   _MK_ADDR_CONST(0xfe8)
#define XUSB_XHCI_DB_250_SECURE                            0
#define XUSB_XHCI_DB_250_WORD_COUNT                        1
#define XUSB_XHCI_DB_250_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_250_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_250_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_250_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_250_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_250_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_250_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_250_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_250_TARGET_SHIFT)
#define XUSB_XHCI_DB_250_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_250_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_250_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_250_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_250_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_250_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_250_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_250_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_250_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_250_RSVD0_SHIFT)
#define XUSB_XHCI_DB_250_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_250_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_250_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_250_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_250_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_250_STREAMID_SHIFT)
#define XUSB_XHCI_DB_250_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_250_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_250_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_250_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_250_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_250_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_250_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_251                                   _MK_ADDR_CONST(0xfec)
#define XUSB_XHCI_DB_251_SECURE                            0
#define XUSB_XHCI_DB_251_WORD_COUNT                        1
#define XUSB_XHCI_DB_251_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_251_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_251_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_251_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_251_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_251_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_251_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_251_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_251_TARGET_SHIFT)
#define XUSB_XHCI_DB_251_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_251_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_251_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_251_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_251_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_251_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_251_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_251_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_251_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_251_RSVD0_SHIFT)
#define XUSB_XHCI_DB_251_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_251_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_251_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_251_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_251_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_251_STREAMID_SHIFT)
#define XUSB_XHCI_DB_251_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_251_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_251_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_251_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_251_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_251_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_251_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_252                                   _MK_ADDR_CONST(0xff0)
#define XUSB_XHCI_DB_252_SECURE                            0
#define XUSB_XHCI_DB_252_WORD_COUNT                        1
#define XUSB_XHCI_DB_252_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_252_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_252_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_252_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_252_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_252_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_252_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_252_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_252_TARGET_SHIFT)
#define XUSB_XHCI_DB_252_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_252_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_252_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_252_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_252_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_252_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_252_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_252_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_252_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_252_RSVD0_SHIFT)
#define XUSB_XHCI_DB_252_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_252_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_252_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_252_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_252_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_252_STREAMID_SHIFT)
#define XUSB_XHCI_DB_252_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_252_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_252_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_252_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_252_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_252_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_252_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_253                                   _MK_ADDR_CONST(0xff4)
#define XUSB_XHCI_DB_253_SECURE                            0
#define XUSB_XHCI_DB_253_WORD_COUNT                        1
#define XUSB_XHCI_DB_253_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_253_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_253_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_253_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_253_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_253_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_253_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_253_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_253_TARGET_SHIFT)
#define XUSB_XHCI_DB_253_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_253_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_253_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_253_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_253_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_253_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_253_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_253_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_253_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_253_RSVD0_SHIFT)
#define XUSB_XHCI_DB_253_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_253_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_253_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_253_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_253_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_253_STREAMID_SHIFT)
#define XUSB_XHCI_DB_253_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_253_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_253_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_253_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_253_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_253_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_253_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_254                                   _MK_ADDR_CONST(0xff8)
#define XUSB_XHCI_DB_254_SECURE                            0
#define XUSB_XHCI_DB_254_WORD_COUNT                        1
#define XUSB_XHCI_DB_254_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_254_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_254_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_254_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_254_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_254_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_254_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_254_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_254_TARGET_SHIFT)
#define XUSB_XHCI_DB_254_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_254_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_254_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_254_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_254_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_254_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_254_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_254_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_254_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_254_RSVD0_SHIFT)
#define XUSB_XHCI_DB_254_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_254_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_254_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_254_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_254_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_254_STREAMID_SHIFT)
#define XUSB_XHCI_DB_254_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_254_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_254_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_254_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_254_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_254_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_254_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_255                                   _MK_ADDR_CONST(0xffc)
#define XUSB_XHCI_DB_255_SECURE                            0
#define XUSB_XHCI_DB_255_WORD_COUNT                        1
#define XUSB_XHCI_DB_255_RESET_VAL                         _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_255_RESET_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_255_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_DB_255_SW_DEFAULT_MASK                   _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_255_READ_MASK                         _MK_MASK_CONST(0xff00)
#define XUSB_XHCI_DB_255_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define XUSB_XHCI_DB_255_TARGET_SHIFT                       _MK_SHIFT_CONST(0)
#define XUSB_XHCI_DB_255_TARGET_FIELD                      (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_255_TARGET_SHIFT)
#define XUSB_XHCI_DB_255_TARGET_RANGE                      7:0
#define XUSB_XHCI_DB_255_TARGET_WOFFSET                    0
#define XUSB_XHCI_DB_255_TARGET_DEFAULT                    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_255_TARGET_DEFAULT_MASK               (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_255_TARGET_SW_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_255_TARGET_SW_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_DB_255_TARGET_INIT                       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_255_RSVD0_SHIFT                        _MK_SHIFT_CONST(8)
#define XUSB_XHCI_DB_255_RSVD0_FIELD                       (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_DB_255_RSVD0_SHIFT)
#define XUSB_XHCI_DB_255_RSVD0_RANGE                       15:8
#define XUSB_XHCI_DB_255_RSVD0_WOFFSET                     0
#define XUSB_XHCI_DB_255_RSVD0_00                          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_DB_255_STREAMID_SHIFT                     _MK_SHIFT_CONST(16)
#define XUSB_XHCI_DB_255_STREAMID_FIELD                    (_MK_SHIFT_CONST(0xffff) << XUSB_XHCI_DB_255_STREAMID_SHIFT)
#define XUSB_XHCI_DB_255_STREAMID_RANGE                    31:16
#define XUSB_XHCI_DB_255_STREAMID_WOFFSET                  0
#define XUSB_XHCI_DB_255_STREAMID_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_255_STREAMID_DEFAULT_MASK             (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_255_STREAMID_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_DB_255_STREAMID_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffff)
#define XUSB_XHCI_DB_255_STREAMID_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0                         _MK_ADDR_CONST(0x4000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_0_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1                         _MK_ADDR_CONST(0x4010)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_1_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2                         _MK_ADDR_CONST(0x4020)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_2_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3                         _MK_ADDR_CONST(0x4030)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_3_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4                         _MK_ADDR_CONST(0x4040)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_4_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5                         _MK_ADDR_CONST(0x4050)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_5_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6                         _MK_ADDR_CONST(0x4060)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_6_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7                         _MK_ADDR_CONST(0x4070)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RESET_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_WRITE_MASK              _MK_MASK_CONST(0xfffffffc)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_SHIFT              _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_FIELD             (_MK_SHIFT_CONST(0x3) << XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_RANGE             1:0
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_WOFFSET           0
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_RSVD0_00                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_SHIFT               _MK_SHIFT_CONST(2)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_FIELD              (_MK_SHIFT_CONST(0x3fffffff) << XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_RANGE              31:2
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x3fffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR1_7_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0                         _MK_ADDR_CONST(0x4004)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_0_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1                         _MK_ADDR_CONST(0x4014)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_1_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2                         _MK_ADDR_CONST(0x4024)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_2_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3                         _MK_ADDR_CONST(0x4034)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_3_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4                         _MK_ADDR_CONST(0x4044)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_4_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5                         _MK_ADDR_CONST(0x4054)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_5_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6                         _MK_ADDR_CONST(0x4064)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_6_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7                         _MK_ADDR_CONST(0x4074)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_SECURE                  0
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_WORD_COUNT              1
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_RESET_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_RESET_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_SW_DEFAULT_VAL          _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_SW_DEFAULT_MASK         _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_READ_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_WRITE_MASK              _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_FIELD              (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_SHIFT)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_RANGE              31:0
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_DEFAULT_MASK       (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_SW_DEFAULT_MASK    (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_ADDR2_7_ADDR_INIT               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_0                          _MK_ADDR_CONST(0x4008)
#define XUSB_XHCI_MSIX_TBL_DATA_0_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_0_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_0_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_0_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_0_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_0_DATA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_1                          _MK_ADDR_CONST(0x4018)
#define XUSB_XHCI_MSIX_TBL_DATA_1_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_1_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_1_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_1_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_1_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_1_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_1_DATA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_2                          _MK_ADDR_CONST(0x4028)
#define XUSB_XHCI_MSIX_TBL_DATA_2_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_2_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_2_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_2_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_2_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_2_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_2_DATA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_3                          _MK_ADDR_CONST(0x4038)
#define XUSB_XHCI_MSIX_TBL_DATA_3_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_3_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_3_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_3_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_3_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_3_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_3_DATA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_4                          _MK_ADDR_CONST(0x4048)
#define XUSB_XHCI_MSIX_TBL_DATA_4_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_4_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_4_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_4_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_4_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_4_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_4_DATA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_5                          _MK_ADDR_CONST(0x4058)
#define XUSB_XHCI_MSIX_TBL_DATA_5_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_5_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_5_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_5_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_5_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_5_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_5_DATA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_6                          _MK_ADDR_CONST(0x4068)
#define XUSB_XHCI_MSIX_TBL_DATA_6_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_6_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_6_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_6_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_6_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_6_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_6_DATA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_7                          _MK_ADDR_CONST(0x4078)
#define XUSB_XHCI_MSIX_TBL_DATA_7_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_DATA_7_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_DATA_7_RESET_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_7_RESET_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_SW_DEFAULT_VAL           _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_TBL_DATA_7_SW_DEFAULT_MASK          _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_WRITE_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_SHIFT                _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_FIELD               (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_TBL_DATA_7_DATA_SHIFT)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_RANGE               31:0
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_WOFFSET             0
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_DEFAULT_MASK        (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_DATA_7_DATA_INIT                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_0                          _MK_ADDR_CONST(0x400c)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_0_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_0_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_1                          _MK_ADDR_CONST(0x401c)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_1_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_1_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_2                          _MK_ADDR_CONST(0x402c)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_2_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_2_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_3                          _MK_ADDR_CONST(0x403c)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_3_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_3_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_4                          _MK_ADDR_CONST(0x404c)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_4_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_4_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_5                          _MK_ADDR_CONST(0x405c)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_5_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_5_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_6                          _MK_ADDR_CONST(0x406c)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_6_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_6_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_7                          _MK_ADDR_CONST(0x407c)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_SECURE                   0
#define XUSB_XHCI_MSIX_TBL_VCTL_7_WORD_COUNT               1
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RESET_VAL                _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RESET_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_SW_DEFAULT_VAL           _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_SW_DEFAULT_MASK          _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_READ_MASK                _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_WRITE_MASK               _MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_SHIFT                 _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_RANGE                0:0
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_WOFFSET              0
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_DEFAULT              (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_SW_DEFAULT           (_MK_MASK_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_FALSE                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_MSK_TRUE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_SHIFT               _MK_SHIFT_CONST(1)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_FIELD              (_MK_SHIFT_CONST(0x7fffffff) << XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_SHIFT)
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_RANGE              31:1
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_WOFFSET            0
#define XUSB_XHCI_MSIX_TBL_VCTL_7_RSVD0_00                 _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_MSIX_PBA_0                               _MK_ADDR_CONST(0x5000)
#define XUSB_XHCI_MSIX_PBA_0_SECURE                        0
#define XUSB_XHCI_MSIX_PBA_0_WORD_COUNT                    1
#define XUSB_XHCI_MSIX_PBA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_PBA_0_RESET_MASK                    _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_SW_DEFAULT_VAL                _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_PBA_0_SW_DEFAULT_MASK               _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_MSIX_PBA_0_BITS_SHIFT                     _MK_SHIFT_CONST(0)
#define XUSB_XHCI_MSIX_PBA_0_BITS_FIELD                    (_MK_SHIFT_CONST(0xffffffff) << XUSB_XHCI_MSIX_PBA_0_BITS_SHIFT)
#define XUSB_XHCI_MSIX_PBA_0_BITS_RANGE                    31:0
#define XUSB_XHCI_MSIX_PBA_0_BITS_WOFFSET                  0
#define XUSB_XHCI_MSIX_PBA_0_BITS_DEFAULT                  (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_PBA_0_BITS_DEFAULT_MASK             (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_BITS_SW_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_MSIX_PBA_0_BITS_SW_DEFAULT_MASK          (_MK_MASK_CONST(0xffffffff)
#define XUSB_XHCI_MSIX_PBA_0_BITS_INIT                     _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0                            _MK_ADDR_CONST(0x00006000)
#define XUSB_XHCI_HCE_CONTROL_0_SECURE                     0
#define XUSB_XHCI_HCE_CONTROL_0_WORD_COUNT                 1
#define XUSB_XHCI_HCE_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_CONTROL_0_RESET_MASK                 _MK_MASK_CONST(0x1ff)
#define XUSB_XHCI_HCE_CONTROL_0_SW_DEFAULT_VAL             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_CONTROL_0_SW_DEFAULT_MASK            _MK_MASK_CONST(0x1ff)
#define XUSB_XHCI_HCE_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1ff)
#define XUSB_XHCI_HCE_CONTROL_0_WRITE_MASK                 _MK_MASK_CONST(0x1fd)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_SHIFT              _MK_SHIFT_CONST(8)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_A20STATE_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_RANGE             8:8
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_WOFFSET           0
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE__NOPRDCHK         _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_INACTIVE          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_A20STATE_ACTIVE            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_SHIFT                 _MK_SHIFT_CONST(7)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_IRQ12_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_RANGE                7:7
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_WOFFSET              0
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_INACTIVE             _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_ACTIVE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ12_CLEAR                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_SHIFT                  _MK_SHIFT_CONST(6)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_FIELD                 (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_IRQ1_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_RANGE                 6:6
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_WOFFSET               0
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_DEFAULT               (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_DEFAULT_MASK          (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_SW_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_SW_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_INACTIVE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_ACTIVE                _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQ1_CLEAR                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_SHIFT            _MK_SHIFT_CONST(5)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_RANGE           5:5
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_WOFFSET         0
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_INACTIVE        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_GATEA20SEQ_ACTIVE          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_SHIFT             _MK_SHIFT_CONST(4)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_RANGE            4:4
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_WOFFSET          0
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN__NOPRDCHK        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_DISABLE          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EXT_IRQEN_ENABLE           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_SHIFT                 _MK_SHIFT_CONST(3)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_IRQEN_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_RANGE                3:3
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_WOFFSET              0
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN__NOPRDCHK            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_DISABLE              _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_IRQEN_ENABLE               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_SHIFT          _MK_SHIFT_CONST(2)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_FIELD         (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_RANGE         2:2
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_WOFFSET       0
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_SW_DEFAULT    (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_DISABLE       _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_CHAR_PENDING_ENABLE        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_SHIFT              _MK_SHIFT_CONST(1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_FIELD             (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_RANGE             1:1
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_WOFFSET           0
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_SW_DEFAULT        (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_SW_DEFAULT_MASK   (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_INACTIVE          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_IRQ_ACTIVE            _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_SHIFT)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_RANGE              0:0
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_WOFFSET            0
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN__WRNPRDCHK         _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_DISABLE            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_CONTROL_0_EMUL_EN_ENABLE             _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_INPUT_0                              _MK_ADDR_CONST(0x00006004)
#define XUSB_XHCI_HCE_INPUT_0_SECURE                       0
#define XUSB_XHCI_HCE_INPUT_0_WORD_COUNT                   1
#define XUSB_XHCI_HCE_INPUT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_INPUT_0_RESET_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_SW_DEFAULT_VAL               _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_INPUT_0_SW_DEFAULT_MASK              _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_DATA_SHIFT                    _MK_SHIFT_CONST(0)
#define XUSB_XHCI_HCE_INPUT_0_DATA_FIELD                   (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_HCE_INPUT_0_DATA_SHIFT)
#define XUSB_XHCI_HCE_INPUT_0_DATA_RANGE                   7:0
#define XUSB_XHCI_HCE_INPUT_0_DATA_WOFFSET                 0
#define XUSB_XHCI_HCE_INPUT_0_DATA_DEFAULT                 (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_INPUT_0_DATA_DEFAULT_MASK            (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_DATA_SW_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_INPUT_0_DATA_SW_DEFAULT_MASK         (_MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_INPUT_0_DATA__NOPRDCHK               _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_OUTPUT_0                             _MK_ADDR_CONST(0x00006008)
#define XUSB_XHCI_HCE_OUTPUT_0_SECURE                      0
#define XUSB_XHCI_HCE_OUTPUT_0_WORD_COUNT                  1
#define XUSB_XHCI_HCE_OUTPUT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_OUTPUT_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_OUTPUT_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_OUTPUT_0_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define XUSB_XHCI_HCE_OUTPUT_0_DATA_FIELD                  (_MK_SHIFT_CONST(0xff) << XUSB_XHCI_HCE_OUTPUT_0_DATA_SHIFT)
#define XUSB_XHCI_HCE_OUTPUT_0_DATA_RANGE                  7:0
#define XUSB_XHCI_HCE_OUTPUT_0_DATA_WOFFSET                0
#define XUSB_XHCI_HCE_OUTPUT_0_DATA__NOPRDCHK              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0                             _MK_ADDR_CONST(0x0000600C)
#define XUSB_XHCI_HCE_STATUS_0_SECURE                      0
#define XUSB_XHCI_HCE_STATUS_0_WORD_COUNT                  1
#define XUSB_XHCI_HCE_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_STATUS_0_SW_DEFAULT_VAL              _MK_MASK_CONST(0x0)
#define XUSB_XHCI_HCE_STATUS_0_SW_DEFAULT_MASK             _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_STATUS_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define XUSB_XHCI_HCE_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0xf7)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_SHIFT                 _MK_SHIFT_CONST(7)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_FIELD                (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_PARITY_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_RANGE                7:7
#define XUSB_XHCI_HCE_STATUS_0_PARITY_WOFFSET              0
#define XUSB_XHCI_HCE_STATUS_0_PARITY_DEFAULT              (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_DEFAULT_MASK         (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_SW_DEFAULT           (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_SW_DEFAULT_MASK      (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_NOERR                _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_PARITY_ERR                  _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_SHIFT                _MK_SHIFT_CONST(6)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_TIMEOUT_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_RANGE               6:6
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_WOFFSET             0
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT__NOPRDCHK           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_INACTIVE            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_TIMEOUT_ACTIVE              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_SHIFT            _MK_SHIFT_CONST(5)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_FIELD           (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_RANGE           5:5
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_WOFFSET         0
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_SW_DEFAULT      (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_SW_DEFAULT_MASK (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_INACTIVE        _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_AUX_OUTFULL_ACTIVE          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_SHIFT             _MK_SHIFT_CONST(4)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_FIELD            (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_RANGE            4:4
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_WOFFSET          0
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_SW_DEFAULT       (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_SW_DEFAULT_MASK  (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW__NOPRDCHK        _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_DISABLE          _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_INHIBIT_SW_ENABLE           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_SHIFT                _MK_SHIFT_CONST(3)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_CMDDATA_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_RANGE               3:3
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_WOFFSET             0
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_INACTIVE            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_CMDDATA_ACTIVE              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_SHIFT                   _MK_SHIFT_CONST(2)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_FIELD                  (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_FLAG_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_RANGE                  2:2
#define XUSB_XHCI_HCE_STATUS_0_FLAG_WOFFSET                0
#define XUSB_XHCI_HCE_STATUS_0_FLAG_DEFAULT                (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_DEFAULT_MASK           (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_SW_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_SW_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_FLAG__NOPRDCHK              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_INACTIVE               _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_FLAG_ACTIVE                 _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_SHIFT                _MK_SHIFT_CONST(1)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_FIELD               (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_IN_FULL_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_RANGE               1:1
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_WOFFSET             0
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_DEFAULT             (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_DEFAULT_MASK        (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_SW_DEFAULT          (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_SW_DEFAULT_MASK     (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL__NOPRDCHK           _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_INACTIVE            _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_IN_FULL_ACTIVE              _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_SHIFT               _MK_SHIFT_CONST(0)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_FIELD              (_MK_SHIFT_CONST(0x1) << XUSB_XHCI_HCE_STATUS_0_OUT_FULL_SHIFT)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_RANGE              0:0
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_WOFFSET            0
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_DEFAULT            (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_DEFAULT_MASK       (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_SW_DEFAULT         (_MK_MASK_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_SW_DEFAULT_MASK    (_MK_MASK_CONST(0x1)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL__NOPRDCHK          _MK_ENUM_CONST(0x00000001)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_INACTIVE           _MK_ENUM_CONST(0x00000000)
#define XUSB_XHCI_HCE_STATUS_0_OUT_FULL_ACTIVE             _MK_ENUM_CONST(0x00000001)
#define LIST_XUSB_XHCI_REGS(_op_) \
  _op_(XUSB_XHCI_CAP_REG0_0) \
  _op_(XUSB_XHCI_CAP_HCSPARAMS1_0) \
  _op_(XUSB_XHCI_CAP_HCSPARAMS2_0) \
  _op_(XUSB_XHCI_CAP_HCSPARAMS3_0) \
  _op_(XUSB_XHCI_CAP_HCCPARAMS_0) \
  _op_(XUSB_XHCI_CAP_DBOFF_0) \
  _op_(XUSB_XHCI_CAP_RTSOFF_0) \
  _op_(XUSB_XHCI_CAP_RSVD0_0) \
  _op_(XUSB_XHCI_OP_USBCMD_0) \
  _op_(XUSB_XHCI_OP_USBSTS_0) \
  _op_(XUSB_XHCI_OP_PGSZ_0) \
  _op_(XUSB_XHCI_OP_DNCTRL_0) \
  _op_(XUSB_XHCI_OP_CRCR0_0) \
  _op_(XUSB_XHCI_OP_CRCR1_0) \
  _op_(XUSB_XHCI_OP_DCBAAP0_0) \
  _op_(XUSB_XHCI_OP_DCBAAP1_0) \
  _op_(XUSB_XHCI_OP_CONFIG_0) \
  _op_(XUSB_XHCI_OP_PORTSC_0) \
  _op_(XUSB_XHCI_OP_PORTSC_1) \
  _op_(XUSB_XHCI_OP_PORTSC_2) \
  _op_(XUSB_XHCI_OP_PORTSC_3) \
  _op_(XUSB_XHCI_OP_PORTSC_4) \
  _op_(XUSB_XHCI_OP_PORTSC_5) \
  _op_(XUSB_XHCI_OP_PORTSC_6) \
  _op_(XUSB_XHCI_OP_PORTSC_7) \
  _op_(XUSB_XHCI_OP_PORTSC_8) \
  _op_(XUSB_XHCI_OP_PORTSC_9) \
  _op_(XUSB_XHCI_OP_PORTSC_10) \
  _op_(XUSB_XHCI_OP_PORTSC_11) \
  _op_(XUSB_XHCI_OP_PORTSC_12) \
  _op_(XUSB_XHCI_OP_PORTSC_13) \
  _op_(XUSB_XHCI_OP_PORTSC_14) \
  _op_(XUSB_XHCI_OP_PORTSC_15) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_0) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_1) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_2) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_3) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_4) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_5) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_6) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_7) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_8) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_9) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_10) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_11) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_12) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_13) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_14) \
  _op_(XUSB_XHCI_OP_PORTPMSCSS_15) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_0) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_1) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_2) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_3) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_4) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_5) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_6) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_7) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_8) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_9) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_10) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_11) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_12) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_13) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_14) \
  _op_(XUSB_XHCI_OP_PORTPMSCHS_15) \
  _op_(XUSB_XHCI_OP_PORTLISC_0) \
  _op_(XUSB_XHCI_OP_PORTLISC_1) \
  _op_(XUSB_XHCI_OP_PORTLISC_2) \
  _op_(XUSB_XHCI_OP_PORTLISC_3) \
  _op_(XUSB_XHCI_EC_USBLEGSUP_0) \
  _op_(XUSB_XHCI_EC_USBLEGCTLSTS_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_0_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_1_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_2_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB3_3_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB2_0_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB2_1_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB2_2_0) \
  _op_(XUSB_XHCI_EC_SUPPROT_USB2_3_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCID_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCDB_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCERSTSZ_0) \
  _op_(XUSB_XHCI_EC_DBCAP_RSVD0_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCERSTBALO_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCERSTBAHI_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCERDPLO_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCERDPHI_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCCTRL_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCST_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCPORTSC_0) \
  _op_(XUSB_XHCI_EC_DBCAP_RSVD1_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCECPLO_0) \
  _op_(XUSB_XHCI_EC_DBCAP_DCECPHI_0) \
  _op_(XUSB_XHCI_EC_DBCAP_INFO0_0) \
  _op_(XUSB_XHCI_EC_DBCAP_INFO1_0) \
  _op_(XUSB_XHCI_RT_MFINDEX_0) \
  _op_(XUSB_XHCI_RT_IMAN_0) \
  _op_(XUSB_XHCI_RT_IMOD_0) \
  _op_(XUSB_XHCI_RT_ERSTSZ_0) \
  _op_(XUSB_XHCI_RT_ERRSVD_0) \
  _op_(XUSB_XHCI_RT_ERSTBA0_0) \
  _op_(XUSB_XHCI_RT_ERSTBA1_0) \
  _op_(XUSB_XHCI_RT_ERDP0_0) \
  _op_(XUSB_XHCI_RT_ERDP1_0) \
  _op_(XUSB_XHCI_DB_0) \
  _op_(XUSB_XHCI_DB_1) \
  _op_(XUSB_XHCI_DB_2) \
  _op_(XUSB_XHCI_DB_3) \
  _op_(XUSB_XHCI_DB_4) \
  _op_(XUSB_XHCI_DB_5) \
  _op_(XUSB_XHCI_DB_6) \
  _op_(XUSB_XHCI_DB_7) \
  _op_(XUSB_XHCI_DB_8) \
  _op_(XUSB_XHCI_DB_9) \
  _op_(XUSB_XHCI_DB_10) \
  _op_(XUSB_XHCI_DB_11) \
  _op_(XUSB_XHCI_DB_12) \
  _op_(XUSB_XHCI_DB_13) \
  _op_(XUSB_XHCI_DB_14) \
  _op_(XUSB_XHCI_DB_15) \
  _op_(XUSB_XHCI_DB_16) \
  _op_(XUSB_XHCI_DB_17) \
  _op_(XUSB_XHCI_DB_18) \
  _op_(XUSB_XHCI_DB_19) \
  _op_(XUSB_XHCI_DB_20) \
  _op_(XUSB_XHCI_DB_21) \
  _op_(XUSB_XHCI_DB_22) \
  _op_(XUSB_XHCI_DB_23) \
  _op_(XUSB_XHCI_DB_24) \
  _op_(XUSB_XHCI_DB_25) \
  _op_(XUSB_XHCI_DB_26) \
  _op_(XUSB_XHCI_DB_27) \
  _op_(XUSB_XHCI_DB_28) \
  _op_(XUSB_XHCI_DB_29) \
  _op_(XUSB_XHCI_DB_30) \
  _op_(XUSB_XHCI_DB_31) \
  _op_(XUSB_XHCI_DB_32) \
  _op_(XUSB_XHCI_DB_33) \
  _op_(XUSB_XHCI_DB_34) \
  _op_(XUSB_XHCI_DB_35) \
  _op_(XUSB_XHCI_DB_36) \
  _op_(XUSB_XHCI_DB_37) \
  _op_(XUSB_XHCI_DB_38) \
  _op_(XUSB_XHCI_DB_39) \
  _op_(XUSB_XHCI_DB_40) \
  _op_(XUSB_XHCI_DB_41) \
  _op_(XUSB_XHCI_DB_42) \
  _op_(XUSB_XHCI_DB_43) \
  _op_(XUSB_XHCI_DB_44) \
  _op_(XUSB_XHCI_DB_45) \
  _op_(XUSB_XHCI_DB_46) \
  _op_(XUSB_XHCI_DB_47) \
  _op_(XUSB_XHCI_DB_48) \
  _op_(XUSB_XHCI_DB_49) \
  _op_(XUSB_XHCI_DB_50) \
  _op_(XUSB_XHCI_DB_51) \
  _op_(XUSB_XHCI_DB_52) \
  _op_(XUSB_XHCI_DB_53) \
  _op_(XUSB_XHCI_DB_54) \
  _op_(XUSB_XHCI_DB_55) \
  _op_(XUSB_XHCI_DB_56) \
  _op_(XUSB_XHCI_DB_57) \
  _op_(XUSB_XHCI_DB_58) \
  _op_(XUSB_XHCI_DB_59) \
  _op_(XUSB_XHCI_DB_60) \
  _op_(XUSB_XHCI_DB_61) \
  _op_(XUSB_XHCI_DB_62) \
  _op_(XUSB_XHCI_DB_63) \
  _op_(XUSB_XHCI_DB_64) \
  _op_(XUSB_XHCI_DB_65) \
  _op_(XUSB_XHCI_DB_66) \
  _op_(XUSB_XHCI_DB_67) \
  _op_(XUSB_XHCI_DB_68) \
  _op_(XUSB_XHCI_DB_69) \
  _op_(XUSB_XHCI_DB_70) \
  _op_(XUSB_XHCI_DB_71) \
  _op_(XUSB_XHCI_DB_72) \
  _op_(XUSB_XHCI_DB_73) \
  _op_(XUSB_XHCI_DB_74) \
  _op_(XUSB_XHCI_DB_75) \
  _op_(XUSB_XHCI_DB_76) \
  _op_(XUSB_XHCI_DB_77) \
  _op_(XUSB_XHCI_DB_78) \
  _op_(XUSB_XHCI_DB_79) \
  _op_(XUSB_XHCI_DB_80) \
  _op_(XUSB_XHCI_DB_81) \
  _op_(XUSB_XHCI_DB_82) \
  _op_(XUSB_XHCI_DB_83) \
  _op_(XUSB_XHCI_DB_84) \
  _op_(XUSB_XHCI_DB_85) \
  _op_(XUSB_XHCI_DB_86) \
  _op_(XUSB_XHCI_DB_87) \
  _op_(XUSB_XHCI_DB_88) \
  _op_(XUSB_XHCI_DB_89) \
  _op_(XUSB_XHCI_DB_90) \
  _op_(XUSB_XHCI_DB_91) \
  _op_(XUSB_XHCI_DB_92) \
  _op_(XUSB_XHCI_DB_93) \
  _op_(XUSB_XHCI_DB_94) \
  _op_(XUSB_XHCI_DB_95) \
  _op_(XUSB_XHCI_DB_96) \
  _op_(XUSB_XHCI_DB_97) \
  _op_(XUSB_XHCI_DB_98) \
  _op_(XUSB_XHCI_DB_99) \
  _op_(XUSB_XHCI_DB_100) \
  _op_(XUSB_XHCI_DB_101) \
  _op_(XUSB_XHCI_DB_102) \
  _op_(XUSB_XHCI_DB_103) \
  _op_(XUSB_XHCI_DB_104) \
  _op_(XUSB_XHCI_DB_105) \
  _op_(XUSB_XHCI_DB_106) \
  _op_(XUSB_XHCI_DB_107) \
  _op_(XUSB_XHCI_DB_108) \
  _op_(XUSB_XHCI_DB_109) \
  _op_(XUSB_XHCI_DB_110) \
  _op_(XUSB_XHCI_DB_111) \
  _op_(XUSB_XHCI_DB_112) \
  _op_(XUSB_XHCI_DB_113) \
  _op_(XUSB_XHCI_DB_114) \
  _op_(XUSB_XHCI_DB_115) \
  _op_(XUSB_XHCI_DB_116) \
  _op_(XUSB_XHCI_DB_117) \
  _op_(XUSB_XHCI_DB_118) \
  _op_(XUSB_XHCI_DB_119) \
  _op_(XUSB_XHCI_DB_120) \
  _op_(XUSB_XHCI_DB_121) \
  _op_(XUSB_XHCI_DB_122) \
  _op_(XUSB_XHCI_DB_123) \
  _op_(XUSB_XHCI_DB_124) \
  _op_(XUSB_XHCI_DB_125) \
  _op_(XUSB_XHCI_DB_126) \
  _op_(XUSB_XHCI_DB_127) \
  _op_(XUSB_XHCI_DB_128) \
  _op_(XUSB_XHCI_DB_129) \
  _op_(XUSB_XHCI_DB_130) \
  _op_(XUSB_XHCI_DB_131) \
  _op_(XUSB_XHCI_DB_132) \
  _op_(XUSB_XHCI_DB_133) \
  _op_(XUSB_XHCI_DB_134) \
  _op_(XUSB_XHCI_DB_135) \
  _op_(XUSB_XHCI_DB_136) \
  _op_(XUSB_XHCI_DB_137) \
  _op_(XUSB_XHCI_DB_138) \
  _op_(XUSB_XHCI_DB_139) \
  _op_(XUSB_XHCI_DB_140) \
  _op_(XUSB_XHCI_DB_141) \
  _op_(XUSB_XHCI_DB_142) \
  _op_(XUSB_XHCI_DB_143) \
  _op_(XUSB_XHCI_DB_144) \
  _op_(XUSB_XHCI_DB_145) \
  _op_(XUSB_XHCI_DB_146) \
  _op_(XUSB_XHCI_DB_147) \
  _op_(XUSB_XHCI_DB_148) \
  _op_(XUSB_XHCI_DB_149) \
  _op_(XUSB_XHCI_DB_150) \
  _op_(XUSB_XHCI_DB_151) \
  _op_(XUSB_XHCI_DB_152) \
  _op_(XUSB_XHCI_DB_153) \
  _op_(XUSB_XHCI_DB_154) \
  _op_(XUSB_XHCI_DB_155) \
  _op_(XUSB_XHCI_DB_156) \
  _op_(XUSB_XHCI_DB_157) \
  _op_(XUSB_XHCI_DB_158) \
  _op_(XUSB_XHCI_DB_159) \
  _op_(XUSB_XHCI_DB_160) \
  _op_(XUSB_XHCI_DB_161) \
  _op_(XUSB_XHCI_DB_162) \
  _op_(XUSB_XHCI_DB_163) \
  _op_(XUSB_XHCI_DB_164) \
  _op_(XUSB_XHCI_DB_165) \
  _op_(XUSB_XHCI_DB_166) \
  _op_(XUSB_XHCI_DB_167) \
  _op_(XUSB_XHCI_DB_168) \
  _op_(XUSB_XHCI_DB_169) \
  _op_(XUSB_XHCI_DB_170) \
  _op_(XUSB_XHCI_DB_171) \
  _op_(XUSB_XHCI_DB_172) \
  _op_(XUSB_XHCI_DB_173) \
  _op_(XUSB_XHCI_DB_174) \
  _op_(XUSB_XHCI_DB_175) \
  _op_(XUSB_XHCI_DB_176) \
  _op_(XUSB_XHCI_DB_177) \
  _op_(XUSB_XHCI_DB_178) \
  _op_(XUSB_XHCI_DB_179) \
  _op_(XUSB_XHCI_DB_180) \
  _op_(XUSB_XHCI_DB_181) \
  _op_(XUSB_XHCI_DB_182) \
  _op_(XUSB_XHCI_DB_183) \
  _op_(XUSB_XHCI_DB_184) \
  _op_(XUSB_XHCI_DB_185) \
  _op_(XUSB_XHCI_DB_186) \
  _op_(XUSB_XHCI_DB_187) \
  _op_(XUSB_XHCI_DB_188) \
  _op_(XUSB_XHCI_DB_189) \
  _op_(XUSB_XHCI_DB_190) \
  _op_(XUSB_XHCI_DB_191) \
  _op_(XUSB_XHCI_DB_192) \
  _op_(XUSB_XHCI_DB_193) \
  _op_(XUSB_XHCI_DB_194) \
  _op_(XUSB_XHCI_DB_195) \
  _op_(XUSB_XHCI_DB_196) \
  _op_(XUSB_XHCI_DB_197) \
  _op_(XUSB_XHCI_DB_198) \
  _op_(XUSB_XHCI_DB_199) \
  _op_(XUSB_XHCI_DB_200) \
  _op_(XUSB_XHCI_DB_201) \
  _op_(XUSB_XHCI_DB_202) \
  _op_(XUSB_XHCI_DB_203) \
  _op_(XUSB_XHCI_DB_204) \
  _op_(XUSB_XHCI_DB_205) \
  _op_(XUSB_XHCI_DB_206) \
  _op_(XUSB_XHCI_DB_207) \
  _op_(XUSB_XHCI_DB_208) \
  _op_(XUSB_XHCI_DB_209) \
  _op_(XUSB_XHCI_DB_210) \
  _op_(XUSB_XHCI_DB_211) \
  _op_(XUSB_XHCI_DB_212) \
  _op_(XUSB_XHCI_DB_213) \
  _op_(XUSB_XHCI_DB_214) \
  _op_(XUSB_XHCI_DB_215) \
  _op_(XUSB_XHCI_DB_216) \
  _op_(XUSB_XHCI_DB_217) \
  _op_(XUSB_XHCI_DB_218) \
  _op_(XUSB_XHCI_DB_219) \
  _op_(XUSB_XHCI_DB_220) \
  _op_(XUSB_XHCI_DB_221) \
  _op_(XUSB_XHCI_DB_222) \
  _op_(XUSB_XHCI_DB_223) \
  _op_(XUSB_XHCI_DB_224) \
  _op_(XUSB_XHCI_DB_225) \
  _op_(XUSB_XHCI_DB_226) \
  _op_(XUSB_XHCI_DB_227) \
  _op_(XUSB_XHCI_DB_228) \
  _op_(XUSB_XHCI_DB_229) \
  _op_(XUSB_XHCI_DB_230) \
  _op_(XUSB_XHCI_DB_231) \
  _op_(XUSB_XHCI_DB_232) \
  _op_(XUSB_XHCI_DB_233) \
  _op_(XUSB_XHCI_DB_234) \
  _op_(XUSB_XHCI_DB_235) \
  _op_(XUSB_XHCI_DB_236) \
  _op_(XUSB_XHCI_DB_237) \
  _op_(XUSB_XHCI_DB_238) \
  _op_(XUSB_XHCI_DB_239) \
  _op_(XUSB_XHCI_DB_240) \
  _op_(XUSB_XHCI_DB_241) \
  _op_(XUSB_XHCI_DB_242) \
  _op_(XUSB_XHCI_DB_243) \
  _op_(XUSB_XHCI_DB_244) \
  _op_(XUSB_XHCI_DB_245) \
  _op_(XUSB_XHCI_DB_246) \
  _op_(XUSB_XHCI_DB_247) \
  _op_(XUSB_XHCI_DB_248) \
  _op_(XUSB_XHCI_DB_249) \
  _op_(XUSB_XHCI_DB_250) \
  _op_(XUSB_XHCI_DB_251) \
  _op_(XUSB_XHCI_DB_252) \
  _op_(XUSB_XHCI_DB_253) \
  _op_(XUSB_XHCI_DB_254) \
  _op_(XUSB_XHCI_DB_255) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_0) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_1) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_2) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_3) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_4) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_5) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_6) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR1_7) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_0) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_1) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_2) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_3) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_4) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_5) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_6) \
  _op_(XUSB_XHCI_MSIX_TBL_ADDR2_7) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_0) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_1) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_2) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_3) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_4) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_5) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_6) \
  _op_(XUSB_XHCI_MSIX_TBL_DATA_7) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_0) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_1) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_2) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_3) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_4) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_5) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_6) \
  _op_(XUSB_XHCI_MSIX_TBL_VCTL_7) \
  _op_(XUSB_XHCI_MSIX_PBA_0) \
  _op_(XUSB_XHCI_HCE_CONTROL_0) \
  _op_(XUSB_XHCI_HCE_INPUT_0) \
  _op_(XUSB_XHCI_HCE_OUTPUT_0) \
  _op_(XUSB_XHCI_HCE_STATUS_0)
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#endif
