
             Lattice Mapping Report File for Design Module 'top'


Design Information
------------------

Command line:   map -a ECP5U -p LFE5U-45F -t CABGA381 -s 6 -oc Commercial
     Projeto_impl1.ngd -o Projeto_impl1_map.ncd -pr Projeto_impl1.prf -mp
     Projeto_impl1.mrp -lpf I:/Meu Drive/Projetos_Verilog/Registrador_6_bits/Pro
     jeto/impl1/Projeto_impl1_synplify.lpf -lpf I:/Meu
     Drive/Projetos_Verilog/Registrador_6_bits/Arquivos/registrador6.lpf -gui 
Target Vendor:  LATTICE
Target Device:  LFE5U-45FCABGA381
Target Performance:   6
Mapper:  sa5p00,  version:  Diamond (64-bit) 3.14.0.75.2
Mapped on:  10/07/25  16:13:26

Design Summary
--------------

   Number of registers:     35 out of 44457 (0%)
      PFU registers:           33 out of 43848 (0%)
      PIO registers:            2 out of   609 (0%)
   Number of SLICEs:        28 out of 21924 (0%)
      SLICEs as Logic/ROM:     28 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:         13 out of 21924 (0%)
   Number of LUT4s:         48 out of 43848 (0%)
      Number used as logic LUTs:         22
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 11 out of 203 (5%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0

                                    Page 1




Design:  top                                           Date:  10/07/25  16:13:26

Design Summary (cont)
---------------------
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  1
     Net clk_c: 22 loads, 22 rising, 0 falling (Driver: PIO clk )
   Number of Clock Enables:  1
     Net q_r15: 3 loads, 3 LSLICEs
   Number of local set/reset loads for net reset_n_c merged into GSR:  6
   Number of LSRs:  1
     Net un32_blink_cnt_0_a4: 6 loads, 6 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sync_updown[1]: 6 loads
     Net un32_blink_cnt_0_a4: 6 loads
     Net blink_cnt[23]: 4 loads
     Net blink_cnt[24]: 3 loads
     Net q_c[0]: 3 loads
     Net q_c[1]: 3 loads
     Net q_c[2]: 3 loads
     Net q_c[3]: 3 loads
     Net q_c[5]: 3 loads
     Net q_r15: 3 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'reset_n_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| led                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[5]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[4]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[3]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[2]                | OUTPUT    | LVCMOS33  |            |

                                    Page 2




Design:  top                                           Date:  10/07/25  16:13:26

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| q[1]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| q[0]                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| up_down             | INPUT     | LVCMOS33  | IN         |
+---------------------+-----------+-----------+------------+
| pause               | INPUT     | LVCMOS33  | IN         |
+---------------------+-----------+-----------+------------+
| reset_n             | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GND undriven or does not drive anything - clipped.
Signal reset_n_c_i was merged into signal reset_n_c
Signal VCC undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal un35_blink_cnt_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un35_blink_cnt_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal un35_blink_cnt_cry_23_0_COUT undriven or does not drive anything -
     clipped.
Block reset_n_pad_RNI49NR4 was optimized away.
Block VCC was optimized away.

     

GSR Usage
---------

GSR Component:
   The local reset signal 'reset_n_c' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'reset_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 3 secs  
   Peak Memory Usage: 153 MB
        







                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights
     reserved.
