###############################################################
#  Generated by:      Cadence First Encounter 08.10-s273_1
#  OS:                Linux x86_64(Host ID vlsipool-e03.eecs.umich.edu)
#  Generated on:      Fri Mar  8 16:29:19 2013
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin \mode_reg[1] /CK 
Endpoint:   \mode_reg[1] /D           (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_neg_reg[2] /QN (^) triggered by trailing edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.382
- Setup                         0.164
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.218
- Arrival Time                1253.427
= Slack Time                  1245.791
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance        |      Arc      |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |               |           |       |       |   Time   |   Time   | 
     |-----------------------+---------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v       |           | 0.058 |       | 1250.028 | 2495.820 | 
     | CLKIN__L1_I0          | A v -> Y ^    | CLKINVX20 | 0.034 | 0.149 | 1250.178 | 2495.969 | 
     | CLKIN__L2_I0          | A ^ -> Y v    | CLKINVX20 | 0.103 | 0.170 | 1250.348 | 2496.140 | 
     | \bus_state_neg_reg[2] | CKN v -> QN ^ | DFFNSX1   | 0.265 | 0.606 | 1250.955 | 2496.746 | 
     | U927                  | B ^ -> Y v    | NOR2X1    | 0.113 | 0.087 | 1251.042 | 2496.834 | 
     | U937                  | B v -> Y ^    | NAND2X1   | 0.138 | 0.109 | 1251.152 | 2496.943 | 
     | U938                  | A ^ -> Y v    | INVX1     | 0.052 | 0.036 | 1251.188 | 2496.979 | 
     | U942                  | A0 v -> Y ^   | AOI22X1   | 0.173 | 0.098 | 1251.286 | 2497.078 | 
     | U943                  | B0 ^ -> Y v   | OAI21XL   | 0.098 | 0.079 | 1251.365 | 2497.156 | 
     | U944                  | C0 v -> Y ^   | AOI211X1  | 0.223 | 0.172 | 1251.538 | 2497.329 | 
     | U859                  | A0 ^ -> Y v   | OAI21XL   | 0.199 | 0.145 | 1251.683 | 2497.474 | 
     | FE_OFC0_DOUT          | A v -> Y v    | CLKBUFX12 | 0.595 | 0.427 | 1252.109 | 2497.901 | 
     | U962                  | A1 v -> Y ^   | AOI22X1   | 0.264 | 0.336 | 1252.446 | 2498.237 | 
     | U964                  | A1 ^ -> Y v   | OAI21XL   | 0.104 | 0.078 | 1252.524 | 2498.315 | 
     | U965                  | C v -> Y ^    | NOR3X1    | 0.162 | 0.141 | 1252.665 | 2498.456 | 
     | U968                  | A1 ^ -> Y v   | OAI21XL   | 0.114 | 0.089 | 1252.754 | 2498.545 | 
     | FE_PHC5_n623          | A v -> Y v    | DLY4X1    | 0.112 | 0.672 | 1253.426 | 2499.218 | 
     | \mode_reg[1]          | D v           | DFFSX1    | 0.112 | 0.000 | 1253.427 | 2499.218 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -1245.748 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -1245.595 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -1245.420 | 
     | \mode_reg[1] | CK ^       | DFFSX1    | 0.125 | 0.010 |   0.382 | -1245.410 | 
     +-----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin out_reg_neg_reg/CKN 
Endpoint:   out_reg_neg_reg/D     (v) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.442
- Setup                         0.057
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.385
- Arrival Time                  3.336
= Slack Time                  1246.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 1246.094 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 1246.246 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 1246.422 | 
     | \bus_state_reg[3]     | CK ^ -> QN ^ | DFFSX1    | 0.067 | 0.347 |   0.719 | 1246.769 | 
     | FE_PHC14_bus_state_3_ | A ^ -> Y ^   | DLY4X1    | 0.347 | 0.918 |   1.637 | 1247.687 | 
     | U903                  | A ^ -> Y v   | NAND2X1   | 0.201 | 0.152 |   1.789 | 1247.839 | 
     | U902                  | A v -> Y ^   | INVX1     | 0.278 | 0.209 |   1.998 | 1248.048 | 
     | U984                  | B ^ -> Y v   | NAND2X1   | 0.243 | 0.124 |   2.122 | 1248.172 | 
     | U901                  | A v -> Y ^   | INVX1     | 0.188 | 0.163 |   2.285 | 1248.335 | 
     | U1027                 | B0 ^ -> Y v  | AOI211X1  | 0.139 | 0.071 |   2.355 | 1248.405 | 
     | U1028                 | A v -> Y ^   | NAND2X1   | 0.138 | 0.106 |   2.461 | 1248.511 | 
     | FE_PHC143_n857        | A ^ -> Y ^   | DLY4X1    | 0.170 | 0.806 |   3.267 | 1249.317 | 
     | U1029                 | B0 ^ -> Y v  | OAI21XL   | 0.095 | 0.068 |   3.335 | 1249.385 | 
     | out_reg_neg_reg       | D v          | DFFNSXL   | 0.095 | 0.000 |   3.336 | 1249.385 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                 |            |           |       |       |   Time   |   Time   | 
     |-----------------+------------+-----------+-------+-------+----------+----------| 
     |                 | CLKIN v    |           | 0.058 |       | 1250.029 |    3.979 | 
     | CLKIN__L1_I0    | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    4.128 | 
     | CLKIN__L2_I0    | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    4.299 | 
     | out_reg_neg_reg | CKN v      | DFFNSXL   | 0.217 | 0.093 | 1250.442 |    4.392 | 
     +--------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin \bus_state_neg_reg[3] /CKN 
Endpoint:   \bus_state_neg_reg[3] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.429
- Setup                         0.113
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.315
- Arrival Time                  1.672
= Slack Time                  1247.644
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 1247.687 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 1247.840 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 1248.015 | 
     | \bus_state_reg[3]     | CK ^ -> QN ^ | DFFSX1    | 0.067 | 0.347 |   0.719 | 1248.363 | 
     | FE_PHC14_bus_state_3_ | A ^ -> Y ^   | DLY4X1    | 0.347 | 0.918 |   1.637 | 1249.280 | 
     | U1078                 | A ^ -> Y v   | NOR2X1    | 0.077 | 0.035 |   1.672 | 1249.315 | 
     | \bus_state_neg_reg[3] | D v          | DFFNSX1   | 0.077 | 0.000 |   1.672 | 1249.315 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |            |           |       |       |   Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v    |           | 0.058 |       | 1250.029 |    2.385 | 
     | CLKIN__L1_I0          | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    2.535 | 
     | CLKIN__L2_I0          | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    2.705 | 
     | \bus_state_neg_reg[3] | CKN v      | DFFNSX1   | 0.216 | 0.080 | 1250.429 |    2.785 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin \bus_state_neg_reg[2] /CKN 
Endpoint:   \bus_state_neg_reg[2] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[2] /QN    (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.429
- Setup                         0.115
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.314
- Arrival Time                  1.255
= Slack Time                  1248.058
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 1248.102 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.196 | 1248.255 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 1248.430 | 
     | \bus_state_reg[2]     | CK ^ -> QN ^ | DFFSX1    | 0.065 | 0.351 |   0.722 | 1248.781 | 
     | FE_PHC10_bus_state_2_ | A ^ -> Y ^   | DLY2X1    | 0.376 | 0.497 |   1.219 | 1249.278 | 
     | U1063                 | A ^ -> Y v   | NAND2X1   | 0.086 | 0.036 |   1.255 | 1249.314 | 
     | \bus_state_neg_reg[2] | D v          | DFFNSX1   | 0.086 | 0.000 |   1.255 | 1249.314 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |            |           |       |       |   Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v    |           | 0.058 |       | 1250.029 |    1.971 | 
     | CLKIN__L1_I0          | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    2.120 | 
     | CLKIN__L2_I0          | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    2.290 | 
     | \bus_state_neg_reg[2] | CKN v      | DFFNSX1   | 0.216 | 0.080 | 1250.429 |    2.370 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin \bus_state_neg_reg[1] /CKN 
Endpoint:   \bus_state_neg_reg[1] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \bus_state_reg[1] /QN    (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.442
- Setup                         0.115
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.328
- Arrival Time                  1.210
= Slack Time                  1248.118
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 1248.161 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 1248.314 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 1248.489 | 
     | \bus_state_reg[1]     | CK ^ -> QN v | DFFSXL    | 0.292 | 0.597 |   0.969 | 1249.087 | 
     | U844                  | A v -> Y ^   | INVX1     | 0.187 | 0.171 |   1.141 | 1249.258 | 
     | U949                  | B ^ -> Y v   | NOR2X1    | 0.088 | 0.069 |   1.210 | 1249.327 | 
     | \bus_state_neg_reg[1] | D v          | DFFNRX1   | 0.088 | 0.000 |   1.210 | 1249.328 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |            |           |       |       |   Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v    |           | 0.058 |       | 1250.029 |    1.911 | 
     | CLKIN__L1_I0          | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    2.061 | 
     | CLKIN__L2_I0          | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    2.231 | 
     | \bus_state_neg_reg[1] | CKN v      | DFFNRX1   | 0.217 | 0.094 | 1250.442 |    2.325 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin \bus_state_neg_reg[0] /CKN 
Endpoint:   \bus_state_neg_reg[0] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: req_interrupt_reg/QN     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.442
- Setup                         0.125
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.317
- Arrival Time                  1.052
= Slack Time                  1248.265
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 1248.309 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 1248.461 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 1248.637 | 
     | req_interrupt_reg     | CK ^ -> QN v | DFFSX1    | 0.182 | 0.496 |   0.868 | 1249.133 | 
     | U896                  | A v -> Y ^   | NAND2X1   | 0.169 | 0.135 |   1.002 | 1249.267 | 
     | U1050                 | B ^ -> Y v   | NAND2X1   | 0.140 | 0.050 |   1.052 | 1249.317 | 
     | \bus_state_neg_reg[0] | D v          | DFFNSX1   | 0.140 | 0.000 |   1.052 | 1249.317 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                       |            |           |       |       |   Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+----------+----------| 
     |                       | CLKIN v    |           | 0.058 |       | 1250.029 |    1.764 | 
     | CLKIN__L1_I0          | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    1.913 | 
     | CLKIN__L2_I0          | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    2.084 | 
     | \bus_state_neg_reg[0] | CKN v      | DFFNSX1   | 0.217 | 0.094 | 1250.442 |    2.177 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin \mode_neg_reg[1] /CKN 
Endpoint:   \mode_neg_reg[1] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \mode_reg[1] /Q     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.414
- Setup                         0.120
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.294
- Arrival Time                  0.742
= Slack Time                  1248.552
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |           |       |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+-------+---------+----------| 
     |                  | CLKIN ^     |           | 0.103 |       |   0.044 | 1248.596 | 
     | CLKIN__L1_I0     | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.196 | 1248.748 | 
     | CLKIN__L2_I0     | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.371 | 1248.924 | 
     | \mode_reg[1]     | CK ^ -> Q v | DFFSX1    | 0.102 | 0.370 |   0.741 | 1249.293 | 
     | \mode_neg_reg[1] | D v         | DFFNSX1   | 0.102 | 0.001 |   0.742 | 1249.294 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                  |            |           |       |       |   Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+----------+----------| 
     |                  | CLKIN v    |           | 0.058 |       | 1250.029 |    1.477 | 
     | CLKIN__L1_I0     | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    1.626 | 
     | CLKIN__L2_I0     | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    1.797 | 
     | \mode_neg_reg[1] | CKN v      | DFFNSX1   | 0.201 | 0.066 | 1250.414 |    1.862 | 
     +---------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin \mode_neg_reg[0] /CKN 
Endpoint:   \mode_neg_reg[0] /D (v) checked with trailing edge of 'CLKIN'
Beginpoint: \mode_reg[0] /Q     (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time        1250.375
- Setup                         0.058
+ Phase Shift                   0.000
- Uncertainty                   1.000
= Required Time               1249.317
- Arrival Time                  0.702
= Slack Time                  1248.615
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                  |             |           |       |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+-------+---------+----------| 
     |                  | CLKIN ^     |           | 0.103 |       |   0.044 | 1248.659 | 
     | CLKIN__L1_I0     | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.196 | 1248.811 | 
     | CLKIN__L2_I0     | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 1248.987 | 
     | \mode_reg[0]     | CK ^ -> Q v | DFFSX1    | 0.042 | 0.330 |   0.702 | 1249.317 | 
     | \mode_neg_reg[0] | D v         | DFFNSXL   | 0.042 | 0.000 |   0.702 | 1249.317 | 
     +---------------------------------------------------------------------------------+ 
     Clock Fall Edge                    1250.000
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time          1250.029
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay |  Arrival | Required | 
     |                  |            |           |       |       |   Time   |   Time   | 
     |------------------+------------+-----------+-------+-------+----------+----------| 
     |                  | CLKIN v    |           | 0.058 |       | 1250.029 |    1.414 | 
     | CLKIN__L1_I0     | A v -> Y ^ | CLKINVX20 | 0.034 | 0.149 | 1250.178 |    1.563 | 
     | CLKIN__L2_I0     | A ^ -> Y v | CLKINVX20 | 0.103 | 0.170 | 1250.349 |    1.734 | 
     | \mode_neg_reg[0] | CKN v      | DFFNSXL   | 0.159 | 0.026 | 1250.375 |    1.760 | 
     +---------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin \RX_DATA_reg[31] /CK 
Endpoint:   \RX_DATA_reg[31] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.421
- Setup                         0.125
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.296
- Arrival Time                  5.414
= Slack Time                  2493.882
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2493.926 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.079 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.254 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.710 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.639 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2495.757 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2495.917 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.011 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2496.834 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2496.946 | 
     | U877                      | C v -> Y v  | OR3XL     | 0.088 | 0.250 |   3.313 | 2497.196 | 
     | U874                      | A v -> Y ^  | INVX1     | 1.771 | 0.994 |   4.307 | 2498.190 | 
     | U1149                     | B0 ^ -> Y v | AOI222X1  | 0.525 | 0.243 |   4.551 | 2498.433 | 
     | FE_PHC127_n62             | A v -> Y v  | DLY4X1    | 0.195 | 0.862 |   5.413 | 2499.295 | 
     | \RX_DATA_reg[31]          | D v         | DFFSXL    | 0.195 | 0.001 |   5.414 | 2499.296 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2493.839 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.686 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.511 | 
     | \RX_DATA_reg[31] | CK ^       | DFFSXL    | 0.212 | 0.049 |   0.421 | -2493.461 | 
     +---------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin \RX_DATA_reg[24] /CK 
Endpoint:   \RX_DATA_reg[24] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.432
- Setup                         0.120
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.312
- Arrival Time                  5.305
= Slack Time                  2494.007
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.051 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.204 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.379 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.835 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.764 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2495.881 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.042 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.136 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2496.959 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.071 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.239 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.278 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.263 | 
     | U1157                     | C0 ^ -> Y v | AOI222X1  | 0.476 | 0.225 |   4.481 | 2498.489 | 
     | FE_PHC123_n46             | A v -> Y v  | DLY4X1    | 0.167 | 0.823 |   5.304 | 2499.311 | 
     | \RX_DATA_reg[24]          | D v         | DFFSXL    | 0.167 | 0.001 |   5.305 | 2499.312 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2493.963 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.811 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.635 | 
     | \RX_DATA_reg[24] | CK ^       | DFFSXL    | 0.223 | 0.060 |   0.432 | -2493.575 | 
     +---------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin \RX_DATA_reg[27] /CK 
Endpoint:   \RX_DATA_reg[27] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.426
- Setup                         0.118
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.308
- Arrival Time                  5.258
= Slack Time                  2494.050
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.094 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.247 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.422 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.878 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.807 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2495.925 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.085 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.179 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.002 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.114 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.282 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.322 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.306 | 
     | U1154                     | C0 ^ -> Y v | AOI222X1  | 0.454 | 0.198 |   4.454 | 2498.504 | 
     | FE_PHC121_n52             | A v -> Y v  | DLY4X1    | 0.153 | 0.803 |   5.257 | 2499.308 | 
     | \RX_DATA_reg[27]          | D v         | DFFSXL    | 0.153 | 0.001 |   5.258 | 2499.308 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.007 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.854 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.679 | 
     | \RX_DATA_reg[27] | CK ^       | DFFSXL    | 0.217 | 0.054 |   0.426 | -2493.624 | 
     +---------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin \RX_DATA_reg[21] /CK 
Endpoint:   \RX_DATA_reg[21] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.115
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.328
- Arrival Time                  5.248
= Slack Time                  2494.080
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.124 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.196 | 2494.277 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.452 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.908 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.837 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2495.954 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.115 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.209 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.032 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.063 | 2497.144 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.312 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.351 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.336 | 
     | U1160                     | C0 ^ -> Y v | AOI222X1  | 0.455 | 0.199 |   4.455 | 2498.535 | 
     | FE_PHC114_n40             | A v -> Y v  | DLY4X1    | 0.142 | 0.793 |   5.247 | 2499.328 | 
     | \RX_DATA_reg[21]          | D v         | DFFSXL    | 0.142 | 0.000 |   5.248 | 2499.328 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.037 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.884 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.709 | 
     | \RX_DATA_reg[21] | CK ^       | DFFSXL    | 0.229 | 0.072 |   0.443 | -2493.637 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin \RX_DATA_reg[25] /CK 
Endpoint:   \RX_DATA_reg[25] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.434
- Setup                         0.115
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.320
- Arrival Time                  5.238
= Slack Time                  2494.082
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.126 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.196 | 2494.278 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.454 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.910 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.839 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2495.956 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.116 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.211 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.034 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.063 | 2497.146 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.314 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.353 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.338 | 
     | U1156                     | C0 ^ -> Y v | AOI222X1  | 0.451 | 0.193 |   4.449 | 2498.531 | 
     | FE_PHC116_n48             | A v -> Y v  | DLY4X1    | 0.138 | 0.788 |   5.237 | 2499.319 | 
     | \RX_DATA_reg[25]          | D v         | DFFSXL    | 0.138 | 0.000 |   5.238 | 2499.320 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.038 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.886 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.710 | 
     | \RX_DATA_reg[25] | CK ^       | DFFSXL    | 0.225 | 0.063 |   0.435 | -2493.647 | 
     +---------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin \RX_DATA_reg[30] /CK 
Endpoint:   \RX_DATA_reg[30] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.415
- Setup                         0.114
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.301
- Arrival Time                  5.217
= Slack Time                  2494.083
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.128 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.280 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.456 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.912 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.841 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2495.958 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.118 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.213 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.036 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.147 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.316 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.355 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.340 | 
     | U1150                     | C0 ^ -> Y v | AOI222X1  | 0.444 | 0.185 |   4.441 | 2498.524 | 
     | FE_PHC120_n60             | A v -> Y v  | DLY4X1    | 0.128 | 0.776 |   5.217 | 2499.300 | 
     | \RX_DATA_reg[30]          | D v         | DFFSXL    | 0.128 | 0.000 |   5.217 | 2499.301 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.040 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.887 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.712 | 
     | \RX_DATA_reg[30] | CK ^       | DFFSXL    | 0.205 | 0.043 |   0.415 | -2493.669 | 
     +---------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin \RX_DATA_reg[18] /CK 
Endpoint:   \RX_DATA_reg[18] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.116
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.344
- Arrival Time                  5.249
= Slack Time                  2494.095
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.139 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.291 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.467 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.923 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.852 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2495.969 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.129 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.224 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.047 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.158 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.327 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.366 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.351 | 
     | U1164                     | C0 ^ -> Y v | AOI222X1  | 0.455 | 0.195 |   4.451 | 2498.546 | 
     | FE_PHC122_n32             | A v -> Y v  | DLY4X1    | 0.146 | 0.797 |   5.248 | 2499.343 | 
     | \RX_DATA_reg[18]          | D v         | DFFSXL    | 0.146 | 0.001 |   5.249 | 2499.344 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.051 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.898 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.723 | 
     | \RX_DATA_reg[18] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2493.635 | 
     +---------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin \RX_DATA_reg[28] /CK 
Endpoint:   \RX_DATA_reg[28] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.419
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.306
- Arrival Time                  5.209
= Slack Time                  2494.097
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.141 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.294 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.469 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.925 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.854 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2495.971 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.132 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.226 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.049 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.161 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.329 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.368 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.353 | 
     | U1153                     | C0 ^ -> Y v | AOI222X1  | 0.443 | 0.183 |   4.440 | 2498.537 | 
     | FE_PHC117_n54             | A v -> Y v  | DLY4X1    | 0.122 | 0.770 |   5.209 | 2499.306 | 
     | \RX_DATA_reg[28]          | D v         | DFFSXL    | 0.122 | 0.000 |   5.209 | 2499.306 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.053 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.901 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.725 | 
     | \RX_DATA_reg[28] | CK ^       | DFFSXL    | 0.209 | 0.048 |   0.419 | -2493.678 | 
     +---------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin \RX_DATA_reg[29] /CK 
Endpoint:   \RX_DATA_reg[29] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.421
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.309
- Arrival Time                  5.180
= Slack Time                  2494.129
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.173 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.325 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.501 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.957 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.886 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.003 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.163 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.258 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.081 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.193 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.361 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.400 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.385 | 
     | U1152                     | C0 ^ -> Y v | AOI222X1  | 0.428 | 0.164 |   4.420 | 2498.549 | 
     | FE_PHC44_n56              | A v -> Y v  | DLY4X1    | 0.116 | 0.760 |   5.180 | 2499.309 | 
     | \RX_DATA_reg[29]          | D v         | DFFSXL    | 0.116 | 0.000 |   5.180 | 2499.309 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.085 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.932 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.757 | 
     | \RX_DATA_reg[29] | CK ^       | DFFSXL    | 0.212 | 0.049 |   0.421 | -2493.708 | 
     +---------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin \RX_DATA_reg[26] /CK 
Endpoint:   \RX_DATA_reg[26] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.427
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.315
- Arrival Time                  5.182
= Slack Time                  2494.133
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.177 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.329 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.505 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.961 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.890 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.007 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.167 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.262 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.085 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.197 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.365 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.404 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.389 | 
     | U1155                     | C0 ^ -> Y v | AOI222X1  | 0.426 | 0.161 |   4.417 | 2498.550 | 
     | FE_PHC110_n50             | A v -> Y v  | DLY4X1    | 0.121 | 0.764 |   5.182 | 2499.315 | 
     | \RX_DATA_reg[26]          | D v         | DFFSXL    | 0.121 | 0.000 |   5.182 | 2499.315 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.089 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.937 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.761 | 
     | \RX_DATA_reg[26] | CK ^       | DFFSXL    | 0.219 | 0.056 |   0.427 | -2493.705 | 
     +---------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin \RX_DATA_reg[23] /CK 
Endpoint:   \RX_DATA_reg[23] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.431
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.319
- Arrival Time                  5.185
= Slack Time                  2494.134
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.177 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.330 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.505 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.962 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.891 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.008 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.168 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.262 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.085 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.197 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.366 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.405 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.390 | 
     | U1158                     | C0 ^ -> Y v | AOI222X1  | 0.430 | 0.166 |   4.422 | 2498.555 | 
     | FE_PHC99_n44              | A v -> Y v  | DLY4X1    | 0.119 | 0.764 |   5.185 | 2499.319 | 
     | \RX_DATA_reg[23]          | D v         | DFFSXL    | 0.119 | 0.000 |   5.185 | 2499.319 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.090 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.197 | -2493.937 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.762 | 
     | \RX_DATA_reg[23] | CK ^       | DFFSXL    | 0.222 | 0.059 |   0.431 | -2493.703 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin \RX_DATA_reg[22] /CK 
Endpoint:   \RX_DATA_reg[22] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.332
- Arrival Time                  5.196
= Slack Time                  2494.135
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.179 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.332 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.507 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.964 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.893 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.010 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.170 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.264 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.087 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.199 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.368 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.407 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.392 | 
     | U1159                     | C0 ^ -> Y v | AOI222X1  | 0.440 | 0.178 |   4.434 | 2498.569 | 
     | FE_PHC98_n42              | A v -> Y v  | DLY4X1    | 0.116 | 0.763 |   5.196 | 2499.332 | 
     | \RX_DATA_reg[22]          | D v         | DFFSXL    | 0.116 | 0.000 |   5.196 | 2499.332 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.092 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.939 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.764 | 
     | \RX_DATA_reg[22] | CK ^       | DFFSXL    | 0.229 | 0.072 |   0.443 | -2493.692 | 
     +---------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin \RX_DATA_reg[19] /CK 
Endpoint:   \RX_DATA_reg[19] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.330
- Arrival Time                  5.194
= Slack Time                  2494.136
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.180 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.333 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.508 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.965 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.894 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.011 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.171 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.265 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.088 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.200 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.369 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.408 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.393 | 
     | U1163                     | C0 ^ -> Y v | AOI222X1  | 0.432 | 0.166 |   4.422 | 2498.559 | 
     | FE_PHC104_n34             | A v -> Y v  | DLY4X1    | 0.126 | 0.772 |   5.194 | 2499.330 | 
     | \RX_DATA_reg[19]          | D v         | DFFSXL    | 0.126 | 0.000 |   5.194 | 2499.330 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.093 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.940 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.765 | 
     | \RX_DATA_reg[19] | CK ^       | DFFSXL    | 0.229 | 0.072 |   0.443 | -2493.693 | 
     +---------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin \RX_DATA_reg[20] /CK 
Endpoint:   \RX_DATA_reg[20] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.443
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.331
- Arrival Time                  5.192
= Slack Time                  2494.138
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.182 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.335 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.510 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.967 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.896 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.013 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.173 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.267 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.090 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.202 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.371 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.410 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.395 | 
     | U1161                     | C0 ^ -> Y v | AOI222X1  | 0.432 | 0.167 |   4.423 | 2498.562 | 
     | FE_PHC101_n38             | A v -> Y v  | DLY4X1    | 0.123 | 0.769 |   5.192 | 2499.330 | 
     | \RX_DATA_reg[20]          | D v         | DFFSXL    | 0.123 | 0.000 |   5.192 | 2499.331 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.095 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.942 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.767 | 
     | \RX_DATA_reg[20] | CK ^       | DFFSXL    | 0.229 | 0.072 |   0.443 | -2493.695 | 
     +---------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin \RX_DATA_reg[17] /CK 
Endpoint:   \RX_DATA_reg[17] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.346
- Arrival Time                  5.204
= Slack Time                  2494.142
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.186 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.339 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.514 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.970 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.899 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.017 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.177 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.271 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.094 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.206 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.375 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.414 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.398 | 
     | U1165                     | C0 ^ -> Y v | AOI222X1  | 0.437 | 0.172 |   4.429 | 2498.571 | 
     | FE_PHC119_n30             | A v -> Y v  | DLY4X1    | 0.129 | 0.775 |   5.204 | 2499.346 | 
     | \RX_DATA_reg[17]          | D v         | DFFSXL    | 0.129 | 0.000 |   5.204 | 2499.346 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.099 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.946 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.771 | 
     | \RX_DATA_reg[17] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2493.683 | 
     +---------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin \RX_DATA_reg[4] /CK 
Endpoint:   \RX_DATA_reg[4] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.348
- Arrival Time                  5.193
= Slack Time                  2494.155
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.199 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.196 | 2494.351 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.527 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.983 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.912 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.029 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.189 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.284 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.107 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.063 | 2497.219 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.387 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.426 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.411 | 
     | U1147                     | C0 ^ -> Y v | AOI222X1  | 0.440 | 0.170 |   4.426 | 2498.581 | 
     | FE_PHC108_n66             | A v -> Y v  | DLY4X1    | 0.120 | 0.767 |   5.193 | 2499.348 | 
     | \RX_DATA_reg[4]           | D v         | DFFSXL    | 0.120 | 0.000 |   5.193 | 2499.348 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.111 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.959 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.783 | 
     | \RX_DATA_reg[4] | CK ^       | DFFSXL    | 0.230 | 0.089 |   0.460 | -2493.695 | 
     +--------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin \RX_DATA_reg[8] /CK 
Endpoint:   \RX_DATA_reg[8] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.459
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  5.189
= Slack Time                  2494.157
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.201 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.354 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.529 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.986 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.915 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.032 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.192 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.286 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.109 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.221 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.390 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.429 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.414 | 
     | U1143                     | C0 ^ -> Y v | AOI222X1  | 0.435 | 0.162 |   4.419 | 2498.576 | 
     | FE_PHC118_n74             | A v -> Y v  | DLY4X1    | 0.125 | 0.771 |   5.189 | 2499.346 | 
     | \RX_DATA_reg[8]           | D v         | DFFSXL    | 0.125 | 0.000 |   5.189 | 2499.347 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.114 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.961 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.786 | 
     | \RX_DATA_reg[8] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.459 | -2493.698 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin \RX_DATA_reg[6] /CK 
Endpoint:   \RX_DATA_reg[6] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.349
- Arrival Time                  5.182
= Slack Time                  2494.167
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.211 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.364 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.539 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.996 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.925 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.042 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.202 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.296 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.119 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.231 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.400 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.439 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.424 | 
     | U1145                     | C0 ^ -> Y v | AOI222X1  | 0.438 | 0.164 |   4.420 | 2498.587 | 
     | FE_PHC115_n70             | A v -> Y v  | DLY4X1    | 0.115 | 0.762 |   5.182 | 2499.349 | 
     | \RX_DATA_reg[6]           | D v         | DFFSXL    | 0.115 | 0.000 |   5.182 | 2499.349 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.124 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.971 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.796 | 
     | \RX_DATA_reg[6] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2493.707 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin \RX_DATA_reg[15] /CK 
Endpoint:   \RX_DATA_reg[15] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.349
- Arrival Time                  5.179
= Slack Time                  2494.169
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.213 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.366 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.541 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.998 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.927 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.044 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.204 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.298 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.121 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.233 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.402 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.441 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.426 | 
     | U1167                     | C0 ^ -> Y v | AOI222X1  | 0.431 | 0.163 |   4.419 | 2498.588 | 
     | FE_PHC105_n26             | A v -> Y v  | DLY4X1    | 0.115 | 0.760 |   5.179 | 2499.348 | 
     | \RX_DATA_reg[15]          | D v         | DFFSXL    | 0.115 | 0.000 |   5.179 | 2499.349 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.126 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.973 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.798 | 
     | \RX_DATA_reg[15] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2493.710 | 
     +---------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin \RX_DATA_reg[14] /CK 
Endpoint:   \RX_DATA_reg[14] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.348
- Arrival Time                  5.177
= Slack Time                  2494.171
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.215 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.367 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.542 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2494.999 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.928 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.045 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.205 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.300 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.123 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.234 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.403 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.442 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.427 | 
     | U1168                     | C0 ^ -> Y v | AOI222X1  | 0.429 | 0.158 |   4.415 | 2498.585 | 
     | FE_PHC103_n24             | A v -> Y v  | DLY4X1    | 0.118 | 0.763 |   5.177 | 2499.348 | 
     | \RX_DATA_reg[14]          | D v         | DFFSXL    | 0.118 | 0.000 |   5.177 | 2499.348 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.127 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.974 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.799 | 
     | \RX_DATA_reg[14] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2493.711 | 
     +---------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin \RX_DATA_reg[16] /CK 
Endpoint:   \RX_DATA_reg[16] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.350
- Arrival Time                  5.169
= Slack Time                  2494.181
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.225 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.378 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.553 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.009 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.938 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.055 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.216 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.310 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.133 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.245 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.413 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.452 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.437 | 
     | U1166                     | C0 ^ -> Y v | AOI222X1  | 0.430 | 0.162 |   4.418 | 2498.599 | 
     | FE_PHC112_n28             | A v -> Y v  | DLY4X1    | 0.106 | 0.751 |   5.169 | 2499.350 | 
     | \RX_DATA_reg[16]          | D v         | DFFSXL    | 0.106 | 0.000 |   5.169 | 2499.350 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.137 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.985 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.810 | 
     | \RX_DATA_reg[16] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2493.721 | 
     +---------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin \RX_DATA_reg[5] /CK 
Endpoint:   \RX_DATA_reg[5] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.457
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.346
- Arrival Time                  5.162
= Slack Time                  2494.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.229 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.381 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.557 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.013 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.942 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.059 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.219 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.314 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.137 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.249 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.417 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.456 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.441 | 
     | U1146                     | C0 ^ -> Y v | AOI222X1  | 0.424 | 0.148 |   4.405 | 2498.589 | 
     | FE_PHC100_n68             | A v -> Y v  | DLY4X1    | 0.114 | 0.757 |   5.162 | 2499.346 | 
     | \RX_DATA_reg[5]           | D v         | DFFSXL    | 0.114 | 0.000 |   5.162 | 2499.346 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.141 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.197 | -2493.988 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.813 | 
     | \RX_DATA_reg[5] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.458 | -2493.727 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin \RX_DATA_reg[7] /CK 
Endpoint:   \RX_DATA_reg[7] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.457
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  5.163
= Slack Time                  2494.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.229 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.381 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.557 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.013 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.942 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.059 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.219 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.314 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.137 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.249 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.417 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.456 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.441 | 
     | U1144                     | C0 ^ -> Y v | AOI222X1  | 0.430 | 0.156 |   4.412 | 2498.597 | 
     | FE_PHC107_n72             | A v -> Y v  | DLY4X1    | 0.106 | 0.751 |   5.163 | 2499.347 | 
     | \RX_DATA_reg[7]           | D v         | DFFSXL    | 0.106 | 0.000 |   5.163 | 2499.347 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.141 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.988 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.813 | 
     | \RX_DATA_reg[7] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.457 | -2493.727 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin \RX_DATA_reg[9] /CK 
Endpoint:   \RX_DATA_reg[9] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.457
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  5.162
= Slack Time                  2494.185
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.229 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.382 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.557 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.013 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.942 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.059 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.219 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.314 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.137 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.249 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.417 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.456 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.441 | 
     | U1142                     | C0 ^ -> Y v | AOI222X1  | 0.426 | 0.152 |   4.408 | 2498.593 | 
     | FE_PHC111_n76             | A v -> Y v  | DLY4X1    | 0.110 | 0.754 |   5.162 | 2499.347 | 
     | \RX_DATA_reg[9]           | D v         | DFFSXL    | 0.110 | 0.000 |   5.162 | 2499.347 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.141 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2493.989 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.813 | 
     | \RX_DATA_reg[9] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.457 | -2493.728 | 
     +--------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin \RX_DATA_reg[0] /CK 
Endpoint:   \RX_DATA_reg[0] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.466
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.354
- Arrival Time                  5.167
= Slack Time                  2494.188
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.232 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.384 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.560 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.016 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.945 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.062 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.222 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.317 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.140 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.251 | 
     | U877                      | C v -> Y v  | OR3XL     | 0.088 | 0.250 |   3.314 | 2497.501 | 
     | U874                      | A v -> Y ^  | INVX1     | 1.771 | 0.994 |   4.308 | 2498.495 | 
     | U1173                     | B0 ^ -> Y v | AOI222X1  | 0.390 | 0.105 |   4.413 | 2498.600 | 
     | FE_PHC106_n14             | A v -> Y v  | DLY4X1    | 0.118 | 0.754 |   5.167 | 2499.354 | 
     | \RX_DATA_reg[0]           | D v         | DFFSXL    | 0.118 | 0.000 |   5.167 | 2499.354 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.144 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.197 | -2493.991 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.816 | 
     | \RX_DATA_reg[0] | CK ^       | DFFSXL    | 0.229 | 0.094 |   0.466 | -2493.722 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin \RX_DATA_reg[1] /CK 
Endpoint:   \RX_DATA_reg[1] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.465
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.354
- Arrival Time                  5.152
= Slack Time                  2494.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.246 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.398 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.573 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.030 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2495.959 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.076 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.236 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.331 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.154 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.265 | 
     | U877                      | C v -> Y v  | OR3XL     | 0.088 | 0.250 |   3.313 | 2497.515 | 
     | U874                      | A v -> Y ^  | INVX1     | 1.771 | 0.994 |   4.307 | 2498.509 | 
     | U1162                     | B0 ^ -> Y v | AOI222X1  | 0.381 | 0.093 |   4.401 | 2498.603 | 
     | FE_PHC102_n36             | A v -> Y v  | DLY4X1    | 0.118 | 0.751 |   5.152 | 2499.354 | 
     | \RX_DATA_reg[1]           | D v         | DFFSXL    | 0.118 | 0.000 |   5.152 | 2499.354 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.158 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.005 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.830 | 
     | \RX_DATA_reg[1] | CK ^       | DFFSXL    | 0.229 | 0.094 |   0.466 | -2493.736 | 
     +--------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin \RX_DATA_reg[11] /CK 
Endpoint:   \RX_DATA_reg[11] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.458
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  5.103
= Slack Time                  2494.244
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.288 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.441 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.616 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.073 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2496.001 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.119 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.279 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.373 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.196 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.308 | 
     | U877                      | C v -> Y v  | OR3XL     | 0.088 | 0.250 |   3.313 | 2497.558 | 
     | U874                      | A v -> Y ^  | INVX1     | 1.771 | 0.994 |   4.307 | 2498.552 | 
     | U1171                     | B1 ^ -> Y v | AOI222X1  | 0.348 | 0.060 |   4.367 | 2498.612 | 
     | FE_PHC113_n18             | A v -> Y v  | DLY4X1    | 0.111 | 0.735 |   5.103 | 2499.347 | 
     | \RX_DATA_reg[11]          | D v         | DFFSXL    | 0.111 | 0.000 |   5.103 | 2499.347 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.201 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.048 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.873 | 
     | \RX_DATA_reg[11] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.458 | -2493.787 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin \RX_DATA_reg[10] /CK 
Endpoint:   \RX_DATA_reg[10] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.457
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.347
- Arrival Time                  5.096
= Slack Time                  2494.251
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.295 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.448 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.623 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.079 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2496.008 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.125 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.285 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.380 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.203 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.315 | 
     | U877                      | C v -> Y v  | OR3XL     | 0.088 | 0.250 |   3.314 | 2497.564 | 
     | U874                      | A v -> Y ^  | INVX1     | 1.771 | 0.994 |   4.308 | 2498.558 | 
     | U1172                     | B1 ^ -> Y v | AOI222X1  | 0.346 | 0.057 |   4.364 | 2498.615 | 
     | FE_PHC46_n16              | A v -> Y v  | DLY4X1    | 0.108 | 0.732 |   5.096 | 2499.347 | 
     | \RX_DATA_reg[10]          | D v         | DFFSXL    | 0.108 | 0.000 |   5.096 | 2499.347 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.207 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.054 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.879 | 
     | \RX_DATA_reg[10] | CK ^       | DFFSXL    | 0.230 | 0.085 |   0.457 | -2493.794 | 
     +---------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin \RX_DATA_reg[12] /CK 
Endpoint:   \RX_DATA_reg[12] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.457
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.344
- Arrival Time                  5.077
= Slack Time                  2494.266
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.310 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.463 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.638 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.094 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2496.023 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.141 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.301 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.395 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.218 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.330 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.499 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.538 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.522 | 
     | U1170                     | B1 ^ -> Y v | AOI222X1  | 0.353 | 0.067 |   4.323 | 2498.589 | 
     | FE_PHC126_n20             | A v -> Y v  | DLY4X1    | 0.129 | 0.754 |   5.077 | 2499.344 | 
     | \RX_DATA_reg[12]          | D v         | DFFSXL    | 0.129 | 0.000 |   5.077 | 2499.344 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.223 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.070 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.895 | 
     | \RX_DATA_reg[12] | CK ^       | DFFSXL    | 0.230 | 0.086 |   0.457 | -2493.809 | 
     +---------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin \ADDR_reg[3] /CK 
Endpoint:   \ADDR_reg[3] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.117
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.324
- Arrival Time                  5.031
= Slack Time                  2494.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 2494.338 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.490 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.666 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.053 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.561 | 2495.854 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.054 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.173 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.323 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.452 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.577 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.132 | 2497.426 | 
     | U918                  | B ^ -> Y ^   | OR4X2     | 0.070 | 0.135 |   3.268 | 2497.561 | 
     | FE_PHC23_n808         | A ^ -> Y ^   | DLY4X1    | 0.373 | 0.934 |   4.202 | 2498.495 | 
     | U789                  | A1 ^ -> Y v  | AOI22XL   | 0.268 | 0.079 |   4.281 | 2498.574 | 
     | FE_PHC76_n523         | A v -> Y v   | DLY4X1    | 0.147 | 0.749 |   5.031 | 2499.324 | 
     | \ADDR_reg[3]          | D v          | DFFSXL    | 0.147 | 0.000 |   5.031 | 2499.324 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.250 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.097 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.922 | 
     | \ADDR_reg[3] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2493.852 | 
     +-----------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin \RX_DATA_reg[3] /CK 
Endpoint:   \RX_DATA_reg[3] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.461
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.349
- Arrival Time                  5.052
= Slack Time                  2494.298
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.342 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.495 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.670 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.126 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2496.055 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.172 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.333 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.427 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.250 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.362 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.530 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.569 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.554 | 
     | U1148                     | B1 ^ -> Y v | AOI222X1  | 0.345 | 0.056 |   4.312 | 2498.610 | 
     | FE_PHC129_n64             | A v -> Y v  | DLY4X1    | 0.116 | 0.740 |   5.052 | 2499.349 | 
     | \RX_DATA_reg[3]           | D v         | DFFSXL    | 0.116 | 0.000 |   5.052 | 2499.349 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.254 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.102 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.926 | 
     | \RX_DATA_reg[3] | CK ^       | DFFSXL    | 0.230 | 0.089 |   0.461 | -2493.837 | 
     +--------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin \RX_DATA_reg[2] /CK 
Endpoint:   \RX_DATA_reg[2] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.461
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.349
- Arrival Time                  5.050
= Slack Time                  2494.299
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.343 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.496 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.671 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.828 | 2495.127 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.757 | 2496.056 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.874 | 2496.173 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.034 | 2496.333 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.428 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.251 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.363 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.232 | 2497.531 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.271 | 2497.570 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.256 | 2498.555 | 
     | U1151                     | B1 ^ -> Y v | AOI222X1  | 0.345 | 0.055 |   4.311 | 2498.610 | 
     | FE_PHC128_n58             | A v -> Y v  | DLY4X1    | 0.116 | 0.739 |   5.050 | 2499.349 | 
     | \RX_DATA_reg[2]           | D v         | DFFSXL    | 0.116 | 0.000 |   5.050 | 2499.349 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |    Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                 |            |           |       |       |  Time   |   Time    | 
     |-----------------+------------+-----------+-------+-------+---------+-----------| 
     |                 | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.255 | 
     | CLKIN__L1_I0    | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.103 | 
     | CLKIN__L2_I0    | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.927 | 
     | \RX_DATA_reg[2] | CK ^       | DFFSXL    | 0.230 | 0.089 |   0.461 | -2493.838 | 
     +--------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin \RX_DATA_reg[13] /CK 
Endpoint:   \RX_DATA_reg[13] /D     (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bit_position_reg[0] /Q (^) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.460
- Setup                         0.110
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.350
- Arrival Time                  5.048
= Slack Time                  2494.302
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |           |       |       |  Time   |   Time   | 
     |---------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                           | CLKIN ^     |           | 0.103 |       |   0.044 | 2494.346 | 
     | CLKIN__L1_I0              | A ^ -> Y v  | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.499 | 
     | CLKIN__L2_I0              | A v -> Y ^  | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.674 | 
     | \bit_position_reg[0]      | CK ^ -> Q ^ | DFFSX1    | 0.225 | 0.456 |   0.829 | 2495.130 | 
     | FE_PHC142_bit_position_0_ | A ^ -> Y ^  | DLY4X1    | 0.351 | 0.929 |   1.758 | 2496.059 | 
     | U1052                     | B0 ^ -> Y v | AOI22X1   | 0.173 | 0.117 |   1.875 | 2496.177 | 
     | U1053                     | AN v -> Y v | NAND2BX1  | 0.087 | 0.160 |   2.035 | 2496.337 | 
     | U881                      | B v -> Y ^  | NOR2X1    | 0.127 | 0.095 |   2.129 | 2496.431 | 
     | FE_PHC9_n969              | A ^ -> Y ^  | DLY4X1    | 0.193 | 0.823 |   2.952 | 2497.254 | 
     | U878                      | B ^ -> Y v  | NAND3X1   | 0.216 | 0.112 |   3.064 | 2497.366 | 
     | U1141                     | B0 v -> Y ^ | OAI22X1   | 0.220 | 0.168 |   3.233 | 2497.534 | 
     | U875                      | A ^ -> Y v  | NAND2X1   | 0.068 | 0.039 |   3.272 | 2497.573 | 
     | U784                      | A v -> Y ^  | INVX1     | 1.763 | 0.985 |   4.257 | 2498.558 | 
     | U1169                     | B1 ^ -> Y v | AOI222X1  | 0.347 | 0.062 |   4.318 | 2498.620 | 
     | FE_PHC109_n22             | A v -> Y v  | DLY4X1    | 0.106 | 0.730 |   5.048 | 2499.350 | 
     | \RX_DATA_reg[13]          | D v         | DFFSXL    | 0.106 | 0.000 |   5.048 | 2499.350 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |     Instance     |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |                  |            |           |       |       |  Time   |   Time    | 
     |------------------+------------+-----------+-------+-------+---------+-----------| 
     |                  | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.258 | 
     | CLKIN__L1_I0     | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.105 | 
     | CLKIN__L2_I0     | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.930 | 
     | \RX_DATA_reg[13] | CK ^       | DFFSXL    | 0.230 | 0.088 |   0.460 | -2493.842 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin \ADDR_reg[0] /CK 
Endpoint:   \ADDR_reg[0] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.113
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.328
- Arrival Time                  5.005
= Slack Time                  2494.323
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 2494.367 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.520 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.695 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.083 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.561 | 2495.884 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.084 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.203 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.353 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.482 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.607 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.133 | 2497.456 | 
     | U918                  | B ^ -> Y ^   | OR4X2     | 0.070 | 0.135 |   3.268 | 2497.591 | 
     | FE_PHC23_n808         | A ^ -> Y ^   | DLY4X1    | 0.373 | 0.934 |   4.202 | 2498.525 | 
     | U787                  | A1 ^ -> Y v  | AOI22XL   | 0.264 | 0.076 |   4.277 | 2498.600 | 
     | FE_PHC77_n526         | A v -> Y v   | DLY4X1    | 0.126 | 0.727 |   5.004 | 2499.327 | 
     | \ADDR_reg[0]          | D v          | DFFSXL    | 0.126 | 0.000 |   5.005 | 2499.328 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.279 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.127 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.951 | 
     | \ADDR_reg[0] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2493.882 | 
     +-----------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin \ADDR_reg[7] /CK 
Endpoint:   \ADDR_reg[7] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.115
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.326
- Arrival Time                  5.001
= Slack Time                  2494.324
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 2494.369 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.521 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.697 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.084 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.561 | 2495.886 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.086 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.204 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.354 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.483 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.609 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.133 | 2497.457 | 
     | U918                  | B ^ -> Y ^   | OR4X2     | 0.070 | 0.135 |   3.268 | 2497.593 | 
     | FE_PHC23_n808         | A ^ -> Y ^   | DLY4X1    | 0.373 | 0.934 |   4.202 | 2498.526 | 
     | U790                  | A1 ^ -> Y v  | AOI22XL   | 0.252 | 0.066 |   4.268 | 2498.592 | 
     | FE_PHC68_n518         | A v -> Y v   | DLY4X1    | 0.135 | 0.734 |   5.001 | 2499.326 | 
     | \ADDR_reg[7]          | D v          | DFFSXL    | 0.135 | 0.000 |   5.001 | 2499.326 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.281 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.128 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.953 | 
     | \ADDR_reg[7] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2493.884 | 
     +-----------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin \ADDR_reg[2] /CK 
Endpoint:   \ADDR_reg[2] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.330
- Arrival Time                  4.984
= Slack Time                  2494.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.045 | 2494.390 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.543 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.373 | 2494.718 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.105 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.562 | 2495.907 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.107 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.226 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.375 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.505 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.630 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.133 | 2497.478 | 
     | U918                  | B ^ -> Y ^   | OR4X2     | 0.070 | 0.135 |   3.268 | 2497.614 | 
     | FE_PHC23_n808         | A ^ -> Y ^   | DLY4X1    | 0.373 | 0.934 |   4.202 | 2498.548 | 
     | U791                  | A1 ^ -> Y v  | AOI22XL   | 0.255 | 0.068 |   4.270 | 2498.615 | 
     | FE_PHC72_n524         | A v -> Y v   | DLY4X1    | 0.116 | 0.714 |   4.984 | 2499.330 | 
     | \ADDR_reg[2]          | D v          | DFFSXL    | 0.116 | 0.000 |   4.984 | 2499.330 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.302 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.149 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.974 | 
     | \ADDR_reg[2] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2493.904 | 
     +-----------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin \ADDR_reg[4] /CK 
Endpoint:   \ADDR_reg[4] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.330
- Arrival Time                  4.973
= Slack Time                  2494.356
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.045 | 2494.401 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.553 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.373 | 2494.729 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.116 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.562 | 2495.918 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.118 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.236 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.386 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.515 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.641 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.133 | 2497.489 | 
     | U918                  | B ^ -> Y ^   | OR4X2     | 0.070 | 0.135 |   3.268 | 2497.625 | 
     | FE_PHC23_n808         | A ^ -> Y ^   | DLY4X1    | 0.373 | 0.934 |   4.202 | 2498.558 | 
     | U786                  | A1 ^ -> Y v  | AOI22XL   | 0.246 | 0.060 |   4.262 | 2498.618 | 
     | FE_PHC75_n522         | A v -> Y v   | DLY4X1    | 0.115 | 0.711 |   4.973 | 2499.330 | 
     | \ADDR_reg[4]          | D v          | DFFSXL    | 0.115 | 0.000 |   4.973 | 2499.330 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.312 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.160 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.985 | 
     | \ADDR_reg[4] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2493.915 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin \DATA_reg[20] /CK 
Endpoint:   \DATA_reg[20] /D      (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.438
- Setup                         0.123
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.316
- Arrival Time                  4.954
= Slack Time                  2494.361
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 2494.406 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.558 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.734 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.121 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.561 | 2495.923 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.123 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.241 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.391 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.520 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.646 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.133 | 2497.494 | 
     | U1043                 | A ^ -> Y v   | NOR2X1    | 0.094 | 0.069 |   3.201 | 2497.563 | 
     | U885                  | B0 v -> Y ^  | OAI21X1   | 2.180 | 0.831 |   4.032 | 2498.394 | 
     | U778                  | A1 ^ -> Y v  | AOI22XL   | 0.440 | 0.089 |   4.121 | 2498.482 | 
     | FE_PHC84_n173         | A v -> Y v   | DLY4X1    | 0.184 | 0.833 |   4.954 | 2499.315 | 
     | \DATA_reg[20]         | D v          | DFFSXL    | 0.184 | 0.001 |   4.954 | 2499.316 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |   Instance    |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |               |            |           |       |       |  Time   |   Time    | 
     |---------------+------------+-----------+-------+-------+---------+-----------| 
     |               | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.318 | 
     | CLKIN__L1_I0  | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.165 | 
     | CLKIN__L2_I0  | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.990 | 
     | \DATA_reg[20] | CK ^       | DFFSXL    | 0.220 | 0.067 |   0.438 | -2493.923 | 
     +------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin \ADDR_reg[1] /CK 
Endpoint:   \ADDR_reg[1] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.329
- Arrival Time                  4.966
= Slack Time                  2494.363
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 2494.408 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.560 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.736 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.123 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.561 | 2495.925 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.125 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.243 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.393 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.522 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.647 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.133 | 2497.496 | 
     | U918                  | B ^ -> Y ^   | OR4X2     | 0.070 | 0.135 |   3.268 | 2497.631 | 
     | FE_PHC23_n808         | A ^ -> Y ^   | DLY4X1    | 0.373 | 0.934 |   4.202 | 2498.565 | 
     | U788                  | A1 ^ -> Y v  | AOI22XL   | 0.240 | 0.055 |   4.257 | 2498.620 | 
     | FE_PHC71_n525         | A v -> Y v   | DLY4X1    | 0.115 | 0.710 |   4.966 | 2499.329 | 
     | \ADDR_reg[1]          | D v          | DFFSXL    | 0.115 | 0.000 |   4.966 | 2499.329 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.320 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.167 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.992 | 
     | \ADDR_reg[1] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2493.922 | 
     +-----------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin \ADDR_reg[6] /CK 
Endpoint:   \ADDR_reg[6] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.112
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.329
- Arrival Time                  4.965
= Slack Time                  2494.365
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 2494.409 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.562 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.737 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.124 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.561 | 2495.926 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.126 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.244 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.394 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.523 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.649 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.133 | 2497.497 | 
     | U918                  | B ^ -> Y ^   | OR4X2     | 0.070 | 0.135 |   3.268 | 2497.633 | 
     | FE_PHC23_n808         | A ^ -> Y ^   | DLY4X1    | 0.373 | 0.934 |   4.202 | 2498.566 | 
     | U792                  | A1 ^ -> Y v  | AOI22XL   | 0.238 | 0.053 |   4.255 | 2498.620 | 
     | FE_PHC20_n520         | A v -> Y v   | DLY4X1    | 0.115 | 0.709 |   4.965 | 2499.329 | 
     | \ADDR_reg[6]          | D v          | DFFSXL    | 0.115 | 0.000 |   4.965 | 2499.329 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.321 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.168 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.993 | 
     | \ADDR_reg[6] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2493.924 | 
     +-----------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin \ADDR_reg[5] /CK 
Endpoint:   \ADDR_reg[5] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.441
- Setup                         0.111
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.330
- Arrival Time                  4.963
= Slack Time                  2494.366
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.045 | 2494.411 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.564 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.373 | 2494.739 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.126 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.562 | 2495.928 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.128 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.247 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.396 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.526 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.651 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.133 | 2497.499 | 
     | U918                  | B ^ -> Y ^   | OR4X2     | 0.070 | 0.135 |   3.268 | 2497.635 | 
     | FE_PHC23_n808         | A ^ -> Y ^   | DLY4X1    | 0.373 | 0.934 |   4.202 | 2498.569 | 
     | U793                  | A1 ^ -> Y v  | AOI22XL   | 0.239 | 0.054 |   4.256 | 2498.623 | 
     | FE_PHC63_n521         | A v -> Y v   | DLY4X1    | 0.113 | 0.707 |   4.963 | 2499.330 | 
     | \ADDR_reg[5]          | D v          | DFFSXL    | 0.113 | 0.000 |   4.963 | 2499.330 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.323 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.170 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2493.995 | 
     | \ADDR_reg[5] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.441 | -2493.926 | 
     +-----------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin \DATA_reg[5] /CK 
Endpoint:   \DATA_reg[5] /D       (v) checked with  leading edge of 'CLKIN'
Beginpoint: \bus_state_reg[3] /QN (v) triggered by  leading edge of 'CLKIN'
Path Groups:  {reg2reg}
Other End Arrival Time          0.440
- Setup                         0.121
+ Phase Shift                 2500.000
- Uncertainty                   1.000
= Required Time               2499.320
- Arrival Time                  4.936
= Slack Time                  2494.384
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |              |           |       |       |  Time   |   Time   | 
     |-----------------------+--------------+-----------+-------+-------+---------+----------| 
     |                       | CLKIN ^      |           | 0.103 |       |   0.044 | 2494.428 | 
     | CLKIN__L1_I0          | A ^ -> Y v   | CLKINVX20 | 0.033 | 0.153 |   0.197 | 2494.581 | 
     | CLKIN__L2_I0          | A v -> Y ^   | CLKINVX20 | 0.115 | 0.175 |   0.372 | 2494.756 | 
     | \bus_state_reg[3]     | CK ^ -> QN v | DFFSX1    | 0.047 | 0.388 |   0.760 | 2495.144 | 
     | FE_PHC14_bus_state_3_ | A v -> Y v   | DLY4X1    | 0.263 | 0.802 |   1.561 | 2495.945 | 
     | U914                  | A v -> Y ^   | NOR2X1    | 0.251 | 0.200 |   1.761 | 2496.145 | 
     | U909                  | B ^ -> Y v   | NAND2X1   | 0.232 | 0.119 |   1.880 | 2496.264 | 
     | U908                  | A v -> Y ^   | NOR2X1    | 0.179 | 0.150 |   2.030 | 2496.414 | 
     | U907                  | A ^ -> Y v   | INVX1     | 0.169 | 0.129 |   2.159 | 2496.543 | 
     | U960                  | B0 v -> Y ^  | AOI21X1   | 0.148 | 0.125 |   2.284 | 2496.668 | 
     | FE_PHC13_n875         | A ^ -> Y ^   | DLY4X1    | 0.227 | 0.848 |   3.132 | 2497.516 | 
     | U1043                 | A ^ -> Y v   | NOR2X1    | 0.094 | 0.069 |   3.201 | 2497.585 | 
     | U885                  | B0 v -> Y ^  | OAI21X1   | 2.180 | 0.831 |   4.032 | 2498.416 | 
     | U750                  | A1 ^ -> Y v  | AOI22XL   | 0.437 | 0.085 |   4.117 | 2498.501 | 
     | FE_PHC83_n158         | A v -> Y v   | DLY4X1    | 0.171 | 0.818 |   4.935 | 2499.319 | 
     | \DATA_reg[5]          | D v          | DFFSXL    | 0.171 | 0.001 |   4.936 | 2499.320 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.044
     = Beginpoint Arrival Time            0.044
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    |  Slew | Delay | Arrival |  Required | 
     |              |            |           |       |       |  Time   |   Time    | 
     |--------------+------------+-----------+-------+-------+---------+-----------| 
     |              | CLKIN ^    |           | 0.103 |       |   0.044 | -2494.340 | 
     | CLKIN__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.033 | 0.153 |   0.196 | -2494.188 | 
     | CLKIN__L2_I0 | A v -> Y ^ | CLKINVX20 | 0.115 | 0.175 |   0.372 | -2494.012 | 
     | \DATA_reg[5] | CK ^       | DFFSXL    | 0.220 | 0.069 |   0.440 | -2493.944 | 
     +-----------------------------------------------------------------------------+ 

