set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synopsys::xml set_array_limit <data limit="50" />
synopsys::xml set_depth_limit <data limit="100" />
synopsys::xml set_string_limit <data limit="1000" />
synopsys::xml set_only_active_frame <data value="1" />
synopsys::xml set_variable_frame_id <data value="1" />
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /tmp/interr0483515.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpPundTE
synUtils::sendTool -active {_icl_start_rpc -version "M-2017.03_Full64" -sync_file /tmp/vcs_dve_rpc.r0483515.4990}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.r0483515.4990}
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
synopsys::dump -add {tbench_top.intf_i } -aggregates  -fid VPD0
synopsys::watch  -file  $::env(PWD)/src/test/tbench_top.sv  -line  24
synopsys::watch  -file  $::env(PWD)/src/test/tbench_top.sv  -line  24
synopsys::dump -add {tbench_top.intf_i.tb } -aggregates  -fid VPD0
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit -radix {hexadecimal } -list {{out[31:0]} }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {hexadecimal } -list {{b_extended[63:0]} }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {hexadecimal } -list {{a_extended[63:0]} }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {decimal } -list {A_WIDTH }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {decimal } -list {OUT_WIDTH }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {decimal } -list {OUT_SCALE }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {hexadecimal } -list {{unscaled_out[63:0]} }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {hexadecimal } -list {{out_wo_delay[31:0]} }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {decimal } -list {INTERMEDIATE_WIDTH }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {hexadecimal } -list {{a[31:0]} }
synopsys::dump -add {tbench_top.dut.top_chip_i.mac_unit.add.out_wo_delay} -aggregates  -fid VPD0
synopsys::watch  -file  $::env(PWD)/src/rtl_building_blocks/device/adder.sv  -line  23
synopsys::watch -raw
synopsys::watch  -disable {1}
synopsys::watch -raw
synopsys::watch  -delete { 1}
synopsys::watch -raw
synopsys::watch  -file  $::env(PWD)/src/rtl_building_blocks/device/adder.sv  -line  19
synopsys::watch -raw
synopsys::watch  -file  $::env(PWD)/src/rtl_building_blocks/device/adder.sv  -line  23
synopsys::watch -raw
synopsys::watch  -disable {2}
synopsys::watch -raw
synopsys::watch  -disable {3}
synopsys::watch -raw
synopsys::watch  -delete [gui_watch_info -ids]
synopsys::watch -raw
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {decimal } -list {B_WIDTH }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {hexadecimal } -list {{b[31:0]} }
ucliGUI::getSignalValues -scope tbench_top.dut.top_chip_i.mac_unit.add -radix {hexadecimal } -list {{out[31:0]} }
