Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto 604ddc9e5e814cbd8e128beed78a136a --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot async_fifo_behav xil_defaultlib.async_fifo xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xpm.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xpm.xpm_cdc_sync_rst(DEST_SYNC_FF=2,...
Compiling module xpm.xpm_fifo_rst(COMMON_CLOCK=0,SIM_...
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=5...
Compiling module xpm.xpm_counter_updn(RESET_VALUE=1)
Compiling module xpm.xpm_counter_updn(RESET_VALUE=2)
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_fifo_reg_vec
Compiling module xpm.xpm_fifo_reg_vec(REG_WIDTH=5)
Compiling module xpm.xpm_fifo_base(COMMON_CLOCK=0,REL...
Compiling module xpm.xpm_fifo_async(FIFO_MEMORY_TYPE=...
Compiling architecture behavioral of entity xil_defaultlib.async_fifo
Built simulation snapshot async_fifo_behav
