{"vcs1":{"timestamp_begin":1739188569.590194300, "rt":0.26, "ut":0.10, "st":0.12}}
{"vcselab":{"timestamp_begin":1739188569.933860197, "rt":0.24, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1739188570.235560982, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739188569.360219786}
{"VCS_COMP_START_TIME": 1739188569.360219786}
{"VCS_COMP_END_TIME": 1739188570.453417748}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150360}}
