verilog xil_defaultlib --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_bias.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_1_c1_weight.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_bias.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_2_c2_weight.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_bias.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_3_c3_weight.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_bias.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_4_c4_weight.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_bias.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/conv1_5_c5_weight.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/max_pool_2D_1.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_AXILiteS_s_axi.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c1_output.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c2_output.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c3_output.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c4_output.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_c5_output.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fadd_32nsbkb.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fcmp_32nsdEe.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_fmul_32nscud.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_gmem_m_axi.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p1_output.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net_p2_output.v" \
"../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/d8b0/hdl/verilog/top_net.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/sim/bd_6f02.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_0/sim/bd_6f02_one_0.v" \

sv xil_defaultlib --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_2/sim/bd_6f02_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_3/sim/bd_6f02_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_4/sim/bd_6f02_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_5/sim/bd_6f02_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_6/sim/bd_6f02_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_7/sim/bd_6f02_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_8/sim/bd_6f02_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_9/sim/bd_6f02_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_10/sim/bd_6f02_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_11/sim/bd_6f02_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1/bd_0/ip/ip_12/sim/bd_6f02_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/979d/hdl/verilog" --include "../../../../current_c_cnn.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1/sim/design_1_axi_smc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
