Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/Farshid726/Desktop/University/Computer Design Lab/Projects/8/test/tb_division_isim_beh.exe -prj C:/Users/Farshid726/Desktop/University/Computer Design Lab/Projects/8/test/tb_division_beh.prj work.tb_division 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Farshid726/Desktop/University/Computer Design Lab/Projects/8/test/../divition.vhd" into library work
Parsing VHDL file "C:/Users/Farshid726/Desktop/University/Computer Design Lab/Projects/8/test/division_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling architecture arch of entity division [division_default]
Compiling architecture test of entity tb_division
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/Users/Farshid726/Desktop/University/Computer Design Lab/Projects/8/test/tb_division_isim_beh.exe
Fuse Memory Usage: 36820 KB
Fuse CPU Usage: 499 ms
