Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Dec  6 21:58:28 2020
| Host         : DESKTOP-RJ2UN0N running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 47
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell   | 20         |
| TIMING-18 | Warning          | Missing input or output delay | 27         |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[0]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[1]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[2]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[3]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[4]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[5]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[6]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin D1/digit_reg[7]_lopt_replica/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin PB/dbD/D1/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin PB/dbD/D2/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin PB/dbU/D1/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin PB/dbU/D2/Q_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on xint[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on xint[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on xint[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on xint[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on yint[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on yint[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on yint[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on yint[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on zint[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on zint[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on zint[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on zint[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on led_l[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on led_l[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on led_l[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on led_l[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on led_l[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on led_l[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on led_up relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on seg[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on seg[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on seg[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on seg[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on seg[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on seg[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on seg[6] relative to clock(s) sys_clk_pin
Related violations: <none>


