Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Aug 16 00:15:41 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 51 register/latch pins with no clock driven by root clock pin: c33/int_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/X_ball_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_ball_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle2_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/Y_paddle_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/hcs_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: vga/vcs_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 120 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.733        0.000                      0                  120        0.235        0.000                      0                  120        3.000        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
xxx/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.880        0.000                      0                   53        0.265        0.000                      0                   53        4.500        0.000                       0                    50  
xxx/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       33.841        0.000                      0                   31        0.235        0.000                      0                   31       19.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               2.733        0.000                      0                   36        0.255        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.463ns (44.516%)  route 1.823ns (55.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.718     8.372    c33/clear
    SLICE_X34Y43         FDSE                                         r  c33/i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    c33/clk
    SLICE_X34Y43         FDSE                                         r  c33/i_reg[0]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDSE (Setup_fdse_C_S)       -0.773    14.252    c33/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.463ns (44.516%)  route 1.823ns (55.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.718     8.372    c33/clear
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.463ns (44.516%)  route 1.823ns (55.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.718     8.372    c33/clear
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.286ns  (logic 1.463ns (44.516%)  route 1.823ns (55.484%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.718     8.372    c33/clear
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y43         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.077%)  route 1.783ns (54.923%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.677     8.331    c33/clear
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[16]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.773    14.253    c33/i_reg[16]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.077%)  route 1.783ns (54.923%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.677     8.331    c33/clear
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.773    14.253    c33/i_reg[17]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.077%)  route 1.783ns (54.923%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.677     8.331    c33/clear
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.773    14.253    c33/i_reg[18]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.922ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.463ns (45.077%)  route 1.783ns (54.923%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.677     8.331    c33/clear
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.445    14.786    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[19]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y47         FDRE (Setup_fdre_C_R)       -0.773    14.253    c33/i_reg[19]
  -------------------------------------------------------------------
                         required time                         14.253    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  5.922    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.463ns (45.190%)  route 1.774ns (54.810%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.669     8.323    c33/clear
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    c33/clk
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 1.463ns (45.190%)  route 1.774ns (54.810%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.564     5.085    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.105     6.708    c33/i_reg[15]
    SLICE_X35Y46         LUT4 (Prop_lut4_I0_O)        0.124     6.832 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.832    c33/i0_carry__0_i_3_n_0
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.382 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.382    c33/i0_carry__0_n_0
    SLICE_X35Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.653 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.669     8.323    c33/clear
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.444    14.785    c33/clk
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[5]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X34Y44         FDRE (Setup_fdre_C_R)       -0.773    14.252    c33/i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  5.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c33/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    c33/clk
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    c33/i_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  c33/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    c33/i_reg[8]_i_1_n_5
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    c33/clk
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c33/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[14]/Q
                         net (fo=2, routed)           0.125     1.735    c33/i_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.845 r  c33/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    c33/i_reg[12]_i_1_n_5
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[14]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c33/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  c33/i_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    c33/i_reg[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  c33/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    c33/i_reg[16]_i_1_n_5
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    c33/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c33/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[2]/Q
                         net (fo=2, routed)           0.127     1.736    c33/i_reg[2]
    SLICE_X34Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  c33/i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    c33/i_reg[0]_i_1_n_5
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    c33/clk
    SLICE_X34Y43         FDRE                                         r  c33/i_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c33/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    c33/clk
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[6]/Q
                         net (fo=2, routed)           0.127     1.736    c33/i_reg[6]
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  c33/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    c33/i_reg[4]_i_1_n_5
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    c33/clk
    SLICE_X34Y44         FDRE                                         r  c33/i_reg[6]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y44         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c33/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    c33/clk
    SLICE_X34Y48         FDRE                                         r  c33/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  c33/i_reg[22]/Q
                         net (fo=2, routed)           0.127     1.737    c33/i_reg[22]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  c33/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    c33/i_reg[20]_i_1_n_5
    SLICE_X34Y48         FDRE                                         r  c33/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    c33/clk
    SLICE_X34Y48         FDRE                                         r  c33/i_reg[22]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    c33/i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c33/int_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/int_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    c33/clk
    SLICE_X36Y46         FDRE                                         r  c33/int_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c33/int_clk_reg/Q
                         net (fo=2, routed)           0.185     1.772    c33/clk60
    SLICE_X36Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.817 r  c33/int_clk_i_1/O
                         net (fo=1, routed)           0.000     1.817    c33/int_clk_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  c33/int_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    c33/clk
    SLICE_X36Y46         FDRE                                         r  c33/int_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    c33/int_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 c33/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    c33/clk
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y45         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[10]/Q
                         net (fo=2, routed)           0.125     1.735    c33/i_reg[10]
    SLICE_X34Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  c33/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    c33/i_reg[8]_i_1_n_4
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    c33/clk
    SLICE_X34Y45         FDRE                                         r  c33/i_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 c33/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.562     1.445    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  c33/i_reg[14]/Q
                         net (fo=2, routed)           0.125     1.735    c33/i_reg[14]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.881 r  c33/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.881    c33/i_reg[12]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.831     1.958    c33/clk
    SLICE_X34Y46         FDRE                                         r  c33/i_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    c33/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 c33/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.563     1.446    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  c33/i_reg[18]/Q
                         net (fo=2, routed)           0.127     1.737    c33/i_reg[18]
    SLICE_X34Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.883 r  c33/i_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.883    c33/i_reg[16]_i_1_n_4
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.832     1.959    c33/clk
    SLICE_X34Y47         FDRE                                         r  c33/i_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.134     1.580    c33/i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y1    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45   c33/base_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y45   c33/base_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y48   c33/i_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y46   c33/int_clk_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48   c33/i_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48   c33/i_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48   c33/i_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48   c33/i_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48   c33/i_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2     db/Q2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y2     db/Q3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rr/red_reg[3]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rr/red_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rr/red_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y33    rr/red_reg[3]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y45   c33/base_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48   c33/i_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y48   c33/i_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  xxx/inst/clk_in1
  To Clock:  xxx/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xxx/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.841ns  (required time - arrival time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.968ns  (logic 0.890ns (14.912%)  route 5.078ns (85.088%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 f  vga/vcs_reg[0]/Q
                         net (fo=36, routed)          2.612     4.765    vga/vc[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     4.889 r  vga/vcs[6]_i_2/O
                         net (fo=2, routed)           1.041     5.930    vga/vcs[6]_i_2_n_0
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.124     6.054 r  vga/vcs[9]_i_2/O
                         net (fo=2, routed)           1.046     7.100    vga/vcs[9]_i_2_n_0
    SLICE_X5Y9           LUT5 (Prop_lut5_I2_O)        0.124     7.224 r  vga/vcs[9]_i_1/O
                         net (fo=1, routed)           0.379     7.603    vga/p_0_in__0[9]
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.515    41.515    vga/clk_out1
    SLICE_X5Y9           FDRE                                         r  vga/vcs_reg[9]/C
                         clock pessimism              0.093    41.608    
                         clock uncertainty           -0.098    41.511    
    SLICE_X5Y9           FDRE (Setup_fdre_C_D)       -0.067    41.444    vga/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.444    
                         arrival time                          -7.603    
  -------------------------------------------------------------------
                         slack                                 33.841    

Slack (MET) :             35.329ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.487ns  (logic 0.766ns (17.070%)  route 3.721ns (82.930%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 f  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          2.307     4.460    vga/vc[3]
    SLICE_X5Y5           LUT5 (Prop_lut5_I0_O)        0.124     4.584 r  vga/vcs[8]_i_2/O
                         net (fo=5, routed)           1.035     5.618    vga/vcs[8]_i_2_n_0
    SLICE_X7Y5           LUT5 (Prop_lut5_I1_O)        0.124     5.742 r  vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.379     6.122    vga/p_0_in__0[8]
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517    41.517    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[8]/C
                         clock pessimism              0.093    41.610    
                         clock uncertainty           -0.098    41.513    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)       -0.062    41.451    vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.451    
                         arrival time                          -6.122    
  -------------------------------------------------------------------
                         slack                                 35.329    

Slack (MET) :             35.471ns  (required time - arrival time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 0.670ns (16.534%)  route 3.382ns (83.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[0]/Q
                         net (fo=36, routed)          2.612     4.765    vga/vc[0]
    SLICE_X9Y5           LUT3 (Prop_lut3_I1_O)        0.152     4.917 r  vga/vcs[2]_i_1/O
                         net (fo=1, routed)           0.770     5.687    vga/vcs[2]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.450    41.450    vga/clk_out1
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/C
                         clock pessimism              0.080    41.530    
                         clock uncertainty           -0.098    41.433    
    SLICE_X9Y5           FDRE (Setup_fdre_C_D)       -0.275    41.158    vga/vcs_reg[2]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 35.471    

Slack (MET) :             35.472ns  (required time - arrival time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.437ns  (logic 0.766ns (17.264%)  route 3.671ns (82.736%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 41.517 - 40.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 f  vga/vcs_reg[0]/Q
                         net (fo=36, routed)          2.612     4.765    vga/vc[0]
    SLICE_X9Y5           LUT2 (Prop_lut2_I1_O)        0.124     4.889 r  vga/vcs[6]_i_2/O
                         net (fo=2, routed)           1.059     5.947    vga/vcs[6]_i_2_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I2_O)        0.124     6.071 r  vga/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     6.071    vga/p_0_in__0[6]
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517    41.517    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[6]/C
                         clock pessimism              0.093    41.610    
                         clock uncertainty           -0.098    41.513    
    SLICE_X7Y5           FDRE (Setup_fdre_C_D)        0.031    41.544    vga/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         41.544    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                 35.472    

Slack (MET) :             35.860ns  (required time - arrival time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.580ns (14.338%)  route 3.465ns (85.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.635     1.635    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.456     2.091 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          3.465     5.557    vga/vc[1]
    SLICE_X7Y8           LUT6 (Prop_lut6_I3_O)        0.124     5.681 r  vga/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     5.681    vga/p_0_in__0[5]
    SLICE_X7Y8           FDRE                                         r  vga/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.516    41.516    vga/clk_out1
    SLICE_X7Y8           FDRE                                         r  vga/vcs_reg[5]/C
                         clock pessimism              0.093    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X7Y8           FDRE (Setup_fdre_C_D)        0.029    41.541    vga/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         41.541    
                         arrival time                          -5.681    
  -------------------------------------------------------------------
                         slack                                 35.860    

Slack (MET) :             36.105ns  (required time - arrival time)
  Source:                 vga/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.853ns  (logic 0.839ns (21.776%)  route 3.014ns (78.224%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.635     1.635    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419     2.054 r  vga/vcs_reg[8]/Q
                         net (fo=22, routed)          2.567     4.622    vga/vc[8]
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.296     4.918 f  vga/Vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.447     5.364    vga/Vsync_OBUF_inst_i_2_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.488 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     5.488    vga/vcs[0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.516    41.516    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism              0.093    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)        0.081    41.593    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         41.593    
                         arrival time                          -5.488    
  -------------------------------------------------------------------
                         slack                                 36.105    

Slack (MET) :             36.112ns  (required time - arrival time)
  Source:                 vga/vcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.842ns  (logic 0.839ns (21.838%)  route 3.003ns (78.162%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.635     1.635    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.419     2.054 r  vga/vcs_reg[8]/Q
                         net (fo=22, routed)          2.567     4.622    vga/vc[8]
    SLICE_X7Y9           LUT5 (Prop_lut5_I0_O)        0.296     4.918 f  vga/Vsync_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.436     5.353    vga/Vsync_OBUF_inst_i_2_n_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I5_O)        0.124     5.477 r  vga/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     5.477    vga/p_0_in__0[3]
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.516    41.516    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
                         clock pessimism              0.093    41.609    
                         clock uncertainty           -0.098    41.512    
    SLICE_X6Y8           FDRE (Setup_fdre_C_D)        0.077    41.589    vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         41.589    
                         arrival time                          -5.477    
  -------------------------------------------------------------------
                         slack                                 36.112    

Slack (MET) :             36.144ns  (required time - arrival time)
  Source:                 vga/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.146ns (30.207%)  route 2.648ns (69.793%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.568     1.568    vga/clk_out1
    SLICE_X10Y8          FDRE                                         r  vga/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  vga/hcs_reg[4]/Q
                         net (fo=14, routed)          1.306     3.393    vga/hc[4]
    SLICE_X10Y8          LUT5 (Prop_lut5_I4_O)        0.148     3.541 f  vga/hcs[5]_i_2/O
                         net (fo=2, routed)           0.467     4.007    vga/hcs[5]_i_2_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.328     4.335 f  vga/vsenable_i_1/O
                         net (fo=3, routed)           0.875     5.210    vga/load
    SLICE_X9Y9           LUT5 (Prop_lut5_I0_O)        0.152     5.362 r  vga/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.362    vga/hcs[8]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    41.448    vga/clk_out1
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[8]/C
                         clock pessimism              0.080    41.528    
                         clock uncertainty           -0.098    41.431    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.075    41.506    vga/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.506    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                 36.144    

Slack (MET) :             36.170ns  (required time - arrival time)
  Source:                 vga/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.723ns  (logic 1.118ns (30.029%)  route 2.605ns (69.971%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.568     1.568    vga/clk_out1
    SLICE_X10Y8          FDRE                                         r  vga/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     2.086 f  vga/hcs_reg[4]/Q
                         net (fo=14, routed)          1.306     3.393    vga/hc[4]
    SLICE_X10Y8          LUT5 (Prop_lut5_I4_O)        0.148     3.541 f  vga/hcs[5]_i_2/O
                         net (fo=2, routed)           0.467     4.007    vga/hcs[5]_i_2_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.328     4.335 f  vga/vsenable_i_1/O
                         net (fo=3, routed)           0.832     5.167    vga/load
    SLICE_X9Y9           LUT6 (Prop_lut6_I0_O)        0.124     5.291 r  vga/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     5.291    vga/hcs[9]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    41.448    vga/clk_out1
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[9]/C
                         clock pessimism              0.080    41.528    
                         clock uncertainty           -0.098    41.431    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)        0.031    41.462    vga/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                          -5.291    
  -------------------------------------------------------------------
                         slack                                 36.170    

Slack (MET) :             36.462ns  (required time - arrival time)
  Source:                 vga/hcs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vsenable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.334ns  (logic 0.994ns (29.816%)  route 2.340ns (70.184%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.568ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.568     1.568    vga/clk_out1
    SLICE_X10Y8          FDRE                                         r  vga/hcs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y8          FDRE (Prop_fdre_C_Q)         0.518     2.086 r  vga/hcs_reg[4]/Q
                         net (fo=14, routed)          1.306     3.393    vga/hc[4]
    SLICE_X10Y8          LUT5 (Prop_lut5_I4_O)        0.148     3.541 r  vga/hcs[5]_i_2/O
                         net (fo=2, routed)           0.467     4.007    vga/hcs[5]_i_2_n_0
    SLICE_X10Y8          LUT6 (Prop_lut6_I0_O)        0.328     4.335 r  vga/vsenable_i_1/O
                         net (fo=3, routed)           0.567     4.902    vga/load
    SLICE_X9Y9           FDRE                                         r  vga/vsenable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.448    41.448    vga/clk_out1
    SLICE_X9Y9           FDRE                                         r  vga/vsenable_reg/C
                         clock pessimism              0.080    41.528    
                         clock uncertainty           -0.098    41.431    
    SLICE_X9Y9           FDRE (Setup_fdre_C_D)       -0.067    41.364    vga/vsenable_reg
  -------------------------------------------------------------------
                         required time                         41.364    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                 36.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga/hcs_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.226ns (69.024%)  route 0.101ns (30.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.128     0.693 r  vga/hcs_reg[8]/Q
                         net (fo=18, routed)          0.101     0.794    vga/hc[8]
    SLICE_X9Y9           LUT6 (Prop_lut6_I2_O)        0.098     0.892 r  vga/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     0.892    vga/hcs[9]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.835     0.835    vga/clk_out1
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[9]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.092     0.657    vga/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.363%)  route 0.143ns (40.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592     0.592    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     0.756 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          0.143     0.899    vga/vc[3]
    SLICE_X7Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.944 r  vga/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.944    vga/p_0_in__0[5]
    SLICE_X7Y8           FDRE                                         r  vga/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.863     0.863    vga/clk_out1
    SLICE_X7Y8           FDRE                                         r  vga/vcs_reg[5]/C
                         clock pessimism             -0.258     0.605    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.091     0.696    vga/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.290%)  route 0.216ns (53.710%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.566     0.566    vga/clk_out1
    SLICE_X9Y6           FDRE                                         r  vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.707 f  vga/hcs_reg[0]/Q
                         net (fo=25, routed)          0.216     0.922    vga/hc[0]
    SLICE_X9Y6           LUT1 (Prop_lut1_I0_O)        0.045     0.967 r  vga/hcs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.967    vga/p_0_in[0]
    SLICE_X9Y6           FDRE                                         r  vga/hcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.836     0.836    vga/clk_out1
    SLICE_X9Y6           FDRE                                         r  vga/hcs_reg[0]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.092     0.658    vga/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.260%)  route 0.224ns (51.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592     0.592    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     0.756 f  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          0.224     0.980    vga/vc[3]
    SLICE_X6Y8           LUT6 (Prop_lut6_I4_O)        0.045     1.025 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.025    vga/vcs[0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.863     0.863    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121     0.713    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.260%)  route 0.224ns (51.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.592     0.592    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     0.756 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          0.224     0.980    vga/vc[3]
    SLICE_X6Y8           LUT6 (Prop_lut6_I4_O)        0.045     1.025 r  vga/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     1.025    vga/p_0_in__0[3]
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.863     0.863    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.120     0.712    vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 vga/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X10Y7          FDRE                                         r  vga/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y7          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vga/hcs_reg[6]/Q
                         net (fo=19, routed)          0.233     0.962    vga/hc[6]
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.045     1.007 r  vga/hcs[6]_i_1/O
                         net (fo=1, routed)           0.000     1.007    vga/p_0_in[6]
    SLICE_X10Y7          FDRE                                         r  vga/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.835     0.835    vga/clk_out1
    SLICE_X10Y7          FDRE                                         r  vga/hcs_reg[6]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X10Y7          FDRE (Hold_fdre_C_D)         0.121     0.686    vga/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/hcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.339%)  route 0.299ns (61.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     0.706 f  vga/hcs_reg[9]/Q
                         net (fo=15, routed)          0.299     1.005    vga/hc[9]
    SLICE_X10Y8          LUT6 (Prop_lut6_I4_O)        0.045     1.050 r  vga/hcs[5]_i_1/O
                         net (fo=1, routed)           0.000     1.050    vga/p_0_in[5]
    SLICE_X10Y8          FDRE                                         r  vga/hcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.835     0.835    vga/clk_out1
    SLICE_X10Y8          FDRE                                         r  vga/hcs_reg[5]/C
                         clock pessimism             -0.234     0.601    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.121     0.722    vga/hcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 vga/vcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.593     0.593    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga/vcs_reg[6]/Q
                         net (fo=24, routed)          0.243     0.977    vga/vc[6]
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.045     1.022 r  vga/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     1.022    vga/p_0_in__0[6]
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.864     0.864    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[6]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X7Y5           FDRE (Hold_fdre_C_D)         0.092     0.685    vga/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 vga/vcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.319%)  route 0.243ns (56.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.593     0.593    vga/clk_out1
    SLICE_X5Y5           FDRE                                         r  vga/vcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDRE (Prop_fdre_C_Q)         0.141     0.734 r  vga/vcs_reg[7]/Q
                         net (fo=23, routed)          0.243     0.977    vga/vc[7]
    SLICE_X5Y5           LUT4 (Prop_lut4_I0_O)        0.045     1.022 r  vga/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     1.022    vga/vcs[7]_i_1_n_0
    SLICE_X5Y5           FDRE                                         r  vga/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.864     0.864    vga/clk_out1
    SLICE_X5Y5           FDRE                                         r  vga/vcs_reg[7]/C
                         clock pessimism             -0.271     0.593    
    SLICE_X5Y5           FDRE (Hold_fdre_C_D)         0.092     0.685    vga/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 vga/hcs_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.190ns (37.966%)  route 0.310ns (62.034%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.565     0.565    vga/clk_out1
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDRE (Prop_fdre_C_Q)         0.141     0.706 r  vga/hcs_reg[7]/Q
                         net (fo=18, routed)          0.310     1.016    vga/hc[7]
    SLICE_X9Y9           LUT5 (Prop_lut5_I1_O)        0.049     1.065 r  vga/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     1.065    vga/hcs[8]_i_1_n_0
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.835     0.835    vga/clk_out1
    SLICE_X9Y9           FDRE                                         r  vga/hcs_reg[8]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X9Y9           FDRE (Hold_fdre_C_D)         0.107     0.672    vga/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.393    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    xxx/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y8       vga/vcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y5       vga/vcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y5       vga/vcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y8       vga/vcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y5       vga/vcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y8       vga/vcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y5       vga/vcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y5       vga/vcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y5       vga/vcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y5       vga/vcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y5       vga/vcs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y5       vga/vcs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y5       vga/vcs_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y5       vga/vcs_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y5       vga/vcs_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y9       vga/vcs_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y9       vga/vsenable_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y6       vga/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y8       vga/vcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y8       vga/vcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y5       vga/vcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y5       vga/vcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y5       vga/vcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y5       vga/vcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y8       vga/vcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y8       vga/vcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y5       vga/vcs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y5       vga/vcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    xxx/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.733ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.208ns  (logic 2.302ns (22.550%)  route 7.906ns (77.450%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.907    11.843    rr/vcs_reg[9]_1
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.517    14.858    rr/clk
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.202    14.657    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    14.576    rr/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.843    
  -------------------------------------------------------------------
                         slack                                  2.733    

Slack (MET) :             2.742ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.213ns  (logic 2.302ns (22.539%)  route 7.911ns (77.461%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.912    11.848    rr/vcs_reg[9]_1
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.517    14.858    rr/clk
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.202    14.657    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    14.590    rr/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -11.848    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.123ns  (logic 2.302ns (22.741%)  route 7.821ns (77.259%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.822    11.757    rr/vcs_reg[9]_1
    SLICE_X0Y37          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.515    14.856    rr/clk
    SLICE_X0Y37          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.000    14.856    
                         clock uncertainty           -0.202    14.655    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067    14.588    rr/red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.757    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.870ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.068ns  (logic 2.302ns (22.865%)  route 7.766ns (77.135%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.767    11.702    rr/vcs_reg[9]_1
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514    14.855    rr/clk
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.202    14.654    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081    14.573    rr/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -11.702    
  -------------------------------------------------------------------
                         slack                                  2.870    

Slack (MET) :             2.872ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 2.302ns (22.860%)  route 7.768ns (77.140%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.769    11.704    rr/vcs_reg[9]_1
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.518    14.859    rr/clk
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.081    14.577    rr/red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  2.872    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.073ns  (logic 2.302ns (22.852%)  route 7.771ns (77.148%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.772    11.708    rr/vcs_reg[9]_1
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.514    14.855    rr/clk
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.202    14.654    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.067    14.587    rr/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.708    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.880ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.076ns  (logic 2.302ns (22.847%)  route 7.774ns (77.153%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.775    11.710    rr/vcs_reg[9]_1
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.518    14.859    rr/clk
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.067    14.591    rr/red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.880    

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.063ns  (logic 2.302ns (22.876%)  route 7.761ns (77.124%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.762    11.697    rr/vcs_reg[9]_1
    SLICE_X0Y42          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.518    14.859    rr/clk
    SLICE_X0Y42          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y42          FDRE (Setup_fdre_C_D)       -0.067    14.591    rr/red_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.697    
  -------------------------------------------------------------------
                         slack                                  2.893    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.862ns  (logic 2.302ns (23.341%)  route 7.560ns (76.659%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.561    11.497    rr/vcs_reg[9]_1
    SLICE_X0Y31          FDRE                                         r  rr/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.509    14.850    rr/clk
    SLICE_X0Y31          FDRE                                         r  rr/red_reg[3]_lopt_replica/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.202    14.649    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    14.568    rr/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.185ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.766ns  (logic 2.302ns (23.573%)  route 7.464ns (76.427%))
  Logic Levels:           7  (CARRY4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        3.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.634     1.634    vga/clk_out1
    SLICE_X6Y8           FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.518     2.152 r  vga/vcs_reg[3]/Q
                         net (fo=27, routed)          1.637     3.790    rr/vc[3]
    SLICE_X3Y6           LUT6 (Prop_lut6_I1_O)        0.124     3.914 r  rr/i__carry_i_7__3/O
                         net (fo=1, routed)           0.000     3.914    rr/i__carry_i_7__3_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.464 r  rr/geqOp_inferred__9/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.464    rr/geqOp_inferred__9/i__carry_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.621 r  rr/geqOp_inferred__9/i__carry__0/CO[1]
                         net (fo=1, routed)           1.045     5.666    vga/vcs_reg[9]_2[0]
    SLICE_X8Y7           LUT5 (Prop_lut5_I4_O)        0.357     6.023 f  vga/R2_reg_i_10/O
                         net (fo=1, routed)           0.564     6.587    vga/R2_reg_i_10_n_0
    SLICE_X10Y7          LUT6 (Prop_lut6_I0_O)        0.348     6.935 f  vga/R2_reg_i_6/O
                         net (fo=2, routed)           0.759     7.695    rr/hcs_reg[6]
    SLICE_X8Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.819 r  rr/red[3]_i_6/O
                         net (fo=1, routed)           0.993     8.811    vga/hcs_reg[6]_0
    SLICE_X7Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.935 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.465    11.400    rr/vcs_reg[9]_1
    SLICE_X0Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.512    14.853    rr/clk
    SLICE_X0Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.000    14.853    
                         clock uncertainty           -0.202    14.652    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    14.585    rr/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.585    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                  3.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.268ns  (logic 0.488ns (11.435%)  route 3.780ns (88.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.615ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517     1.517    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.367     1.884 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          1.682     3.566    rr/vc[1]
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.121     3.687 r  rr/sp1_i_3/O
                         net (fo=2, routed)           2.098     5.785    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y2          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.133    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.133    
                         clock uncertainty            0.202     5.335    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.196     5.531    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.531    
                         arrival time                           5.785    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 0.467ns (10.277%)  route 4.077ns (89.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.450     1.450    vga/clk_out1
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.367     1.817 r  vga/vcs_reg[2]/Q
                         net (fo=35, routed)          1.540     3.357    vga/vc[2]
    SLICE_X7Y8           LUT5 (Prop_lut5_I4_O)        0.100     3.457 r  vga/sp2_i_1/O
                         net (fo=2, routed)           2.537     5.995    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y6          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.122    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.122    
                         clock uncertainty            0.202     5.324    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.684    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.684    
                         arrival time                           5.995    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.569ns  (logic 0.467ns (10.221%)  route 4.102ns (89.779%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.450     1.450    vga/clk_out1
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.367     1.817 r  vga/vcs_reg[2]/Q
                         net (fo=35, routed)          1.924     3.741    vga/vc[2]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.100     3.841 r  vga/sp1_i_1/O
                         net (fo=2, routed)           2.178     6.019    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.133    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.133    
                         clock uncertainty            0.202     5.335    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     5.695    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.695    
                         arrival time                           6.019    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.571ns  (logic 0.467ns (10.217%)  route 4.104ns (89.783%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.450     1.450    vga/clk_out1
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.367     1.817 r  vga/vcs_reg[2]/Q
                         net (fo=35, routed)          1.924     3.741    vga/vc[2]
    SLICE_X6Y3           LUT5 (Prop_lut5_I4_O)        0.100     3.841 r  vga/sp1_i_1/O
                         net (fo=2, routed)           2.180     6.021    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y2          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.611     5.132    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.132    
                         clock uncertainty            0.202     5.334    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.694    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           6.021    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.467ns (10.083%)  route 4.164ns (89.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.125ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.450     1.450    vga/clk_out1
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.367     1.817 r  vga/vcs_reg[2]/Q
                         net (fo=35, routed)          1.813     3.630    rr/vc[2]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.100     3.730 r  rr/sp2_i_2/O
                         net (fo=2, routed)           2.352     6.082    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.125    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.125    
                         clock uncertainty            0.202     5.327    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.687    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           6.082    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 0.467ns (10.080%)  route 4.166ns (89.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.122ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.450     1.450    vga/clk_out1
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.367     1.817 r  vga/vcs_reg[2]/Q
                         net (fo=35, routed)          1.813     3.630    rr/vc[2]
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.100     3.730 r  rr/sp2_i_2/O
                         net (fo=2, routed)           2.353     6.083    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y6          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.122    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.122    
                         clock uncertainty            0.202     5.324    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     5.684    sp2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.684    
                         arrival time                           6.083    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 0.488ns (11.025%)  route 3.938ns (88.975%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.614ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517     1.517    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.367     1.884 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          1.682     3.566    rr/vc[1]
    SLICE_X6Y3           LUT4 (Prop_lut4_I1_O)        0.121     3.687 r  rr/sp1_i_3/O
                         net (fo=2, routed)           2.256     5.944    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y2          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.611     5.132    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y2          RAMB18E1                                     r  sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.132    
                         clock uncertainty            0.202     5.334    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.196     5.530    sp1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.530    
                         arrival time                           5.944    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.467ns (10.016%)  route 4.195ns (89.984%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.683ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.450     1.450    vga/clk_out1
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.367     1.817 r  vga/vcs_reg[2]/Q
                         net (fo=35, routed)          2.098     3.915    vga/vc[2]
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.100     4.015 r  vga/mem_ball_i_1/O
                         net (fo=2, routed)           2.097     6.113    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y1          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.613     5.134    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.134    
                         clock uncertainty            0.202     5.336    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     5.696    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.696    
                         arrival time                           6.113    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.467ns (10.013%)  route 4.197ns (89.987%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.133ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.450     1.450    vga/clk_out1
    SLICE_X9Y5           FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.367     1.817 r  vga/vcs_reg[2]/Q
                         net (fo=35, routed)          2.098     3.915    vga/vc[2]
    SLICE_X7Y4           LUT5 (Prop_lut5_I4_O)        0.100     4.015 r  vga/mem_ball_i_1/O
                         net (fo=2, routed)           2.099     6.114    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y1          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.612     5.133    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.133    
                         clock uncertainty            0.202     5.335    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.695    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.695    
                         arrival time                           6.114    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.467ns (10.092%)  route 4.160ns (89.908%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.616ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.134ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.517     1.517    vga/clk_out1
    SLICE_X7Y5           FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDRE (Prop_fdre_C_Q)         0.367     1.884 r  vga/vcs_reg[1]/Q
                         net (fo=34, routed)          1.952     3.837    rr/vc[1]
    SLICE_X9Y5           LUT4 (Prop_lut4_I1_O)        0.100     3.937 r  rr/mem_ball_i_3/O
                         net (fo=2, routed)           2.208     6.145    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y1          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.613     5.134    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y1          RAMB18E1                                     r  mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.134    
                         clock uncertainty            0.202     5.336    
    RAMB18_X0Y1          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     5.696    mem_ball/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.696    
                         arrival time                           6.145    
  -------------------------------------------------------------------
                         slack                                  0.449    





