

================================================================
== Vivado HLS Report for 'feature_Loop_memcpy_featureh_featureHi'
================================================================
* Date:           Sat Jan 13 16:48:11 2018

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        maxi_feature
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  520|  520|  520|  520|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- memcpy.featureh.featureHist.gep  |  513|  513|         3|          1|          1|   512|    yes   |
        +-----------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     16|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     17|
|Register         |        -|      -|      73|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      73|     33|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |indvar_next1_i_fu_132_p2  |     +    |      0|  0|  10|          10|           1|
    |ap_sig_bdd_176            |    and   |      0|  0|   1|           1|           1|
    |exitcond4_i_fu_126_p2     |   icmp   |      0|  0|   4|          10|          11|
    |ap_sig_bdd_108            |    or    |      0|  0|   1|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  16|          22|          14|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |   4|          9|    1|          9|
    |ap_reg_ppiten_pp0_it2                  |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_featureh_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_featureh_WREADY   |   1|          2|    1|          2|
    |indvar1_i_reg_95                       |  10|          2|   10|         20|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  17|         17|   14|         35|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   8|   0|    8|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_featureh_AWREADY     |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_featureh_WREADY      |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond4_i_reg_148_pp0_it1  |   1|   0|    1|          0|
    |exitcond4_i_reg_148                       |   1|   0|    1|          0|
    |featureHist_load_reg_162                  |  16|   0|   16|          0|
    |featureh_addr_reg_143                     |  31|   0|   32|          1|
    |indvar1_i_reg_95                          |  10|   0|   10|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  73|   0|   74|          1|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | feature_Loop_memcpy.featureh.featureHi | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | feature_Loop_memcpy.featureh.featureHi | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | feature_Loop_memcpy.featureh.featureHi | return value |
|ap_done                  | out |    1| ap_ctrl_hs | feature_Loop_memcpy.featureh.featureHi | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | feature_Loop_memcpy.featureh.featureHi | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | feature_Loop_memcpy.featureh.featureHi | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | feature_Loop_memcpy.featureh.featureHi | return value |
|m_axi_featureh_AWVALID   | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWREADY   |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWADDR    | out |   32|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWID      | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWLEN     | out |   32|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWSIZE    | out |    3|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWBURST   | out |    2|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWLOCK    | out |    2|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWCACHE   | out |    4|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWPROT    | out |    3|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWQOS     | out |    4|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWREGION  | out |    4|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_AWUSER    | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_WVALID    | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_WREADY    |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_WDATA     | out |   16|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_WSTRB     | out |    2|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_WLAST     | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_WID       | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_WUSER     | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARVALID   | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARREADY   |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARADDR    | out |   32|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARID      | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARLEN     | out |   32|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARSIZE    | out |    3|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARBURST   | out |    2|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARLOCK    | out |    2|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARCACHE   | out |    4|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARPROT    | out |    3|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARQOS     | out |    4|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARREGION  | out |    4|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_ARUSER    | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_RVALID    |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_RREADY    | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_RDATA     |  in |   16|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_RLAST     |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_RID       |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_RUSER     |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_RRESP     |  in |    2|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_BVALID    |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_BREADY    | out |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_BRESP     |  in |    2|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_BID       |  in |    1|    m_axi   |                featureh                |    pointer   |
|m_axi_featureh_BUSER     |  in |    1|    m_axi   |                featureh                |    pointer   |
|featureh1_dout           |  in |   32|   ap_fifo  |                featureh1               |    pointer   |
|featureh1_empty_n        |  in |    1|   ap_fifo  |                featureh1               |    pointer   |
|featureh1_read           | out |    1|   ap_fifo  |                featureh1               |    pointer   |
|featureHist_address0     | out |    9|  ap_memory |               featureHist              |     array    |
|featureHist_ce0          | out |    1|  ap_memory |               featureHist              |     array    |
|featureHist_q0           |  in |   16|  ap_memory |               featureHist              |     array    |
+-------------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond4_i)
	4  / (!exitcond4_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 4.38ns
ST_1: featureh1_read [1/1] 4.38ns
entry:2  %featureh1_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %featureh1)

ST_1: tmp [1/1] 0.00ns
entry:3  %tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %featureh1_read, i32 1, i32 31)

ST_1: tmp_10 [1/1] 0.00ns
entry:5  %tmp_10 = zext i31 %tmp to i64

ST_1: featureh_addr [1/1] 0.00ns
entry:6  %featureh_addr = getelementptr i16* %featureh, i64 %tmp_10


 <State 2>: 8.75ns
ST_2: stg_15 [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i16* %featureh, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 5120, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_2: stg_16 [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i32* %featureh1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: stg_17 [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i16* %featureh, [6 x i8]* @p_str1808, i32 0, i32 0, i32 0, i32 5120, [1 x i8]* @p_str1807, [6 x i8]* @p_str1809, [1 x i8]* @p_str1807, [1 x i8]* @p_str1807)

ST_2: p_wr_req [1/1] 8.75ns
entry:7  %p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %featureh_addr, i32 512)

ST_2: stg_19 [1/1] 1.57ns
entry:8  br label %burst.wr.header.i


 <State 3>: 3.44ns
ST_3: indvar1_i [1/1] 0.00ns
burst.wr.header.i:0  %indvar1_i = phi i10 [ %indvar_next1_i, %burst.wr.body.i ], [ 0, %entry ]

ST_3: exitcond4_i [1/1] 2.07ns
burst.wr.header.i:1  %exitcond4_i = icmp eq i10 %indvar1_i, -512

ST_3: empty [1/1] 0.00ns
burst.wr.header.i:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512) nounwind

ST_3: indvar_next1_i [1/1] 1.84ns
burst.wr.header.i:3  %indvar_next1_i = add i10 %indvar1_i, 1

ST_3: stg_24 [1/1] 0.00ns
burst.wr.header.i:4  br i1 %exitcond4_i, label %.exit, label %burst.wr.body.i

ST_3: tmp_4_i [1/1] 0.00ns
burst.wr.body.i:3  %tmp_4_i = zext i10 %indvar1_i to i64

ST_3: featureHist_addr [1/1] 0.00ns
burst.wr.body.i:4  %featureHist_addr = getelementptr [512 x i16]* %featureHist, i64 0, i64 %tmp_4_i

ST_3: featureHist_load [2/2] 2.71ns
burst.wr.body.i:5  %featureHist_load = load i16* %featureHist_addr, align 2


 <State 4>: 2.71ns
ST_4: featureHist_load [1/2] 2.71ns
burst.wr.body.i:5  %featureHist_load = load i16* %featureHist_addr, align 2


 <State 5>: 8.75ns
ST_5: burstwrite_rbegin_i [1/1] 0.00ns
burst.wr.body.i:0  %burstwrite_rbegin_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @burstwrite_OC_region_str) nounwind

ST_5: stg_30 [1/1] 0.00ns
burst.wr.body.i:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str4)

ST_5: empty_58 [1/1] 0.00ns
burst.wr.body.i:2  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopName([32 x i8]* @memcpy_OC_featureh_OC_featureH) nounwind

ST_5: stg_32 [1/1] 8.75ns
burst.wr.body.i:6  call void @_ssdm_op_Write.m_axi.i16P(i16* %featureh_addr, i16 %featureHist_load, i2 -1)

ST_5: burstwrite_rend_i [1/1] 0.00ns
burst.wr.body.i:7  %burstwrite_rend_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @burstwrite_OC_region_str, i32 %burstwrite_rbegin_i) nounwind

ST_5: stg_34 [1/1] 0.00ns
burst.wr.body.i:8  br label %burst.wr.header.i


 <State 6>: 8.75ns
ST_6: p_wr_resp [5/5] 8.75ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)


 <State 7>: 8.75ns
ST_7: p_wr_resp [4/5] 8.75ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)


 <State 8>: 8.75ns
ST_8: p_wr_resp [3/5] 8.75ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)


 <State 9>: 8.75ns
ST_9: p_wr_resp [2/5] 8.75ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)


 <State 10>: 8.75ns
ST_10: p_wr_resp [1/5] 8.75ns
.exit:0  %p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %featureh_addr)

ST_10: stg_40 [1/1] 0.00ns
.exit:1  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ featureh]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0x7f99bb6db0f0; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ featureh1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f99bb6df7b0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ featureHist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f99bb6e0200; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
featureh1_read      (read             ) [ 00000000000]
tmp                 (partselect       ) [ 00000000000]
tmp_10              (zext             ) [ 00000000000]
featureh_addr       (getelementptr    ) [ 00111111111]
stg_15              (specinterface    ) [ 00000000000]
stg_16              (specinterface    ) [ 00000000000]
stg_17              (specinterface    ) [ 00000000000]
p_wr_req            (writereq         ) [ 00000000000]
stg_19              (br               ) [ 00111100000]
indvar1_i           (phi              ) [ 00010000000]
exitcond4_i         (icmp             ) [ 00011100000]
empty               (speclooptripcount) [ 00000000000]
indvar_next1_i      (add              ) [ 00111100000]
stg_24              (br               ) [ 00000000000]
tmp_4_i             (zext             ) [ 00000000000]
featureHist_addr    (getelementptr    ) [ 00011000000]
featureHist_load    (load             ) [ 00010100000]
burstwrite_rbegin_i (specregionbegin  ) [ 00000000000]
stg_30              (specpipeline     ) [ 00000000000]
empty_58            (specloopname     ) [ 00000000000]
stg_32              (write            ) [ 00000000000]
burstwrite_rend_i   (specregionend    ) [ 00000000000]
stg_34              (br               ) [ 00111100000]
p_wr_resp           (writeresp        ) [ 00000000000]
stg_40              (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="featureh">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featureh"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="featureh1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featureh1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="featureHist">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="featureHist"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="burstwrite_OC_region_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memcpy_OC_featureh_OC_featureH"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i16P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="featureh1_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="featureh1_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_writeresp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="1"/>
<pin id="75" dir="0" index="2" bw="16" slack="0"/>
<pin id="79" dir="0" index="4" bw="1" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_wr_req/2 stg_32/5 p_wr_resp/6 "/>
</bind>
</comp>

<comp id="83" class="1004" name="featureHist_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="0"/>
<pin id="87" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureHist_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="featureHist_load/3 "/>
</bind>
</comp>

<comp id="95" class="1005" name="indvar1_i_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="1"/>
<pin id="97" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar1_i (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="indvar1_i_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="1" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar1_i/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="31" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="0" index="3" bw="6" slack="0"/>
<pin id="111" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="tmp_10_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="31" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="featureh_addr_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="featureh_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="exitcond4_i_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="10" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4_i/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="indvar_next1_i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_next1_i/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_4_i_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="featureh_addr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="1"/>
<pin id="145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="featureh_addr "/>
</bind>
</comp>

<comp id="148" class="1005" name="exitcond4_i_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4_i "/>
</bind>
</comp>

<comp id="152" class="1005" name="indvar_next1_i_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_next1_i "/>
</bind>
</comp>

<comp id="157" class="1005" name="featureHist_addr_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="9" slack="1"/>
<pin id="159" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="featureHist_addr "/>
</bind>
</comp>

<comp id="162" class="1005" name="featureHist_load_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="featureHist_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="32" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="80"><net_src comp="58" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="60" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="82"><net_src comp="64" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="4" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="34" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="112"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="66" pin="2"/><net_sink comp="106" pin=1"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="106" pin=3"/></net>

<net id="119"><net_src comp="106" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="116" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="99" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="99" pin="4"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="99" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="146"><net_src comp="120" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="151"><net_src comp="126" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="132" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="160"><net_src comp="83" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="165"><net_src comp="90" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: featureh | {5 }
  - Chain level:
	State 1
		tmp_10 : 1
		featureh_addr : 2
	State 2
	State 3
		exitcond4_i : 1
		indvar_next1_i : 1
		stg_24 : 2
		tmp_4_i : 1
		featureHist_addr : 2
		featureHist_load : 3
	State 4
	State 5
		burstwrite_rend_i : 1
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |   indvar_next1_i_fu_132   |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |     exitcond4_i_fu_126    |    0    |    4    |
|----------|---------------------------|---------|---------|
|   read   | featureh1_read_read_fu_66 |    0    |    0    |
|----------|---------------------------|---------|---------|
| writeresp|    grp_writeresp_fu_72    |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|         tmp_fu_106        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |       tmp_10_fu_116       |    0    |    0    |
|          |       tmp_4_i_fu_138      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    14   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   exitcond4_i_reg_148  |    1   |
|featureHist_addr_reg_157|    9   |
|featureHist_load_reg_162|   16   |
|  featureh_addr_reg_143 |   16   |
|    indvar1_i_reg_95    |   10   |
| indvar_next1_i_reg_152 |   10   |
+------------------------+--------+
|          Total         |   62   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_72 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_72 |  p2  |   2  |  16  |   32   ||    16   |
|   grp_access_fu_90  |  p0  |   2  |   9  |   18   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   53   ||  4.713  ||    25   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   14   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   25   |
|  Register |    -   |   62   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   62   |   39   |
+-----------+--------+--------+--------+
