\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h}{\section{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.h File Reference}
\label{CCS_2ARM__Cortex-R4_2portmacro_8h}\index{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{/home/henrique/rep/open\-M\-M\-C/\-Free\-R\-T\-O\-S/portable/\-C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{port\-C\-H\-A\-R}~char
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{port\-F\-L\-O\-A\-T}~float
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{port\-D\-O\-U\-B\-L\-E}~double
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{port\-L\-O\-N\-G}~long
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{port\-S\-H\-O\-R\-T}~short
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E}~uint32\-\_\-t
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E}~long
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y}~(\hyperlink{Flsh186_2prtmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\-Type\-\_\-t}) 0x\-F\-F\-F\-F\-F\-F\-F\-F\-F
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a62e53bc6d3fa5c4bf4e65ab2752930f3}{port\-T\-I\-C\-K\-\_\-\-T\-Y\-P\-E\-\_\-\-I\-S\-\_\-\-A\-T\-O\-M\-I\-C}~1
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H}~(-\/1)
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S}~((\hyperlink{Flsh186_2prtmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\-Type\-\_\-t}) 1000 / \hyperlink{FreeRTOSConfig_8h_a2f0258dd1e3b877e5bc013be54c2db6a}{config\-T\-I\-C\-K\-\_\-\-R\-A\-T\-E\-\_\-\-H\-Z})
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T}~8
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}()~\hyperlink{Tasking_2ARM__CM4F_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{v\-Port\-Enter\-Critical}()
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}()~\hyperlink{Tasking_2ARM__CM4F_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{v\-Port\-Exit\-Critical}()
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}()~asm( \char`\"{} C\-P\-S\-I\-D I\char`\"{} )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}()~asm( \char`\"{} C\-P\-S\-I\-E I\char`\"{} )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{port\-Y\-I\-E\-L\-D}()~\hyperlink{WizC_2PIC18_2port_8c_add01c927fb689f7ec170e42d47d27927}{v\-Port\-Yield}()
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G}~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-F\-B0 ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y}~( 0x7500\-U\-L )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a664746b0d63d7f84baf1092ff4feeef9}{port\-Y\-I\-E\-L\-D\-\_\-\-W\-I\-T\-H\-I\-N\-\_\-\-A\-P\-I}()~\{ \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G} = \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y};  asm( \char`\"{} D\-S\-B \char`\"{} ); asm( \char`\"{} I\-S\-B \char`\"{} ); \}
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}{port\-Y\-I\-E\-L\-D\-\_\-\-F\-R\-O\-M\-\_\-\-I\-S\-R}(x)~if( x != \hyperlink{projdefs_8h_aa56260e937e7e203026707e5ba944273}{pd\-F\-A\-L\-S\-E} )\{ \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G} = \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y};  ( \hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} ) \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G}; \}
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}{config\-U\-S\-E\-\_\-\-P\-O\-R\-T\-\_\-\-O\-P\-T\-I\-M\-I\-S\-E\-D\-\_\-\-T\-A\-S\-K\-\_\-\-S\-E\-L\-E\-C\-T\-I\-O\-N}~1
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484}{port\-R\-E\-C\-O\-R\-D\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}(ux\-Priority, ux\-Ready\-Priorities)~( ux\-Ready\-Priorities ) $\vert$= ( 1\-U\-L $<$$<$ ( ux\-Priority ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6}{port\-R\-E\-S\-E\-T\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}(ux\-Priority, ux\-Ready\-Priorities)~( ux\-Ready\-Priorities ) \&= $\sim$( 1\-U\-L $<$$<$ ( ux\-Priority ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}{port\-G\-E\-T\-\_\-\-H\-I\-G\-H\-E\-S\-T\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}(ux\-Top\-Priority, ux\-Ready\-Priorities)~ux\-Top\-Priority = ( 31 -\/ \-\_\-\-\_\-clz( ( ux\-Ready\-Priorities ) ) )
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N}(v\-Function, pv\-Parameters)~\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} v\-Function(\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} $\ast$pv\-Parameters)
\item 
\#define \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O}(v\-Function, pv\-Parameters)~\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} v\-Function(\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} $\ast$pv\-Parameters)
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef \hyperlink{WizC_2PIC18_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E} \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{Stack\-Type\-\_\-t}
\item 
typedef long \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{Base\-Type\-\_\-t}
\item 
typedef unsigned long \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}{U\-Base\-Type\-\_\-t}
\item 
typedef uint32\-\_\-t \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{Tick\-Type\-\_\-t}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{v\-Port\-Enter\-Critical} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{v\-Port\-Exit\-Critical} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\item 
\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void} \hyperlink{CCS_2ARM__Cortex-R4_2portmacro_8h_add01c927fb689f7ec170e42d47d27927}{v\-Port\-Yield} (\hyperlink{Paradigm_2Tern__EE_2small_2portmacro_8h_a14d32f8130d3c0b212cfc751730b5b49}{void})
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!config\-U\-S\-E\-\_\-\-P\-O\-R\-T\-\_\-\-O\-P\-T\-I\-M\-I\-S\-E\-D\-\_\-\-T\-A\-S\-K\-\_\-\-S\-E\-L\-E\-C\-T\-I\-O\-N@{config\-U\-S\-E\-\_\-\-P\-O\-R\-T\-\_\-\-O\-P\-T\-I\-M\-I\-S\-E\-D\-\_\-\-T\-A\-S\-K\-\_\-\-S\-E\-L\-E\-C\-T\-I\-O\-N}}
\index{config\-U\-S\-E\-\_\-\-P\-O\-R\-T\-\_\-\-O\-P\-T\-I\-M\-I\-S\-E\-D\-\_\-\-T\-A\-S\-K\-\_\-\-S\-E\-L\-E\-C\-T\-I\-O\-N@{config\-U\-S\-E\-\_\-\-P\-O\-R\-T\-\_\-\-O\-P\-T\-I\-M\-I\-S\-E\-D\-\_\-\-T\-A\-S\-K\-\_\-\-S\-E\-L\-E\-C\-T\-I\-O\-N}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{config\-U\-S\-E\-\_\-\-P\-O\-R\-T\-\_\-\-O\-P\-T\-I\-M\-I\-S\-E\-D\-\_\-\-T\-A\-S\-K\-\_\-\-S\-E\-L\-E\-C\-T\-I\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}\#define config\-U\-S\-E\-\_\-\-P\-O\-R\-T\-\_\-\-O\-P\-T\-I\-M\-I\-S\-E\-D\-\_\-\-T\-A\-S\-K\-\_\-\-S\-E\-L\-E\-C\-T\-I\-O\-N~1}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_aebb8c3a87d591f60f974772be0ee798d}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E@{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E}}
\index{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E@{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-B\-A\-S\-E\-\_\-\-T\-Y\-P\-E~long}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a1ebe82d24d764ae4e352f7c3a9f92c01}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T@{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T}}
\index{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T@{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-B\-Y\-T\-E\-\_\-\-A\-L\-I\-G\-N\-M\-E\-N\-T~8}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_ab9091ce3940d8bd93ec850122a2c6a1c}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-C\-H\-A\-R@{port\-C\-H\-A\-R}}
\index{port\-C\-H\-A\-R@{port\-C\-H\-A\-R}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-C\-H\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-C\-H\-A\-R~char}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_add0bdbfef5abf241c7774f68bde42f1d}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S@{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}}
\index{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S@{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-D\-I\-S\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S(
\begin{DoxyParamCaption}
\item[{}]{{\bf void}}
\end{DoxyParamCaption}
)~asm( \char`\"{} C\-P\-S\-I\-D I\char`\"{} )}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a6e3d10ee1a0734a647ca192523c2cfc1}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-D\-O\-U\-B\-L\-E@{port\-D\-O\-U\-B\-L\-E}}
\index{port\-D\-O\-U\-B\-L\-E@{port\-D\-O\-U\-B\-L\-E}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-D\-O\-U\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-D\-O\-U\-B\-L\-E~double}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a4711ce186a903a14bc8ea7c8650b4f61}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S@{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}}
\index{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S@{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-E\-N\-A\-B\-L\-E\-\_\-\-I\-N\-T\-E\-R\-R\-U\-P\-T\-S(
\begin{DoxyParamCaption}
\item[{}]{{\bf void}}
\end{DoxyParamCaption}
)~asm( \char`\"{} C\-P\-S\-I\-E I\char`\"{} )}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_abc47e85a6befbb47961ad5ee7aa57173}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L@{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}}
\index{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L@{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-E\-N\-T\-E\-R\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L(
\begin{DoxyParamCaption}
\item[{}]{{\bf void}}
\end{DoxyParamCaption}
)~{\bf v\-Port\-Enter\-Critical}()}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a8a09321ad004019f3c8d0f2e4d7224c7}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L@{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}}
\index{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L@{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-E\-X\-I\-T\-\_\-\-C\-R\-I\-T\-I\-C\-A\-L(
\begin{DoxyParamCaption}
\item[{}]{{\bf void}}
\end{DoxyParamCaption}
)~{\bf v\-Port\-Exit\-Critical}()}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a529358e6147881dd881c890ade21c9bd}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-F\-L\-O\-A\-T@{port\-F\-L\-O\-A\-T}}
\index{port\-F\-L\-O\-A\-T@{port\-F\-L\-O\-A\-T}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-F\-L\-O\-A\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-F\-L\-O\-A\-T~float}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a1bbe1ef117ec274ef919e0a930c888ac}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-G\-E\-T\-\_\-\-H\-I\-G\-H\-E\-S\-T\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y@{port\-G\-E\-T\-\_\-\-H\-I\-G\-H\-E\-S\-T\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}}
\index{port\-G\-E\-T\-\_\-\-H\-I\-G\-H\-E\-S\-T\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y@{port\-G\-E\-T\-\_\-\-H\-I\-G\-H\-E\-S\-T\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-G\-E\-T\-\_\-\-H\-I\-G\-H\-E\-S\-T\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-G\-E\-T\-\_\-\-H\-I\-G\-H\-E\-S\-T\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y(
\begin{DoxyParamCaption}
\item[{}]{ux\-Top\-Priority, }
\item[{}]{ux\-Ready\-Priorities}
\end{DoxyParamCaption}
)~ux\-Top\-Priority = ( 31 -\/ \-\_\-\-\_\-clz( ( ux\-Ready\-Priorities ) ) )}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a5ed536be98084ed8c77c95d79a2688ee}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-L\-O\-N\-G@{port\-L\-O\-N\-G}}
\index{port\-L\-O\-N\-G@{port\-L\-O\-N\-G}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-L\-O\-N\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-L\-O\-N\-G~long}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a6bbebff6020ac333ab6ec2ffd7f77001}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y@{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y}}
\index{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y@{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-M\-A\-X\-\_\-\-D\-E\-L\-A\-Y~({\bf Tick\-Type\-\_\-t}) 0x\-F\-F\-F\-F\-F\-F\-F\-F\-F}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a72723ba1e4a85ca14f25c2b9e066613d}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-R\-E\-C\-O\-R\-D\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y@{port\-R\-E\-C\-O\-R\-D\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}}
\index{port\-R\-E\-C\-O\-R\-D\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y@{port\-R\-E\-C\-O\-R\-D\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-R\-E\-C\-O\-R\-D\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-E\-C\-O\-R\-D\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y(
\begin{DoxyParamCaption}
\item[{}]{ux\-Priority, }
\item[{}]{ux\-Ready\-Priorities}
\end{DoxyParamCaption}
)~( ux\-Ready\-Priorities ) $\vert$= ( 1\-U\-L $<$$<$ ( ux\-Priority ) )}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a113cd9b8401284194da8ddc4569aa484}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-R\-E\-S\-E\-T\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y@{port\-R\-E\-S\-E\-T\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}}
\index{port\-R\-E\-S\-E\-T\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y@{port\-R\-E\-S\-E\-T\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-R\-E\-S\-E\-T\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-R\-E\-S\-E\-T\-\_\-\-R\-E\-A\-D\-Y\-\_\-\-P\-R\-I\-O\-R\-I\-T\-Y(
\begin{DoxyParamCaption}
\item[{}]{ux\-Priority, }
\item[{}]{ux\-Ready\-Priorities}
\end{DoxyParamCaption}
)~( ux\-Ready\-Priorities ) \&= $\sim$( 1\-U\-L $<$$<$ ( ux\-Priority ) )}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_aab771d12c0912d93d52a586628fb18a6}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-S\-H\-O\-R\-T@{port\-S\-H\-O\-R\-T}}
\index{port\-S\-H\-O\-R\-T@{port\-S\-H\-O\-R\-T}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-S\-H\-O\-R\-T}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-H\-O\-R\-T~short}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a42e62d5881b12ff2a5c659576c64d003}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H@{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H}}
\index{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H@{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-T\-A\-C\-K\-\_\-\-G\-R\-O\-W\-T\-H~(-\/1)}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a21adaab1601f6a0f35ba550a43060830}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E@{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E}}
\index{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E@{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E~uint32\-\_\-t}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_ab0a294066ac7369b8f59a52d9491a92c}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G@{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G}}
\index{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G@{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G~( $\ast$ ( ( volatile uint32\-\_\-t $\ast$ ) 0x\-F\-F\-F\-F\-F\-F\-B0 ) )}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a184472c2250fcc96e2e6935ac47301f0}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y@{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y}}
\index{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y@{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y~( 0x7500\-U\-L )}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_ad501ea9fe336e813daa7a34e43697d2d}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a3a289793652f505c538abea27045ccdf}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N@{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N}}
\index{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N@{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N(
\begin{DoxyParamCaption}
\item[{}]{v\-Function, }
\item[{}]{pv\-Parameters}
\end{DoxyParamCaption}
)~{\bf void} v\-Function({\bf void} $\ast$pv\-Parameters)}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a3a289793652f505c538abea27045ccdf}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O@{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O}}
\index{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O@{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-A\-S\-K\-\_\-\-F\-U\-N\-C\-T\-I\-O\-N\-\_\-\-P\-R\-O\-T\-O(
\begin{DoxyParamCaption}
\item[{}]{v\-Function, }
\item[{}]{pv\-Parameters}
\end{DoxyParamCaption}
)~{\bf void} v\-Function({\bf void} $\ast$pv\-Parameters)}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a2921e1c5a1f974dfa01ae44d1f665f14}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S@{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S}}
\index{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S@{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-I\-C\-K\-\_\-\-P\-E\-R\-I\-O\-D\-\_\-\-M\-S~(({\bf Tick\-Type\-\_\-t}) 1000 / {\bf config\-T\-I\-C\-K\-\_\-\-R\-A\-T\-E\-\_\-\-H\-Z})}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a554d9322ce7f698a86a22b21234bd8cd}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a62e53bc6d3fa5c4bf4e65ab2752930f3}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-T\-I\-C\-K\-\_\-\-T\-Y\-P\-E\-\_\-\-I\-S\-\_\-\-A\-T\-O\-M\-I\-C@{port\-T\-I\-C\-K\-\_\-\-T\-Y\-P\-E\-\_\-\-I\-S\-\_\-\-A\-T\-O\-M\-I\-C}}
\index{port\-T\-I\-C\-K\-\_\-\-T\-Y\-P\-E\-\_\-\-I\-S\-\_\-\-A\-T\-O\-M\-I\-C@{port\-T\-I\-C\-K\-\_\-\-T\-Y\-P\-E\-\_\-\-I\-S\-\_\-\-A\-T\-O\-M\-I\-C}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-T\-I\-C\-K\-\_\-\-T\-Y\-P\-E\-\_\-\-I\-S\-\_\-\-A\-T\-O\-M\-I\-C}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-T\-I\-C\-K\-\_\-\-T\-Y\-P\-E\-\_\-\-I\-S\-\_\-\-A\-T\-O\-M\-I\-C~1}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a62e53bc6d3fa5c4bf4e65ab2752930f3}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-Y\-I\-E\-L\-D@{port\-Y\-I\-E\-L\-D}}
\index{port\-Y\-I\-E\-L\-D@{port\-Y\-I\-E\-L\-D}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-Y\-I\-E\-L\-D}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-Y\-I\-E\-L\-D(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~{\bf v\-Port\-Yield}()}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_ae1ff06193615f5130b5a97dc9e708fc7}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-Y\-I\-E\-L\-D\-\_\-\-F\-R\-O\-M\-\_\-\-I\-S\-R@{port\-Y\-I\-E\-L\-D\-\_\-\-F\-R\-O\-M\-\_\-\-I\-S\-R}}
\index{port\-Y\-I\-E\-L\-D\-\_\-\-F\-R\-O\-M\-\_\-\-I\-S\-R@{port\-Y\-I\-E\-L\-D\-\_\-\-F\-R\-O\-M\-\_\-\-I\-S\-R}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-Y\-I\-E\-L\-D\-\_\-\-F\-R\-O\-M\-\_\-\-I\-S\-R}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-Y\-I\-E\-L\-D\-\_\-\-F\-R\-O\-M\-\_\-\-I\-S\-R(
\begin{DoxyParamCaption}
\item[{}]{x}
\end{DoxyParamCaption}
)~if( x != {\bf pd\-F\-A\-L\-S\-E} )\{ {\bf port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G} = {\bf port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y};  ( {\bf void} ) {\bf port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G}; \}}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_aac6850c66595efdc02a8bbb95fb4648e}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a664746b0d63d7f84baf1092ff4feeef9}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!port\-Y\-I\-E\-L\-D\-\_\-\-W\-I\-T\-H\-I\-N\-\_\-\-A\-P\-I@{port\-Y\-I\-E\-L\-D\-\_\-\-W\-I\-T\-H\-I\-N\-\_\-\-A\-P\-I}}
\index{port\-Y\-I\-E\-L\-D\-\_\-\-W\-I\-T\-H\-I\-N\-\_\-\-A\-P\-I@{port\-Y\-I\-E\-L\-D\-\_\-\-W\-I\-T\-H\-I\-N\-\_\-\-A\-P\-I}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{port\-Y\-I\-E\-L\-D\-\_\-\-W\-I\-T\-H\-I\-N\-\_\-\-A\-P\-I}]{\setlength{\rightskip}{0pt plus 5cm}\#define port\-Y\-I\-E\-L\-D\-\_\-\-W\-I\-T\-H\-I\-N\-\_\-\-A\-P\-I(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)~\{ {\bf port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-R\-E\-G} = {\bf port\-S\-Y\-S\-\_\-\-S\-S\-I\-R1\-\_\-\-S\-S\-K\-E\-Y};  asm( \char`\"{} D\-S\-B \char`\"{} ); asm( \char`\"{} I\-S\-B \char`\"{} ); \}}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a664746b0d63d7f84baf1092ff4feeef9}


\subsection{Typedef Documentation}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!Base\-Type\-\_\-t@{Base\-Type\-\_\-t}}
\index{Base\-Type\-\_\-t@{Base\-Type\-\_\-t}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{Base\-Type\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}typedef long {\bf Base\-Type\-\_\-t}}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a46fb21e00ae0729d7515c0fbf2269796}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!Stack\-Type\-\_\-t@{Stack\-Type\-\_\-t}}
\index{Stack\-Type\-\_\-t@{Stack\-Type\-\_\-t}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{Stack\-Type\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}typedef {\bf port\-S\-T\-A\-C\-K\-\_\-\-T\-Y\-P\-E} {\bf Stack\-Type\-\_\-t}}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a84e9a8ba132feed0b2401c1f4e2ac63c}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!Tick\-Type\-\_\-t@{Tick\-Type\-\_\-t}}
\index{Tick\-Type\-\_\-t@{Tick\-Type\-\_\-t}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{Tick\-Type\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}typedef uint32\-\_\-t {\bf Tick\-Type\-\_\-t}}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_aa69c48c6e902ce54f70886e6573c92a9}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!U\-Base\-Type\-\_\-t@{U\-Base\-Type\-\_\-t}}
\index{U\-Base\-Type\-\_\-t@{U\-Base\-Type\-\_\-t}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{U\-Base\-Type\-\_\-t}]{\setlength{\rightskip}{0pt plus 5cm}typedef unsigned long {\bf U\-Base\-Type\-\_\-t}}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a646f89d4298e4f5afd522202b11cb2e6}


\subsection{Function Documentation}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!v\-Port\-Enter\-Critical@{v\-Port\-Enter\-Critical}}
\index{v\-Port\-Enter\-Critical@{v\-Port\-Enter\-Critical}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{v\-Port\-Enter\-Critical}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Enter\-Critical (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_a2ed3554a3de09a3bd09d396ee081ab69}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!v\-Port\-Exit\-Critical@{v\-Port\-Exit\-Critical}}
\index{v\-Port\-Exit\-Critical@{v\-Port\-Exit\-Critical}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{v\-Port\-Exit\-Critical}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Exit\-Critical (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_aed20ada05b957181a0de042802a82a5b}
\hypertarget{CCS_2ARM__Cortex-R4_2portmacro_8h_add01c927fb689f7ec170e42d47d27927}{\index{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}!v\-Port\-Yield@{v\-Port\-Yield}}
\index{v\-Port\-Yield@{v\-Port\-Yield}!CCS/ARM_Cortex-R4/portmacro.h@{C\-C\-S/\-A\-R\-M\-\_\-\-Cortex-\/\-R4/portmacro.\-h}}
\subsubsection[{v\-Port\-Yield}]{\setlength{\rightskip}{0pt plus 5cm}{\bf void} v\-Port\-Yield (
\begin{DoxyParamCaption}
\item[{{\bf void}}]{}
\end{DoxyParamCaption}
)}}\label{CCS_2ARM__Cortex-R4_2portmacro_8h_add01c927fb689f7ec170e42d47d27927}
