{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1709606231759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1709606231760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 04 20:37:11 2024 " "Processing started: Mon Mar 04 20:37:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1709606231760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606231760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu_4bit -c alu_4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606231760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1709606232098 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1709606232098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/adder_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file subtractor_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 subtractor_4bit " "Found entity 1: subtractor_4bit" {  } { { "subtractor_4bit.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/subtractor_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4bit " "Found entity 1: alu_4bit" {  } { { "alu_4bit.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_4bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_4bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_4bit_tb " "Found entity 1: alu_4bit_tb" {  } { { "alu_4bit_tb.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier_4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplier_4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplier_4bit " "Found entity 1: multiplier_4bit" {  } { { "multiplier_4bit.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/multiplier_4bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237277 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BinaryToDecimal.sv " "Can't analyze file -- file BinaryToDecimal.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1709606237280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digitextractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file digitextractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DigitExtractor " "Found entity 1: DigitExtractor" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentoutput.sv 1 1 " "Found 1 design units, including 1 entities, in source file segmentoutput.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segmentOutput " "Found entity 1: segmentOutput" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237282 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_4bit " "Elaborating entity \"alu_4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1709606237317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:adder " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:adder\"" {  } { { "alu_4bit.sv" "adder" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_4bit subtractor_4bit:subtractor " "Elaborating entity \"subtractor_4bit\" for hierarchy \"subtractor_4bit:subtractor\"" {  } { { "alu_4bit.sv" "subtractor" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier_4bit multiplier_4bit:multiplier " "Elaborating entity \"multiplier_4bit\" for hierarchy \"multiplier_4bit:multiplier\"" {  } { { "alu_4bit.sv" "multiplier" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigitExtractor DigitExtractor:extractor " "Elaborating entity \"DigitExtractor\" for hierarchy \"DigitExtractor:extractor\"" {  } { { "alu_4bit.sv" "extractor" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237320 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "DigitExtractor.sv(16) " "Verilog HDL Case Statement warning at DigitExtractor.sv(16): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 16 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1709606237321 "|alu_4bit|DigitExtractor:extractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentOutput segmentOutput:segment1 " "Elaborating entity \"segmentOutput\" for hierarchy \"segmentOutput:segment1\"" {  } { { "alu_4bit.sv" "segment1" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/alu_4bit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237321 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "segmentOutput.sv(10) " "Verilog HDL Case Statement warning at segmentOutput.sv(10): incomplete case statement has no default case item" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "segments1 segmentOutput.sv(8) " "Verilog HDL Always Construct warning at segmentOutput.sv(8): inferring latch(es) for variable \"segments1\", which holds its previous value in one or more paths through the always construct" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[0\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[0\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[1\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[1\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[2\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[2\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[3\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[3\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[4\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[4\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[5\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[5\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segments1\[6\] segmentOutput.sv(8) " "Inferred latch for \"segments1\[6\]\" at segmentOutput.sv(8)" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237322 "|alu_4bit|segmentOutput:segment1"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[0\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[0\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[1\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[1\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[2\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[2\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[3\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[3\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[4\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[4\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[5\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[5\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment2\|segments1\[6\] " "LATCH primitive \"segmentOutput:segment2\|segments1\[6\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment3\|segments1\[0\] " "LATCH primitive \"segmentOutput:segment3\|segments1\[0\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment3\|segments1\[1\] " "LATCH primitive \"segmentOutput:segment3\|segments1\[1\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment3\|segments1\[2\] " "LATCH primitive \"segmentOutput:segment3\|segments1\[2\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment3\|segments1\[3\] " "LATCH primitive \"segmentOutput:segment3\|segments1\[3\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment3\|segments1\[4\] " "LATCH primitive \"segmentOutput:segment3\|segments1\[4\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment3\|segments1\[5\] " "LATCH primitive \"segmentOutput:segment3\|segments1\[5\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment3\|segments1\[6\] " "LATCH primitive \"segmentOutput:segment3\|segments1\[6\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237597 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DigitExtractor:extractor\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DigitExtractor:extractor\|Div1\"" {  } { { "DigitExtractor.sv" "Div1" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709606237606 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DigitExtractor:extractor\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DigitExtractor:extractor\|Mod0\"" {  } { { "DigitExtractor.sv" "Mod0" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709606237606 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DigitExtractor:extractor\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DigitExtractor:extractor\|Mod1\"" {  } { { "DigitExtractor.sv" "Mod1" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709606237606 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DigitExtractor:extractor\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DigitExtractor:extractor\|Div0\"" {  } { { "DigitExtractor.sv" "Div0" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1709606237606 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1709606237606 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitExtractor:extractor\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"DigitExtractor:extractor\|lpm_divide:Div1\"" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitExtractor:extractor\|lpm_divide:Div1 " "Instantiated megafunction \"DigitExtractor:extractor\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237641 ""}  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709606237641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vno.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vno.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vno " "Found entity 1: lpm_divide_vno" {  } { { "db/lpm_divide_vno.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/lpm_divide_vno.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_8ag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_8ag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_8ag " "Found entity 1: abs_divider_8ag" {  } { { "db/abs_divider_8ag.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/abs_divider_8ag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0te " "Found entity 1: alt_u_div_0te" {  } { { "db/alt_u_div_0te.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/alt_u_div_0te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_on9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_on9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_on9 " "Found entity 1: lpm_abs_on9" {  } { { "db/lpm_abs_on9.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/lpm_abs_on9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitExtractor:extractor\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DigitExtractor:extractor\|lpm_divide:Mod0\"" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitExtractor:extractor\|lpm_divide:Mod0 " "Instantiated megafunction \"DigitExtractor:extractor\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237719 ""}  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709606237719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2go.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2go.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2go " "Found entity 1: lpm_divide_2go" {  } { { "db/lpm_divide_2go.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/lpm_divide_2go.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitExtractor:extractor\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"DigitExtractor:extractor\|lpm_divide:Mod1\"" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitExtractor:extractor\|lpm_divide:Mod1 " "Instantiated megafunction \"DigitExtractor:extractor\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237759 ""}  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709606237759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DigitExtractor:extractor\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DigitExtractor:extractor\|lpm_divide:Div0\"" {  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606237764 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DigitExtractor:extractor\|lpm_divide:Div0 " "Instantiated megafunction \"DigitExtractor:extractor\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237764 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1709606237764 ""}  } { { "DigitExtractor.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/DigitExtractor.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1709606237764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2oo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2oo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2oo " "Found entity 1: lpm_divide_2oo" {  } { { "db/lpm_divide_2oo.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/lpm_divide_2oo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_bag.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_bag.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_bag " "Found entity 1: abs_divider_bag" {  } { { "db/abs_divider_bag.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/abs_divider_bag.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6te " "Found entity 1: alt_u_div_6te" {  } { { "db/alt_u_div_6te.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/alt_u_div_6te.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1709606237830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606237830 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[0\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[0\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[1\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[1\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[2\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[2\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[3\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[3\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[4\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[4\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[5\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[5\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237865 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "segmentOutput:segment1\|segments1\[6\] " "LATCH primitive \"segmentOutput:segment1\|segments1\[6\]\" is permanently enabled" {  } { { "segmentOutput.sv" "" { Text "C:/Users/Gustavo/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/4bits/segmentOutput.sv" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1709606237865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1709606238269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1709606238585 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1709606238585 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "335 " "Implemented 335 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1709606238621 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1709606238621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Implemented 303 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1709606238621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1709606238621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1709606238638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 04 20:37:18 2024 " "Processing ended: Mon Mar 04 20:37:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1709606238638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1709606238638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1709606238638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1709606238638 ""}
