# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ADCControlHighSpeedFinal.srcs/sources_1/imports/Transfer/adc_control.vhd" \
"../../../../ADCControlHighSpeedFinal.srcs/sources_1/imports/VHDL/PulseGenInvertHS/PulseGenInvertHS.srcs/sources_1/imports/Transfer/pulse_gen_invert.vhd" \
"../../../../ADCControlHighSpeedFinal.srcs/sources_1/imports/VHDL/PulseWidthGen/PulseWidthGen.srcs/sources_1/new/pulse_width_gen.vhd" \
"../../../../ADCControlHighSpeedFinal.srcs/sources_1/imports/Transfer/ADC_CONTROL_TOP.vhd" \

# Do not sort compile order
nosort
