

Microchip MPLAB XC8 Assembler V2.20 build 20200408173844 
                                                                                               Fri Sep 04 17:27:07 2020

Microchip MPLAB XC8 C Compiler v2.20 (Free license) build 20200408173844 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTDbits	set	3971
    48  0000                     _PORTBbits	set	3969
    49  0000                     _PORTD	set	3971
    50  0000                     _LATB	set	3978
    51  0000                     _TRISD	set	3989
    52  0000                     _TRISB	set	3987
    53  0000                     _OSCCONbits	set	4051
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007F3A                     __pcinit:
    59                           	callstack 0
    60  007F3A                     start_initialization:
    61                           	callstack 0
    62  007F3A                     __initialization:
    63                           	callstack 0
    64  007F3A                     end_of_initialization:
    65                           	callstack 0
    66  007F3A                     __end_of__initialization:
    67                           	callstack 0
    68  007F3A  0100               	movlb	0
    69  007F3C  EFA0  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000000                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000000                     
    75                           ; 1 bytes @ 0x0
    76 ;;
    77 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    78 ;;
    79 ;; *************** function _main *****************
    80 ;; Defined at:
    81 ;;		line 75 in file "main.c"
    82 ;; Parameters:    Size  Location     Type
    83 ;;		None
    84 ;; Auto vars:     Size  Location     Type
    85 ;;  move            1    0        unsigned char 
    86 ;; Return value:  Size  Location     Type
    87 ;;                  1    wreg      void 
    88 ;; Registers used:
    89 ;;		wreg, status,2
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    95 ;;      Params:         0       0       0       0       0       0       0       0       0
    96 ;;      Locals:         1       0       0       0       0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0
    98 ;;      Totals:         1       0       0       0       0       0       0       0       0
    99 ;;Total ram usage:        1 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108  007F40                     __ptext0:
   109                           	callstack 0
   110  007F40                     _main:
   111                           	callstack 31
   112  007F40                     
   113                           ;main.c: 77:     OSCCONbits.IRCF = 0b100;
   114  007F40  50D3               	movf	211,w,c	;volatile
   115  007F42  0B8F               	andlw	-113
   116  007F44  0940               	iorlw	64
   117  007F46  6ED3               	movwf	211,c	;volatile
   118                           
   119                           ;main.c: 78:     TRISB = 0b00001110;
   120  007F48  0E0E               	movlw	14
   121  007F4A  6E93               	movwf	147,c	;volatile
   122                           
   123                           ;main.c: 79:     TRISD = 0;
   124  007F4C  0E00               	movlw	0
   125  007F4E  6E95               	movwf	149,c	;volatile
   126                           
   127                           ;main.c: 81:     LATB = 0x00;
   128  007F50  0E00               	movlw	0
   129  007F52  6E8A               	movwf	138,c	;volatile
   130                           
   131                           ;main.c: 82:     PORTD= 0x00;
   132  007F54  0E00               	movlw	0
   133  007F56  6E83               	movwf	131,c	;volatile
   134  007F58                     
   135                           ;main.c: 83:     PORTBbits.RB7=1;
   136  007F58  8E81               	bsf	129,7,c	;volatile
   137  007F5A                     
   138                           ;main.c: 84:     PORTBbits.RB6=1;
   139  007F5A  8C81               	bsf	129,6,c	;volatile
   140  007F5C                     
   141                           ;main.c: 85:     PORTBbits.RB5=1;
   142  007F5C  8A81               	bsf	129,5,c	;volatile
   143  007F5E                     
   144                           ;main.c: 86:     PORTBbits.RB4=1;
   145  007F5E  8881               	bsf	129,4,c	;volatile
   146  007F60                     l716:
   147                           
   148                           ;main.c: 89:         if(PORTBbits.RB7 == 1){
   149  007F60  AE81               	btfss	129,7,c	;volatile
   150  007F62  EFB5  F03F         	goto	u11
   151  007F66  EFB7  F03F         	goto	u10
   152  007F6A                     u11:
   153  007F6A  EFBE  F03F         	goto	l20
   154  007F6E                     u10:
   155  007F6E                     
   156                           ;main.c: 90:             PORTDbits.RD1 = 1;
   157  007F6E  8283               	bsf	131,1,c	;volatile
   158                           
   159                           ;main.c: 91:             PORTDbits.RD2 = 1;
   160  007F70  8483               	bsf	131,2,c	;volatile
   161                           
   162                           ;main.c: 92:             PORTDbits.RD5 = 1;
   163  007F72  8A83               	bsf	131,5,c	;volatile
   164                           
   165                           ;main.c: 93:             PORTDbits.RD6 = 1;
   166  007F74  8C83               	bsf	131,6,c	;volatile
   167                           
   168                           ;main.c: 94:             PORTBbits.RB7 = 1;
   169  007F76  8E81               	bsf	129,7,c	;volatile
   170                           
   171                           ;main.c: 96:         }else{
   172  007F78  EFC3  F03F         	goto	l21
   173  007F7C                     l20:
   174                           
   175                           ;main.c: 97:             PORTDbits.RD1 = 0;
   176  007F7C  9283               	bcf	131,1,c	;volatile
   177                           
   178                           ;main.c: 98:             PORTDbits.RD2 = 0;
   179  007F7E  9483               	bcf	131,2,c	;volatile
   180                           
   181                           ;main.c: 99:             PORTDbits.RD5 = 0;
   182  007F80  9A83               	bcf	131,5,c	;volatile
   183                           
   184                           ;main.c: 100:             PORTDbits.RD6 = 0;
   185  007F82  9C83               	bcf	131,6,c	;volatile
   186                           
   187                           ;main.c: 101:             PORTBbits.RB7 = 1;
   188  007F84  8E81               	bsf	129,7,c	;volatile
   189  007F86                     l21:
   190                           
   191                           ;main.c: 104:         if(PORTBbits.RB6 == 1){
   192  007F86  AC81               	btfss	129,6,c	;volatile
   193  007F88  EFC8  F03F         	goto	u21
   194  007F8C  EFCA  F03F         	goto	u20
   195  007F90                     u21:
   196  007F90  EFD1  F03F         	goto	l22
   197  007F94                     u20:
   198  007F94                     
   199                           ;main.c: 105:             PORTDbits.RD1 = 1;
   200  007F94  8283               	bsf	131,1,c	;volatile
   201                           
   202                           ;main.c: 106:             PORTDbits.RD2 = 1;
   203  007F96  8483               	bsf	131,2,c	;volatile
   204                           
   205                           ;main.c: 107:             PORTDbits.RD5 = 1;
   206  007F98  8A83               	bsf	131,5,c	;volatile
   207                           
   208                           ;main.c: 108:             PORTDbits.RD6 = 1;
   209  007F9A  8C83               	bsf	131,6,c	;volatile
   210                           
   211                           ;main.c: 109:             PORTBbits.RB6 = 1;
   212  007F9C  8C81               	bsf	129,6,c	;volatile
   213                           
   214                           ;main.c: 111:         }else{
   215  007F9E  EFD6  F03F         	goto	l23
   216  007FA2                     l22:
   217                           
   218                           ;main.c: 112:             PORTDbits.RD1 = 0;
   219  007FA2  9283               	bcf	131,1,c	;volatile
   220                           
   221                           ;main.c: 113:             PORTDbits.RD2 = 0;
   222  007FA4  9483               	bcf	131,2,c	;volatile
   223                           
   224                           ;main.c: 114:             PORTDbits.RD5 = 0;
   225  007FA6  9A83               	bcf	131,5,c	;volatile
   226                           
   227                           ;main.c: 115:             PORTDbits.RD6 = 0;
   228  007FA8  9C83               	bcf	131,6,c	;volatile
   229                           
   230                           ;main.c: 116:             PORTBbits.RB6 = 0;
   231  007FAA  9C81               	bcf	129,6,c	;volatile
   232  007FAC                     l23:
   233                           
   234                           ;main.c: 119:         if(PORTBbits.RB5 == 1){
   235  007FAC  AA81               	btfss	129,5,c	;volatile
   236  007FAE  EFDB  F03F         	goto	u31
   237  007FB2  EFDD  F03F         	goto	u30
   238  007FB6                     u31:
   239  007FB6  EFE4  F03F         	goto	l24
   240  007FBA                     u30:
   241  007FBA                     
   242                           ;main.c: 120:             PORTDbits.RD1 = 1;
   243  007FBA  8283               	bsf	131,1,c	;volatile
   244                           
   245                           ;main.c: 121:             PORTDbits.RD2 = 1;
   246  007FBC  8483               	bsf	131,2,c	;volatile
   247                           
   248                           ;main.c: 122:             PORTDbits.RD5 = 1;
   249  007FBE  8A83               	bsf	131,5,c	;volatile
   250                           
   251                           ;main.c: 123:             PORTDbits.RD6 = 1;
   252  007FC0  8C83               	bsf	131,6,c	;volatile
   253                           
   254                           ;main.c: 124:             PORTBbits.RB5 = 1;
   255  007FC2  8A81               	bsf	129,5,c	;volatile
   256                           
   257                           ;main.c: 126:         }else{
   258  007FC4  EFE9  F03F         	goto	l25
   259  007FC8                     l24:
   260                           
   261                           ;main.c: 127:             PORTDbits.RD1 = 0;
   262  007FC8  9283               	bcf	131,1,c	;volatile
   263                           
   264                           ;main.c: 128:             PORTDbits.RD2 = 0;
   265  007FCA  9483               	bcf	131,2,c	;volatile
   266                           
   267                           ;main.c: 129:             PORTDbits.RD5 = 0;
   268  007FCC  9A83               	bcf	131,5,c	;volatile
   269                           
   270                           ;main.c: 130:             PORTDbits.RD6 = 0;
   271  007FCE  9C83               	bcf	131,6,c	;volatile
   272                           
   273                           ;main.c: 131:             PORTBbits.RB5 = 0;
   274  007FD0  9A81               	bcf	129,5,c	;volatile
   275  007FD2                     l25:
   276                           
   277                           ;main.c: 134:         if(PORTBbits.RB4 == 1){
   278  007FD2  A881               	btfss	129,4,c	;volatile
   279  007FD4  EFEE  F03F         	goto	u41
   280  007FD8  EFF0  F03F         	goto	u40
   281  007FDC                     u41:
   282  007FDC  EFF7  F03F         	goto	l26
   283  007FE0                     u40:
   284  007FE0                     
   285                           ;main.c: 135:             PORTDbits.RD1 = 1;
   286  007FE0  8283               	bsf	131,1,c	;volatile
   287                           
   288                           ;main.c: 136:             PORTDbits.RD2 = 1;
   289  007FE2  8483               	bsf	131,2,c	;volatile
   290                           
   291                           ;main.c: 137:             PORTDbits.RD5 = 1;
   292  007FE4  8A83               	bsf	131,5,c	;volatile
   293                           
   294                           ;main.c: 138:             PORTDbits.RD6 = 1;
   295  007FE6  8C83               	bsf	131,6,c	;volatile
   296                           
   297                           ;main.c: 139:             PORTBbits.RB4 = 1;
   298  007FE8  8881               	bsf	129,4,c	;volatile
   299                           
   300                           ;main.c: 141:         }else{
   301  007FEA  EFB0  F03F         	goto	l716
   302  007FEE                     l26:
   303                           
   304                           ;main.c: 142:             PORTDbits.RD1 = 0;
   305  007FEE  9283               	bcf	131,1,c	;volatile
   306                           
   307                           ;main.c: 143:             PORTDbits.RD2 = 0;
   308  007FF0  9483               	bcf	131,2,c	;volatile
   309                           
   310                           ;main.c: 144:             PORTDbits.RD5 = 0;
   311  007FF2  9A83               	bcf	131,5,c	;volatile
   312                           
   313                           ;main.c: 145:             PORTDbits.RD6 = 0;
   314  007FF4  9C83               	bcf	131,6,c	;volatile
   315                           
   316                           ;main.c: 146:             PORTBbits.RB4 = 0;
   317  007FF6  9881               	bcf	129,4,c	;volatile
   318  007FF8  EFB0  F03F         	goto	l716
   319  007FFC  EF00  F000         	goto	start
   320  008000                     __end_of_main:
   321                           	callstack 0
   322  0000                     
   323                           	psect	rparam
   324  0000                     
   325                           	psect	idloc
   326                           
   327                           ;Config register IDLOC0 @ 0x200000
   328                           ;	unspecified, using default values
   329  200000                     	org	2097152
   330  200000  FF                 	db	255
   331                           
   332                           ;Config register IDLOC1 @ 0x200001
   333                           ;	unspecified, using default values
   334  200001                     	org	2097153
   335  200001  FF                 	db	255
   336                           
   337                           ;Config register IDLOC2 @ 0x200002
   338                           ;	unspecified, using default values
   339  200002                     	org	2097154
   340  200002  FF                 	db	255
   341                           
   342                           ;Config register IDLOC3 @ 0x200003
   343                           ;	unspecified, using default values
   344  200003                     	org	2097155
   345  200003  FF                 	db	255
   346                           
   347                           ;Config register IDLOC4 @ 0x200004
   348                           ;	unspecified, using default values
   349  200004                     	org	2097156
   350  200004  FF                 	db	255
   351                           
   352                           ;Config register IDLOC5 @ 0x200005
   353                           ;	unspecified, using default values
   354  200005                     	org	2097157
   355  200005  FF                 	db	255
   356                           
   357                           ;Config register IDLOC6 @ 0x200006
   358                           ;	unspecified, using default values
   359  200006                     	org	2097158
   360  200006  FF                 	db	255
   361                           
   362                           ;Config register IDLOC7 @ 0x200007
   363                           ;	unspecified, using default values
   364  200007                     	org	2097159
   365  200007  FF                 	db	255
   366                           
   367                           	psect	config
   368                           
   369                           ;Config register CONFIG1L @ 0x300000
   370                           ;	PLL Prescaler Selection bits
   371                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   372                           ;	System Clock Postscaler Selection bits
   373                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   374                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   375                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   376  300000                     	org	3145728
   377  300000  00                 	db	0
   378                           
   379                           ;Config register CONFIG1H @ 0x300001
   380                           ;	Oscillator Selection bits
   381                           ;	FOSC = INTOSCIO_EC, Internal oscillator, port function on RA6, EC used by USB (INTIO)
   382                           ;	Fail-Safe Clock Monitor Enable bit
   383                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   384                           ;	Internal/External Oscillator Switchover bit
   385                           ;	IESO = OFF, Oscillator Switchover mode disabled
   386  300001                     	org	3145729
   387  300001  08                 	db	8
   388                           
   389                           ;Config register CONFIG2L @ 0x300002
   390                           ;	Power-up Timer Enable bit
   391                           ;	PWRT = OFF, PWRT disabled
   392                           ;	Brown-out Reset Enable bits
   393                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   394                           ;	Brown-out Reset Voltage bits
   395                           ;	BORV = 3, Minimum setting 2.05V
   396                           ;	USB Voltage Regulator Enable bit
   397                           ;	VREGEN = OFF, USB voltage regulator disabled
   398  300002                     	org	3145730
   399  300002  19                 	db	25
   400                           
   401                           ;Config register CONFIG2H @ 0x300003
   402                           ;	Watchdog Timer Enable bit
   403                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   404                           ;	Watchdog Timer Postscale Select bits
   405                           ;	WDTPS = 32768, 1:32768
   406  300003                     	org	3145731
   407  300003  1E                 	db	30
   408                           
   409                           ; Padding undefined space
   410  300004                     	org	3145732
   411  300004  FF                 	db	255
   412                           
   413                           ;Config register CONFIG3H @ 0x300005
   414                           ;	CCP2 MUX bit
   415                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   416                           ;	PORTB A/D Enable bit
   417                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   418                           ;	Low-Power Timer 1 Oscillator Enable bit
   419                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   420                           ;	MCLR Pin Enable bit
   421                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   422  300005                     	org	3145733
   423  300005  81                 	db	129
   424                           
   425                           ;Config register CONFIG4L @ 0x300006
   426                           ;	Stack Full/Underflow Reset Enable bit
   427                           ;	STVREN = ON, Stack full/underflow will cause Reset
   428                           ;	Single-Supply ICSP Enable bit
   429                           ;	LVP = ON, Single-Supply ICSP enabled
   430                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   431                           ;	ICPRT = OFF, ICPORT disabled
   432                           ;	Extended Instruction Set Enable bit
   433                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   434                           ;	Background Debugger Enable bit
   435                           ;	DEBUG = 0x1, unprogrammed default
   436  300006                     	org	3145734
   437  300006  85                 	db	133
   438                           
   439                           ; Padding undefined space
   440  300007                     	org	3145735
   441  300007  FF                 	db	255
   442                           
   443                           ;Config register CONFIG5L @ 0x300008
   444                           ;	Code Protection bit
   445                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   446                           ;	Code Protection bit
   447                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   448                           ;	Code Protection bit
   449                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   450                           ;	Code Protection bit
   451                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   452  300008                     	org	3145736
   453  300008  0F                 	db	15
   454                           
   455                           ;Config register CONFIG5H @ 0x300009
   456                           ;	Boot Block Code Protection bit
   457                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   458                           ;	Data EEPROM Code Protection bit
   459                           ;	CPD = OFF, Data EEPROM is not code-protected
   460  300009                     	org	3145737
   461  300009  C0                 	db	192
   462                           
   463                           ;Config register CONFIG6L @ 0x30000A
   464                           ;	Write Protection bit
   465                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   466                           ;	Write Protection bit
   467                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   468                           ;	Write Protection bit
   469                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   470                           ;	Write Protection bit
   471                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   472  30000A                     	org	3145738
   473  30000A  0F                 	db	15
   474                           
   475                           ;Config register CONFIG6H @ 0x30000B
   476                           ;	Configuration Register Write Protection bit
   477                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   478                           ;	Boot Block Write Protection bit
   479                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   480                           ;	Data EEPROM Write Protection bit
   481                           ;	WRTD = OFF, Data EEPROM is not write-protected
   482  30000B                     	org	3145739
   483  30000B  E0                 	db	224
   484                           
   485                           ;Config register CONFIG7L @ 0x30000C
   486                           ;	Table Read Protection bit
   487                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   488                           ;	Table Read Protection bit
   489                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   490                           ;	Table Read Protection bit
   491                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   492                           ;	Table Read Protection bit
   493                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   494  30000C                     	org	3145740
   495  30000C  0F                 	db	15
   496                           
   497                           ;Config register CONFIG7H @ 0x30000D
   498                           ;	Boot Block Table Read Protection bit
   499                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   500  30000D                     	org	3145741
   501  30000D  40                 	db	64
   502                           tosu	equ	0xFFF
   503                           tosh	equ	0xFFE
   504                           tosl	equ	0xFFD
   505                           stkptr	equ	0xFFC
   506                           pclatu	equ	0xFFB
   507                           pclath	equ	0xFFA
   508                           pcl	equ	0xFF9
   509                           tblptru	equ	0xFF8
   510                           tblptrh	equ	0xFF7
   511                           tblptrl	equ	0xFF6
   512                           tablat	equ	0xFF5
   513                           prodh	equ	0xFF4
   514                           prodl	equ	0xFF3
   515                           indf0	equ	0xFEF
   516                           postinc0	equ	0xFEE
   517                           postdec0	equ	0xFED
   518                           preinc0	equ	0xFEC
   519                           plusw0	equ	0xFEB
   520                           fsr0h	equ	0xFEA
   521                           fsr0l	equ	0xFE9
   522                           wreg	equ	0xFE8
   523                           indf1	equ	0xFE7
   524                           postinc1	equ	0xFE6
   525                           postdec1	equ	0xFE5
   526                           preinc1	equ	0xFE4
   527                           plusw1	equ	0xFE3
   528                           fsr1h	equ	0xFE2
   529                           fsr1l	equ	0xFE1
   530                           bsr	equ	0xFE0
   531                           indf2	equ	0xFDF
   532                           postinc2	equ	0xFDE
   533                           postdec2	equ	0xFDD
   534                           preinc2	equ	0xFDC
   535                           plusw2	equ	0xFDB
   536                           fsr2h	equ	0xFDA
   537                           fsr2l	equ	0xFD9
   538                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      1       1
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 1     1      0       0
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      1       1       1        1.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.20 build 20200408173844 
Symbol Table                                                                                   Fri Sep 04 17:27:07 2020

                     l20 7F7C                       l21 7F86                       l22 7FA2  
                     l23 7FAC                       l24 7FC8                       l25 7FD2  
                     l26 7FEE                       u10 7F6E                       u11 7F6A  
                     u20 7F94                       u21 7F90                       u30 7FBA  
                     u31 7FB6                       u40 7FE0                       u41 7FDC  
                    l710 7F5A                      l720 7F94                      l712 7F5C  
                    l722 7FBA                      l714 7F5E                      l706 7F40  
                    l724 7FE0                      l716 7F60                      l708 7F58  
                    l718 7F6E                     _LATB 000F8A                     _main 7F40  
                   start 0000             ___param_bank 000000                    ?_main 0000  
                  _PORTD 000F83                    _TRISB 000F93                    _TRISD 000F95  
        __initialization 7F3A             __end_of_main 8000                   ??_main 0000  
          __activetblptr 000000               __accesstop 0060  __end_of__initialization 7F3A  
          ___rparam_used 000001           __pcstackCOMRAM 0000                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F3A                  __ramtop 0800  
                __ptext0 7F40     end_of_initialization 7F3A                _PORTBbits 000F81  
              _PORTDbits 000F83      start_initialization 7F3A                 __Hrparam 0000  
               __Lrparam 0000            __size_of_main 00C0               _OSCCONbits 000FD3  
