$date
	Thu Oct 30 22:31:24 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module register_file_tb $end
$var wire 64 ! out2 [63:0] $end
$var wire 64 " out1 [63:0] $end
$var parameter 32 # CLOCK_HALF_PERIOD $end
$var parameter 32 $ REG_ADDR_SIZE $end
$var parameter 32 % WORD_SIZE $end
$var reg 1 & clk $end
$var reg 64 ' data [63:0] $end
$var reg 1 ( en $end
$var reg 4 ) r1 [3:0] $end
$var reg 4 * r2 [3:0] $end
$var reg 4 + write [3:0] $end
$scope module uut $end
$var wire 1 & clk $end
$var wire 64 , data [63:0] $end
$var wire 1 ( en $end
$var wire 64 - out1 [63:0] $end
$var wire 64 . out2 [63:0] $end
$var wire 4 / r1 [3:0] $end
$var wire 4 0 r2 [3:0] $end
$var wire 4 1 write [3:0] $end
$var parameter 32 2 REG_ADDR_SIZE $end
$var parameter 32 3 WORD_SIZE $end
$var reg 64 4 out1reg [63:0] $end
$var reg 64 5 out2reg [63:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 6 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000000 3
b100 2
b1000000 %
b100 $
b1010 #
$end
#0
$dumpvars
b0 6
bx 5
bx 4
b1 1
b10 0
b1 /
bx .
bx -
b1000011 ,
b1 +
b10 *
b1 )
1(
b1000011 '
0&
bx "
bx !
$end
#10000
1&
b1 6
#20000
0&
b10 6
b101001 '
b101001 ,
b10 +
b10 1
#30000
b1000011 "
b1000011 -
b1000011 4
1&
b11 6
#40000
0&
b100 6
b101010 '
b101010 ,
b0 +
b0 1
#50000
b101001 !
b101001 .
b101001 5
1&
b101 6
#60000
0&
b110 6
b10101 '
b10101 ,
b0 *
b0 0
b1111 +
b1111 1
#70000
b0 !
b0 .
b0 5
1&
b111 6
#80000
0&
b1000 6
#85000
b10110 '
b10110 ,
b10 *
b10 0
b1111 )
b1111 /
#90000
b101001 !
b101001 .
b101001 5
b10101 "
b10101 -
b10101 4
1&
b1001 6
#100000
0&
b1010 6
#110000
b10110 "
b10110 -
b10110 4
1&
b1011 6
#120000
0&
b1100 6
#130000
1&
b1101 6
#140000
0&
b1110 6
#150000
1&
b1111 6
#160000
0&
b10000 6
#170000
1&
b10001 6
#180000
0&
b10010 6
#190000
1&
b10011 6
#200000
0&
b10100 6
