Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 18 18:07:19 2025
| Host         : ensc-pit-w18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ip_design_wrapper_timing_summary_routed.rpt -pb ip_design_wrapper_timing_summary_routed.pb -rpx ip_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ip_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.307     -637.311                    230                 5935        0.040        0.000                      0                 5911        2.000        0.000                       0                  2679  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
clk_fpga_1                          {0.000 50.000}       100.000         10.000          
clk_fpga_2                          {0.000 4.000}        8.000           125.000         
ip_design_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_ip_design_clk_wiz_0_0    {0.000 4.630}        9.259           108.000         
  clkfbout_ip_design_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                3.805        0.000                      0                 3262        0.055        0.000                      0                 3262        4.020        0.000                       0                  1494  
clk_fpga_1                                                                                                                                                                           97.845        0.000                       0                     1  
clk_fpga_2                               -0.388       -3.048                     12                 2010        0.040        0.000                      0                 2010        2.750        0.000                       0                   990  
ip_design_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_ip_design_clk_wiz_0_0          3.870        0.000                      0                  354        0.095        0.000                      0                  354        3.650        0.000                       0                   190  
  clkfbout_ip_design_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_ip_design_clk_wiz_0_0  clk_fpga_2                           -3.307     -634.263                    218                  230        0.122        0.000                      0                  218  
clk_fpga_2                      clk_out1_ip_design_clk_wiz_0_0        6.702        0.000                      0                   12                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_fpga_2                      clk_fpga_2                            5.381        0.000                      0                   71        0.507        0.000                      0                   71  
**async_default**               clk_out1_ip_design_clk_wiz_0_0  clk_out1_ip_design_clk_wiz_0_0        6.211        0.000                      0                   52        0.397        0.000                      0                   52  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.805ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 2.195ns (35.799%)  route 3.936ns (64.201%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.692     2.986    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.478     3.464 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.756     4.220    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y83         LUT3 (Prop_lut3_I1_O)        0.296     4.516 f  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.455     4.971    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     5.095 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.641     5.737    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124     5.861 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.070     6.931    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.055 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     7.055    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X28Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.456    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.769 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           1.013     8.782    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X26Y86         LUT3 (Prop_lut3_I0_O)        0.335     9.117 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.117    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X26Y86         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.516    12.695    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y86         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X26Y86         FDRE (Setup_fdre_C_D)        0.118    12.923    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  3.805    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 2.324ns (38.017%)  route 3.789ns (61.983%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 12.695 - 10.000 ) 
    Source Clock Delay      (SCD):    2.986ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.692     2.986    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y88         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.478     3.464 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=11, routed)          0.756     4.220    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X32Y83         LUT3 (Prop_lut3_I1_O)        0.296     4.516 f  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.455     4.971    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y85         LUT6 (Prop_lut6_I3_O)        0.124     5.095 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.641     5.737    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y83         LUT3 (Prop_lut3_I2_O)        0.124     5.861 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.070     6.931    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X28Y84         LUT4 (Prop_lut4_I3_O)        0.124     7.055 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_7/O
                         net (fo=1, routed)           0.000     7.055    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][3]
    SLICE_X28Y84         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.456 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.456    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X28Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.570 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.570    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X28Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.904 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.866     8.770    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X26Y86         LUT3 (Prop_lut3_I0_O)        0.329     9.099 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.099    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X26Y86         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.516    12.695    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y86         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X26Y86         FDRE (Setup_fdre_C_D)        0.118    12.923    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.923    
                         arrival time                          -9.099    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.939ns (34.464%)  route 3.687ns (65.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.075     5.440    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.564 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.657     6.221    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y89         LUT4 (Prop_lut4_I2_O)        0.149     6.370 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.195     7.564    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.332     7.896 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.761     8.657    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.480    12.659    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.939ns (34.464%)  route 3.687ns (65.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.075     5.440    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.564 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.657     6.221    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y89         LUT4 (Prop_lut4_I2_O)        0.149     6.370 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.195     7.564    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.332     7.896 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.761     8.657    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.480    12.659    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[17]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.939ns (34.464%)  route 3.687ns (65.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.075     5.440    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.564 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.657     6.221    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y89         LUT4 (Prop_lut4_I2_O)        0.149     6.370 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.195     7.564    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.332     7.896 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.761     8.657    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.480    12.659    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[18]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.939ns (34.464%)  route 3.687ns (65.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.075     5.440    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.564 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.657     6.221    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y89         LUT4 (Prop_lut4_I2_O)        0.149     6.370 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.195     7.564    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.332     7.896 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.761     8.657    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.480    12.659    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[19]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.939ns (34.464%)  route 3.687ns (65.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.075     5.440    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.564 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.657     6.221    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y89         LUT4 (Prop_lut4_I2_O)        0.149     6.370 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.195     7.564    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.332     7.896 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.761     8.657    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.480    12.659    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[20]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.939ns (34.464%)  route 3.687ns (65.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.075     5.440    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.564 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.657     6.221    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y89         LUT4 (Prop_lut4_I2_O)        0.149     6.370 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.195     7.564    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.332     7.896 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.761     8.657    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.480    12.659    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[21]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.939ns (34.464%)  route 3.687ns (65.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.075     5.440    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.564 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.657     6.221    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y89         LUT4 (Prop_lut4_I2_O)        0.149     6.370 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.195     7.564    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.332     7.896 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.761     8.657    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.480    12.659    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[22]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.939ns (34.464%)  route 3.687ns (65.536%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.737     3.031    ip_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.075     5.440    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X34Y89         LUT5 (Prop_lut5_I4_O)        0.124     5.564 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.657     6.221    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X35Y89         LUT4 (Prop_lut4_I2_O)        0.149     6.370 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[7]_i_3/O
                         net (fo=16, routed)          1.195     7.564    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg_wren__0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.332     7.896 r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0[23]_i_1/O
                         net (fo=8, routed)           0.761     8.657    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/p_1_in[23]
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        1.480    12.659    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y98         FDRE                                         r  ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y98         FDRE (Setup_fdre_C_CE)      -0.169    12.565    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg0_reg[23]
  -------------------------------------------------------------------
                         required time                         12.565    
                         arrival time                          -8.657    
  -------------------------------------------------------------------
                         slack                                  3.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.557     0.893    ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  ip_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.144    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.824     1.190    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.297%)  route 0.194ns (56.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.551     0.887    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y90         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.194     1.228    ip_design_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_i_d2[3]
    SLICE_X49Y90         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.823     1.189    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y90         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.012     1.166    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.166    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.848%)  route 0.159ns (49.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.656     0.992    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[60]/Q
                         net (fo=1, routed)           0.159     1.315    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[29]
    SLICE_X31Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.247ns (57.417%)  route 0.183ns (42.583%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.550     0.886    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.183     1.217    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/scndry_vect_out[7]
    SLICE_X48Y89         LUT2 (Prop_lut2_I0_O)        0.099     1.316 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.316    ip_design_i/axi_gpio_1/U0/gpio_core_1/gpio2_data_in_xor[0]
    SLICE_X48Y89         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.822     1.188    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y89         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X48Y89         FDRE (Hold_fdre_C_D)         0.092     1.245    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gen_interrupt_dual.gpio2_data_in_xor_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.316    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.953%)  route 0.178ns (52.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.656     0.992    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[58]/Q
                         net (fo=1, routed)           0.178     1.334    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[27]
    SLICE_X31Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y99         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.574     0.910    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y89         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.151    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X30Y89         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.842     1.208    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.285     0.923    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.053    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.577     0.913    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.154    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.845     1.211    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.285     0.926    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.056    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.056    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.620%)  route 0.235ns (61.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.551     0.887    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y91         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.235     1.270    ip_design_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_i_d2[1]
    SLICE_X47Y91         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.823     1.189    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y91         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y91         FDRE (Hold_fdre_C_D)         0.016     1.170    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.620%)  route 0.235ns (61.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.550     0.886    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X50Y89         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.235     1.269    ip_design_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_i_d2[0]
    SLICE_X47Y89         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.822     1.188    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y89         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[0]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X47Y89         FDRE (Hold_fdre_C_D)         0.016     1.169    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.148ns (38.620%)  route 0.235ns (61.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.549     0.885    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X50Y87         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.235     1.268    ip_design_i/axi_gpio_1/U0/gpio_core_1/gpio_io_i_d2[2]
    SLICE_X47Y87         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1494, routed)        0.820     1.186    ip_design_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y87         FDRE                                         r  ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X47Y87         FDRE (Hold_fdre_C_D)         0.016     1.167    ip_design_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y93    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y93    ip_design_i/led_controller_0/U0/led_controller_v1_0_S00_AXI_inst/slv_reg3_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y81    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y81    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y83    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[9]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y99    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y88    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y88    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y94    ip_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           12  Failing Endpoints,  Worst Slack       -0.388ns,  Total Violation       -3.048ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.800ns (36.056%)  route 4.966ns (63.944%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.643    10.266    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.119    10.385 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.603    10.988    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X30Y102        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y102        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X30Y102        FDRE (Setup_fdre_C_CE)      -0.400    10.601    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[6]
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.766ns  (logic 2.800ns (36.056%)  route 4.966ns (63.944%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.643    10.266    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.119    10.385 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.603    10.988    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X30Y102        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y102        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X30Y102        FDRE (Setup_fdre_C_CE)      -0.400    10.601    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[7]
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.800ns (36.287%)  route 4.916ns (63.713%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.643    10.266    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.119    10.385 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.554    10.939    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X30Y101        FDRE (Setup_fdre_C_CE)      -0.400    10.601    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[2]
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.800ns (36.287%)  route 4.916ns (63.713%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.643    10.266    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.119    10.385 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.554    10.939    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X30Y101        FDRE (Setup_fdre_C_CE)      -0.400    10.601    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[3]
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.800ns (36.287%)  route 4.916ns (63.713%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.643    10.266    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.119    10.385 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.554    10.939    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X30Y101        FDRE (Setup_fdre_C_CE)      -0.400    10.601    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[4]
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 2.800ns (36.287%)  route 4.916ns (63.713%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.643    10.266    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.119    10.385 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.554    10.939    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X30Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X30Y101        FDRE (Setup_fdre_C_CE)      -0.400    10.601    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[5]
  -------------------------------------------------------------------
                         required time                         10.601    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 2.800ns (37.194%)  route 4.728ns (62.806%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.643    10.266    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.119    10.385 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.366    10.751    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X29Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X29Y101        FDRE (Setup_fdre_C_CE)      -0.436    10.565    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[0]
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.186ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.528ns  (logic 2.800ns (37.194%)  route 4.728ns (62.806%))
  Logic Levels:           6  (LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.643    10.266    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT5 (Prop_lut5_I1_O)        0.119    10.385 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1/O
                         net (fo=8, routed)           0.366    10.751    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0
    SLICE_X29Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X29Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X29Y101        FDRE (Setup_fdre_C_CE)      -0.436    10.565    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats_reg[1]
  -------------------------------------------------------------------
                         required time                         10.565    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                 -0.186    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.738ns  (logic 2.929ns (37.850%)  route 4.809ns (62.150%))
  Logic Levels:           7  (LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 10.705 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.517    10.140    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y100        LUT5 (Prop_lut5_I4_O)        0.124    10.264 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[3]_i_2/O
                         net (fo=1, routed)           0.573    10.837    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[3]_i_2_n_0
    SLICE_X30Y98         LUT6 (Prop_lut6_I5_O)        0.124    10.961 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.961    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[3]_i_1_n_0
    SLICE_X30Y98         FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.526    10.705    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X30Y98         FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[3]/C
                         clock pessimism              0.129    10.834    
                         clock uncertainty           -0.125    10.709    
    SLICE_X30Y98         FDRE (Setup_fdre_C_D)        0.081    10.790    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.790    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.126ns  (required time - arrival time)
  Source:                 ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.798ns (37.348%)  route 4.694ns (62.652%))
  Logic Levels:           6  (LUT2=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 10.879 - 8.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.929     3.223    ip_design_i/processing_system7_0/inst/M_AXI_GP1_ACLK
    PS7_X0Y0             PS7                                          r  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP1ACLK_MAXIGP1ARSIZE[0])
                                                      1.409     4.632 f  ip_design_i/processing_system7_0/inst/PS7_i/MAXIGP1ARSIZE[0]
                         net (fo=3, routed)           0.962     5.594    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_arsize[0]
    SLICE_X27Y100        LUT2 (Prop_lut2_I1_O)        0.150     5.744 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9/O
                         net (fo=1, routed)           1.204     6.948    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_9_n_0
    SLICE_X28Y105        LUT6 (Prop_lut6_I5_O)        0.326     7.274 f  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_3/O
                         net (fo=7, routed)           0.643     7.917    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_trigger_decerr
    SLICE_X28Y103        LUT5 (Prop_lut5_I1_O)        0.150     8.067 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0_i_1/O
                         net (fo=3, routed)           0.483     8.550    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/mr_axi_arvalid
    SLICE_X28Y104        LUT2 (Prop_lut2_I0_O)        0.320     8.870 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=3, routed)           0.428     9.297    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/s_axi_arvalid
    SLICE_X31Y104        LUT2 (Prop_lut2_I0_O)        0.326     9.623 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/m_axi_arvalid_INST_0/O
                         net (fo=11, routed)          0.639    10.262    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_arvalid
    SLICE_X30Y102        LUT4 (Prop_lut4_I1_O)        0.117    10.379 r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[4]_i_1/O
                         net (fo=3, routed)           0.335    10.714    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[4]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.700    10.879    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X31Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]/C
                         clock pessimism              0.247    11.126    
                         clock uncertainty           -0.125    11.001    
    SLICE_X31Y101        FDRE (Setup_fdre_C_CE)      -0.412    10.589    ip_design_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d_reg[2]
  -------------------------------------------------------------------
                         required time                         10.589    
                         arrival time                         -10.714    
  -------------------------------------------------------------------
                         slack                                 -0.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.314ns (64.207%)  route 0.175ns (35.793%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.557     0.893    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I/Q
                         net (fo=18, routed)          0.175     1.209    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/tCSR0_Reg[1]
    SLICE_X40Y100        LUT5 (Prop_lut5_I0_O)        0.045     1.254 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.254    ip_design_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[11]
    SLICE_X40Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.382 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[20].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.382    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[11]
    SLICE_X40Y100        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y100        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.100     1.342    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.209ns (46.201%)  route 0.243ns (53.799%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.638     0.974    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/aclk
    SLICE_X46Y106        FDRE                                         r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y106        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg/Q
                         net (fo=4, routed)           0.243     1.381    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.s_read_cmd_vacancy_i_reg_n_0
    SLICE_X50Y103        LUT3 (Prop_lut3_I1_O)        0.045     1.426 r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i[15]_i_1/O
                         net (fo=1, routed)           0.000     1.426    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i[15]_i_1_n_0
    SLICE_X50Y103        FDRE                                         r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.906     1.272    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/aclk
    SLICE_X50Y103        FDRE                                         r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[15]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y103        FDRE (Hold_fdre_C_D)         0.120     1.353    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_reg.m_read_cmd_mesg_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.327%)  route 0.219ns (59.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.633     0.969    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X50Y108        FDCE                                         r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDCE (Prop_fdce_C_Q)         0.148     1.117 r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/Q
                         net (fo=1, routed)           0.219     1.336    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_cdc
    SLICE_X47Y108        FDRE                                         r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.909     1.275    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aclk
    SLICE_X47Y108        FDRE                                         r  ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X47Y108        FDRE (Hold_fdre_C_D)         0.021     1.257    ip_design_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aresetn_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.940%)  route 0.292ns (64.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X14Y46         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[34]/Q
                         net (fo=1, routed)           0.292     1.388    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y9          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.908     1.274    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y9          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.011    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.307    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.307    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.863%)  route 0.348ns (71.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.556     0.892    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                         net (fo=1, routed)           0.348     1.380    ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[10]
    SLICE_X36Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X36Y101        FDRE                                         r  ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y101        FDRE (Hold_fdre_C_D)         0.053     1.295    ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.141ns (30.207%)  route 0.326ns (69.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/clk
    SLICE_X19Y44         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[9]/Q
                         net (fo=2, routed)           0.326     1.397    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.907     1.273    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.010    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.306    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.308%)  route 0.300ns (64.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.596     0.932    ip_design_i/vga_controller_0/U0/clk
    SLICE_X14Y46         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[12]/Q
                         net (fo=2, routed)           0.300     1.396    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/din[6]
    RAMB36_X0Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.905     1.271    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.008    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.304    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.164ns (34.694%)  route 0.309ns (65.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/clk
    SLICE_X18Y44         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.095 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[41]/Q
                         net (fo=2, routed)           0.309     1.403    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[12]
    RAMB36_X0Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.907     1.273    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.010    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     1.306    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.742%)  route 0.195ns (54.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.638     0.974    ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X36Y103        FDRE                                         r  ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDRE (Prop_fdre_C_Q)         0.164     1.138 r  ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/Q
                         net (fo=4, routed)           0.195     1.333    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_wdata[2]
    SLICE_X43Y99         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.825     1.191    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X43Y99         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I/C
                         clock pessimism             -0.035     1.156    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    ip_design_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[29].TCSR0_FF_I
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/rdata_reg_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.448%)  route 0.338ns (70.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/clk
    SLICE_X19Y44         FDRE                                         r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  ip_design_i/vga_controller_0/U0/rdata_reg_reg[44]/Q
                         net (fo=2, routed)           0.338     1.409    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/din[15]
    RAMB36_X0Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.907     1.273    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X0Y8          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.263     1.010    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.306    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y9     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X45Y108   ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/is_write_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X43Y104   ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X45Y108   ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y99    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y109   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y109   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y109   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y109   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y112   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y112   ip_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y112   ip_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y112   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y104   ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y99    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y109   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y109   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y109   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X38Y109   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y112   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y112   ip_design_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift_reg_reg[0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y112   ip_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X42Y112   ip_design_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X20Y46    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X20Y46    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  ip_design_i/clk_wiz_0/inst/clk_in1
  To Clock:  ip_design_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ip_design_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ip_design_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.228ns (27.382%)  route 3.257ns (72.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.681     6.243    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X16Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X16Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[3]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X16Y48         FDRE (Setup_fdre_C_R)       -0.732    10.113    ip_design_i/vga_controller_0/U0/v_count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.228ns (27.382%)  route 3.257ns (72.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.681     6.243    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X16Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X16Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[4]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X16Y48         FDRE (Setup_fdre_C_R)       -0.732    10.113    ip_design_i/vga_controller_0/U0/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.870ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.228ns (27.382%)  route 3.257ns (72.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.681     6.243    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X16Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X16Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[5]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X16Y48         FDRE (Setup_fdre_C_R)       -0.732    10.113    ip_design_i/vga_controller_0/U0/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  3.870    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.228ns (27.382%)  route 3.257ns (72.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.681     6.243    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X17Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X17Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[0]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.637    10.208    ip_design_i/vga_controller_0/U0/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.228ns (27.382%)  route 3.257ns (72.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.681     6.243    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X17Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X17Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[1]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.637    10.208    ip_design_i/vga_controller_0/U0/v_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 1.228ns (27.382%)  route 3.257ns (72.618%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.681     6.243    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X17Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X17Y48         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[2]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X17Y48         FDRE (Setup_fdre_C_R)       -0.637    10.208    ip_design_i/vga_controller_0/U0/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.208    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.228ns (28.081%)  route 3.145ns (71.919%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.569     6.131    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X16Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X16Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[6]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    10.113    ip_design_i/vga_controller_0/U0/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.228ns (28.081%)  route 3.145ns (71.919%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.569     6.131    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X16Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X16Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[7]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    10.113    ip_design_i/vga_controller_0/U0/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.228ns (28.081%)  route 3.145ns (71.919%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.569     6.131    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X16Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X16Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[8]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    10.113    ip_design_i/vga_controller_0/U0/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/v_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.373ns  (logic 1.228ns (28.081%)  route 3.145ns (71.919%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.581ns = ( 10.841 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X15Y49         FDRE                                         r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.419     2.177 r  ip_design_i/vga_controller_0/U0/h_count_reg[4]/Q
                         net (fo=5, routed)           0.899     3.076    ip_design_i/vga_controller_0/U0/h_count[4]
    SLICE_X15Y49         LUT4 (Prop_lut4_I3_O)        0.325     3.401 f  ip_design_i/vga_controller_0/U0/h_count[7]_i_2/O
                         net (fo=7, routed)           0.999     4.400    ip_design_i/vga_controller_0/U0/h_count[7]_i_2_n_0
    SLICE_X15Y48         LUT5 (Prop_lut5_I0_O)        0.332     4.732 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_4/O
                         net (fo=2, routed)           0.678     5.410    ip_design_i/vga_controller_0/U0/v_count[9]_i_4_n_0
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.152     5.562 r  ip_design_i/vga_controller_0/U0/v_count[9]_i_1/O
                         net (fo=10, routed)          0.569     6.131    ip_design_i/vga_controller_0/U0/p_1_in[2]
    SLICE_X16Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.578    10.841    ip_design_i/vga_controller_0/U0/pixel_clk
    SLICE_X16Y47         FDRE                                         r  ip_design_i/vga_controller_0/U0/v_count_reg[9]/C
                         clock pessimism              0.115    10.955    
                         clock uncertainty           -0.110    10.845    
    SLICE_X16Y47         FDRE (Setup_fdre_C_R)       -0.732    10.113    ip_design_i/vga_controller_0/U0/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                         10.113    
                         arrival time                          -6.131    
  -------------------------------------------------------------------
                         slack                                  3.982    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.861%)  route 0.213ns (60.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.902ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.592     0.594    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X11Y38         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y38         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/Q
                         net (fo=6, routed)           0.213     0.947    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1[0]
    RAMB36_X0Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.900     0.902    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/rd_clk
    RAMB36_X0Y7          RAMB36E1                                     r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.669    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.852    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.852    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593     0.595    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.791    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862     0.864    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.078     0.673    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593     0.595    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.791    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862     0.864    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.076     0.671    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593     0.595    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/Q
                         net (fo=1, routed)           0.056     0.791    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][10]
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862     0.864    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.075     0.670    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.591     0.593    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.789    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X15Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.859     0.861    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.268     0.593    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.075     0.668    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594     0.596    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X19Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDPE (Prop_fdpe_C_Q)         0.141     0.737 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.792    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[0]
    SLICE_X19Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.864     0.866    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X19Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism             -0.270     0.596    
    SLICE_X19Y47         FDPE (Hold_fdpe_C_D)         0.075     0.671    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594     0.596    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X15Y46         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     0.737 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.792    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X15Y46         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X15Y46         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.269     0.596    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.075     0.671    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.593     0.595    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/Q
                         net (fo=1, routed)           0.056     0.791    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][11]
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.862     0.864    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]/C
                         clock pessimism             -0.269     0.595    
    SLICE_X13Y41         FDRE (Hold_fdre_C_D)         0.071     0.666    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][11]
  -------------------------------------------------------------------
                         required time                         -0.666    
                         arrival time                           0.791    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.591     0.593    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056     0.789    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X15Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.859     0.861    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X15Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism             -0.268     0.593    
    SLICE_X15Y37         FDRE (Hold_fdre_C_D)         0.071     0.664    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.572     0.574    ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y67         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.141     0.715 r  ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.780    ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X28Y67         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.838     0.840    ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X28Y67         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.266     0.574    
    SLICE_X28Y67         FDRE (Hold_fdre_C_D)         0.075     0.649    ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.780    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_ip_design_clk_wiz_0_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y8      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y9      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y7      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X1Y8      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB36_X0Y9      ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    ip_design_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X41Y99     ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X27Y51     ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X26Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X26Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X27Y51     ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X24Y44     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X24Y44     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X24Y44     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X24Y44     ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[23]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         4.630       4.130      SLICE_X26Y51     ip_design_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X41Y99     ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X27Y51     ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X26Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X26Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y67     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y68     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y68     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y68     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X26Y68     ip_design_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ip_design_clk_wiz_0_0
  To Clock:  clkfbout_ip_design_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ip_design_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    ip_design_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_fpga_2

Setup :          218  Failing Endpoints,  Worst Slack       -3.307ns,  Total Violation     -634.263ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.461ns  (logic 0.580ns (16.759%)  route 2.881ns (83.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 178.659 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.551   181.045    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.480   178.659    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism              0.000   178.659    
                         clock uncertainty           -0.397   178.262    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.524   177.738    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                        177.738    
                         arrival time                        -181.045    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.461ns  (logic 0.580ns (16.759%)  route 2.881ns (83.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 178.659 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.551   181.045    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.480   178.659    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]/C
                         clock pessimism              0.000   178.659    
                         clock uncertainty           -0.397   178.262    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.524   177.738    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[14]
  -------------------------------------------------------------------
                         required time                        177.738    
                         arrival time                        -181.045    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.461ns  (logic 0.580ns (16.759%)  route 2.881ns (83.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 178.659 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.551   181.045    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.480   178.659    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]/C
                         clock pessimism              0.000   178.659    
                         clock uncertainty           -0.397   178.262    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.524   177.738    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[15]
  -------------------------------------------------------------------
                         required time                        177.738    
                         arrival time                        -181.045    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.461ns  (logic 0.580ns (16.759%)  route 2.881ns (83.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 178.659 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.551   181.045    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.480   178.659    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/C
                         clock pessimism              0.000   178.659    
                         clock uncertainty           -0.397   178.262    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.524   177.738    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]
  -------------------------------------------------------------------
                         required time                        177.738    
                         arrival time                        -181.045    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.461ns  (logic 0.580ns (16.759%)  route 2.881ns (83.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 178.659 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.551   181.045    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.480   178.659    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/C
                         clock pessimism              0.000   178.659    
                         clock uncertainty           -0.397   178.262    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.524   177.738    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]
  -------------------------------------------------------------------
                         required time                        177.738    
                         arrival time                        -181.045    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.461ns  (logic 0.580ns (16.759%)  route 2.881ns (83.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 178.659 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.551   181.045    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.480   178.659    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]/C
                         clock pessimism              0.000   178.659    
                         clock uncertainty           -0.397   178.262    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.524   177.738    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[1]
  -------------------------------------------------------------------
                         required time                        177.738    
                         arrival time                        -181.045    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.307ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.461ns  (logic 0.580ns (16.759%)  route 2.881ns (83.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 178.659 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.551   181.045    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.480   178.659    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X42Y98         FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                         clock pessimism              0.000   178.659    
                         clock uncertainty           -0.397   178.262    
    SLICE_X42Y98         FDRE (Setup_fdre_C_R)       -0.524   177.738    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]
  -------------------------------------------------------------------
                         required time                        177.738    
                         arrival time                        -181.045    
  -------------------------------------------------------------------
                         slack                                 -3.307    

Slack (VIOLATED) :        -3.177ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.505ns  (logic 0.580ns (16.550%)  route 2.925ns (83.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 178.832 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.595   181.089    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X46Y100        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.653   178.832    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]/C
                         clock pessimism              0.000   178.832    
                         clock uncertainty           -0.397   178.435    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.524   177.911    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[18]
  -------------------------------------------------------------------
                         required time                        177.911    
                         arrival time                        -181.089    
  -------------------------------------------------------------------
                         slack                                 -3.177    

Slack (VIOLATED) :        -3.177ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.505ns  (logic 0.580ns (16.550%)  route 2.925ns (83.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 178.832 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.595   181.089    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X46Y100        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.653   178.832    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]/C
                         clock pessimism              0.000   178.832    
                         clock uncertainty           -0.397   178.435    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.524   177.911    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[19]
  -------------------------------------------------------------------
                         required time                        177.911    
                         arrival time                        -181.089    
  -------------------------------------------------------------------
                         slack                                 -3.177    

Slack (VIOLATED) :        -3.177ns  (required time - arrival time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.074ns  (clk_fpga_2 rise@176.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@175.926ns)
  Data Path Delay:        3.505ns  (logic 0.580ns (16.550%)  route 2.925ns (83.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 178.832 - 176.000 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 177.584 - 175.926 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                    175.926   175.926 r  
    BUFGCTRL_X0Y17       BUFG                         0.000   175.926 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806   177.732    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793   173.939 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889   175.828    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   175.929 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.655   177.584    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.456   178.040 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           1.330   179.370    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X40Y98         LUT1 (Prop_lut1_I0_O)        0.124   179.494 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1/O
                         net (fo=45, routed)          1.595   181.089    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0
    SLICE_X46Y100        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                    176.000   176.000 r  
    PS7_X0Y0             PS7                          0.000   176.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088   177.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   177.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.653   178.832    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X46Y100        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]/C
                         clock pessimism              0.000   178.832    
                         clock uncertainty           -0.397   178.435    
    SLICE_X46Y100        FDRE (Setup_fdre_C_R)       -0.524   177.911    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[20]
  -------------------------------------------------------------------
                         required time                        177.911    
                         arrival time                        -181.089    
  -------------------------------------------------------------------
                         slack                                 -3.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.186ns (15.283%)  route 1.031ns (84.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.515     1.217    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.262 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1_replica_1/O
                         net (fo=112, routed)         0.516     1.778    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0_repN_1_alias
    SLICE_X43Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X43Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X43Y101        FDRE (Hold_fdre_C_R)        -0.018     1.656    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.186ns (15.283%)  route 1.031ns (84.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.515     1.217    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.262 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1_replica_1/O
                         net (fo=112, routed)         0.516     1.778    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0_repN_1_alias
    SLICE_X43Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X43Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X43Y101        FDRE (Hold_fdre_C_R)        -0.018     1.656    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.186ns (15.283%)  route 1.031ns (84.717%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.515     1.217    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.262 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1_replica_1/O
                         net (fo=112, routed)         0.516     1.778    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aresetn_0_repN_1_alias
    SLICE_X43Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X43Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X43Y101        FDRE (Hold_fdre_C_R)        -0.018     1.656    ip_design_i/axi_timer_0/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.186ns (14.296%)  route 1.115ns (85.704%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.515     1.217    ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/interconnect_aresetn[0]_repN_1_alias
    SLICE_X42Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.262 r  ip_design_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GenerateOut0_i_1_replica_1/O
                         net (fo=112, routed)         0.600     1.862    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aresetn_0_repN_1_alias
    SLICE_X43Y104        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.910     1.276    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.397     1.673    
    SLICE_X43Y104        FDRE (Hold_fdre_C_D)         0.063     1.736    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.186ns (14.753%)  route 1.075ns (85.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.593     1.295    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/interconnect_aresetn[0]_repN_1_alias
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.340 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.482     1.821    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X42Y101        FDRE (Hold_fdre_C_R)         0.009     1.683    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.186ns (14.753%)  route 1.075ns (85.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.593     1.295    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/interconnect_aresetn[0]_repN_1_alias
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.340 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.482     1.821    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X42Y101        FDRE (Hold_fdre_C_R)         0.009     1.683    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.186ns (14.753%)  route 1.075ns (85.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.593     1.295    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/interconnect_aresetn[0]_repN_1_alias
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.340 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.482     1.821    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X42Y101        FDRE (Hold_fdre_C_R)         0.009     1.683    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.186ns (14.753%)  route 1.075ns (85.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.593     1.295    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/interconnect_aresetn[0]_repN_1_alias
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.340 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.482     1.821    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X42Y101        FDRE (Hold_fdre_C_R)         0.009     1.683    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.186ns (14.753%)  route 1.075ns (85.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.593     1.295    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/interconnect_aresetn[0]_repN_1_alias
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.340 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.482     1.821    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X42Y101        FDRE (Hold_fdre_C_R)         0.009     1.683    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.186ns (14.753%)  route 1.075ns (85.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.397ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.559     0.561    ip_design_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X41Y99         FDRE                                         r  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ip_design_i/proc_sys_reset_0/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N_replica_1/Q
                         net (fo=5, routed)           0.593     1.295    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/interconnect_aresetn[0]_repN_1_alias
    SLICE_X43Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.340 r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1/O
                         net (fo=7, routed)           0.482     1.821    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.911     1.277    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X42Y101        FDRE                                         r  ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]/C
                         clock pessimism              0.000     1.277    
                         clock uncertainty            0.397     1.674    
    SLICE_X42Y101        FDRE (Hold_fdre_C_R)         0.009     1.683    ip_design_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.702ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.084ns  (logic 0.478ns (44.100%)  route 0.606ns (55.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.606     1.084    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X14Y39         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.214     7.786    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -1.084    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.730ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.797%)  route 0.634ns (60.203%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.634     1.053    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X12Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)       -0.217     7.783    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.783    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  6.730    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.001ns  (logic 0.419ns (41.875%)  route 0.582ns (58.125%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[11]/Q
                         net (fo=1, routed)           0.582     1.001    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[11]
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.266     7.734    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][11]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -1.001    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.774ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.575%)  route 0.589ns (58.425%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.589     1.008    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X12Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)       -0.218     7.782    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.782    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  6.774    

Slack (MET) :             6.787ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.949ns  (logic 0.478ns (50.379%)  route 0.471ns (49.621%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.471     0.949    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X15Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.264     7.736    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.736    
                         arrival time                          -0.949    
  -------------------------------------------------------------------
                         slack                                  6.787    

Slack (MET) :             6.817ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.916ns  (logic 0.419ns (45.749%)  route 0.497ns (54.251%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.497     0.916    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.267     7.733    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  6.817    

Slack (MET) :             6.830ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.353%)  route 0.621ns (57.647%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.621     1.077    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X13Y41         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X13Y41         FDRE (Setup_fdre_C_D)       -0.093     7.907    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.077    
  -------------------------------------------------------------------
                         slack                                  6.830    

Slack (MET) :             6.831ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.122ns  (logic 0.518ns (46.152%)  route 0.604ns (53.848%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X14Y38         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.604     1.122    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X14Y39         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.047     7.953    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  6.831    

Slack (MET) :             6.877ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.076ns  (logic 0.456ns (42.364%)  route 0.620ns (57.636%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.620     1.076    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X12Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)       -0.047     7.953    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  6.877    

Slack (MET) :             6.942ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_ip_design_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.963ns  (logic 0.518ns (53.810%)  route 0.445ns (46.190%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y37                                      0.000     0.000 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.445     0.963    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X15Y37         FDRE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y37         FDRE (Setup_fdre_C_D)       -0.095     7.905    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                  6.942    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        5.381ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.507ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.518ns (25.562%)  route 1.508ns (74.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.508     5.075    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X17Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X17Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X17Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.457    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[2]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.518ns (25.562%)  route 1.508ns (74.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.508     5.075    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X17Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X17Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X17Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.457    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[3]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.518ns (25.562%)  route 1.508ns (74.438%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.508     5.075    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X17Y39         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X17Y39         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X17Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.457    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[4]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -5.075    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.518ns (26.098%)  route 1.467ns (73.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.467     5.034    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X17Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X17Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.405    10.457    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[5]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.518ns (26.098%)  route 1.467ns (73.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.467     5.034    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X17Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X17Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.405    10.457    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[6]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.518ns (26.098%)  route 1.467ns (73.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.467     5.034    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X17Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X17Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.405    10.457    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[7]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.423ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.518ns (26.098%)  route 1.467ns (73.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.467     5.034    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/AR[0]
    SLICE_X17Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X17Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X17Y40         FDCE (Recov_fdce_C_CLR)     -0.405    10.457    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gdiff.diff_pntr_pad_reg[8]
  -------------------------------------------------------------------
                         required time                         10.457    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  5.423    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.518ns (26.098%)  route 1.467ns (73.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.467     5.034    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X16Y40         FDCE (Recov_fdce_C_CLR)     -0.319    10.543    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[0]
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.518ns (26.098%)  route 1.467ns (73.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.467     5.034    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X16Y40         FDCE (Recov_fdce_C_CLR)     -0.319    10.543    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[3]
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  5.509    

Slack (MET) :             5.509ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.518ns (26.098%)  route 1.467ns (73.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 10.757 - 8.000 ) 
    Source Clock Delay      (SCD):    3.049ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.755     3.049    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.518     3.567 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          1.467     5.034    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X16Y40         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.088    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.179 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.578    10.757    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X16Y40         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]/C
                         clock pessimism              0.230    10.987    
                         clock uncertainty           -0.125    10.862    
    SLICE_X16Y40         FDCE (Recov_fdce_C_CLR)     -0.319    10.543    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d3_reg[7]
  -------------------------------------------------------------------
                         required time                         10.543    
                         arrival time                          -5.034    
  -------------------------------------------------------------------
                         slack                                  5.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.381%)  route 0.313ns (65.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.313     1.408    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.381%)  route 0.313ns (65.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.313     1.408    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.381%)  route 0.313ns (65.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.313     1.408    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.381%)  route 0.313ns (65.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.313     1.408    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X18Y43         FDCE (Remov_fdce_C_CLR)     -0.067     0.900    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.507    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.024%)  route 0.287ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.148     1.079 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.287     1.365    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/out
    SLICE_X16Y45         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/wr_clk
    SLICE_X16Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.124     0.843    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/gpf2.prog_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.024%)  route 0.287ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.148     1.079 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.287     1.365    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X16Y45         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.124     0.843    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.148ns (34.024%)  route 0.287ns (65.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.148     1.079 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=4, routed)           0.287     1.365    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg_0
    SLICE_X16Y45         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X16Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.263     0.967    
    SLICE_X16Y45         FDPE (Remov_fdpe_C_PRE)     -0.124     0.843    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.381%)  route 0.313ns (65.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.313     1.408    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[10]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X19Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.381%)  route 0.313ns (65.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.313     1.408    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[11]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X19Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.164ns (34.381%)  route 0.313ns (65.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.595     0.931    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X20Y46         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y46         FDPE (Prop_fdpe_C_Q)         0.164     1.095 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=62, routed)          0.313     1.408    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y43         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ip_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    ip_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.865     1.231    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y43         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]/C
                         clock pessimism             -0.263     0.967    
    SLICE_X19Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.875    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.532    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_ip_design_clk_wiz_0_0
  To Clock:  clk_out1_ip_design_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.397ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.518ns (20.998%)  route 1.949ns (79.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.949     4.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X9Y38          FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y38          FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X9Y38          FDCE (Recov_fdce_C_CLR)     -0.405    10.436    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.518ns (20.998%)  route 1.949ns (79.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.949     4.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X9Y38          FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y38          FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X9Y38          FDCE (Recov_fdce_C_CLR)     -0.405    10.436    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.211ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.518ns (20.998%)  route 1.949ns (79.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.949     4.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X9Y38          FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y38          FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X9Y38          FDCE (Recov_fdce_C_CLR)     -0.405    10.436    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.436    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  6.211    

Slack (MET) :             6.255ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.518ns (20.998%)  route 1.949ns (79.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.949     4.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X8Y38          FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y38          FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X8Y38          FDPE (Recov_fdpe_C_PRE)     -0.361    10.480    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.480    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  6.255    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.518ns (20.998%)  route 1.949ns (79.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.949     4.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X9Y38          FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y38          FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X9Y38          FDPE (Recov_fdpe_C_PRE)     -0.359    10.482    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.518ns (20.998%)  route 1.949ns (79.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.949     4.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X8Y38          FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y38          FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X8Y38          FDCE (Recov_fdce_C_CLR)     -0.319    10.522    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.522    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.518ns (20.998%)  route 1.949ns (79.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.949     4.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X8Y38          FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y38          FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X8Y38          FDCE (Recov_fdce_C_CLR)     -0.319    10.522    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.522    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.467ns  (logic 0.518ns (20.998%)  route 1.949ns (79.002%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.577ns = ( 10.837 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.949     4.225    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X8Y38          FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.574    10.837    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X8Y38          FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]/C
                         clock pessimism              0.115    10.951    
                         clock uncertainty           -0.110    10.841    
    SLICE_X8Y38          FDCE (Recov_fdce_C_CLR)     -0.319    10.522    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.522    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.518ns (23.872%)  route 1.652ns (76.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 10.838 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.652     3.928    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X9Y39          FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.575    10.838    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y39          FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]/C
                         clock pessimism              0.115    10.952    
                         clock uncertainty           -0.110    10.842    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.437    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_ip_design_clk_wiz_0_0 rise@9.259ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.518ns (23.872%)  route 1.652ns (76.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 10.838 - 9.259 ) 
    Source Clock Delay      (SCD):    1.758ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.209ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.806     1.806    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.755     1.758    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.518     2.276 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          1.652     3.928    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d1_reg[1]_0
    SLICE_X9Y39          FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      9.259     9.259 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     9.259 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         1.612    10.872    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425     7.446 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.171    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.262 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         1.575    10.838    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X9Y39          FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]/C
                         clock pessimism              0.115    10.952    
                         clock uncertainty           -0.110    10.842    
    SLICE_X9Y39          FDCE (Recov_fdce_C_CLR)     -0.405    10.437    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[5]
  -------------------------------------------------------------------
                         required time                         10.437    
                         arrival time                          -3.928    
  -------------------------------------------------------------------
                         slack                                  6.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594     0.596    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X19Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.185     0.909    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y47         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.864     0.866    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.233     0.633    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.121     0.512    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594     0.596    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X19Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.185     0.909    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y47         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.864     0.866    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.233     0.633    
    SLICE_X14Y47         FDCE (Remov_fdce_C_CLR)     -0.121     0.512    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.857%)  route 0.185ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.594     0.596    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X19Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y47         FDPE (Prop_fdpe_C_Q)         0.128     0.724 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.185     0.909    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X14Y47         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.864     0.866    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.233     0.633    
    SLICE_X14Y47         FDPE (Remov_fdpe_C_PRE)     -0.125     0.508    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.164ns (39.222%)  route 0.254ns (60.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595     0.597    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.761 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.254     1.015    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y47         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.864     0.866    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X13Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.253     0.613    
    SLICE_X13Y47         FDPE (Remov_fdpe_C_PRE)     -0.095     0.518    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.518    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.401%)  route 0.342ns (67.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595     0.597    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.761 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.342     1.103    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y45         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X13Y45         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.253     0.612    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.520    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.520    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.164ns (32.401%)  route 0.342ns (67.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595     0.597    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.761 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.342     1.103    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X13Y45         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X13Y45         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.253     0.612    
    SLICE_X13Y45         FDPE (Remov_fdpe_C_PRE)     -0.095     0.517    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.517    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.164ns (26.206%)  route 0.462ns (73.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595     0.597    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.761 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.462     1.222    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.253     0.612    
    SLICE_X12Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.545    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.678ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.164ns (26.206%)  route 0.462ns (73.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595     0.597    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.761 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.462     1.222    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X12Y44         FDCE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X12Y44         FDCE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.253     0.612    
    SLICE_X12Y44         FDCE (Remov_fdce_C_CLR)     -0.067     0.545    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.545    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.164ns (26.206%)  route 0.462ns (73.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595     0.597    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.761 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.462     1.222    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X12Y44         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X12Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.253     0.612    
    SLICE_X12Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     0.541    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_ip_design_clk_wiz_0_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns - clk_out1_ip_design_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.626ns  (logic 0.164ns (26.206%)  route 0.462ns (73.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.597     0.597    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.595     0.597    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X14Y47         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDPE (Prop_fdpe_C_Q)         0.164     0.761 f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=72, routed)          0.462     1.222    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X12Y44         FDPE                                         f  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_ip_design_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  ip_design_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=992, routed)         0.864     0.864    ip_design_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  ip_design_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    ip_design_i/clk_wiz_0/inst/clk_out1_ip_design_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  ip_design_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=188, routed)         0.863     0.865    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X12Y44         FDPE                                         r  ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.253     0.612    
    SLICE_X12Y44         FDPE (Remov_fdpe_C_PRE)     -0.071     0.541    ip_design_i/vga_controller_0/U0/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.541    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.682    





