GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":1)
WARN  (EX3792) : Literal value 'h8B00_00016 truncated to fit in 32 bits("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":92)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\constants.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":1)
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":2)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":2)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\seven_segment.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":1)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v'
Undeclared symbol 'dina', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":59)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v'
Undeclared symbol 'calib1', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":74)
Undeclared symbol 'calib0', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":85)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\gowin_rpll\gowin_rpll_ram.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\psram_memory_interface_hs_2ch\psram_memory_interface_hs_2ch.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2c.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\i2capi.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\screen.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v'
Undeclared symbol 'charOutput', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v":55)
WARN  (EX3638) : 'charOutput' is already implicitly declared on line 55("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenI2C\textEngine.v":61)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_dpb\gowin_dpb.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_osc\gowin_osc.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_sp\gowin_sp.v'
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v'
Analyzing included file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\config.vh'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":1)
Back to file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":1)
Undeclared symbol 'ready', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":85)
Undeclared symbol 'btn_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":116)
Undeclared symbol 'flash_data_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":117)
Undeclared symbol 'counter27M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":121)
Undeclared symbol 'counter1M', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":122)
Undeclared symbol 'ram_data_out', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":124)
Undeclared symbol 'ram_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":130)
Undeclared symbol 'ram_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":131)
Undeclared symbol 'flash_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":136)
Undeclared symbol 'flash_wen', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":137)
Undeclared symbol 'btn_ren', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":139)
WARN  (EX3638) : 'btn_ren' is already implicitly declared on line 139("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":158)
WARN  (EX3638) : 'btn_out' is already implicitly declared on line 116("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":159)
WARN  (EX3638) : 'flash_ren' is already implicitly declared on line 136("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":170)
WARN  (EX3638) : 'flash_wen' is already implicitly declared on line 137("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":171)
WARN  (EX3638) : 'flash_data_out' is already implicitly declared on line 117("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":172)
WARN  (EX3638) : 'ram_ren' is already implicitly declared on line 130("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":212)
WARN  (EX3638) : 'ram_wen' is already implicitly declared on line 131("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":213)
WARN  (EX3638) : 'ram_data_out' is already implicitly declared on line 124("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":214)
WARN  (EX3638) : 'ready' is already implicitly declared on line 85("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":238)
WARN  (EX3638) : 'counter1M' is already implicitly declared on line 122("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":344)
WARN  (EX3638) : 'counter27M' is already implicitly declared on line 121("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":351)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v'
Undeclared symbol 'douta', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":69)
Undeclared symbol 'dinb', assumed default net type 'wire'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":86)
Analyzing Verilog file 'C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\gowin_rpll_ppu\gowin_rpll_ppu.v'
Compiling module 'top'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":3)
WARN  (EX3780) : Using initial value of 'clk_btn' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":56)
Compiling module 'cpu'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":9)
Compiling module 'signExtend'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\signExtend.v":4)
Compiling module 'RegFile'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\RegFile.v":7)
Compiling module 'SignExtendSelector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\SignExtendSelector.v":4)
Compiling module 'control_main'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_main.v":5)
Compiling module 'control_stall_id'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_stall_id.v":6)
Compiling module 'ALUCPU'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\ALUCPU.v":4)
Compiling module 'control_alu'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_alu.v":5)
Compiling module 'control_bypass_ex'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_bypass_ex.v":5)
Compiling module 'mem_write_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_write_selector.v":4)
Compiling module 'control_branch'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\control_branch.v":4)
Compiling module 'mem_read_selector'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\mem_read_selector.v":4)
Compiling module 'bus'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Buses\bus.v":3)
Compiling module 'memory'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":3)
Extracting RAM for identifier 'data_mem'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":17)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\memory.v":78)
Compiling module 'buttonModule'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\buttonModule.v":1)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 32 for port 'address'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":167)
Compiling module 'flashController'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":1)
Compiling module 'flashNavigator'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":2)
WARN  (EX3780) : Using initial value of 'command' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":20)
Extracting RAM for identifier 'stored_characters'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":49)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":93)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flash.v":116)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataToWrite'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":129)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'address'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":183)
Compiling module 'programMemory'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":1)
Compiling module 'Gowin_DPB_program'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\BRAMS\gowin_dpb_program\gowin_dpb_program.v":10)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":58)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":59)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":66)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":67)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":79)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":80)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":87)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":88)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":100)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":101)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":108)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":109)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":121)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":122)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":129)
WARN  (EX3670) : Actual bit length 30 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":130)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":142)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":143)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":150)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":151)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":163)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":164)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":171)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":172)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":184)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":185)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":192)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":193)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":205)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":206)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 1 for port 'wreb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":213)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":214)
WARN  (EX1998) : Net 'dina' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\programMemory.v":59)
Compiling module 'ramData'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":1)
Compiling module 'Gowin_rPLL_ram'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\gowin_rpll\gowin_rpll_ram.v":10)
Compiling module 'PSRAM_Memory_Interface_HS_2CH_Top'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\psram_memory_interface_hs_2ch\psram_memory_interface_hs_2ch.v":5772)
Compiling module '**'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\psram_memory_interface_hs_2ch\psram_memory_interface_hs_2ch.v":291)
Compiling module '**'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\psram_memory_interface_hs_2ch\psram_memory_interface_hs_2ch.v":3040)
Compiling module '**'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\psram_memory_interface_hs_2ch\psram_memory_interface_hs_2ch.v":5771)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 21("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":121)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":135)
WARN  (EX1998) : Net 'wr_data0[31]' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":46)
WARN  (EX1998) : Net 'addr0[20]' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":49)
WARN  (EX1998) : Net 'cmd0' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":50)
WARN  (EX1998) : Net 'cmd_en0' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":51)
WARN  (EX1998) : Net 'data_mask0[3]' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":52)
Compiling module 'Gowin_rPLL'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_rpll\gowin_rpll.v":10)
Compiling module 'PPU'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":1)
WARN  (EX3780) : Using initial value of 'fontMem' since it is never assigned("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":38)
Compiling module 'Gowin_DPB'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\gowin_dpb\gowin_dpb.v":10)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":69)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":75)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":76)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":79)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":85)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":86)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'douta'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":91)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":97)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'dina'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":98)
WARN  (EX3670) : Actual bit length 8 differs from formal bit length 9 for port 'doutb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":101)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":107)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 9 for port 'dinb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":108)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'douta'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":113)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 11 for port 'ada'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":119)
WARN  (EX3670) : Actual bit length 15 differs from formal bit length 11 for port 'adb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":129)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 8 for port 'dinb'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":131)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 15("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":209)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":225)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 9("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":240)
WARN  (EX3779) : 'dataOutTxt' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":332)
WARN  (EX3779) : 'dataOutSprite' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":335)
WARN  (EX3779) : 'spriteCursor_x' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":335)
WARN  (EX3779) : 'charMem' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":360)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":360)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":360)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":361)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":366)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":371)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":376)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":381)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":386)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":391)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":396)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":401)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":406)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":411)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":416)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":421)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":426)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":431)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":436)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":444)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":449)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":454)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":459)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":464)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":469)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":474)
WARN  (EX3779) : 'dataOutAttr' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":479)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":487)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":488)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":488)
WARN  (EX3779) : 'yPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":488)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":488)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":489)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":489)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":489)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":489)
WARN  (EX3779) : 'lineBuffer' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":490)
WARN  (EX3779) : 'xPos' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":490)
WARN  (EX3779) : 'objectAttributes' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":490)
WARN  (EX3779) : 'hblank' should be on the sensitivity list. Signal missing is added and assuming complete sensitivity list specified. RTL design and post-synthesis netlist simulations may differ as a result("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":509)
WARN  (EX1998) : Net 'dinb' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":86)
Compiling module 'VGAMod'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":1)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":69)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\screenVGA\VGAMod.v":76)
Compiling module 'uartController'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":1)
Compiling module 'uart'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":1)
Extracting RAM for identifier 'testMemory'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":86)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":42)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":45)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":53)
WARN  (EX3791) : Expression size 14 truncated to fit in target size 13("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":60)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":129)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":138)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":142)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":150)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":155)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uart.v":162)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 8 for port 'data_out'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":70)
Compiling module 'cpuTimer'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v":17)
Compiling module 'cpuTimer(DIVISION=1)'("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\cpuTimer.v":17)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":387)
WARN  (EX3791) : Expression size 24 truncated to fit in target size 23("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":419)
WARN  (EX1998) : Net 'debug' does not have a driver("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\soc.v":99)
NOTE  (EX0101) : Current top module is "top"
WARN  (EX0211) : The output port "instr[31]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[30]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[29]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[28]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[27]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[26]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[25]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[24]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[23]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[22]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[21]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[20]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[19]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[18]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[17]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[16]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[15]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[14]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[13]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[12]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[11]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[10]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[9]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[8]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[7]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[6]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[5]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[4]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[3]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[2]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[1]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "instr[0]" of module "ramData" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\ramMemory.v":11)
WARN  (EX0211) : The output port "data_out[31]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[30]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[29]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[28]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[27]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[26]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[25]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[24]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[23]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[22]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[21]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[20]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[19]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[18]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[17]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[16]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[15]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[14]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[13]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[12]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[11]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[10]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[9]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[8]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[7]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[6]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[5]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[4]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[3]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[2]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[1]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
WARN  (EX0211) : The output port "data_out[0]" of module "PPU" has no driver, assigning undriven bits to Z, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":13)
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\uartController.v":62)
WARN  (DI0002) : Asynchronous register "textEn" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\GPIO\PPU.v":179)
WARN  (DI0002) : Asynchronous register "flash_enable" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[0]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[1]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[2]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[3]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[5]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[7]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[9]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[10]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[11]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[12]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[13]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[15]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[16]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[18]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[19]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[21]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[23]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[25]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[26]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[27]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[28]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[30]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
WARN  (DI0002) : Asynchronous register "data_out[31]" initial values do not match with the Gowin library, simulation mismatch possible("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\Memories\flashController.v":119)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[31]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[30]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[29]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[28]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[27]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[26]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[25]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[24]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[23]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[22]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[21]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[20]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[19]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[18]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[17]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[16]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[15]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[14]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[13]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[12]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[11]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[10]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[9]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[8]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[7]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[6]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[5]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[4]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[3]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[2]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[1]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0100) : Find logical loop signal : "PC_OLD[0]"("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":114)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "control_alu" instantiated to "control_alu" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":417)
WARN  (NL0002) : The module "control_branch" instantiated to "control_branch" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":481)
WARN  (NL0002) : The module "control_main" instantiated to "control_main" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":310)
WARN  (NL0002) : The module "mem_read_selector" instantiated to "mem_read_selector" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":491)
WARN  (NL0002) : The module "signExtend" instantiated to "signExtendUnit" is swept in optimizing("C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\src\CPU\cpu.v":195)
[95%] Generate netlist file "C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY.vg" completed
[100%] Generate report file "C:\Users\Panagiotis\Documents\GitHub\RiscY\RISCY\impl\gwsynthesis\RISCY_syn.rpt.html" completed
GowinSynthesis finish
