
rfid_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000484c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08004958  08004958  00005958  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080049f8  080049f8  00006074  2**0
                  CONTENTS
  4 .ARM          00000000  080049f8  080049f8  00006074  2**0
                  CONTENTS
  5 .preinit_array 00000000  080049f8  080049f8  00006074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080049f8  080049f8  000059f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080049fc  080049fc  000059fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08004a00  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000029c  20000074  08004a74  00006074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000310  08004a74  00006310  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00006074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ccd2  00000000  00000000  0000609d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021c0  00000000  00000000  00012d6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  00014f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a3a  00000000  00000000  00015c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e8c  00000000  00000000  0001669a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000faee  00000000  00000000  0002f526  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c418  00000000  00000000  0003f014  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cb42c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dcc  00000000  00000000  000cb470  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000cf23c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08004940 	.word	0x08004940

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08004940 	.word	0x08004940

0800014c <loop>:
uint8				motor_number;
uint8				angle;
uint8				speed;

void loop(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	  if (data_received_flag == 1)
 8000150:	4b0a      	ldr	r3, [pc, #40]	@ (800017c <loop+0x30>)
 8000152:	781b      	ldrb	r3, [r3, #0]
 8000154:	2b01      	cmp	r3, #1
 8000156:	d10f      	bne.n	8000178 <loop+0x2c>
	  {
		  buffer_process(rx_buffer);
 8000158:	4809      	ldr	r0, [pc, #36]	@ (8000180 <loop+0x34>)
 800015a:	f000 f817 	bl	800018c <buffer_process>

		  servo_set_angle_speed(&servo_1, servo_1_angle, 50);
 800015e:	4b09      	ldr	r3, [pc, #36]	@ (8000184 <loop+0x38>)
 8000160:	681b      	ldr	r3, [r3, #0]
 8000162:	b2db      	uxtb	r3, r3
 8000164:	2232      	movs	r2, #50	@ 0x32
 8000166:	4619      	mov	r1, r3
 8000168:	4807      	ldr	r0, [pc, #28]	@ (8000188 <loop+0x3c>)
 800016a:	f000 fa35 	bl	80005d8 <servo_set_angle_speed>

		  data_received_flag = 0;
 800016e:	4b03      	ldr	r3, [pc, #12]	@ (800017c <loop+0x30>)
 8000170:	2200      	movs	r2, #0
 8000172:	701a      	strb	r2, [r3, #0]

		  reset_rx_buffer();
 8000174:	f000 fa0e 	bl	8000594 <reset_rx_buffer>
	  }
}
 8000178:	bf00      	nop
 800017a:	bd80      	pop	{r7, pc}
 800017c:	200001b4 	.word	0x200001b4
 8000180:	200001b8 	.word	0x200001b8
 8000184:	200001b0 	.word	0x200001b0
 8000188:	20000000 	.word	0x20000000

0800018c <buffer_process>:

void	buffer_process(uint8 *buffer)
{
 800018c:	b580      	push	{r7, lr}
 800018e:	b082      	sub	sp, #8
 8000190:	af00      	add	r7, sp, #0
 8000192:	6078      	str	r0, [r7, #4]
	motor_number = buffer[0];
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	781a      	ldrb	r2, [r3, #0]
 8000198:	4b0d      	ldr	r3, [pc, #52]	@ (80001d0 <buffer_process+0x44>)
 800019a:	701a      	strb	r2, [r3, #0]
	angle = buffer[1];
 800019c:	687b      	ldr	r3, [r7, #4]
 800019e:	785a      	ldrb	r2, [r3, #1]
 80001a0:	4b0c      	ldr	r3, [pc, #48]	@ (80001d4 <buffer_process+0x48>)
 80001a2:	701a      	strb	r2, [r3, #0]
	speed = buffer[2];
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	789a      	ldrb	r2, [r3, #2]
 80001a8:	4b0b      	ldr	r3, [pc, #44]	@ (80001d8 <buffer_process+0x4c>)
 80001aa:	701a      	strb	r2, [r3, #0]

	 printf(" servo number : %d, angle = %d, speed = %d \r\n", buffer[0], buffer[1], buffer[2]);
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	781b      	ldrb	r3, [r3, #0]
 80001b0:	4619      	mov	r1, r3
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	3301      	adds	r3, #1
 80001b6:	781b      	ldrb	r3, [r3, #0]
 80001b8:	461a      	mov	r2, r3
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	3302      	adds	r3, #2
 80001be:	781b      	ldrb	r3, [r3, #0]
 80001c0:	4806      	ldr	r0, [pc, #24]	@ (80001dc <buffer_process+0x50>)
 80001c2:	f003 fce7 	bl	8003b94 <iprintf>
}
 80001c6:	bf00      	nop
 80001c8:	3708      	adds	r7, #8
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bd80      	pop	{r7, pc}
 80001ce:	bf00      	nop
 80001d0:	20000090 	.word	0x20000090
 80001d4:	20000091 	.word	0x20000091
 80001d8:	20000092 	.word	0x20000092
 80001dc:	08004958 	.word	0x08004958

080001e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001e4:	f000 fc7a 	bl	8000adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e8:	f000 f820 	bl	800022c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ec:	f000 f938 	bl	8000460 <MX_GPIO_Init>
  MX_DMA_Init();
 80001f0:	f000 f910 	bl	8000414 <MX_DMA_Init>
  MX_TIM2_Init();
 80001f4:	f000 f85e 	bl	80002b4 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80001f8:	f000 f8e2 	bl	80003c0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80001fc:	2100      	movs	r1, #0
 80001fe:	4807      	ldr	r0, [pc, #28]	@ (800021c <main+0x3c>)
 8000200:	f001 fed2 	bl	8001fa8 <HAL_TIM_PWM_Start>

  HAL_UART_Receive_DMA(&huart1, &rx_temp, 1);
 8000204:	2201      	movs	r2, #1
 8000206:	4906      	ldr	r1, [pc, #24]	@ (8000220 <main+0x40>)
 8000208:	4806      	ldr	r0, [pc, #24]	@ (8000224 <main+0x44>)
 800020a:	f002 fce2 	bl	8002bd2 <HAL_UART_Receive_DMA>



  printf("check uart \r\n");
 800020e:	4806      	ldr	r0, [pc, #24]	@ (8000228 <main+0x48>)
 8000210:	f003 fd28 	bl	8003c64 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  loop();
 8000214:	f7ff ff9a 	bl	800014c <loop>
 8000218:	e7fc      	b.n	8000214 <main+0x34>
 800021a:	bf00      	nop
 800021c:	20000094 	.word	0x20000094
 8000220:	200001ac 	.word	0x200001ac
 8000224:	200000dc 	.word	0x200000dc
 8000228:	08004988 	.word	0x08004988

0800022c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800022c:	b580      	push	{r7, lr}
 800022e:	b090      	sub	sp, #64	@ 0x40
 8000230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000232:	f107 0318 	add.w	r3, r7, #24
 8000236:	2228      	movs	r2, #40	@ 0x28
 8000238:	2100      	movs	r1, #0
 800023a:	4618      	mov	r0, r3
 800023c:	f003 fdf2 	bl	8003e24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000240:	1d3b      	adds	r3, r7, #4
 8000242:	2200      	movs	r2, #0
 8000244:	601a      	str	r2, [r3, #0]
 8000246:	605a      	str	r2, [r3, #4]
 8000248:	609a      	str	r2, [r3, #8]
 800024a:	60da      	str	r2, [r3, #12]
 800024c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800024e:	2301      	movs	r3, #1
 8000250:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000252:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000256:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000258:	2300      	movs	r3, #0
 800025a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800025c:	2301      	movs	r3, #1
 800025e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000260:	2302      	movs	r3, #2
 8000262:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000264:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000268:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 800026a:	2300      	movs	r3, #0
 800026c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800026e:	f107 0318 	add.w	r3, r7, #24
 8000272:	4618      	mov	r0, r3
 8000274:	f001 f9e0 	bl	8001638 <HAL_RCC_OscConfig>
 8000278:	4603      	mov	r3, r0
 800027a:	2b00      	cmp	r3, #0
 800027c:	d001      	beq.n	8000282 <SystemClock_Config+0x56>
  {
    Error_Handler();
 800027e:	f000 f93b 	bl	80004f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000282:	230f      	movs	r3, #15
 8000284:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000286:	2302      	movs	r3, #2
 8000288:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 800028a:	2380      	movs	r3, #128	@ 0x80
 800028c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800028e:	2300      	movs	r3, #0
 8000290:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000292:	2300      	movs	r3, #0
 8000294:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000296:	1d3b      	adds	r3, r7, #4
 8000298:	2100      	movs	r1, #0
 800029a:	4618      	mov	r0, r3
 800029c:	f001 fc4e 	bl	8001b3c <HAL_RCC_ClockConfig>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d001      	beq.n	80002aa <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80002a6:	f000 f927 	bl	80004f8 <Error_Handler>
  }
}
 80002aa:	bf00      	nop
 80002ac:	3740      	adds	r7, #64	@ 0x40
 80002ae:	46bd      	mov	sp, r7
 80002b0:	bd80      	pop	{r7, pc}
	...

080002b4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b08e      	sub	sp, #56	@ 0x38
 80002b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80002ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80002be:	2200      	movs	r2, #0
 80002c0:	601a      	str	r2, [r3, #0]
 80002c2:	605a      	str	r2, [r3, #4]
 80002c4:	609a      	str	r2, [r3, #8]
 80002c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80002c8:	f107 0320 	add.w	r3, r7, #32
 80002cc:	2200      	movs	r2, #0
 80002ce:	601a      	str	r2, [r3, #0]
 80002d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	605a      	str	r2, [r3, #4]
 80002da:	609a      	str	r2, [r3, #8]
 80002dc:	60da      	str	r2, [r3, #12]
 80002de:	611a      	str	r2, [r3, #16]
 80002e0:	615a      	str	r2, [r3, #20]
 80002e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80002e4:	4b35      	ldr	r3, [pc, #212]	@ (80003bc <MX_TIM2_Init+0x108>)
 80002e6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8-1;
 80002ec:	4b33      	ldr	r3, [pc, #204]	@ (80003bc <MX_TIM2_Init+0x108>)
 80002ee:	2207      	movs	r2, #7
 80002f0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002f2:	4b32      	ldr	r3, [pc, #200]	@ (80003bc <MX_TIM2_Init+0x108>)
 80002f4:	2200      	movs	r2, #0
 80002f6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 80002f8:	4b30      	ldr	r3, [pc, #192]	@ (80003bc <MX_TIM2_Init+0x108>)
 80002fa:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80002fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000300:	4b2e      	ldr	r3, [pc, #184]	@ (80003bc <MX_TIM2_Init+0x108>)
 8000302:	2200      	movs	r2, #0
 8000304:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000306:	4b2d      	ldr	r3, [pc, #180]	@ (80003bc <MX_TIM2_Init+0x108>)
 8000308:	2200      	movs	r2, #0
 800030a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800030c:	482b      	ldr	r0, [pc, #172]	@ (80003bc <MX_TIM2_Init+0x108>)
 800030e:	f001 fda3 	bl	8001e58 <HAL_TIM_Base_Init>
 8000312:	4603      	mov	r3, r0
 8000314:	2b00      	cmp	r3, #0
 8000316:	d001      	beq.n	800031c <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000318:	f000 f8ee 	bl	80004f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800031c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000320:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000322:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000326:	4619      	mov	r1, r3
 8000328:	4824      	ldr	r0, [pc, #144]	@ (80003bc <MX_TIM2_Init+0x108>)
 800032a:	f001 ffa1 	bl	8002270 <HAL_TIM_ConfigClockSource>
 800032e:	4603      	mov	r3, r0
 8000330:	2b00      	cmp	r3, #0
 8000332:	d001      	beq.n	8000338 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000334:	f000 f8e0 	bl	80004f8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000338:	4820      	ldr	r0, [pc, #128]	@ (80003bc <MX_TIM2_Init+0x108>)
 800033a:	f001 fddc 	bl	8001ef6 <HAL_TIM_PWM_Init>
 800033e:	4603      	mov	r3, r0
 8000340:	2b00      	cmp	r3, #0
 8000342:	d001      	beq.n	8000348 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000344:	f000 f8d8 	bl	80004f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000348:	2300      	movs	r3, #0
 800034a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800034c:	2300      	movs	r3, #0
 800034e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000350:	f107 0320 	add.w	r3, r7, #32
 8000354:	4619      	mov	r1, r3
 8000356:	4819      	ldr	r0, [pc, #100]	@ (80003bc <MX_TIM2_Init+0x108>)
 8000358:	f002 fb02 	bl	8002960 <HAL_TIMEx_MasterConfigSynchronization>
 800035c:	4603      	mov	r3, r0
 800035e:	2b00      	cmp	r3, #0
 8000360:	d001      	beq.n	8000366 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8000362:	f000 f8c9 	bl	80004f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000366:	2370      	movs	r3, #112	@ 0x70
 8000368:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 18500;
 800036a:	f644 0344 	movw	r3, #18500	@ 0x4844
 800036e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000370:	2300      	movs	r3, #0
 8000372:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000374:	2300      	movs	r3, #0
 8000376:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000378:	1d3b      	adds	r3, r7, #4
 800037a:	2200      	movs	r2, #0
 800037c:	4619      	mov	r1, r3
 800037e:	480f      	ldr	r0, [pc, #60]	@ (80003bc <MX_TIM2_Init+0x108>)
 8000380:	f001 feb4 	bl	80020ec <HAL_TIM_PWM_ConfigChannel>
 8000384:	4603      	mov	r3, r0
 8000386:	2b00      	cmp	r3, #0
 8000388:	d001      	beq.n	800038e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800038a:	f000 f8b5 	bl	80004f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800038e:	2360      	movs	r3, #96	@ 0x60
 8000390:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000392:	2300      	movs	r3, #0
 8000394:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000396:	1d3b      	adds	r3, r7, #4
 8000398:	2204      	movs	r2, #4
 800039a:	4619      	mov	r1, r3
 800039c:	4807      	ldr	r0, [pc, #28]	@ (80003bc <MX_TIM2_Init+0x108>)
 800039e:	f001 fea5 	bl	80020ec <HAL_TIM_PWM_ConfigChannel>
 80003a2:	4603      	mov	r3, r0
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d001      	beq.n	80003ac <MX_TIM2_Init+0xf8>
  {
    Error_Handler();
 80003a8:	f000 f8a6 	bl	80004f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80003ac:	4803      	ldr	r0, [pc, #12]	@ (80003bc <MX_TIM2_Init+0x108>)
 80003ae:	f000 f9a5 	bl	80006fc <HAL_TIM_MspPostInit>

}
 80003b2:	bf00      	nop
 80003b4:	3738      	adds	r7, #56	@ 0x38
 80003b6:	46bd      	mov	sp, r7
 80003b8:	bd80      	pop	{r7, pc}
 80003ba:	bf00      	nop
 80003bc:	20000094 	.word	0x20000094

080003c0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80003c4:	4b11      	ldr	r3, [pc, #68]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003c6:	4a12      	ldr	r2, [pc, #72]	@ (8000410 <MX_USART1_UART_Init+0x50>)
 80003c8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80003ca:	4b10      	ldr	r3, [pc, #64]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80003d0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80003d2:	4b0e      	ldr	r3, [pc, #56]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003d4:	2200      	movs	r2, #0
 80003d6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80003d8:	4b0c      	ldr	r3, [pc, #48]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003da:	2200      	movs	r2, #0
 80003dc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80003de:	4b0b      	ldr	r3, [pc, #44]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003e0:	2200      	movs	r2, #0
 80003e2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80003e4:	4b09      	ldr	r3, [pc, #36]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003e6:	220c      	movs	r2, #12
 80003e8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80003ea:	4b08      	ldr	r3, [pc, #32]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003ec:	2200      	movs	r2, #0
 80003ee:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80003f0:	4b06      	ldr	r3, [pc, #24]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80003f6:	4805      	ldr	r0, [pc, #20]	@ (800040c <MX_USART1_UART_Init+0x4c>)
 80003f8:	f002 fb10 	bl	8002a1c <HAL_UART_Init>
 80003fc:	4603      	mov	r3, r0
 80003fe:	2b00      	cmp	r3, #0
 8000400:	d001      	beq.n	8000406 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000402:	f000 f879 	bl	80004f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000406:	bf00      	nop
 8000408:	bd80      	pop	{r7, pc}
 800040a:	bf00      	nop
 800040c:	200000dc 	.word	0x200000dc
 8000410:	40013800 	.word	0x40013800

08000414 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000414:	b580      	push	{r7, lr}
 8000416:	b082      	sub	sp, #8
 8000418:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800041a:	4b10      	ldr	r3, [pc, #64]	@ (800045c <MX_DMA_Init+0x48>)
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	4a0f      	ldr	r2, [pc, #60]	@ (800045c <MX_DMA_Init+0x48>)
 8000420:	f043 0301 	orr.w	r3, r3, #1
 8000424:	6153      	str	r3, [r2, #20]
 8000426:	4b0d      	ldr	r3, [pc, #52]	@ (800045c <MX_DMA_Init+0x48>)
 8000428:	695b      	ldr	r3, [r3, #20]
 800042a:	f003 0301 	and.w	r3, r3, #1
 800042e:	607b      	str	r3, [r7, #4]
 8000430:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000432:	2200      	movs	r2, #0
 8000434:	2100      	movs	r1, #0
 8000436:	200e      	movs	r0, #14
 8000438:	f000 fc89 	bl	8000d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800043c:	200e      	movs	r0, #14
 800043e:	f000 fca2 	bl	8000d86 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000442:	2200      	movs	r2, #0
 8000444:	2100      	movs	r1, #0
 8000446:	200f      	movs	r0, #15
 8000448:	f000 fc81 	bl	8000d4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800044c:	200f      	movs	r0, #15
 800044e:	f000 fc9a 	bl	8000d86 <HAL_NVIC_EnableIRQ>

}
 8000452:	bf00      	nop
 8000454:	3708      	adds	r7, #8
 8000456:	46bd      	mov	sp, r7
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	40021000 	.word	0x40021000

08000460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000460:	b580      	push	{r7, lr}
 8000462:	b088      	sub	sp, #32
 8000464:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000466:	f107 0310 	add.w	r3, r7, #16
 800046a:	2200      	movs	r2, #0
 800046c:	601a      	str	r2, [r3, #0]
 800046e:	605a      	str	r2, [r3, #4]
 8000470:	609a      	str	r2, [r3, #8]
 8000472:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000474:	4b1e      	ldr	r3, [pc, #120]	@ (80004f0 <MX_GPIO_Init+0x90>)
 8000476:	699b      	ldr	r3, [r3, #24]
 8000478:	4a1d      	ldr	r2, [pc, #116]	@ (80004f0 <MX_GPIO_Init+0x90>)
 800047a:	f043 0320 	orr.w	r3, r3, #32
 800047e:	6193      	str	r3, [r2, #24]
 8000480:	4b1b      	ldr	r3, [pc, #108]	@ (80004f0 <MX_GPIO_Init+0x90>)
 8000482:	699b      	ldr	r3, [r3, #24]
 8000484:	f003 0320 	and.w	r3, r3, #32
 8000488:	60fb      	str	r3, [r7, #12]
 800048a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800048c:	4b18      	ldr	r3, [pc, #96]	@ (80004f0 <MX_GPIO_Init+0x90>)
 800048e:	699b      	ldr	r3, [r3, #24]
 8000490:	4a17      	ldr	r2, [pc, #92]	@ (80004f0 <MX_GPIO_Init+0x90>)
 8000492:	f043 0304 	orr.w	r3, r3, #4
 8000496:	6193      	str	r3, [r2, #24]
 8000498:	4b15      	ldr	r3, [pc, #84]	@ (80004f0 <MX_GPIO_Init+0x90>)
 800049a:	699b      	ldr	r3, [r3, #24]
 800049c:	f003 0304 	and.w	r3, r3, #4
 80004a0:	60bb      	str	r3, [r7, #8]
 80004a2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004a4:	4b12      	ldr	r3, [pc, #72]	@ (80004f0 <MX_GPIO_Init+0x90>)
 80004a6:	699b      	ldr	r3, [r3, #24]
 80004a8:	4a11      	ldr	r2, [pc, #68]	@ (80004f0 <MX_GPIO_Init+0x90>)
 80004aa:	f043 0308 	orr.w	r3, r3, #8
 80004ae:	6193      	str	r3, [r2, #24]
 80004b0:	4b0f      	ldr	r3, [pc, #60]	@ (80004f0 <MX_GPIO_Init+0x90>)
 80004b2:	699b      	ldr	r3, [r3, #24]
 80004b4:	f003 0308 	and.w	r3, r3, #8
 80004b8:	607b      	str	r3, [r7, #4]
 80004ba:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80004bc:	2200      	movs	r2, #0
 80004be:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80004c2:	480c      	ldr	r0, [pc, #48]	@ (80004f4 <MX_GPIO_Init+0x94>)
 80004c4:	f001 f8a0 	bl	8001608 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80004c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80004cc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004ce:	2301      	movs	r3, #1
 80004d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d2:	2300      	movs	r3, #0
 80004d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004d6:	2302      	movs	r3, #2
 80004d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80004da:	f107 0310 	add.w	r3, r7, #16
 80004de:	4619      	mov	r1, r3
 80004e0:	4804      	ldr	r0, [pc, #16]	@ (80004f4 <MX_GPIO_Init+0x94>)
 80004e2:	f000 ff0d 	bl	8001300 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80004e6:	bf00      	nop
 80004e8:	3720      	adds	r7, #32
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40021000 	.word	0x40021000
 80004f4:	40010c00 	.word	0x40010c00

080004f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004fc:	b672      	cpsid	i
}
 80004fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000500:	bf00      	nop
 8000502:	e7fd      	b.n	8000500 <Error_Handler+0x8>

08000504 <HAL_UART_RxCpltCallback>:
extern uint8	rx_temp;



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	4a1b      	ldr	r2, [pc, #108]	@ (800057c <HAL_UART_RxCpltCallback+0x78>)
 8000510:	4293      	cmp	r3, r2
 8000512:	d12d      	bne.n	8000570 <HAL_UART_RxCpltCallback+0x6c>
	{
		if (rx_temp == START_BYTE && receiving == 0)//check START BYTE,if valid start receiving
 8000514:	4b1a      	ldr	r3, [pc, #104]	@ (8000580 <HAL_UART_RxCpltCallback+0x7c>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	2bff      	cmp	r3, #255	@ 0xff
 800051a:	d10a      	bne.n	8000532 <HAL_UART_RxCpltCallback+0x2e>
 800051c:	4b19      	ldr	r3, [pc, #100]	@ (8000584 <HAL_UART_RxCpltCallback+0x80>)
 800051e:	781b      	ldrb	r3, [r3, #0]
 8000520:	2b00      	cmp	r3, #0
 8000522:	d106      	bne.n	8000532 <HAL_UART_RxCpltCallback+0x2e>
		{
			receiving = 1;
 8000524:	4b17      	ldr	r3, [pc, #92]	@ (8000584 <HAL_UART_RxCpltCallback+0x80>)
 8000526:	2201      	movs	r2, #1
 8000528:	701a      	strb	r2, [r3, #0]
			buffer_index = 0;
 800052a:	4b17      	ldr	r3, [pc, #92]	@ (8000588 <HAL_UART_RxCpltCallback+0x84>)
 800052c:	2200      	movs	r2, #0
 800052e:	701a      	strb	r2, [r3, #0]
				buffer_index++;
			}

		}
	}
}
 8000530:	e01e      	b.n	8000570 <HAL_UART_RxCpltCallback+0x6c>
		else if (receiving == 1) //start receiving
 8000532:	4b14      	ldr	r3, [pc, #80]	@ (8000584 <HAL_UART_RxCpltCallback+0x80>)
 8000534:	781b      	ldrb	r3, [r3, #0]
 8000536:	2b01      	cmp	r3, #1
 8000538:	d11a      	bne.n	8000570 <HAL_UART_RxCpltCallback+0x6c>
			if (rx_temp == STOP_BYTE)
 800053a:	4b11      	ldr	r3, [pc, #68]	@ (8000580 <HAL_UART_RxCpltCallback+0x7c>)
 800053c:	781b      	ldrb	r3, [r3, #0]
 800053e:	2b0a      	cmp	r3, #10
 8000540:	d105      	bne.n	800054e <HAL_UART_RxCpltCallback+0x4a>
				data_received_flag = 1;
 8000542:	4b12      	ldr	r3, [pc, #72]	@ (800058c <HAL_UART_RxCpltCallback+0x88>)
 8000544:	2201      	movs	r2, #1
 8000546:	701a      	strb	r2, [r3, #0]
				receiving = 0;
 8000548:	4b0e      	ldr	r3, [pc, #56]	@ (8000584 <HAL_UART_RxCpltCallback+0x80>)
 800054a:	2200      	movs	r2, #0
 800054c:	701a      	strb	r2, [r3, #0]
			if (buffer_index < RX_BUFFER_SIZE)
 800054e:	4b0e      	ldr	r3, [pc, #56]	@ (8000588 <HAL_UART_RxCpltCallback+0x84>)
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	2b02      	cmp	r3, #2
 8000554:	d80c      	bhi.n	8000570 <HAL_UART_RxCpltCallback+0x6c>
				rx_buffer[buffer_index] = rx_temp;
 8000556:	4b0c      	ldr	r3, [pc, #48]	@ (8000588 <HAL_UART_RxCpltCallback+0x84>)
 8000558:	781b      	ldrb	r3, [r3, #0]
 800055a:	461a      	mov	r2, r3
 800055c:	4b08      	ldr	r3, [pc, #32]	@ (8000580 <HAL_UART_RxCpltCallback+0x7c>)
 800055e:	7819      	ldrb	r1, [r3, #0]
 8000560:	4b0b      	ldr	r3, [pc, #44]	@ (8000590 <HAL_UART_RxCpltCallback+0x8c>)
 8000562:	5499      	strb	r1, [r3, r2]
				buffer_index++;
 8000564:	4b08      	ldr	r3, [pc, #32]	@ (8000588 <HAL_UART_RxCpltCallback+0x84>)
 8000566:	781b      	ldrb	r3, [r3, #0]
 8000568:	3301      	adds	r3, #1
 800056a:	b2da      	uxtb	r2, r3
 800056c:	4b06      	ldr	r3, [pc, #24]	@ (8000588 <HAL_UART_RxCpltCallback+0x84>)
 800056e:	701a      	strb	r2, [r3, #0]
}
 8000570:	bf00      	nop
 8000572:	370c      	adds	r7, #12
 8000574:	46bd      	mov	sp, r7
 8000576:	bc80      	pop	{r7}
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop
 800057c:	200000dc 	.word	0x200000dc
 8000580:	200001ac 	.word	0x200001ac
 8000584:	200001ad 	.word	0x200001ad
 8000588:	200001ae 	.word	0x200001ae
 800058c:	200001b4 	.word	0x200001b4
 8000590:	200001b8 	.word	0x200001b8

08000594 <reset_rx_buffer>:

void reset_rx_buffer(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	memset(rx_buffer , 0 ,RX_BUFFER_SIZE);
 8000598:	2203      	movs	r2, #3
 800059a:	2100      	movs	r1, #0
 800059c:	4803      	ldr	r0, [pc, #12]	@ (80005ac <reset_rx_buffer+0x18>)
 800059e:	f003 fc41 	bl	8003e24 <memset>
	buffer_index = 0;
 80005a2:	4b03      	ldr	r3, [pc, #12]	@ (80005b0 <reset_rx_buffer+0x1c>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	701a      	strb	r2, [r3, #0]
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	200001b8 	.word	0x200001b8
 80005b0:	200001ae 	.word	0x200001ae

080005b4 <__io_putchar>:


/*function for define printf*/
PUTCHAR_PROTOTYPE
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8 *)&ch, 1, 0xFFFF);
 80005bc:	1d39      	adds	r1, r7, #4
 80005be:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80005c2:	2201      	movs	r2, #1
 80005c4:	4803      	ldr	r0, [pc, #12]	@ (80005d4 <__io_putchar+0x20>)
 80005c6:	f002 fa79 	bl	8002abc <HAL_UART_Transmit>

  return ch;
 80005ca:	687b      	ldr	r3, [r7, #4]
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	200000dc 	.word	0x200000dc

080005d8 <servo_set_angle_speed>:

#include "main.h"
#include "servo_functions.h"

void servo_set_angle_speed(servo_motor *servo, uint8 angle, uint8 speed)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b084      	sub	sp, #16
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	460b      	mov	r3, r1
 80005e2:	70fb      	strb	r3, [r7, #3]
 80005e4:	4613      	mov	r3, r2
 80005e6:	70bb      	strb	r3, [r7, #2]
	uint16 calibrated_angle;
	calibrated_angle = calibrate_angle(angle);
 80005e8:	78fb      	ldrb	r3, [r7, #3]
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 f81e 	bl	800062c <calibrate_angle>
 80005f0:	4603      	mov	r3, r0
 80005f2:	81fb      	strh	r3, [r7, #14]

	//map angle to pulse PWM value
	uint32 pulse;
	pulse = (calibrated_angle - MIN_ANGLE) * (servo->max_pulse - servo->min_pulse) /(MAX_ANGLE - MIN_ANGLE)
 80005f4:	89fb      	ldrh	r3, [r7, #14]
 80005f6:	687a      	ldr	r2, [r7, #4]
 80005f8:	6891      	ldr	r1, [r2, #8]
 80005fa:	687a      	ldr	r2, [r7, #4]
 80005fc:	6852      	ldr	r2, [r2, #4]
 80005fe:	1a8a      	subs	r2, r1, r2
 8000600:	fb02 f303 	mul.w	r3, r2, r3
 8000604:	08db      	lsrs	r3, r3, #3
 8000606:	4a08      	ldr	r2, [pc, #32]	@ (8000628 <servo_set_angle_speed+0x50>)
 8000608:	fba2 2303 	umull	r2, r3, r2, r3
 800060c:	089a      	lsrs	r2, r3, #2
			+ servo->min_pulse;
 800060e:	687b      	ldr	r3, [r7, #4]
 8000610:	685b      	ldr	r3, [r3, #4]
	pulse = (calibrated_angle - MIN_ANGLE) * (servo->max_pulse - servo->min_pulse) /(MAX_ANGLE - MIN_ANGLE)
 8000612:	4413      	add	r3, r2
 8000614:	60bb      	str	r3, [r7, #8]

	*(servo->channel) = pulse;
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	68ba      	ldr	r2, [r7, #8]
 800061c:	601a      	str	r2, [r3, #0]
}
 800061e:	bf00      	nop
 8000620:	3710      	adds	r7, #16
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	16c16c17 	.word	0x16c16c17

0800062c <calibrate_angle>:

uint16 calibrate_angle(uint8 angle)
{
 800062c:	b480      	push	{r7}
 800062e:	b085      	sub	sp, #20
 8000630:	af00      	add	r7, sp, #0
 8000632:	4603      	mov	r3, r0
 8000634:	71fb      	strb	r3, [r7, #7]
	uint16 c_angle ;
	c_angle = angle * 10;
 8000636:	79fb      	ldrb	r3, [r7, #7]
 8000638:	b29b      	uxth	r3, r3
 800063a:	461a      	mov	r2, r3
 800063c:	0092      	lsls	r2, r2, #2
 800063e:	4413      	add	r3, r2
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	81fb      	strh	r3, [r7, #14]

	if (c_angle > MAX_ANGLE)
 8000644:	89fb      	ldrh	r3, [r7, #14]
 8000646:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 800064a:	d902      	bls.n	8000652 <calibrate_angle+0x26>
	{
		return MAX_ANGLE;
 800064c:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8000650:	e000      	b.n	8000654 <calibrate_angle+0x28>
	{
		return MIN_ANGLE;
	}
	else
	{
		return c_angle;
 8000652:	89fb      	ldrh	r3, [r7, #14]
	}
}
 8000654:	4618      	mov	r0, r3
 8000656:	3714      	adds	r7, #20
 8000658:	46bd      	mov	sp, r7
 800065a:	bc80      	pop	{r7}
 800065c:	4770      	bx	lr
	...

08000660 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000660:	b480      	push	{r7}
 8000662:	b085      	sub	sp, #20
 8000664:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000666:	4b15      	ldr	r3, [pc, #84]	@ (80006bc <HAL_MspInit+0x5c>)
 8000668:	699b      	ldr	r3, [r3, #24]
 800066a:	4a14      	ldr	r2, [pc, #80]	@ (80006bc <HAL_MspInit+0x5c>)
 800066c:	f043 0301 	orr.w	r3, r3, #1
 8000670:	6193      	str	r3, [r2, #24]
 8000672:	4b12      	ldr	r3, [pc, #72]	@ (80006bc <HAL_MspInit+0x5c>)
 8000674:	699b      	ldr	r3, [r3, #24]
 8000676:	f003 0301 	and.w	r3, r3, #1
 800067a:	60bb      	str	r3, [r7, #8]
 800067c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800067e:	4b0f      	ldr	r3, [pc, #60]	@ (80006bc <HAL_MspInit+0x5c>)
 8000680:	69db      	ldr	r3, [r3, #28]
 8000682:	4a0e      	ldr	r2, [pc, #56]	@ (80006bc <HAL_MspInit+0x5c>)
 8000684:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000688:	61d3      	str	r3, [r2, #28]
 800068a:	4b0c      	ldr	r3, [pc, #48]	@ (80006bc <HAL_MspInit+0x5c>)
 800068c:	69db      	ldr	r3, [r3, #28]
 800068e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000692:	607b      	str	r3, [r7, #4]
 8000694:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000696:	4b0a      	ldr	r3, [pc, #40]	@ (80006c0 <HAL_MspInit+0x60>)
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	68fb      	ldr	r3, [r7, #12]
 800069e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	68fb      	ldr	r3, [r7, #12]
 80006a6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006aa:	60fb      	str	r3, [r7, #12]
 80006ac:	4a04      	ldr	r2, [pc, #16]	@ (80006c0 <HAL_MspInit+0x60>)
 80006ae:	68fb      	ldr	r3, [r7, #12]
 80006b0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006b2:	bf00      	nop
 80006b4:	3714      	adds	r7, #20
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bc80      	pop	{r7}
 80006ba:	4770      	bx	lr
 80006bc:	40021000 	.word	0x40021000
 80006c0:	40010000 	.word	0x40010000

080006c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006c4:	b480      	push	{r7}
 80006c6:	b085      	sub	sp, #20
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80006d4:	d10b      	bne.n	80006ee <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80006d6:	4b08      	ldr	r3, [pc, #32]	@ (80006f8 <HAL_TIM_Base_MspInit+0x34>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	4a07      	ldr	r2, [pc, #28]	@ (80006f8 <HAL_TIM_Base_MspInit+0x34>)
 80006dc:	f043 0301 	orr.w	r3, r3, #1
 80006e0:	61d3      	str	r3, [r2, #28]
 80006e2:	4b05      	ldr	r3, [pc, #20]	@ (80006f8 <HAL_TIM_Base_MspInit+0x34>)
 80006e4:	69db      	ldr	r3, [r3, #28]
 80006e6:	f003 0301 	and.w	r3, r3, #1
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80006ee:	bf00      	nop
 80006f0:	3714      	adds	r7, #20
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr
 80006f8:	40021000 	.word	0x40021000

080006fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b088      	sub	sp, #32
 8000700:	af00      	add	r7, sp, #0
 8000702:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000704:	f107 0310 	add.w	r3, r7, #16
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
 8000710:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800071a:	d117      	bne.n	800074c <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800071c:	4b0d      	ldr	r3, [pc, #52]	@ (8000754 <HAL_TIM_MspPostInit+0x58>)
 800071e:	699b      	ldr	r3, [r3, #24]
 8000720:	4a0c      	ldr	r2, [pc, #48]	@ (8000754 <HAL_TIM_MspPostInit+0x58>)
 8000722:	f043 0304 	orr.w	r3, r3, #4
 8000726:	6193      	str	r3, [r2, #24]
 8000728:	4b0a      	ldr	r3, [pc, #40]	@ (8000754 <HAL_TIM_MspPostInit+0x58>)
 800072a:	699b      	ldr	r3, [r3, #24]
 800072c:	f003 0304 	and.w	r3, r3, #4
 8000730:	60fb      	str	r3, [r7, #12]
 8000732:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000734:	2303      	movs	r3, #3
 8000736:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000738:	2302      	movs	r3, #2
 800073a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073c:	2302      	movs	r3, #2
 800073e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000740:	f107 0310 	add.w	r3, r7, #16
 8000744:	4619      	mov	r1, r3
 8000746:	4804      	ldr	r0, [pc, #16]	@ (8000758 <HAL_TIM_MspPostInit+0x5c>)
 8000748:	f000 fdda 	bl	8001300 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800074c:	bf00      	nop
 800074e:	3720      	adds	r7, #32
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	40021000 	.word	0x40021000
 8000758:	40010800 	.word	0x40010800

0800075c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b088      	sub	sp, #32
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000764:	f107 0310 	add.w	r3, r7, #16
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4a47      	ldr	r2, [pc, #284]	@ (8000894 <HAL_UART_MspInit+0x138>)
 8000778:	4293      	cmp	r3, r2
 800077a:	f040 8086 	bne.w	800088a <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800077e:	4b46      	ldr	r3, [pc, #280]	@ (8000898 <HAL_UART_MspInit+0x13c>)
 8000780:	699b      	ldr	r3, [r3, #24]
 8000782:	4a45      	ldr	r2, [pc, #276]	@ (8000898 <HAL_UART_MspInit+0x13c>)
 8000784:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000788:	6193      	str	r3, [r2, #24]
 800078a:	4b43      	ldr	r3, [pc, #268]	@ (8000898 <HAL_UART_MspInit+0x13c>)
 800078c:	699b      	ldr	r3, [r3, #24]
 800078e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000792:	60fb      	str	r3, [r7, #12]
 8000794:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	4b40      	ldr	r3, [pc, #256]	@ (8000898 <HAL_UART_MspInit+0x13c>)
 8000798:	699b      	ldr	r3, [r3, #24]
 800079a:	4a3f      	ldr	r2, [pc, #252]	@ (8000898 <HAL_UART_MspInit+0x13c>)
 800079c:	f043 0304 	orr.w	r3, r3, #4
 80007a0:	6193      	str	r3, [r2, #24]
 80007a2:	4b3d      	ldr	r3, [pc, #244]	@ (8000898 <HAL_UART_MspInit+0x13c>)
 80007a4:	699b      	ldr	r3, [r3, #24]
 80007a6:	f003 0304 	and.w	r3, r3, #4
 80007aa:	60bb      	str	r3, [r7, #8]
 80007ac:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80007ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80007b2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b4:	2302      	movs	r3, #2
 80007b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007b8:	2303      	movs	r3, #3
 80007ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007bc:	f107 0310 	add.w	r3, r7, #16
 80007c0:	4619      	mov	r1, r3
 80007c2:	4836      	ldr	r0, [pc, #216]	@ (800089c <HAL_UART_MspInit+0x140>)
 80007c4:	f000 fd9c 	bl	8001300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80007c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d6:	f107 0310 	add.w	r3, r7, #16
 80007da:	4619      	mov	r1, r3
 80007dc:	482f      	ldr	r0, [pc, #188]	@ (800089c <HAL_UART_MspInit+0x140>)
 80007de:	f000 fd8f 	bl	8001300 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80007e2:	4b2f      	ldr	r3, [pc, #188]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 80007e4:	4a2f      	ldr	r2, [pc, #188]	@ (80008a4 <HAL_UART_MspInit+0x148>)
 80007e6:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007e8:	4b2d      	ldr	r3, [pc, #180]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80007ee:	4b2c      	ldr	r3, [pc, #176]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 80007f0:	2200      	movs	r2, #0
 80007f2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80007f4:	4b2a      	ldr	r3, [pc, #168]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 80007f6:	2280      	movs	r2, #128	@ 0x80
 80007f8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80007fa:	4b29      	ldr	r3, [pc, #164]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 80007fc:	2200      	movs	r2, #0
 80007fe:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000800:	4b27      	ldr	r3, [pc, #156]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 8000802:	2200      	movs	r2, #0
 8000804:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8000806:	4b26      	ldr	r3, [pc, #152]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 8000808:	2220      	movs	r2, #32
 800080a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800080c:	4b24      	ldr	r3, [pc, #144]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 800080e:	2200      	movs	r2, #0
 8000810:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000812:	4823      	ldr	r0, [pc, #140]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 8000814:	f000 fad2 	bl	8000dbc <HAL_DMA_Init>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800081e:	f7ff fe6b 	bl	80004f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4a1e      	ldr	r2, [pc, #120]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 8000826:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000828:	4a1d      	ldr	r2, [pc, #116]	@ (80008a0 <HAL_UART_MspInit+0x144>)
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800082e:	4b1e      	ldr	r3, [pc, #120]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 8000830:	4a1e      	ldr	r2, [pc, #120]	@ (80008ac <HAL_UART_MspInit+0x150>)
 8000832:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000834:	4b1c      	ldr	r3, [pc, #112]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 8000836:	2210      	movs	r2, #16
 8000838:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800083a:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 800083c:	2200      	movs	r2, #0
 800083e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000840:	4b19      	ldr	r3, [pc, #100]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 8000842:	2280      	movs	r2, #128	@ 0x80
 8000844:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000846:	4b18      	ldr	r3, [pc, #96]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800084c:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 800084e:	2200      	movs	r2, #0
 8000850:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8000852:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 8000854:	2220      	movs	r2, #32
 8000856:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000858:	4b13      	ldr	r3, [pc, #76]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 800085a:	2200      	movs	r2, #0
 800085c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800085e:	4812      	ldr	r0, [pc, #72]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 8000860:	f000 faac 	bl	8000dbc <HAL_DMA_Init>
 8000864:	4603      	mov	r3, r0
 8000866:	2b00      	cmp	r3, #0
 8000868:	d001      	beq.n	800086e <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 800086a:	f7ff fe45 	bl	80004f8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4a0d      	ldr	r2, [pc, #52]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 8000872:	639a      	str	r2, [r3, #56]	@ 0x38
 8000874:	4a0c      	ldr	r2, [pc, #48]	@ (80008a8 <HAL_UART_MspInit+0x14c>)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800087a:	2200      	movs	r2, #0
 800087c:	2100      	movs	r1, #0
 800087e:	2025      	movs	r0, #37	@ 0x25
 8000880:	f000 fa65 	bl	8000d4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000884:	2025      	movs	r0, #37	@ 0x25
 8000886:	f000 fa7e 	bl	8000d86 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 800088a:	bf00      	nop
 800088c:	3720      	adds	r7, #32
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	40013800 	.word	0x40013800
 8000898:	40021000 	.word	0x40021000
 800089c:	40010800 	.word	0x40010800
 80008a0:	20000124 	.word	0x20000124
 80008a4:	40020058 	.word	0x40020058
 80008a8:	20000168 	.word	0x20000168
 80008ac:	40020044 	.word	0x40020044

080008b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008b4:	bf00      	nop
 80008b6:	e7fd      	b.n	80008b4 <NMI_Handler+0x4>

080008b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <HardFault_Handler+0x4>

080008c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008c0:	b480      	push	{r7}
 80008c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008c4:	bf00      	nop
 80008c6:	e7fd      	b.n	80008c4 <MemManage_Handler+0x4>

080008c8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008c8:	b480      	push	{r7}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008cc:	bf00      	nop
 80008ce:	e7fd      	b.n	80008cc <BusFault_Handler+0x4>

080008d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008d4:	bf00      	nop
 80008d6:	e7fd      	b.n	80008d4 <UsageFault_Handler+0x4>

080008d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008d8:	b480      	push	{r7}
 80008da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008dc:	bf00      	nop
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bc80      	pop	{r7}
 80008ee:	4770      	bx	lr

080008f0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008f0:	b480      	push	{r7}
 80008f2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008f4:	bf00      	nop
 80008f6:	46bd      	mov	sp, r7
 80008f8:	bc80      	pop	{r7}
 80008fa:	4770      	bx	lr

080008fc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000900:	f000 f932 	bl	8000b68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000904:	bf00      	nop
 8000906:	bd80      	pop	{r7, pc}

08000908 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000908:	b580      	push	{r7, lr}
 800090a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800090c:	4802      	ldr	r0, [pc, #8]	@ (8000918 <DMA1_Channel4_IRQHandler+0x10>)
 800090e:	f000 fbc3 	bl	8001098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000168 	.word	0x20000168

0800091c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000920:	4802      	ldr	r0, [pc, #8]	@ (800092c <DMA1_Channel5_IRQHandler+0x10>)
 8000922:	f000 fbb9 	bl	8001098 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	20000124 	.word	0x20000124

08000930 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000934:	4802      	ldr	r0, [pc, #8]	@ (8000940 <USART1_IRQHandler+0x10>)
 8000936:	f002 f971 	bl	8002c1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800093a:	bf00      	nop
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	200000dc 	.word	0x200000dc

08000944 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b086      	sub	sp, #24
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000950:	2300      	movs	r3, #0
 8000952:	617b      	str	r3, [r7, #20]
 8000954:	e00a      	b.n	800096c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000956:	f3af 8000 	nop.w
 800095a:	4601      	mov	r1, r0
 800095c:	68bb      	ldr	r3, [r7, #8]
 800095e:	1c5a      	adds	r2, r3, #1
 8000960:	60ba      	str	r2, [r7, #8]
 8000962:	b2ca      	uxtb	r2, r1
 8000964:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000966:	697b      	ldr	r3, [r7, #20]
 8000968:	3301      	adds	r3, #1
 800096a:	617b      	str	r3, [r7, #20]
 800096c:	697a      	ldr	r2, [r7, #20]
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	429a      	cmp	r2, r3
 8000972:	dbf0      	blt.n	8000956 <_read+0x12>
  }

  return len;
 8000974:	687b      	ldr	r3, [r7, #4]
}
 8000976:	4618      	mov	r0, r3
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}

0800097e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800097e:	b580      	push	{r7, lr}
 8000980:	b086      	sub	sp, #24
 8000982:	af00      	add	r7, sp, #0
 8000984:	60f8      	str	r0, [r7, #12]
 8000986:	60b9      	str	r1, [r7, #8]
 8000988:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800098a:	2300      	movs	r3, #0
 800098c:	617b      	str	r3, [r7, #20]
 800098e:	e009      	b.n	80009a4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000990:	68bb      	ldr	r3, [r7, #8]
 8000992:	1c5a      	adds	r2, r3, #1
 8000994:	60ba      	str	r2, [r7, #8]
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	4618      	mov	r0, r3
 800099a:	f7ff fe0b 	bl	80005b4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800099e:	697b      	ldr	r3, [r7, #20]
 80009a0:	3301      	adds	r3, #1
 80009a2:	617b      	str	r3, [r7, #20]
 80009a4:	697a      	ldr	r2, [r7, #20]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	429a      	cmp	r2, r3
 80009aa:	dbf1      	blt.n	8000990 <_write+0x12>
  }
  return len;
 80009ac:	687b      	ldr	r3, [r7, #4]
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	3718      	adds	r7, #24
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}

080009b6 <_close>:

int _close(int file)
{
 80009b6:	b480      	push	{r7}
 80009b8:	b083      	sub	sp, #12
 80009ba:	af00      	add	r7, sp, #0
 80009bc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80009be:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bc80      	pop	{r7}
 80009ca:	4770      	bx	lr

080009cc <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009cc:	b480      	push	{r7}
 80009ce:	b083      	sub	sp, #12
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009dc:	605a      	str	r2, [r3, #4]
  return 0;
 80009de:	2300      	movs	r3, #0
}
 80009e0:	4618      	mov	r0, r3
 80009e2:	370c      	adds	r7, #12
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bc80      	pop	{r7}
 80009e8:	4770      	bx	lr

080009ea <_isatty>:

int _isatty(int file)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b083      	sub	sp, #12
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009f2:	2301      	movs	r3, #1
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	370c      	adds	r7, #12
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bc80      	pop	{r7}
 80009fc:	4770      	bx	lr

080009fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009fe:	b480      	push	{r7}
 8000a00:	b085      	sub	sp, #20
 8000a02:	af00      	add	r7, sp, #0
 8000a04:	60f8      	str	r0, [r7, #12]
 8000a06:	60b9      	str	r1, [r7, #8]
 8000a08:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a0a:	2300      	movs	r3, #0
}
 8000a0c:	4618      	mov	r0, r3
 8000a0e:	3714      	adds	r7, #20
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bc80      	pop	{r7}
 8000a14:	4770      	bx	lr
	...

08000a18 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b086      	sub	sp, #24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a20:	4a14      	ldr	r2, [pc, #80]	@ (8000a74 <_sbrk+0x5c>)
 8000a22:	4b15      	ldr	r3, [pc, #84]	@ (8000a78 <_sbrk+0x60>)
 8000a24:	1ad3      	subs	r3, r2, r3
 8000a26:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a2c:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <_sbrk+0x64>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	d102      	bne.n	8000a3a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a34:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <_sbrk+0x64>)
 8000a36:	4a12      	ldr	r2, [pc, #72]	@ (8000a80 <_sbrk+0x68>)
 8000a38:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a3a:	4b10      	ldr	r3, [pc, #64]	@ (8000a7c <_sbrk+0x64>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	4413      	add	r3, r2
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d207      	bcs.n	8000a58 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a48:	f003 fa3a 	bl	8003ec0 <__errno>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	220c      	movs	r2, #12
 8000a50:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a52:	f04f 33ff 	mov.w	r3, #4294967295
 8000a56:	e009      	b.n	8000a6c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a58:	4b08      	ldr	r3, [pc, #32]	@ (8000a7c <_sbrk+0x64>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a5e:	4b07      	ldr	r3, [pc, #28]	@ (8000a7c <_sbrk+0x64>)
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	4413      	add	r3, r2
 8000a66:	4a05      	ldr	r2, [pc, #20]	@ (8000a7c <_sbrk+0x64>)
 8000a68:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a6a:	68fb      	ldr	r3, [r7, #12]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3718      	adds	r7, #24
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20005000 	.word	0x20005000
 8000a78:	00000400 	.word	0x00000400
 8000a7c:	200001bc 	.word	0x200001bc
 8000a80:	20000310 	.word	0x20000310

08000a84 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bc80      	pop	{r7}
 8000a8e:	4770      	bx	lr

08000a90 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a90:	f7ff fff8 	bl	8000a84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a94:	480b      	ldr	r0, [pc, #44]	@ (8000ac4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a96:	490c      	ldr	r1, [pc, #48]	@ (8000ac8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a98:	4a0c      	ldr	r2, [pc, #48]	@ (8000acc <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a9a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a9c:	e002      	b.n	8000aa4 <LoopCopyDataInit>

08000a9e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a9e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000aa0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aa2:	3304      	adds	r3, #4

08000aa4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aa6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aa8:	d3f9      	bcc.n	8000a9e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aaa:	4a09      	ldr	r2, [pc, #36]	@ (8000ad0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000aac:	4c09      	ldr	r4, [pc, #36]	@ (8000ad4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000aae:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ab0:	e001      	b.n	8000ab6 <LoopFillZerobss>

08000ab2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ab2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab4:	3204      	adds	r2, #4

08000ab6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ab6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ab8:	d3fb      	bcc.n	8000ab2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000aba:	f003 fa07 	bl	8003ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000abe:	f7ff fb8f 	bl	80001e0 <main>
  bx lr
 8000ac2:	4770      	bx	lr
  ldr r0, =_sdata
 8000ac4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac8:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000acc:	08004a00 	.word	0x08004a00
  ldr r2, =_sbss
 8000ad0:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000ad4:	20000310 	.word	0x20000310

08000ad8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000ad8:	e7fe      	b.n	8000ad8 <ADC1_2_IRQHandler>
	...

08000adc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <HAL_Init+0x28>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a07      	ldr	r2, [pc, #28]	@ (8000b04 <HAL_Init+0x28>)
 8000ae6:	f043 0310 	orr.w	r3, r3, #16
 8000aea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aec:	2003      	movs	r0, #3
 8000aee:	f000 f923 	bl	8000d38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000af2:	200f      	movs	r0, #15
 8000af4:	f000 f808 	bl	8000b08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000af8:	f7ff fdb2 	bl	8000660 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000afc:	2300      	movs	r3, #0
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	40022000 	.word	0x40022000

08000b08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b10:	4b12      	ldr	r3, [pc, #72]	@ (8000b5c <HAL_InitTick+0x54>)
 8000b12:	681a      	ldr	r2, [r3, #0]
 8000b14:	4b12      	ldr	r3, [pc, #72]	@ (8000b60 <HAL_InitTick+0x58>)
 8000b16:	781b      	ldrb	r3, [r3, #0]
 8000b18:	4619      	mov	r1, r3
 8000b1a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b26:	4618      	mov	r0, r3
 8000b28:	f000 f93b 	bl	8000da2 <HAL_SYSTICK_Config>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b32:	2301      	movs	r3, #1
 8000b34:	e00e      	b.n	8000b54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	2b0f      	cmp	r3, #15
 8000b3a:	d80a      	bhi.n	8000b52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	6879      	ldr	r1, [r7, #4]
 8000b40:	f04f 30ff 	mov.w	r0, #4294967295
 8000b44:	f000 f903 	bl	8000d4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b48:	4a06      	ldr	r2, [pc, #24]	@ (8000b64 <HAL_InitTick+0x5c>)
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	e000      	b.n	8000b54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	2000000c 	.word	0x2000000c
 8000b60:	20000014 	.word	0x20000014
 8000b64:	20000010 	.word	0x20000010

08000b68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b6c:	4b05      	ldr	r3, [pc, #20]	@ (8000b84 <HAL_IncTick+0x1c>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	461a      	mov	r2, r3
 8000b72:	4b05      	ldr	r3, [pc, #20]	@ (8000b88 <HAL_IncTick+0x20>)
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	4413      	add	r3, r2
 8000b78:	4a03      	ldr	r2, [pc, #12]	@ (8000b88 <HAL_IncTick+0x20>)
 8000b7a:	6013      	str	r3, [r2, #0]
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bc80      	pop	{r7}
 8000b82:	4770      	bx	lr
 8000b84:	20000014 	.word	0x20000014
 8000b88:	200001c0 	.word	0x200001c0

08000b8c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b90:	4b02      	ldr	r3, [pc, #8]	@ (8000b9c <HAL_GetTick+0x10>)
 8000b92:	681b      	ldr	r3, [r3, #0]
}
 8000b94:	4618      	mov	r0, r3
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bc80      	pop	{r7}
 8000b9a:	4770      	bx	lr
 8000b9c:	200001c0 	.word	0x200001c0

08000ba0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b085      	sub	sp, #20
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	f003 0307 	and.w	r3, r3, #7
 8000bae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bb2:	68db      	ldr	r3, [r3, #12]
 8000bb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000bc0:	68fb      	ldr	r3, [r7, #12]
 8000bc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bc4:	68bb      	ldr	r3, [r7, #8]
 8000bc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bc8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bd2:	4a04      	ldr	r2, [pc, #16]	@ (8000be4 <__NVIC_SetPriorityGrouping+0x44>)
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	60d3      	str	r3, [r2, #12]
}
 8000bd8:	bf00      	nop
 8000bda:	3714      	adds	r7, #20
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bc80      	pop	{r7}
 8000be0:	4770      	bx	lr
 8000be2:	bf00      	nop
 8000be4:	e000ed00 	.word	0xe000ed00

08000be8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000be8:	b480      	push	{r7}
 8000bea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bec:	4b04      	ldr	r3, [pc, #16]	@ (8000c00 <__NVIC_GetPriorityGrouping+0x18>)
 8000bee:	68db      	ldr	r3, [r3, #12]
 8000bf0:	0a1b      	lsrs	r3, r3, #8
 8000bf2:	f003 0307 	and.w	r3, r3, #7
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bc80      	pop	{r7}
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	e000ed00 	.word	0xe000ed00

08000c04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	db0b      	blt.n	8000c2e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	f003 021f 	and.w	r2, r3, #31
 8000c1c:	4906      	ldr	r1, [pc, #24]	@ (8000c38 <__NVIC_EnableIRQ+0x34>)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	095b      	lsrs	r3, r3, #5
 8000c24:	2001      	movs	r0, #1
 8000c26:	fa00 f202 	lsl.w	r2, r0, r2
 8000c2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000c2e:	bf00      	nop
 8000c30:	370c      	adds	r7, #12
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bc80      	pop	{r7}
 8000c36:	4770      	bx	lr
 8000c38:	e000e100 	.word	0xe000e100

08000c3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b083      	sub	sp, #12
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	4603      	mov	r3, r0
 8000c44:	6039      	str	r1, [r7, #0]
 8000c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	db0a      	blt.n	8000c66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c50:	683b      	ldr	r3, [r7, #0]
 8000c52:	b2da      	uxtb	r2, r3
 8000c54:	490c      	ldr	r1, [pc, #48]	@ (8000c88 <__NVIC_SetPriority+0x4c>)
 8000c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c5a:	0112      	lsls	r2, r2, #4
 8000c5c:	b2d2      	uxtb	r2, r2
 8000c5e:	440b      	add	r3, r1
 8000c60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c64:	e00a      	b.n	8000c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	b2da      	uxtb	r2, r3
 8000c6a:	4908      	ldr	r1, [pc, #32]	@ (8000c8c <__NVIC_SetPriority+0x50>)
 8000c6c:	79fb      	ldrb	r3, [r7, #7]
 8000c6e:	f003 030f 	and.w	r3, r3, #15
 8000c72:	3b04      	subs	r3, #4
 8000c74:	0112      	lsls	r2, r2, #4
 8000c76:	b2d2      	uxtb	r2, r2
 8000c78:	440b      	add	r3, r1
 8000c7a:	761a      	strb	r2, [r3, #24]
}
 8000c7c:	bf00      	nop
 8000c7e:	370c      	adds	r7, #12
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bc80      	pop	{r7}
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	e000e100 	.word	0xe000e100
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b089      	sub	sp, #36	@ 0x24
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	60f8      	str	r0, [r7, #12]
 8000c98:	60b9      	str	r1, [r7, #8]
 8000c9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	f003 0307 	and.w	r3, r3, #7
 8000ca2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ca4:	69fb      	ldr	r3, [r7, #28]
 8000ca6:	f1c3 0307 	rsb	r3, r3, #7
 8000caa:	2b04      	cmp	r3, #4
 8000cac:	bf28      	it	cs
 8000cae:	2304      	movcs	r3, #4
 8000cb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000cb2:	69fb      	ldr	r3, [r7, #28]
 8000cb4:	3304      	adds	r3, #4
 8000cb6:	2b06      	cmp	r3, #6
 8000cb8:	d902      	bls.n	8000cc0 <NVIC_EncodePriority+0x30>
 8000cba:	69fb      	ldr	r3, [r7, #28]
 8000cbc:	3b03      	subs	r3, #3
 8000cbe:	e000      	b.n	8000cc2 <NVIC_EncodePriority+0x32>
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc4:	f04f 32ff 	mov.w	r2, #4294967295
 8000cc8:	69bb      	ldr	r3, [r7, #24]
 8000cca:	fa02 f303 	lsl.w	r3, r2, r3
 8000cce:	43da      	mvns	r2, r3
 8000cd0:	68bb      	ldr	r3, [r7, #8]
 8000cd2:	401a      	ands	r2, r3
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cd8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	fa01 f303 	lsl.w	r3, r1, r3
 8000ce2:	43d9      	mvns	r1, r3
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ce8:	4313      	orrs	r3, r2
         );
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3724      	adds	r7, #36	@ 0x24
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bc80      	pop	{r7}
 8000cf2:	4770      	bx	lr

08000cf4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	b082      	sub	sp, #8
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	3b01      	subs	r3, #1
 8000d00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d04:	d301      	bcc.n	8000d0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d06:	2301      	movs	r3, #1
 8000d08:	e00f      	b.n	8000d2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000d34 <SysTick_Config+0x40>)
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	3b01      	subs	r3, #1
 8000d10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d12:	210f      	movs	r1, #15
 8000d14:	f04f 30ff 	mov.w	r0, #4294967295
 8000d18:	f7ff ff90 	bl	8000c3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d1c:	4b05      	ldr	r3, [pc, #20]	@ (8000d34 <SysTick_Config+0x40>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d22:	4b04      	ldr	r3, [pc, #16]	@ (8000d34 <SysTick_Config+0x40>)
 8000d24:	2207      	movs	r2, #7
 8000d26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d28:	2300      	movs	r3, #0
}
 8000d2a:	4618      	mov	r0, r3
 8000d2c:	3708      	adds	r7, #8
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	e000e010 	.word	0xe000e010

08000d38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b082      	sub	sp, #8
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d40:	6878      	ldr	r0, [r7, #4]
 8000d42:	f7ff ff2d 	bl	8000ba0 <__NVIC_SetPriorityGrouping>
}
 8000d46:	bf00      	nop
 8000d48:	3708      	adds	r7, #8
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b086      	sub	sp, #24
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	4603      	mov	r3, r0
 8000d56:	60b9      	str	r1, [r7, #8]
 8000d58:	607a      	str	r2, [r7, #4]
 8000d5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d60:	f7ff ff42 	bl	8000be8 <__NVIC_GetPriorityGrouping>
 8000d64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d66:	687a      	ldr	r2, [r7, #4]
 8000d68:	68b9      	ldr	r1, [r7, #8]
 8000d6a:	6978      	ldr	r0, [r7, #20]
 8000d6c:	f7ff ff90 	bl	8000c90 <NVIC_EncodePriority>
 8000d70:	4602      	mov	r2, r0
 8000d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d76:	4611      	mov	r1, r2
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f7ff ff5f 	bl	8000c3c <__NVIC_SetPriority>
}
 8000d7e:	bf00      	nop
 8000d80:	3718      	adds	r7, #24
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}

08000d86 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b082      	sub	sp, #8
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d90:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d94:	4618      	mov	r0, r3
 8000d96:	f7ff ff35 	bl	8000c04 <__NVIC_EnableIRQ>
}
 8000d9a:	bf00      	nop
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	b082      	sub	sp, #8
 8000da6:	af00      	add	r7, sp, #0
 8000da8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000daa:	6878      	ldr	r0, [r7, #4]
 8000dac:	f7ff ffa2 	bl	8000cf4 <SysTick_Config>
 8000db0:	4603      	mov	r3, r0
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	3708      	adds	r7, #8
 8000db6:	46bd      	mov	sp, r7
 8000db8:	bd80      	pop	{r7, pc}
	...

08000dbc <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	b085      	sub	sp, #20
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d101      	bne.n	8000dd2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e043      	b.n	8000e5a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	461a      	mov	r2, r3
 8000dd8:	4b22      	ldr	r3, [pc, #136]	@ (8000e64 <HAL_DMA_Init+0xa8>)
 8000dda:	4413      	add	r3, r2
 8000ddc:	4a22      	ldr	r2, [pc, #136]	@ (8000e68 <HAL_DMA_Init+0xac>)
 8000dde:	fba2 2303 	umull	r2, r3, r2, r3
 8000de2:	091b      	lsrs	r3, r3, #4
 8000de4:	009a      	lsls	r2, r3, #2
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	4a1f      	ldr	r2, [pc, #124]	@ (8000e6c <HAL_DMA_Init+0xb0>)
 8000dee:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2202      	movs	r2, #2
 8000df4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000e06:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000e0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000e14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	68db      	ldr	r3, [r3, #12]
 8000e1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	695b      	ldr	r3, [r3, #20]
 8000e26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	69db      	ldr	r3, [r3, #28]
 8000e32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e34:	68fa      	ldr	r2, [r7, #12]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	68fa      	ldr	r2, [r7, #12]
 8000e40:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	2200      	movs	r2, #0
 8000e46:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2200      	movs	r2, #0
 8000e54:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000e58:	2300      	movs	r3, #0
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3714      	adds	r7, #20
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bc80      	pop	{r7}
 8000e62:	4770      	bx	lr
 8000e64:	bffdfff8 	.word	0xbffdfff8
 8000e68:	cccccccd 	.word	0xcccccccd
 8000e6c:	40020000 	.word	0x40020000

08000e70 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	60f8      	str	r0, [r7, #12]
 8000e78:	60b9      	str	r1, [r7, #8]
 8000e7a:	607a      	str	r2, [r7, #4]
 8000e7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000e82:	68fb      	ldr	r3, [r7, #12]
 8000e84:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d101      	bne.n	8000e90 <HAL_DMA_Start_IT+0x20>
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	e04b      	b.n	8000f28 <HAL_DMA_Start_IT+0xb8>
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2201      	movs	r2, #1
 8000e94:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e9e:	b2db      	uxtb	r3, r3
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d13a      	bne.n	8000f1a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	2202      	movs	r2, #2
 8000ea8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000eac:	68fb      	ldr	r3, [r7, #12]
 8000eae:	2200      	movs	r2, #0
 8000eb0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000eb2:	68fb      	ldr	r3, [r7, #12]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f022 0201 	bic.w	r2, r2, #1
 8000ec0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000ec2:	683b      	ldr	r3, [r7, #0]
 8000ec4:	687a      	ldr	r2, [r7, #4]
 8000ec6:	68b9      	ldr	r1, [r7, #8]
 8000ec8:	68f8      	ldr	r0, [r7, #12]
 8000eca:	f000 f9eb 	bl	80012a4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d008      	beq.n	8000ee8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	f042 020e 	orr.w	r2, r2, #14
 8000ee4:	601a      	str	r2, [r3, #0]
 8000ee6:	e00f      	b.n	8000f08 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ee8:	68fb      	ldr	r3, [r7, #12]
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f022 0204 	bic.w	r2, r2, #4
 8000ef6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f042 020a 	orr.w	r2, r2, #10
 8000f06:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	68fb      	ldr	r3, [r7, #12]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f042 0201 	orr.w	r2, r2, #1
 8000f16:	601a      	str	r2, [r3, #0]
 8000f18:	e005      	b.n	8000f26 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000f1a:	68fb      	ldr	r3, [r7, #12]
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000f22:	2302      	movs	r3, #2
 8000f24:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000f26:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f28:	4618      	mov	r0, r3
 8000f2a:	3718      	adds	r7, #24
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bd80      	pop	{r7, pc}

08000f30 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b085      	sub	sp, #20
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d008      	beq.n	8000f5a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2204      	movs	r2, #4
 8000f4c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	2200      	movs	r2, #0
 8000f52:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e020      	b.n	8000f9c <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	681a      	ldr	r2, [r3, #0]
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	f022 020e 	bic.w	r2, r2, #14
 8000f68:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	681a      	ldr	r2, [r3, #0]
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	f022 0201 	bic.w	r2, r2, #1
 8000f78:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f82:	2101      	movs	r1, #1
 8000f84:	fa01 f202 	lsl.w	r2, r1, r2
 8000f88:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2200      	movs	r2, #0
 8000f96:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3714      	adds	r7, #20
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bc80      	pop	{r7}
 8000fa4:	4770      	bx	lr
	...

08000fa8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	2b02      	cmp	r3, #2
 8000fbe:	d005      	beq.n	8000fcc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	2204      	movs	r2, #4
 8000fc4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	73fb      	strb	r3, [r7, #15]
 8000fca:	e051      	b.n	8001070 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	681a      	ldr	r2, [r3, #0]
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f022 020e 	bic.w	r2, r2, #14
 8000fda:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f022 0201 	bic.w	r2, r2, #1
 8000fea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4a22      	ldr	r2, [pc, #136]	@ (800107c <HAL_DMA_Abort_IT+0xd4>)
 8000ff2:	4293      	cmp	r3, r2
 8000ff4:	d029      	beq.n	800104a <HAL_DMA_Abort_IT+0xa2>
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4a21      	ldr	r2, [pc, #132]	@ (8001080 <HAL_DMA_Abort_IT+0xd8>)
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d022      	beq.n	8001046 <HAL_DMA_Abort_IT+0x9e>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4a1f      	ldr	r2, [pc, #124]	@ (8001084 <HAL_DMA_Abort_IT+0xdc>)
 8001006:	4293      	cmp	r3, r2
 8001008:	d01a      	beq.n	8001040 <HAL_DMA_Abort_IT+0x98>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	4a1e      	ldr	r2, [pc, #120]	@ (8001088 <HAL_DMA_Abort_IT+0xe0>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d012      	beq.n	800103a <HAL_DMA_Abort_IT+0x92>
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	4a1c      	ldr	r2, [pc, #112]	@ (800108c <HAL_DMA_Abort_IT+0xe4>)
 800101a:	4293      	cmp	r3, r2
 800101c:	d00a      	beq.n	8001034 <HAL_DMA_Abort_IT+0x8c>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	4a1b      	ldr	r2, [pc, #108]	@ (8001090 <HAL_DMA_Abort_IT+0xe8>)
 8001024:	4293      	cmp	r3, r2
 8001026:	d102      	bne.n	800102e <HAL_DMA_Abort_IT+0x86>
 8001028:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800102c:	e00e      	b.n	800104c <HAL_DMA_Abort_IT+0xa4>
 800102e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001032:	e00b      	b.n	800104c <HAL_DMA_Abort_IT+0xa4>
 8001034:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001038:	e008      	b.n	800104c <HAL_DMA_Abort_IT+0xa4>
 800103a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800103e:	e005      	b.n	800104c <HAL_DMA_Abort_IT+0xa4>
 8001040:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001044:	e002      	b.n	800104c <HAL_DMA_Abort_IT+0xa4>
 8001046:	2310      	movs	r3, #16
 8001048:	e000      	b.n	800104c <HAL_DMA_Abort_IT+0xa4>
 800104a:	2301      	movs	r3, #1
 800104c:	4a11      	ldr	r2, [pc, #68]	@ (8001094 <HAL_DMA_Abort_IT+0xec>)
 800104e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2201      	movs	r2, #1
 8001054:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	2200      	movs	r2, #0
 800105c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001064:	2b00      	cmp	r3, #0
 8001066:	d003      	beq.n	8001070 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	4798      	blx	r3
    } 
  }
  return status;
 8001070:	7bfb      	ldrb	r3, [r7, #15]
}
 8001072:	4618      	mov	r0, r3
 8001074:	3710      	adds	r7, #16
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	40020008 	.word	0x40020008
 8001080:	4002001c 	.word	0x4002001c
 8001084:	40020030 	.word	0x40020030
 8001088:	40020044 	.word	0x40020044
 800108c:	40020058 	.word	0x40020058
 8001090:	4002006c 	.word	0x4002006c
 8001094:	40020000 	.word	0x40020000

08001098 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010b4:	2204      	movs	r2, #4
 80010b6:	409a      	lsls	r2, r3
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	4013      	ands	r3, r2
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d04f      	beq.n	8001160 <HAL_DMA_IRQHandler+0xc8>
 80010c0:	68bb      	ldr	r3, [r7, #8]
 80010c2:	f003 0304 	and.w	r3, r3, #4
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d04a      	beq.n	8001160 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	f003 0320 	and.w	r3, r3, #32
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d107      	bne.n	80010e8 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	681a      	ldr	r2, [r3, #0]
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f022 0204 	bic.w	r2, r2, #4
 80010e6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a66      	ldr	r2, [pc, #408]	@ (8001288 <HAL_DMA_IRQHandler+0x1f0>)
 80010ee:	4293      	cmp	r3, r2
 80010f0:	d029      	beq.n	8001146 <HAL_DMA_IRQHandler+0xae>
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a65      	ldr	r2, [pc, #404]	@ (800128c <HAL_DMA_IRQHandler+0x1f4>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d022      	beq.n	8001142 <HAL_DMA_IRQHandler+0xaa>
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a63      	ldr	r2, [pc, #396]	@ (8001290 <HAL_DMA_IRQHandler+0x1f8>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d01a      	beq.n	800113c <HAL_DMA_IRQHandler+0xa4>
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a62      	ldr	r2, [pc, #392]	@ (8001294 <HAL_DMA_IRQHandler+0x1fc>)
 800110c:	4293      	cmp	r3, r2
 800110e:	d012      	beq.n	8001136 <HAL_DMA_IRQHandler+0x9e>
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a60      	ldr	r2, [pc, #384]	@ (8001298 <HAL_DMA_IRQHandler+0x200>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d00a      	beq.n	8001130 <HAL_DMA_IRQHandler+0x98>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	4a5f      	ldr	r2, [pc, #380]	@ (800129c <HAL_DMA_IRQHandler+0x204>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d102      	bne.n	800112a <HAL_DMA_IRQHandler+0x92>
 8001124:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001128:	e00e      	b.n	8001148 <HAL_DMA_IRQHandler+0xb0>
 800112a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800112e:	e00b      	b.n	8001148 <HAL_DMA_IRQHandler+0xb0>
 8001130:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001134:	e008      	b.n	8001148 <HAL_DMA_IRQHandler+0xb0>
 8001136:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800113a:	e005      	b.n	8001148 <HAL_DMA_IRQHandler+0xb0>
 800113c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001140:	e002      	b.n	8001148 <HAL_DMA_IRQHandler+0xb0>
 8001142:	2340      	movs	r3, #64	@ 0x40
 8001144:	e000      	b.n	8001148 <HAL_DMA_IRQHandler+0xb0>
 8001146:	2304      	movs	r3, #4
 8001148:	4a55      	ldr	r2, [pc, #340]	@ (80012a0 <HAL_DMA_IRQHandler+0x208>)
 800114a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001150:	2b00      	cmp	r3, #0
 8001152:	f000 8094 	beq.w	800127e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800115e:	e08e      	b.n	800127e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001164:	2202      	movs	r2, #2
 8001166:	409a      	lsls	r2, r3
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	4013      	ands	r3, r2
 800116c:	2b00      	cmp	r3, #0
 800116e:	d056      	beq.n	800121e <HAL_DMA_IRQHandler+0x186>
 8001170:	68bb      	ldr	r3, [r7, #8]
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	2b00      	cmp	r3, #0
 8001178:	d051      	beq.n	800121e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f003 0320 	and.w	r3, r3, #32
 8001184:	2b00      	cmp	r3, #0
 8001186:	d10b      	bne.n	80011a0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f022 020a 	bic.w	r2, r2, #10
 8001196:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2201      	movs	r2, #1
 800119c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a38      	ldr	r2, [pc, #224]	@ (8001288 <HAL_DMA_IRQHandler+0x1f0>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d029      	beq.n	80011fe <HAL_DMA_IRQHandler+0x166>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a37      	ldr	r2, [pc, #220]	@ (800128c <HAL_DMA_IRQHandler+0x1f4>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d022      	beq.n	80011fa <HAL_DMA_IRQHandler+0x162>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a35      	ldr	r2, [pc, #212]	@ (8001290 <HAL_DMA_IRQHandler+0x1f8>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d01a      	beq.n	80011f4 <HAL_DMA_IRQHandler+0x15c>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a34      	ldr	r2, [pc, #208]	@ (8001294 <HAL_DMA_IRQHandler+0x1fc>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d012      	beq.n	80011ee <HAL_DMA_IRQHandler+0x156>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a32      	ldr	r2, [pc, #200]	@ (8001298 <HAL_DMA_IRQHandler+0x200>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d00a      	beq.n	80011e8 <HAL_DMA_IRQHandler+0x150>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a31      	ldr	r2, [pc, #196]	@ (800129c <HAL_DMA_IRQHandler+0x204>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d102      	bne.n	80011e2 <HAL_DMA_IRQHandler+0x14a>
 80011dc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80011e0:	e00e      	b.n	8001200 <HAL_DMA_IRQHandler+0x168>
 80011e2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011e6:	e00b      	b.n	8001200 <HAL_DMA_IRQHandler+0x168>
 80011e8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80011ec:	e008      	b.n	8001200 <HAL_DMA_IRQHandler+0x168>
 80011ee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011f2:	e005      	b.n	8001200 <HAL_DMA_IRQHandler+0x168>
 80011f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011f8:	e002      	b.n	8001200 <HAL_DMA_IRQHandler+0x168>
 80011fa:	2320      	movs	r3, #32
 80011fc:	e000      	b.n	8001200 <HAL_DMA_IRQHandler+0x168>
 80011fe:	2302      	movs	r3, #2
 8001200:	4a27      	ldr	r2, [pc, #156]	@ (80012a0 <HAL_DMA_IRQHandler+0x208>)
 8001202:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	2200      	movs	r2, #0
 8001208:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001210:	2b00      	cmp	r3, #0
 8001212:	d034      	beq.n	800127e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800121c:	e02f      	b.n	800127e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001222:	2208      	movs	r2, #8
 8001224:	409a      	lsls	r2, r3
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	4013      	ands	r3, r2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d028      	beq.n	8001280 <HAL_DMA_IRQHandler+0x1e8>
 800122e:	68bb      	ldr	r3, [r7, #8]
 8001230:	f003 0308 	and.w	r3, r3, #8
 8001234:	2b00      	cmp	r3, #0
 8001236:	d023      	beq.n	8001280 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	f022 020e 	bic.w	r2, r2, #14
 8001246:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001250:	2101      	movs	r1, #1
 8001252:	fa01 f202 	lsl.w	r2, r1, r2
 8001256:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	2201      	movs	r2, #1
 800125c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2201      	movs	r2, #1
 8001262:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	2200      	movs	r2, #0
 800126a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001272:	2b00      	cmp	r3, #0
 8001274:	d004      	beq.n	8001280 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	4798      	blx	r3
    }
  }
  return;
 800127e:	bf00      	nop
 8001280:	bf00      	nop
}
 8001282:	3710      	adds	r7, #16
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	40020008 	.word	0x40020008
 800128c:	4002001c 	.word	0x4002001c
 8001290:	40020030 	.word	0x40020030
 8001294:	40020044 	.word	0x40020044
 8001298:	40020058 	.word	0x40020058
 800129c:	4002006c 	.word	0x4002006c
 80012a0:	40020000 	.word	0x40020000

080012a4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
 80012b0:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012b6:	68fb      	ldr	r3, [r7, #12]
 80012b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012ba:	2101      	movs	r1, #1
 80012bc:	fa01 f202 	lsl.w	r2, r1, r2
 80012c0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80012c2:	68fb      	ldr	r3, [r7, #12]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	683a      	ldr	r2, [r7, #0]
 80012c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80012ca:	68fb      	ldr	r3, [r7, #12]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	2b10      	cmp	r3, #16
 80012d0:	d108      	bne.n	80012e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	68ba      	ldr	r2, [r7, #8]
 80012e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80012e2:	e007      	b.n	80012f4 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	68ba      	ldr	r2, [r7, #8]
 80012ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80012ec:	68fb      	ldr	r3, [r7, #12]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	60da      	str	r2, [r3, #12]
}
 80012f4:	bf00      	nop
 80012f6:	3714      	adds	r7, #20
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bc80      	pop	{r7}
 80012fc:	4770      	bx	lr
	...

08001300 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001300:	b480      	push	{r7}
 8001302:	b08b      	sub	sp, #44	@ 0x2c
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800130a:	2300      	movs	r3, #0
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800130e:	2300      	movs	r3, #0
 8001310:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001312:	e169      	b.n	80015e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001314:	2201      	movs	r2, #1
 8001316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001318:	fa02 f303 	lsl.w	r3, r2, r3
 800131c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	69fa      	ldr	r2, [r7, #28]
 8001324:	4013      	ands	r3, r2
 8001326:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	429a      	cmp	r2, r3
 800132e:	f040 8158 	bne.w	80015e2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	4a9a      	ldr	r2, [pc, #616]	@ (80015a0 <HAL_GPIO_Init+0x2a0>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d05e      	beq.n	80013fa <HAL_GPIO_Init+0xfa>
 800133c:	4a98      	ldr	r2, [pc, #608]	@ (80015a0 <HAL_GPIO_Init+0x2a0>)
 800133e:	4293      	cmp	r3, r2
 8001340:	d875      	bhi.n	800142e <HAL_GPIO_Init+0x12e>
 8001342:	4a98      	ldr	r2, [pc, #608]	@ (80015a4 <HAL_GPIO_Init+0x2a4>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d058      	beq.n	80013fa <HAL_GPIO_Init+0xfa>
 8001348:	4a96      	ldr	r2, [pc, #600]	@ (80015a4 <HAL_GPIO_Init+0x2a4>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d86f      	bhi.n	800142e <HAL_GPIO_Init+0x12e>
 800134e:	4a96      	ldr	r2, [pc, #600]	@ (80015a8 <HAL_GPIO_Init+0x2a8>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d052      	beq.n	80013fa <HAL_GPIO_Init+0xfa>
 8001354:	4a94      	ldr	r2, [pc, #592]	@ (80015a8 <HAL_GPIO_Init+0x2a8>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d869      	bhi.n	800142e <HAL_GPIO_Init+0x12e>
 800135a:	4a94      	ldr	r2, [pc, #592]	@ (80015ac <HAL_GPIO_Init+0x2ac>)
 800135c:	4293      	cmp	r3, r2
 800135e:	d04c      	beq.n	80013fa <HAL_GPIO_Init+0xfa>
 8001360:	4a92      	ldr	r2, [pc, #584]	@ (80015ac <HAL_GPIO_Init+0x2ac>)
 8001362:	4293      	cmp	r3, r2
 8001364:	d863      	bhi.n	800142e <HAL_GPIO_Init+0x12e>
 8001366:	4a92      	ldr	r2, [pc, #584]	@ (80015b0 <HAL_GPIO_Init+0x2b0>)
 8001368:	4293      	cmp	r3, r2
 800136a:	d046      	beq.n	80013fa <HAL_GPIO_Init+0xfa>
 800136c:	4a90      	ldr	r2, [pc, #576]	@ (80015b0 <HAL_GPIO_Init+0x2b0>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d85d      	bhi.n	800142e <HAL_GPIO_Init+0x12e>
 8001372:	2b12      	cmp	r3, #18
 8001374:	d82a      	bhi.n	80013cc <HAL_GPIO_Init+0xcc>
 8001376:	2b12      	cmp	r3, #18
 8001378:	d859      	bhi.n	800142e <HAL_GPIO_Init+0x12e>
 800137a:	a201      	add	r2, pc, #4	@ (adr r2, 8001380 <HAL_GPIO_Init+0x80>)
 800137c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001380:	080013fb 	.word	0x080013fb
 8001384:	080013d5 	.word	0x080013d5
 8001388:	080013e7 	.word	0x080013e7
 800138c:	08001429 	.word	0x08001429
 8001390:	0800142f 	.word	0x0800142f
 8001394:	0800142f 	.word	0x0800142f
 8001398:	0800142f 	.word	0x0800142f
 800139c:	0800142f 	.word	0x0800142f
 80013a0:	0800142f 	.word	0x0800142f
 80013a4:	0800142f 	.word	0x0800142f
 80013a8:	0800142f 	.word	0x0800142f
 80013ac:	0800142f 	.word	0x0800142f
 80013b0:	0800142f 	.word	0x0800142f
 80013b4:	0800142f 	.word	0x0800142f
 80013b8:	0800142f 	.word	0x0800142f
 80013bc:	0800142f 	.word	0x0800142f
 80013c0:	0800142f 	.word	0x0800142f
 80013c4:	080013dd 	.word	0x080013dd
 80013c8:	080013f1 	.word	0x080013f1
 80013cc:	4a79      	ldr	r2, [pc, #484]	@ (80015b4 <HAL_GPIO_Init+0x2b4>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d013      	beq.n	80013fa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80013d2:	e02c      	b.n	800142e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	68db      	ldr	r3, [r3, #12]
 80013d8:	623b      	str	r3, [r7, #32]
          break;
 80013da:	e029      	b.n	8001430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	3304      	adds	r3, #4
 80013e2:	623b      	str	r3, [r7, #32]
          break;
 80013e4:	e024      	b.n	8001430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	68db      	ldr	r3, [r3, #12]
 80013ea:	3308      	adds	r3, #8
 80013ec:	623b      	str	r3, [r7, #32]
          break;
 80013ee:	e01f      	b.n	8001430 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	330c      	adds	r3, #12
 80013f6:	623b      	str	r3, [r7, #32]
          break;
 80013f8:	e01a      	b.n	8001430 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	689b      	ldr	r3, [r3, #8]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d102      	bne.n	8001408 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001402:	2304      	movs	r3, #4
 8001404:	623b      	str	r3, [r7, #32]
          break;
 8001406:	e013      	b.n	8001430 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	689b      	ldr	r3, [r3, #8]
 800140c:	2b01      	cmp	r3, #1
 800140e:	d105      	bne.n	800141c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001410:	2308      	movs	r3, #8
 8001412:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	69fa      	ldr	r2, [r7, #28]
 8001418:	611a      	str	r2, [r3, #16]
          break;
 800141a:	e009      	b.n	8001430 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800141c:	2308      	movs	r3, #8
 800141e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	69fa      	ldr	r2, [r7, #28]
 8001424:	615a      	str	r2, [r3, #20]
          break;
 8001426:	e003      	b.n	8001430 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001428:	2300      	movs	r3, #0
 800142a:	623b      	str	r3, [r7, #32]
          break;
 800142c:	e000      	b.n	8001430 <HAL_GPIO_Init+0x130>
          break;
 800142e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	2bff      	cmp	r3, #255	@ 0xff
 8001434:	d801      	bhi.n	800143a <HAL_GPIO_Init+0x13a>
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	e001      	b.n	800143e <HAL_GPIO_Init+0x13e>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	3304      	adds	r3, #4
 800143e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	2bff      	cmp	r3, #255	@ 0xff
 8001444:	d802      	bhi.n	800144c <HAL_GPIO_Init+0x14c>
 8001446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	e002      	b.n	8001452 <HAL_GPIO_Init+0x152>
 800144c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800144e:	3b08      	subs	r3, #8
 8001450:	009b      	lsls	r3, r3, #2
 8001452:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	210f      	movs	r1, #15
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	fa01 f303 	lsl.w	r3, r1, r3
 8001460:	43db      	mvns	r3, r3
 8001462:	401a      	ands	r2, r3
 8001464:	6a39      	ldr	r1, [r7, #32]
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	fa01 f303 	lsl.w	r3, r1, r3
 800146c:	431a      	orrs	r2, r3
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800147a:	2b00      	cmp	r3, #0
 800147c:	f000 80b1 	beq.w	80015e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001480:	4b4d      	ldr	r3, [pc, #308]	@ (80015b8 <HAL_GPIO_Init+0x2b8>)
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	4a4c      	ldr	r2, [pc, #304]	@ (80015b8 <HAL_GPIO_Init+0x2b8>)
 8001486:	f043 0301 	orr.w	r3, r3, #1
 800148a:	6193      	str	r3, [r2, #24]
 800148c:	4b4a      	ldr	r3, [pc, #296]	@ (80015b8 <HAL_GPIO_Init+0x2b8>)
 800148e:	699b      	ldr	r3, [r3, #24]
 8001490:	f003 0301 	and.w	r3, r3, #1
 8001494:	60bb      	str	r3, [r7, #8]
 8001496:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001498:	4a48      	ldr	r2, [pc, #288]	@ (80015bc <HAL_GPIO_Init+0x2bc>)
 800149a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800149c:	089b      	lsrs	r3, r3, #2
 800149e:	3302      	adds	r3, #2
 80014a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014a4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80014a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014a8:	f003 0303 	and.w	r3, r3, #3
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	220f      	movs	r2, #15
 80014b0:	fa02 f303 	lsl.w	r3, r2, r3
 80014b4:	43db      	mvns	r3, r3
 80014b6:	68fa      	ldr	r2, [r7, #12]
 80014b8:	4013      	ands	r3, r2
 80014ba:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	4a40      	ldr	r2, [pc, #256]	@ (80015c0 <HAL_GPIO_Init+0x2c0>)
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d013      	beq.n	80014ec <HAL_GPIO_Init+0x1ec>
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	4a3f      	ldr	r2, [pc, #252]	@ (80015c4 <HAL_GPIO_Init+0x2c4>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d00d      	beq.n	80014e8 <HAL_GPIO_Init+0x1e8>
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	4a3e      	ldr	r2, [pc, #248]	@ (80015c8 <HAL_GPIO_Init+0x2c8>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d007      	beq.n	80014e4 <HAL_GPIO_Init+0x1e4>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	4a3d      	ldr	r2, [pc, #244]	@ (80015cc <HAL_GPIO_Init+0x2cc>)
 80014d8:	4293      	cmp	r3, r2
 80014da:	d101      	bne.n	80014e0 <HAL_GPIO_Init+0x1e0>
 80014dc:	2303      	movs	r3, #3
 80014de:	e006      	b.n	80014ee <HAL_GPIO_Init+0x1ee>
 80014e0:	2304      	movs	r3, #4
 80014e2:	e004      	b.n	80014ee <HAL_GPIO_Init+0x1ee>
 80014e4:	2302      	movs	r3, #2
 80014e6:	e002      	b.n	80014ee <HAL_GPIO_Init+0x1ee>
 80014e8:	2301      	movs	r3, #1
 80014ea:	e000      	b.n	80014ee <HAL_GPIO_Init+0x1ee>
 80014ec:	2300      	movs	r3, #0
 80014ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80014f0:	f002 0203 	and.w	r2, r2, #3
 80014f4:	0092      	lsls	r2, r2, #2
 80014f6:	4093      	lsls	r3, r2
 80014f8:	68fa      	ldr	r2, [r7, #12]
 80014fa:	4313      	orrs	r3, r2
 80014fc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80014fe:	492f      	ldr	r1, [pc, #188]	@ (80015bc <HAL_GPIO_Init+0x2bc>)
 8001500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001502:	089b      	lsrs	r3, r3, #2
 8001504:	3302      	adds	r3, #2
 8001506:	68fa      	ldr	r2, [r7, #12]
 8001508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800150c:	683b      	ldr	r3, [r7, #0]
 800150e:	685b      	ldr	r3, [r3, #4]
 8001510:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001514:	2b00      	cmp	r3, #0
 8001516:	d006      	beq.n	8001526 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001518:	4b2d      	ldr	r3, [pc, #180]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	492c      	ldr	r1, [pc, #176]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 800151e:	69bb      	ldr	r3, [r7, #24]
 8001520:	4313      	orrs	r3, r2
 8001522:	608b      	str	r3, [r1, #8]
 8001524:	e006      	b.n	8001534 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001526:	4b2a      	ldr	r3, [pc, #168]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001528:	689a      	ldr	r2, [r3, #8]
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	43db      	mvns	r3, r3
 800152e:	4928      	ldr	r1, [pc, #160]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001530:	4013      	ands	r3, r2
 8001532:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	685b      	ldr	r3, [r3, #4]
 8001538:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800153c:	2b00      	cmp	r3, #0
 800153e:	d006      	beq.n	800154e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001540:	4b23      	ldr	r3, [pc, #140]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001542:	68da      	ldr	r2, [r3, #12]
 8001544:	4922      	ldr	r1, [pc, #136]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001546:	69bb      	ldr	r3, [r7, #24]
 8001548:	4313      	orrs	r3, r2
 800154a:	60cb      	str	r3, [r1, #12]
 800154c:	e006      	b.n	800155c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800154e:	4b20      	ldr	r3, [pc, #128]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001550:	68da      	ldr	r2, [r3, #12]
 8001552:	69bb      	ldr	r3, [r7, #24]
 8001554:	43db      	mvns	r3, r3
 8001556:	491e      	ldr	r1, [pc, #120]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001558:	4013      	ands	r3, r2
 800155a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800155c:	683b      	ldr	r3, [r7, #0]
 800155e:	685b      	ldr	r3, [r3, #4]
 8001560:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001564:	2b00      	cmp	r3, #0
 8001566:	d006      	beq.n	8001576 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001568:	4b19      	ldr	r3, [pc, #100]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 800156a:	685a      	ldr	r2, [r3, #4]
 800156c:	4918      	ldr	r1, [pc, #96]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	4313      	orrs	r3, r2
 8001572:	604b      	str	r3, [r1, #4]
 8001574:	e006      	b.n	8001584 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001576:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001578:	685a      	ldr	r2, [r3, #4]
 800157a:	69bb      	ldr	r3, [r7, #24]
 800157c:	43db      	mvns	r3, r3
 800157e:	4914      	ldr	r1, [pc, #80]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001580:	4013      	ands	r3, r2
 8001582:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800158c:	2b00      	cmp	r3, #0
 800158e:	d021      	beq.n	80015d4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001590:	4b0f      	ldr	r3, [pc, #60]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001592:	681a      	ldr	r2, [r3, #0]
 8001594:	490e      	ldr	r1, [pc, #56]	@ (80015d0 <HAL_GPIO_Init+0x2d0>)
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	4313      	orrs	r3, r2
 800159a:	600b      	str	r3, [r1, #0]
 800159c:	e021      	b.n	80015e2 <HAL_GPIO_Init+0x2e2>
 800159e:	bf00      	nop
 80015a0:	10320000 	.word	0x10320000
 80015a4:	10310000 	.word	0x10310000
 80015a8:	10220000 	.word	0x10220000
 80015ac:	10210000 	.word	0x10210000
 80015b0:	10120000 	.word	0x10120000
 80015b4:	10110000 	.word	0x10110000
 80015b8:	40021000 	.word	0x40021000
 80015bc:	40010000 	.word	0x40010000
 80015c0:	40010800 	.word	0x40010800
 80015c4:	40010c00 	.word	0x40010c00
 80015c8:	40011000 	.word	0x40011000
 80015cc:	40011400 	.word	0x40011400
 80015d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80015d4:	4b0b      	ldr	r3, [pc, #44]	@ (8001604 <HAL_GPIO_Init+0x304>)
 80015d6:	681a      	ldr	r2, [r3, #0]
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	43db      	mvns	r3, r3
 80015dc:	4909      	ldr	r1, [pc, #36]	@ (8001604 <HAL_GPIO_Init+0x304>)
 80015de:	4013      	ands	r3, r2
 80015e0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80015e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015e4:	3301      	adds	r3, #1
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	681a      	ldr	r2, [r3, #0]
 80015ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015ee:	fa22 f303 	lsr.w	r3, r2, r3
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f47f ae8e 	bne.w	8001314 <HAL_GPIO_Init+0x14>
  }
}
 80015f8:	bf00      	nop
 80015fa:	bf00      	nop
 80015fc:	372c      	adds	r7, #44	@ 0x2c
 80015fe:	46bd      	mov	sp, r7
 8001600:	bc80      	pop	{r7}
 8001602:	4770      	bx	lr
 8001604:	40010400 	.word	0x40010400

08001608 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001608:	b480      	push	{r7}
 800160a:	b083      	sub	sp, #12
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	807b      	strh	r3, [r7, #2]
 8001614:	4613      	mov	r3, r2
 8001616:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001618:	787b      	ldrb	r3, [r7, #1]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800161e:	887a      	ldrh	r2, [r7, #2]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001624:	e003      	b.n	800162e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001626:	887b      	ldrh	r3, [r7, #2]
 8001628:	041a      	lsls	r2, r3, #16
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	611a      	str	r2, [r3, #16]
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	bc80      	pop	{r7}
 8001636:	4770      	bx	lr

08001638 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d101      	bne.n	800164a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e272      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	f003 0301 	and.w	r3, r3, #1
 8001652:	2b00      	cmp	r3, #0
 8001654:	f000 8087 	beq.w	8001766 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001658:	4b92      	ldr	r3, [pc, #584]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 800165a:	685b      	ldr	r3, [r3, #4]
 800165c:	f003 030c 	and.w	r3, r3, #12
 8001660:	2b04      	cmp	r3, #4
 8001662:	d00c      	beq.n	800167e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001664:	4b8f      	ldr	r3, [pc, #572]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	f003 030c 	and.w	r3, r3, #12
 800166c:	2b08      	cmp	r3, #8
 800166e:	d112      	bne.n	8001696 <HAL_RCC_OscConfig+0x5e>
 8001670:	4b8c      	ldr	r3, [pc, #560]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001678:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800167c:	d10b      	bne.n	8001696 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800167e:	4b89      	ldr	r3, [pc, #548]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001686:	2b00      	cmp	r3, #0
 8001688:	d06c      	beq.n	8001764 <HAL_RCC_OscConfig+0x12c>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	2b00      	cmp	r3, #0
 8001690:	d168      	bne.n	8001764 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001692:	2301      	movs	r3, #1
 8001694:	e24c      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800169e:	d106      	bne.n	80016ae <HAL_RCC_OscConfig+0x76>
 80016a0:	4b80      	ldr	r3, [pc, #512]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a7f      	ldr	r2, [pc, #508]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016aa:	6013      	str	r3, [r2, #0]
 80016ac:	e02e      	b.n	800170c <HAL_RCC_OscConfig+0xd4>
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d10c      	bne.n	80016d0 <HAL_RCC_OscConfig+0x98>
 80016b6:	4b7b      	ldr	r3, [pc, #492]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a7a      	ldr	r2, [pc, #488]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016bc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	4b78      	ldr	r3, [pc, #480]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	4a77      	ldr	r2, [pc, #476]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016c8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016cc:	6013      	str	r3, [r2, #0]
 80016ce:	e01d      	b.n	800170c <HAL_RCC_OscConfig+0xd4>
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016d8:	d10c      	bne.n	80016f4 <HAL_RCC_OscConfig+0xbc>
 80016da:	4b72      	ldr	r3, [pc, #456]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a71      	ldr	r2, [pc, #452]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	4b6f      	ldr	r3, [pc, #444]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	4a6e      	ldr	r2, [pc, #440]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016f0:	6013      	str	r3, [r2, #0]
 80016f2:	e00b      	b.n	800170c <HAL_RCC_OscConfig+0xd4>
 80016f4:	4b6b      	ldr	r3, [pc, #428]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a6a      	ldr	r2, [pc, #424]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80016fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016fe:	6013      	str	r3, [r2, #0]
 8001700:	4b68      	ldr	r3, [pc, #416]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a67      	ldr	r2, [pc, #412]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001706:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800170a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d013      	beq.n	800173c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001714:	f7ff fa3a 	bl	8000b8c <HAL_GetTick>
 8001718:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800171a:	e008      	b.n	800172e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800171c:	f7ff fa36 	bl	8000b8c <HAL_GetTick>
 8001720:	4602      	mov	r2, r0
 8001722:	693b      	ldr	r3, [r7, #16]
 8001724:	1ad3      	subs	r3, r2, r3
 8001726:	2b64      	cmp	r3, #100	@ 0x64
 8001728:	d901      	bls.n	800172e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800172a:	2303      	movs	r3, #3
 800172c:	e200      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800172e:	4b5d      	ldr	r3, [pc, #372]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001736:	2b00      	cmp	r3, #0
 8001738:	d0f0      	beq.n	800171c <HAL_RCC_OscConfig+0xe4>
 800173a:	e014      	b.n	8001766 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800173c:	f7ff fa26 	bl	8000b8c <HAL_GetTick>
 8001740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001742:	e008      	b.n	8001756 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001744:	f7ff fa22 	bl	8000b8c <HAL_GetTick>
 8001748:	4602      	mov	r2, r0
 800174a:	693b      	ldr	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	2b64      	cmp	r3, #100	@ 0x64
 8001750:	d901      	bls.n	8001756 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001752:	2303      	movs	r3, #3
 8001754:	e1ec      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001756:	4b53      	ldr	r3, [pc, #332]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800175e:	2b00      	cmp	r3, #0
 8001760:	d1f0      	bne.n	8001744 <HAL_RCC_OscConfig+0x10c>
 8001762:	e000      	b.n	8001766 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001764:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 0302 	and.w	r3, r3, #2
 800176e:	2b00      	cmp	r3, #0
 8001770:	d063      	beq.n	800183a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001772:	4b4c      	ldr	r3, [pc, #304]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f003 030c 	and.w	r3, r3, #12
 800177a:	2b00      	cmp	r3, #0
 800177c:	d00b      	beq.n	8001796 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800177e:	4b49      	ldr	r3, [pc, #292]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	f003 030c 	and.w	r3, r3, #12
 8001786:	2b08      	cmp	r3, #8
 8001788:	d11c      	bne.n	80017c4 <HAL_RCC_OscConfig+0x18c>
 800178a:	4b46      	ldr	r3, [pc, #280]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001792:	2b00      	cmp	r3, #0
 8001794:	d116      	bne.n	80017c4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001796:	4b43      	ldr	r3, [pc, #268]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d005      	beq.n	80017ae <HAL_RCC_OscConfig+0x176>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	691b      	ldr	r3, [r3, #16]
 80017a6:	2b01      	cmp	r3, #1
 80017a8:	d001      	beq.n	80017ae <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80017aa:	2301      	movs	r3, #1
 80017ac:	e1c0      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ae:	4b3d      	ldr	r3, [pc, #244]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	00db      	lsls	r3, r3, #3
 80017bc:	4939      	ldr	r1, [pc, #228]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80017be:	4313      	orrs	r3, r2
 80017c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017c2:	e03a      	b.n	800183a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	691b      	ldr	r3, [r3, #16]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d020      	beq.n	800180e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017cc:	4b36      	ldr	r3, [pc, #216]	@ (80018a8 <HAL_RCC_OscConfig+0x270>)
 80017ce:	2201      	movs	r2, #1
 80017d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff f9db 	bl	8000b8c <HAL_GetTick>
 80017d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017d8:	e008      	b.n	80017ec <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017da:	f7ff f9d7 	bl	8000b8c <HAL_GetTick>
 80017de:	4602      	mov	r2, r0
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	1ad3      	subs	r3, r2, r3
 80017e4:	2b02      	cmp	r3, #2
 80017e6:	d901      	bls.n	80017ec <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80017e8:	2303      	movs	r3, #3
 80017ea:	e1a1      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ec:	4b2d      	ldr	r3, [pc, #180]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0302 	and.w	r3, r3, #2
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d0f0      	beq.n	80017da <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017f8:	4b2a      	ldr	r3, [pc, #168]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	695b      	ldr	r3, [r3, #20]
 8001804:	00db      	lsls	r3, r3, #3
 8001806:	4927      	ldr	r1, [pc, #156]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001808:	4313      	orrs	r3, r2
 800180a:	600b      	str	r3, [r1, #0]
 800180c:	e015      	b.n	800183a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800180e:	4b26      	ldr	r3, [pc, #152]	@ (80018a8 <HAL_RCC_OscConfig+0x270>)
 8001810:	2200      	movs	r2, #0
 8001812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001814:	f7ff f9ba 	bl	8000b8c <HAL_GetTick>
 8001818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800181a:	e008      	b.n	800182e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800181c:	f7ff f9b6 	bl	8000b8c <HAL_GetTick>
 8001820:	4602      	mov	r2, r0
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	1ad3      	subs	r3, r2, r3
 8001826:	2b02      	cmp	r3, #2
 8001828:	d901      	bls.n	800182e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800182a:	2303      	movs	r3, #3
 800182c:	e180      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800182e:	4b1d      	ldr	r3, [pc, #116]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b00      	cmp	r3, #0
 8001838:	d1f0      	bne.n	800181c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0308 	and.w	r3, r3, #8
 8001842:	2b00      	cmp	r3, #0
 8001844:	d03a      	beq.n	80018bc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	699b      	ldr	r3, [r3, #24]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d019      	beq.n	8001882 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800184e:	4b17      	ldr	r3, [pc, #92]	@ (80018ac <HAL_RCC_OscConfig+0x274>)
 8001850:	2201      	movs	r2, #1
 8001852:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001854:	f7ff f99a 	bl	8000b8c <HAL_GetTick>
 8001858:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800185a:	e008      	b.n	800186e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800185c:	f7ff f996 	bl	8000b8c <HAL_GetTick>
 8001860:	4602      	mov	r2, r0
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	1ad3      	subs	r3, r2, r3
 8001866:	2b02      	cmp	r3, #2
 8001868:	d901      	bls.n	800186e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800186a:	2303      	movs	r3, #3
 800186c:	e160      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800186e:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <HAL_RCC_OscConfig+0x26c>)
 8001870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001872:	f003 0302 	and.w	r3, r3, #2
 8001876:	2b00      	cmp	r3, #0
 8001878:	d0f0      	beq.n	800185c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800187a:	2001      	movs	r0, #1
 800187c:	f000 face 	bl	8001e1c <RCC_Delay>
 8001880:	e01c      	b.n	80018bc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001882:	4b0a      	ldr	r3, [pc, #40]	@ (80018ac <HAL_RCC_OscConfig+0x274>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001888:	f7ff f980 	bl	8000b8c <HAL_GetTick>
 800188c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800188e:	e00f      	b.n	80018b0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001890:	f7ff f97c 	bl	8000b8c <HAL_GetTick>
 8001894:	4602      	mov	r2, r0
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	1ad3      	subs	r3, r2, r3
 800189a:	2b02      	cmp	r3, #2
 800189c:	d908      	bls.n	80018b0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800189e:	2303      	movs	r3, #3
 80018a0:	e146      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
 80018a2:	bf00      	nop
 80018a4:	40021000 	.word	0x40021000
 80018a8:	42420000 	.word	0x42420000
 80018ac:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018b0:	4b92      	ldr	r3, [pc, #584]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 80018b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1e9      	bne.n	8001890 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	f000 80a6 	beq.w	8001a16 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ca:	2300      	movs	r3, #0
 80018cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ce:	4b8b      	ldr	r3, [pc, #556]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d10d      	bne.n	80018f6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018da:	4b88      	ldr	r3, [pc, #544]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	4a87      	ldr	r2, [pc, #540]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 80018e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018e4:	61d3      	str	r3, [r2, #28]
 80018e6:	4b85      	ldr	r3, [pc, #532]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ee:	60bb      	str	r3, [r7, #8]
 80018f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80018f2:	2301      	movs	r3, #1
 80018f4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f6:	4b82      	ldr	r3, [pc, #520]	@ (8001b00 <HAL_RCC_OscConfig+0x4c8>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d118      	bne.n	8001934 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001902:	4b7f      	ldr	r3, [pc, #508]	@ (8001b00 <HAL_RCC_OscConfig+0x4c8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a7e      	ldr	r2, [pc, #504]	@ (8001b00 <HAL_RCC_OscConfig+0x4c8>)
 8001908:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800190c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800190e:	f7ff f93d 	bl	8000b8c <HAL_GetTick>
 8001912:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001914:	e008      	b.n	8001928 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001916:	f7ff f939 	bl	8000b8c <HAL_GetTick>
 800191a:	4602      	mov	r2, r0
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	1ad3      	subs	r3, r2, r3
 8001920:	2b64      	cmp	r3, #100	@ 0x64
 8001922:	d901      	bls.n	8001928 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001924:	2303      	movs	r3, #3
 8001926:	e103      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001928:	4b75      	ldr	r3, [pc, #468]	@ (8001b00 <HAL_RCC_OscConfig+0x4c8>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001930:	2b00      	cmp	r3, #0
 8001932:	d0f0      	beq.n	8001916 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	68db      	ldr	r3, [r3, #12]
 8001938:	2b01      	cmp	r3, #1
 800193a:	d106      	bne.n	800194a <HAL_RCC_OscConfig+0x312>
 800193c:	4b6f      	ldr	r3, [pc, #444]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 800193e:	6a1b      	ldr	r3, [r3, #32]
 8001940:	4a6e      	ldr	r2, [pc, #440]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	6213      	str	r3, [r2, #32]
 8001948:	e02d      	b.n	80019a6 <HAL_RCC_OscConfig+0x36e>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	68db      	ldr	r3, [r3, #12]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10c      	bne.n	800196c <HAL_RCC_OscConfig+0x334>
 8001952:	4b6a      	ldr	r3, [pc, #424]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001954:	6a1b      	ldr	r3, [r3, #32]
 8001956:	4a69      	ldr	r2, [pc, #420]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001958:	f023 0301 	bic.w	r3, r3, #1
 800195c:	6213      	str	r3, [r2, #32]
 800195e:	4b67      	ldr	r3, [pc, #412]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	4a66      	ldr	r2, [pc, #408]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001964:	f023 0304 	bic.w	r3, r3, #4
 8001968:	6213      	str	r3, [r2, #32]
 800196a:	e01c      	b.n	80019a6 <HAL_RCC_OscConfig+0x36e>
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	68db      	ldr	r3, [r3, #12]
 8001970:	2b05      	cmp	r3, #5
 8001972:	d10c      	bne.n	800198e <HAL_RCC_OscConfig+0x356>
 8001974:	4b61      	ldr	r3, [pc, #388]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001976:	6a1b      	ldr	r3, [r3, #32]
 8001978:	4a60      	ldr	r2, [pc, #384]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 800197a:	f043 0304 	orr.w	r3, r3, #4
 800197e:	6213      	str	r3, [r2, #32]
 8001980:	4b5e      	ldr	r3, [pc, #376]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001982:	6a1b      	ldr	r3, [r3, #32]
 8001984:	4a5d      	ldr	r2, [pc, #372]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001986:	f043 0301 	orr.w	r3, r3, #1
 800198a:	6213      	str	r3, [r2, #32]
 800198c:	e00b      	b.n	80019a6 <HAL_RCC_OscConfig+0x36e>
 800198e:	4b5b      	ldr	r3, [pc, #364]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001990:	6a1b      	ldr	r3, [r3, #32]
 8001992:	4a5a      	ldr	r2, [pc, #360]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001994:	f023 0301 	bic.w	r3, r3, #1
 8001998:	6213      	str	r3, [r2, #32]
 800199a:	4b58      	ldr	r3, [pc, #352]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 800199c:	6a1b      	ldr	r3, [r3, #32]
 800199e:	4a57      	ldr	r2, [pc, #348]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 80019a0:	f023 0304 	bic.w	r3, r3, #4
 80019a4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	68db      	ldr	r3, [r3, #12]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d015      	beq.n	80019da <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ae:	f7ff f8ed 	bl	8000b8c <HAL_GetTick>
 80019b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019b4:	e00a      	b.n	80019cc <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019b6:	f7ff f8e9 	bl	8000b8c <HAL_GetTick>
 80019ba:	4602      	mov	r2, r0
 80019bc:	693b      	ldr	r3, [r7, #16]
 80019be:	1ad3      	subs	r3, r2, r3
 80019c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019c4:	4293      	cmp	r3, r2
 80019c6:	d901      	bls.n	80019cc <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80019c8:	2303      	movs	r3, #3
 80019ca:	e0b1      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019cc:	4b4b      	ldr	r3, [pc, #300]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 80019ce:	6a1b      	ldr	r3, [r3, #32]
 80019d0:	f003 0302 	and.w	r3, r3, #2
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d0ee      	beq.n	80019b6 <HAL_RCC_OscConfig+0x37e>
 80019d8:	e014      	b.n	8001a04 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019da:	f7ff f8d7 	bl	8000b8c <HAL_GetTick>
 80019de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019e0:	e00a      	b.n	80019f8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019e2:	f7ff f8d3 	bl	8000b8c <HAL_GetTick>
 80019e6:	4602      	mov	r2, r0
 80019e8:	693b      	ldr	r3, [r7, #16]
 80019ea:	1ad3      	subs	r3, r2, r3
 80019ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d901      	bls.n	80019f8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80019f4:	2303      	movs	r3, #3
 80019f6:	e09b      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f8:	4b40      	ldr	r3, [pc, #256]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 80019fa:	6a1b      	ldr	r3, [r3, #32]
 80019fc:	f003 0302 	and.w	r3, r3, #2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d1ee      	bne.n	80019e2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a04:	7dfb      	ldrb	r3, [r7, #23]
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d105      	bne.n	8001a16 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a0a:	4b3c      	ldr	r3, [pc, #240]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001a0c:	69db      	ldr	r3, [r3, #28]
 8001a0e:	4a3b      	ldr	r2, [pc, #236]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001a10:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a14:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f000 8087 	beq.w	8001b2e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a20:	4b36      	ldr	r3, [pc, #216]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 030c 	and.w	r3, r3, #12
 8001a28:	2b08      	cmp	r3, #8
 8001a2a:	d061      	beq.n	8001af0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	69db      	ldr	r3, [r3, #28]
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d146      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a34:	4b33      	ldr	r3, [pc, #204]	@ (8001b04 <HAL_RCC_OscConfig+0x4cc>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a3a:	f7ff f8a7 	bl	8000b8c <HAL_GetTick>
 8001a3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a40:	e008      	b.n	8001a54 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001a42:	f7ff f8a3 	bl	8000b8c <HAL_GetTick>
 8001a46:	4602      	mov	r2, r0
 8001a48:	693b      	ldr	r3, [r7, #16]
 8001a4a:	1ad3      	subs	r3, r2, r3
 8001a4c:	2b02      	cmp	r3, #2
 8001a4e:	d901      	bls.n	8001a54 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001a50:	2303      	movs	r3, #3
 8001a52:	e06d      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a54:	4b29      	ldr	r3, [pc, #164]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d1f0      	bne.n	8001a42 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6a1b      	ldr	r3, [r3, #32]
 8001a64:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a68:	d108      	bne.n	8001a7c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001a6a:	4b24      	ldr	r3, [pc, #144]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001a6c:	685b      	ldr	r3, [r3, #4]
 8001a6e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	689b      	ldr	r3, [r3, #8]
 8001a76:	4921      	ldr	r1, [pc, #132]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001a78:	4313      	orrs	r3, r2
 8001a7a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a7c:	4b1f      	ldr	r3, [pc, #124]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001a7e:	685b      	ldr	r3, [r3, #4]
 8001a80:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a19      	ldr	r1, [r3, #32]
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a8c:	430b      	orrs	r3, r1
 8001a8e:	491b      	ldr	r1, [pc, #108]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001a90:	4313      	orrs	r3, r2
 8001a92:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001a94:	4b1b      	ldr	r3, [pc, #108]	@ (8001b04 <HAL_RCC_OscConfig+0x4cc>)
 8001a96:	2201      	movs	r2, #1
 8001a98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a9a:	f7ff f877 	bl	8000b8c <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001aa2:	f7ff f873 	bl	8000b8c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e03d      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001ab4:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d0f0      	beq.n	8001aa2 <HAL_RCC_OscConfig+0x46a>
 8001ac0:	e035      	b.n	8001b2e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ac2:	4b10      	ldr	r3, [pc, #64]	@ (8001b04 <HAL_RCC_OscConfig+0x4cc>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac8:	f7ff f860 	bl	8000b8c <HAL_GetTick>
 8001acc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ace:	e008      	b.n	8001ae2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ad0:	f7ff f85c 	bl	8000b8c <HAL_GetTick>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e026      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <HAL_RCC_OscConfig+0x4c4>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f0      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x498>
 8001aee:	e01e      	b.n	8001b2e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	2b01      	cmp	r3, #1
 8001af6:	d107      	bne.n	8001b08 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001af8:	2301      	movs	r3, #1
 8001afa:	e019      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
 8001afc:	40021000 	.word	0x40021000
 8001b00:	40007000 	.word	0x40007000
 8001b04:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b08:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <HAL_RCC_OscConfig+0x500>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6a1b      	ldr	r3, [r3, #32]
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d106      	bne.n	8001b2a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b26:	429a      	cmp	r2, r3
 8001b28:	d001      	beq.n	8001b2e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e000      	b.n	8001b30 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001b2e:	2300      	movs	r3, #0
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	40021000 	.word	0x40021000

08001b3c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d101      	bne.n	8001b50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b4c:	2301      	movs	r3, #1
 8001b4e:	e0d0      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001b50:	4b6a      	ldr	r3, [pc, #424]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c0>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	f003 0307 	and.w	r3, r3, #7
 8001b58:	683a      	ldr	r2, [r7, #0]
 8001b5a:	429a      	cmp	r2, r3
 8001b5c:	d910      	bls.n	8001b80 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b5e:	4b67      	ldr	r3, [pc, #412]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c0>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f023 0207 	bic.w	r2, r3, #7
 8001b66:	4965      	ldr	r1, [pc, #404]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c0>)
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b6e:	4b63      	ldr	r3, [pc, #396]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c0>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	f003 0307 	and.w	r3, r3, #7
 8001b76:	683a      	ldr	r2, [r7, #0]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d001      	beq.n	8001b80 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	e0b8      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f003 0302 	and.w	r3, r3, #2
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d020      	beq.n	8001bce <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f003 0304 	and.w	r3, r3, #4
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d005      	beq.n	8001ba4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b98:	4b59      	ldr	r3, [pc, #356]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	4a58      	ldr	r2, [pc, #352]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001b9e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001ba2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0308 	and.w	r3, r3, #8
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d005      	beq.n	8001bbc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001bb0:	4b53      	ldr	r3, [pc, #332]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb2:	685b      	ldr	r3, [r3, #4]
 8001bb4:	4a52      	ldr	r2, [pc, #328]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001bb6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001bba:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bbc:	4b50      	ldr	r3, [pc, #320]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	689b      	ldr	r3, [r3, #8]
 8001bc8:	494d      	ldr	r1, [pc, #308]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001bca:	4313      	orrs	r3, r2
 8001bcc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f003 0301 	and.w	r3, r3, #1
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d040      	beq.n	8001c5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d107      	bne.n	8001bf2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001be2:	4b47      	ldr	r3, [pc, #284]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d115      	bne.n	8001c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001bee:	2301      	movs	r3, #1
 8001bf0:	e07f      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d107      	bne.n	8001c0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001bfa:	4b41      	ldr	r3, [pc, #260]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d109      	bne.n	8001c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e073      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c0a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d101      	bne.n	8001c1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c16:	2301      	movs	r3, #1
 8001c18:	e06b      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c1a:	4b39      	ldr	r3, [pc, #228]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f023 0203 	bic.w	r2, r3, #3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	4936      	ldr	r1, [pc, #216]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001c28:	4313      	orrs	r3, r2
 8001c2a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c2c:	f7fe ffae 	bl	8000b8c <HAL_GetTick>
 8001c30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c32:	e00a      	b.n	8001c4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c34:	f7fe ffaa 	bl	8000b8c <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c42:	4293      	cmp	r3, r2
 8001c44:	d901      	bls.n	8001c4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c46:	2303      	movs	r3, #3
 8001c48:	e053      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c4a:	4b2d      	ldr	r3, [pc, #180]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4c:	685b      	ldr	r3, [r3, #4]
 8001c4e:	f003 020c 	and.w	r2, r3, #12
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	429a      	cmp	r2, r3
 8001c5a:	d1eb      	bne.n	8001c34 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001c5c:	4b27      	ldr	r3, [pc, #156]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c0>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0307 	and.w	r3, r3, #7
 8001c64:	683a      	ldr	r2, [r7, #0]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d210      	bcs.n	8001c8c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6a:	4b24      	ldr	r3, [pc, #144]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c0>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f023 0207 	bic.w	r2, r3, #7
 8001c72:	4922      	ldr	r1, [pc, #136]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c0>)
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	4313      	orrs	r3, r2
 8001c78:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7a:	4b20      	ldr	r3, [pc, #128]	@ (8001cfc <HAL_RCC_ClockConfig+0x1c0>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0307 	and.w	r3, r3, #7
 8001c82:	683a      	ldr	r2, [r7, #0]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d001      	beq.n	8001c8c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e032      	b.n	8001cf2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 0304 	and.w	r3, r3, #4
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d008      	beq.n	8001caa <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c98:	4b19      	ldr	r3, [pc, #100]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	68db      	ldr	r3, [r3, #12]
 8001ca4:	4916      	ldr	r1, [pc, #88]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0308 	and.w	r3, r3, #8
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d009      	beq.n	8001cca <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001cb6:	4b12      	ldr	r3, [pc, #72]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	691b      	ldr	r3, [r3, #16]
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	490e      	ldr	r1, [pc, #56]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001cc6:	4313      	orrs	r3, r2
 8001cc8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001cca:	f000 f821 	bl	8001d10 <HAL_RCC_GetSysClockFreq>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <HAL_RCC_ClockConfig+0x1c4>)
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	091b      	lsrs	r3, r3, #4
 8001cd6:	f003 030f 	and.w	r3, r3, #15
 8001cda:	490a      	ldr	r1, [pc, #40]	@ (8001d04 <HAL_RCC_ClockConfig+0x1c8>)
 8001cdc:	5ccb      	ldrb	r3, [r1, r3]
 8001cde:	fa22 f303 	lsr.w	r3, r2, r3
 8001ce2:	4a09      	ldr	r2, [pc, #36]	@ (8001d08 <HAL_RCC_ClockConfig+0x1cc>)
 8001ce4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001ce6:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <HAL_RCC_ClockConfig+0x1d0>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7fe ff0c 	bl	8000b08 <HAL_InitTick>

  return HAL_OK;
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3710      	adds	r7, #16
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	40022000 	.word	0x40022000
 8001d00:	40021000 	.word	0x40021000
 8001d04:	08004998 	.word	0x08004998
 8001d08:	2000000c 	.word	0x2000000c
 8001d0c:	20000010 	.word	0x20000010

08001d10 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b087      	sub	sp, #28
 8001d14:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	60bb      	str	r3, [r7, #8]
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	2300      	movs	r3, #0
 8001d24:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001d26:	2300      	movs	r3, #0
 8001d28:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001d2a:	4b1e      	ldr	r3, [pc, #120]	@ (8001da4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	2b04      	cmp	r3, #4
 8001d38:	d002      	beq.n	8001d40 <HAL_RCC_GetSysClockFreq+0x30>
 8001d3a:	2b08      	cmp	r3, #8
 8001d3c:	d003      	beq.n	8001d46 <HAL_RCC_GetSysClockFreq+0x36>
 8001d3e:	e027      	b.n	8001d90 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d40:	4b19      	ldr	r3, [pc, #100]	@ (8001da8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d42:	613b      	str	r3, [r7, #16]
      break;
 8001d44:	e027      	b.n	8001d96 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	0c9b      	lsrs	r3, r3, #18
 8001d4a:	f003 030f 	and.w	r3, r3, #15
 8001d4e:	4a17      	ldr	r2, [pc, #92]	@ (8001dac <HAL_RCC_GetSysClockFreq+0x9c>)
 8001d50:	5cd3      	ldrb	r3, [r2, r3]
 8001d52:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d010      	beq.n	8001d80 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001d5e:	4b11      	ldr	r3, [pc, #68]	@ (8001da4 <HAL_RCC_GetSysClockFreq+0x94>)
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	0c5b      	lsrs	r3, r3, #17
 8001d64:	f003 0301 	and.w	r3, r3, #1
 8001d68:	4a11      	ldr	r2, [pc, #68]	@ (8001db0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001d6a:	5cd3      	ldrb	r3, [r2, r3]
 8001d6c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	4a0d      	ldr	r2, [pc, #52]	@ (8001da8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d72:	fb03 f202 	mul.w	r2, r3, r2
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	e004      	b.n	8001d8a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4a0c      	ldr	r2, [pc, #48]	@ (8001db4 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001d84:	fb02 f303 	mul.w	r3, r2, r3
 8001d88:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001d8a:	697b      	ldr	r3, [r7, #20]
 8001d8c:	613b      	str	r3, [r7, #16]
      break;
 8001d8e:	e002      	b.n	8001d96 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001d90:	4b05      	ldr	r3, [pc, #20]	@ (8001da8 <HAL_RCC_GetSysClockFreq+0x98>)
 8001d92:	613b      	str	r3, [r7, #16]
      break;
 8001d94:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d96:	693b      	ldr	r3, [r7, #16]
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	371c      	adds	r7, #28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40021000 	.word	0x40021000
 8001da8:	007a1200 	.word	0x007a1200
 8001dac:	080049b0 	.word	0x080049b0
 8001db0:	080049c0 	.word	0x080049c0
 8001db4:	003d0900 	.word	0x003d0900

08001db8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dbc:	4b02      	ldr	r3, [pc, #8]	@ (8001dc8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr
 8001dc8:	2000000c 	.word	0x2000000c

08001dcc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001dd0:	f7ff fff2 	bl	8001db8 <HAL_RCC_GetHCLKFreq>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	4b05      	ldr	r3, [pc, #20]	@ (8001dec <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	0a1b      	lsrs	r3, r3, #8
 8001ddc:	f003 0307 	and.w	r3, r3, #7
 8001de0:	4903      	ldr	r1, [pc, #12]	@ (8001df0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001de2:	5ccb      	ldrb	r3, [r1, r3]
 8001de4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40021000 	.word	0x40021000
 8001df0:	080049a8 	.word	0x080049a8

08001df4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001df8:	f7ff ffde 	bl	8001db8 <HAL_RCC_GetHCLKFreq>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	4b05      	ldr	r3, [pc, #20]	@ (8001e14 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e00:	685b      	ldr	r3, [r3, #4]
 8001e02:	0adb      	lsrs	r3, r3, #11
 8001e04:	f003 0307 	and.w	r3, r3, #7
 8001e08:	4903      	ldr	r1, [pc, #12]	@ (8001e18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e0a:	5ccb      	ldrb	r3, [r1, r3]
 8001e0c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	40021000 	.word	0x40021000
 8001e18:	080049a8 	.word	0x080049a8

08001e1c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e24:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <RCC_Delay+0x34>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4a0a      	ldr	r2, [pc, #40]	@ (8001e54 <RCC_Delay+0x38>)
 8001e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8001e2e:	0a5b      	lsrs	r3, r3, #9
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	fb02 f303 	mul.w	r3, r2, r3
 8001e36:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001e38:	bf00      	nop
  }
  while (Delay --);
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	1e5a      	subs	r2, r3, #1
 8001e3e:	60fa      	str	r2, [r7, #12]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d1f9      	bne.n	8001e38 <RCC_Delay+0x1c>
}
 8001e44:	bf00      	nop
 8001e46:	bf00      	nop
 8001e48:	3714      	adds	r7, #20
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bc80      	pop	{r7}
 8001e4e:	4770      	bx	lr
 8001e50:	2000000c 	.word	0x2000000c
 8001e54:	10624dd3 	.word	0x10624dd3

08001e58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d101      	bne.n	8001e6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e66:	2301      	movs	r3, #1
 8001e68:	e041      	b.n	8001eee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d106      	bne.n	8001e84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2200      	movs	r2, #0
 8001e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f7fe fc20 	bl	80006c4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2202      	movs	r2, #2
 8001e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	3304      	adds	r3, #4
 8001e94:	4619      	mov	r1, r3
 8001e96:	4610      	mov	r0, r2
 8001e98:	f000 fab2 	bl	8002400 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2201      	movs	r2, #1
 8001ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2201      	movs	r2, #1
 8001eb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001eec:	2300      	movs	r3, #0
}
 8001eee:	4618      	mov	r0, r3
 8001ef0:	3708      	adds	r7, #8
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b082      	sub	sp, #8
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d101      	bne.n	8001f08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001f04:	2301      	movs	r3, #1
 8001f06:	e041      	b.n	8001f8c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d106      	bne.n	8001f22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f000 f839 	bl	8001f94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2202      	movs	r2, #2
 8001f26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	3304      	adds	r3, #4
 8001f32:	4619      	mov	r1, r3
 8001f34:	4610      	mov	r0, r2
 8001f36:	f000 fa63 	bl	8002400 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2201      	movs	r2, #1
 8001f4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	2201      	movs	r2, #1
 8001f66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	2201      	movs	r2, #1
 8001f6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2201      	movs	r2, #1
 8001f76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2201      	movs	r2, #1
 8001f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f8a:	2300      	movs	r3, #0
}
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	3708      	adds	r7, #8
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}

08001f94 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001f9c:	bf00      	nop
 8001f9e:	370c      	adds	r7, #12
 8001fa0:	46bd      	mov	sp, r7
 8001fa2:	bc80      	pop	{r7}
 8001fa4:	4770      	bx	lr
	...

08001fa8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
 8001fb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d109      	bne.n	8001fcc <HAL_TIM_PWM_Start+0x24>
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	2b01      	cmp	r3, #1
 8001fc2:	bf14      	ite	ne
 8001fc4:	2301      	movne	r3, #1
 8001fc6:	2300      	moveq	r3, #0
 8001fc8:	b2db      	uxtb	r3, r3
 8001fca:	e022      	b.n	8002012 <HAL_TIM_PWM_Start+0x6a>
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	d109      	bne.n	8001fe6 <HAL_TIM_PWM_Start+0x3e>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	bf14      	ite	ne
 8001fde:	2301      	movne	r3, #1
 8001fe0:	2300      	moveq	r3, #0
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	e015      	b.n	8002012 <HAL_TIM_PWM_Start+0x6a>
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	2b08      	cmp	r3, #8
 8001fea:	d109      	bne.n	8002000 <HAL_TIM_PWM_Start+0x58>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	bf14      	ite	ne
 8001ff8:	2301      	movne	r3, #1
 8001ffa:	2300      	moveq	r3, #0
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	e008      	b.n	8002012 <HAL_TIM_PWM_Start+0x6a>
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002006:	b2db      	uxtb	r3, r3
 8002008:	2b01      	cmp	r3, #1
 800200a:	bf14      	ite	ne
 800200c:	2301      	movne	r3, #1
 800200e:	2300      	moveq	r3, #0
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002016:	2301      	movs	r3, #1
 8002018:	e05e      	b.n	80020d8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d104      	bne.n	800202a <HAL_TIM_PWM_Start+0x82>
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002028:	e013      	b.n	8002052 <HAL_TIM_PWM_Start+0xaa>
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	2b04      	cmp	r3, #4
 800202e:	d104      	bne.n	800203a <HAL_TIM_PWM_Start+0x92>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2202      	movs	r2, #2
 8002034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002038:	e00b      	b.n	8002052 <HAL_TIM_PWM_Start+0xaa>
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	2b08      	cmp	r3, #8
 800203e:	d104      	bne.n	800204a <HAL_TIM_PWM_Start+0xa2>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2202      	movs	r2, #2
 8002044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002048:	e003      	b.n	8002052 <HAL_TIM_PWM_Start+0xaa>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2202      	movs	r2, #2
 800204e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	2201      	movs	r2, #1
 8002058:	6839      	ldr	r1, [r7, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 fc5c 	bl	8002918 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a1e      	ldr	r2, [pc, #120]	@ (80020e0 <HAL_TIM_PWM_Start+0x138>)
 8002066:	4293      	cmp	r3, r2
 8002068:	d107      	bne.n	800207a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002078:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	4a18      	ldr	r2, [pc, #96]	@ (80020e0 <HAL_TIM_PWM_Start+0x138>)
 8002080:	4293      	cmp	r3, r2
 8002082:	d00e      	beq.n	80020a2 <HAL_TIM_PWM_Start+0xfa>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800208c:	d009      	beq.n	80020a2 <HAL_TIM_PWM_Start+0xfa>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a14      	ldr	r2, [pc, #80]	@ (80020e4 <HAL_TIM_PWM_Start+0x13c>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d004      	beq.n	80020a2 <HAL_TIM_PWM_Start+0xfa>
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a12      	ldr	r2, [pc, #72]	@ (80020e8 <HAL_TIM_PWM_Start+0x140>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d111      	bne.n	80020c6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 0307 	and.w	r3, r3, #7
 80020ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	2b06      	cmp	r3, #6
 80020b2:	d010      	beq.n	80020d6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f042 0201 	orr.w	r2, r2, #1
 80020c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80020c4:	e007      	b.n	80020d6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f042 0201 	orr.w	r2, r2, #1
 80020d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	40012c00 	.word	0x40012c00
 80020e4:	40000400 	.word	0x40000400
 80020e8:	40000800 	.word	0x40000800

080020ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	60f8      	str	r0, [r7, #12]
 80020f4:	60b9      	str	r1, [r7, #8]
 80020f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020f8:	2300      	movs	r3, #0
 80020fa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002102:	2b01      	cmp	r3, #1
 8002104:	d101      	bne.n	800210a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002106:	2302      	movs	r3, #2
 8002108:	e0ae      	b.n	8002268 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b0c      	cmp	r3, #12
 8002116:	f200 809f 	bhi.w	8002258 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800211a:	a201      	add	r2, pc, #4	@ (adr r2, 8002120 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800211c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002120:	08002155 	.word	0x08002155
 8002124:	08002259 	.word	0x08002259
 8002128:	08002259 	.word	0x08002259
 800212c:	08002259 	.word	0x08002259
 8002130:	08002195 	.word	0x08002195
 8002134:	08002259 	.word	0x08002259
 8002138:	08002259 	.word	0x08002259
 800213c:	08002259 	.word	0x08002259
 8002140:	080021d7 	.word	0x080021d7
 8002144:	08002259 	.word	0x08002259
 8002148:	08002259 	.word	0x08002259
 800214c:	08002259 	.word	0x08002259
 8002150:	08002217 	.word	0x08002217
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	68b9      	ldr	r1, [r7, #8]
 800215a:	4618      	mov	r0, r3
 800215c:	f000 f9be 	bl	80024dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	699a      	ldr	r2, [r3, #24]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f042 0208 	orr.w	r2, r2, #8
 800216e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	699a      	ldr	r2, [r3, #24]
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f022 0204 	bic.w	r2, r2, #4
 800217e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6999      	ldr	r1, [r3, #24]
 8002186:	68bb      	ldr	r3, [r7, #8]
 8002188:	691a      	ldr	r2, [r3, #16]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	619a      	str	r2, [r3, #24]
      break;
 8002192:	e064      	b.n	800225e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	4618      	mov	r0, r3
 800219c:	f000 fa04 	bl	80025a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	699a      	ldr	r2, [r3, #24]
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80021ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	699a      	ldr	r2, [r3, #24]
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80021be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6999      	ldr	r1, [r3, #24]
 80021c6:	68bb      	ldr	r3, [r7, #8]
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	021a      	lsls	r2, r3, #8
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	430a      	orrs	r2, r1
 80021d2:	619a      	str	r2, [r3, #24]
      break;
 80021d4:	e043      	b.n	800225e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	68b9      	ldr	r1, [r7, #8]
 80021dc:	4618      	mov	r0, r3
 80021de:	f000 fa4d 	bl	800267c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	69da      	ldr	r2, [r3, #28]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f042 0208 	orr.w	r2, r2, #8
 80021f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	69da      	ldr	r2, [r3, #28]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f022 0204 	bic.w	r2, r2, #4
 8002200:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	69d9      	ldr	r1, [r3, #28]
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	691a      	ldr	r2, [r3, #16]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	430a      	orrs	r2, r1
 8002212:	61da      	str	r2, [r3, #28]
      break;
 8002214:	e023      	b.n	800225e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68b9      	ldr	r1, [r7, #8]
 800221c:	4618      	mov	r0, r3
 800221e:	f000 fa97 	bl	8002750 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	69da      	ldr	r2, [r3, #28]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002230:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	69da      	ldr	r2, [r3, #28]
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002240:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	69d9      	ldr	r1, [r3, #28]
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	691b      	ldr	r3, [r3, #16]
 800224c:	021a      	lsls	r2, r3, #8
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	430a      	orrs	r2, r1
 8002254:	61da      	str	r2, [r3, #28]
      break;
 8002256:	e002      	b.n	800225e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002258:	2301      	movs	r3, #1
 800225a:	75fb      	strb	r3, [r7, #23]
      break;
 800225c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2200      	movs	r2, #0
 8002262:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002266:	7dfb      	ldrb	r3, [r7, #23]
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}

08002270 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
 8002278:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800227a:	2300      	movs	r3, #0
 800227c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002284:	2b01      	cmp	r3, #1
 8002286:	d101      	bne.n	800228c <HAL_TIM_ConfigClockSource+0x1c>
 8002288:	2302      	movs	r3, #2
 800228a:	e0b4      	b.n	80023f6 <HAL_TIM_ConfigClockSource+0x186>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2201      	movs	r2, #1
 8002290:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2202      	movs	r2, #2
 8002298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689b      	ldr	r3, [r3, #8]
 80022a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022a4:	68bb      	ldr	r3, [r7, #8]
 80022a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80022aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80022b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	68ba      	ldr	r2, [r7, #8]
 80022ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022c4:	d03e      	beq.n	8002344 <HAL_TIM_ConfigClockSource+0xd4>
 80022c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022ca:	f200 8087 	bhi.w	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022d2:	f000 8086 	beq.w	80023e2 <HAL_TIM_ConfigClockSource+0x172>
 80022d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80022da:	d87f      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022dc:	2b70      	cmp	r3, #112	@ 0x70
 80022de:	d01a      	beq.n	8002316 <HAL_TIM_ConfigClockSource+0xa6>
 80022e0:	2b70      	cmp	r3, #112	@ 0x70
 80022e2:	d87b      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022e4:	2b60      	cmp	r3, #96	@ 0x60
 80022e6:	d050      	beq.n	800238a <HAL_TIM_ConfigClockSource+0x11a>
 80022e8:	2b60      	cmp	r3, #96	@ 0x60
 80022ea:	d877      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022ec:	2b50      	cmp	r3, #80	@ 0x50
 80022ee:	d03c      	beq.n	800236a <HAL_TIM_ConfigClockSource+0xfa>
 80022f0:	2b50      	cmp	r3, #80	@ 0x50
 80022f2:	d873      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022f4:	2b40      	cmp	r3, #64	@ 0x40
 80022f6:	d058      	beq.n	80023aa <HAL_TIM_ConfigClockSource+0x13a>
 80022f8:	2b40      	cmp	r3, #64	@ 0x40
 80022fa:	d86f      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 80022fc:	2b30      	cmp	r3, #48	@ 0x30
 80022fe:	d064      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x15a>
 8002300:	2b30      	cmp	r3, #48	@ 0x30
 8002302:	d86b      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 8002304:	2b20      	cmp	r3, #32
 8002306:	d060      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x15a>
 8002308:	2b20      	cmp	r3, #32
 800230a:	d867      	bhi.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
 800230c:	2b00      	cmp	r3, #0
 800230e:	d05c      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x15a>
 8002310:	2b10      	cmp	r3, #16
 8002312:	d05a      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x15a>
 8002314:	e062      	b.n	80023dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002326:	f000 fad8 	bl	80028da <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002332:	68bb      	ldr	r3, [r7, #8]
 8002334:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002338:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68ba      	ldr	r2, [r7, #8]
 8002340:	609a      	str	r2, [r3, #8]
      break;
 8002342:	e04f      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002354:	f000 fac1 	bl	80028da <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	689a      	ldr	r2, [r3, #8]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002366:	609a      	str	r2, [r3, #8]
      break;
 8002368:	e03c      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002376:	461a      	mov	r2, r3
 8002378:	f000 fa38 	bl	80027ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2150      	movs	r1, #80	@ 0x50
 8002382:	4618      	mov	r0, r3
 8002384:	f000 fa8f 	bl	80028a6 <TIM_ITRx_SetConfig>
      break;
 8002388:	e02c      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002396:	461a      	mov	r2, r3
 8002398:	f000 fa56 	bl	8002848 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2160      	movs	r1, #96	@ 0x60
 80023a2:	4618      	mov	r0, r3
 80023a4:	f000 fa7f 	bl	80028a6 <TIM_ITRx_SetConfig>
      break;
 80023a8:	e01c      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80023b6:	461a      	mov	r2, r3
 80023b8:	f000 fa18 	bl	80027ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2140      	movs	r1, #64	@ 0x40
 80023c2:	4618      	mov	r0, r3
 80023c4:	f000 fa6f 	bl	80028a6 <TIM_ITRx_SetConfig>
      break;
 80023c8:	e00c      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681a      	ldr	r2, [r3, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4619      	mov	r1, r3
 80023d4:	4610      	mov	r0, r2
 80023d6:	f000 fa66 	bl	80028a6 <TIM_ITRx_SetConfig>
      break;
 80023da:	e003      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	73fb      	strb	r3, [r7, #15]
      break;
 80023e0:	e000      	b.n	80023e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80023e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2201      	movs	r2, #1
 80023e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2200      	movs	r2, #0
 80023f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80023f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3710      	adds	r7, #16
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}
	...

08002400 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002400:	b480      	push	{r7}
 8002402:	b085      	sub	sp, #20
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	4a2f      	ldr	r2, [pc, #188]	@ (80024d0 <TIM_Base_SetConfig+0xd0>)
 8002414:	4293      	cmp	r3, r2
 8002416:	d00b      	beq.n	8002430 <TIM_Base_SetConfig+0x30>
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800241e:	d007      	beq.n	8002430 <TIM_Base_SetConfig+0x30>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	4a2c      	ldr	r2, [pc, #176]	@ (80024d4 <TIM_Base_SetConfig+0xd4>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d003      	beq.n	8002430 <TIM_Base_SetConfig+0x30>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	4a2b      	ldr	r2, [pc, #172]	@ (80024d8 <TIM_Base_SetConfig+0xd8>)
 800242c:	4293      	cmp	r3, r2
 800242e:	d108      	bne.n	8002442 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002436:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	68fa      	ldr	r2, [r7, #12]
 800243e:	4313      	orrs	r3, r2
 8002440:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a22      	ldr	r2, [pc, #136]	@ (80024d0 <TIM_Base_SetConfig+0xd0>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d00b      	beq.n	8002462 <TIM_Base_SetConfig+0x62>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002450:	d007      	beq.n	8002462 <TIM_Base_SetConfig+0x62>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a1f      	ldr	r2, [pc, #124]	@ (80024d4 <TIM_Base_SetConfig+0xd4>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d003      	beq.n	8002462 <TIM_Base_SetConfig+0x62>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a1e      	ldr	r2, [pc, #120]	@ (80024d8 <TIM_Base_SetConfig+0xd8>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d108      	bne.n	8002474 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002468:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	68fa      	ldr	r2, [r7, #12]
 8002470:	4313      	orrs	r3, r2
 8002472:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	695b      	ldr	r3, [r3, #20]
 800247e:	4313      	orrs	r3, r2
 8002480:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	68fa      	ldr	r2, [r7, #12]
 8002486:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681a      	ldr	r2, [r3, #0]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a0d      	ldr	r2, [pc, #52]	@ (80024d0 <TIM_Base_SetConfig+0xd0>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d103      	bne.n	80024a8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	691a      	ldr	r2, [r3, #16]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	2201      	movs	r2, #1
 80024ac:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d005      	beq.n	80024c6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	691b      	ldr	r3, [r3, #16]
 80024be:	f023 0201 	bic.w	r2, r3, #1
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	611a      	str	r2, [r3, #16]
  }
}
 80024c6:	bf00      	nop
 80024c8:	3714      	adds	r7, #20
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bc80      	pop	{r7}
 80024ce:	4770      	bx	lr
 80024d0:	40012c00 	.word	0x40012c00
 80024d4:	40000400 	.word	0x40000400
 80024d8:	40000800 	.word	0x40000800

080024dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80024dc:	b480      	push	{r7}
 80024de:	b087      	sub	sp, #28
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
 80024e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6a1b      	ldr	r3, [r3, #32]
 80024ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6a1b      	ldr	r3, [r3, #32]
 80024f0:	f023 0201 	bic.w	r2, r3, #1
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	685b      	ldr	r3, [r3, #4]
 80024fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800250a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	f023 0303 	bic.w	r3, r3, #3
 8002512:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68fa      	ldr	r2, [r7, #12]
 800251a:	4313      	orrs	r3, r2
 800251c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	f023 0302 	bic.w	r3, r3, #2
 8002524:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	689b      	ldr	r3, [r3, #8]
 800252a:	697a      	ldr	r2, [r7, #20]
 800252c:	4313      	orrs	r3, r2
 800252e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	4a1c      	ldr	r2, [pc, #112]	@ (80025a4 <TIM_OC1_SetConfig+0xc8>)
 8002534:	4293      	cmp	r3, r2
 8002536:	d10c      	bne.n	8002552 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	f023 0308 	bic.w	r3, r3, #8
 800253e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	68db      	ldr	r3, [r3, #12]
 8002544:	697a      	ldr	r2, [r7, #20]
 8002546:	4313      	orrs	r3, r2
 8002548:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800254a:	697b      	ldr	r3, [r7, #20]
 800254c:	f023 0304 	bic.w	r3, r3, #4
 8002550:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	4a13      	ldr	r2, [pc, #76]	@ (80025a4 <TIM_OC1_SetConfig+0xc8>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d111      	bne.n	800257e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800255a:	693b      	ldr	r3, [r7, #16]
 800255c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002560:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002568:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	695b      	ldr	r3, [r3, #20]
 800256e:	693a      	ldr	r2, [r7, #16]
 8002570:	4313      	orrs	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	699b      	ldr	r3, [r3, #24]
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4313      	orrs	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68fa      	ldr	r2, [r7, #12]
 8002588:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800258a:	683b      	ldr	r3, [r7, #0]
 800258c:	685a      	ldr	r2, [r3, #4]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	697a      	ldr	r2, [r7, #20]
 8002596:	621a      	str	r2, [r3, #32]
}
 8002598:	bf00      	nop
 800259a:	371c      	adds	r7, #28
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	40012c00 	.word	0x40012c00

080025a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b087      	sub	sp, #28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
 80025b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	6a1b      	ldr	r3, [r3, #32]
 80025b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6a1b      	ldr	r3, [r3, #32]
 80025bc:	f023 0210 	bic.w	r2, r3, #16
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	685b      	ldr	r3, [r3, #4]
 80025c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	699b      	ldr	r3, [r3, #24]
 80025ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	021b      	lsls	r3, r3, #8
 80025e6:	68fa      	ldr	r2, [r7, #12]
 80025e8:	4313      	orrs	r3, r2
 80025ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	f023 0320 	bic.w	r3, r3, #32
 80025f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	689b      	ldr	r3, [r3, #8]
 80025f8:	011b      	lsls	r3, r3, #4
 80025fa:	697a      	ldr	r2, [r7, #20]
 80025fc:	4313      	orrs	r3, r2
 80025fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	4a1d      	ldr	r2, [pc, #116]	@ (8002678 <TIM_OC2_SetConfig+0xd0>)
 8002604:	4293      	cmp	r3, r2
 8002606:	d10d      	bne.n	8002624 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002608:	697b      	ldr	r3, [r7, #20]
 800260a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800260e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	011b      	lsls	r3, r3, #4
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	4313      	orrs	r3, r2
 800261a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002622:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	4a14      	ldr	r2, [pc, #80]	@ (8002678 <TIM_OC2_SetConfig+0xd0>)
 8002628:	4293      	cmp	r3, r2
 800262a:	d113      	bne.n	8002654 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002632:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800263a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	695b      	ldr	r3, [r3, #20]
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	693a      	ldr	r2, [r7, #16]
 8002644:	4313      	orrs	r3, r2
 8002646:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002648:	683b      	ldr	r3, [r7, #0]
 800264a:	699b      	ldr	r3, [r3, #24]
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	4313      	orrs	r3, r2
 8002652:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	693a      	ldr	r2, [r7, #16]
 8002658:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68fa      	ldr	r2, [r7, #12]
 800265e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685a      	ldr	r2, [r3, #4]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	697a      	ldr	r2, [r7, #20]
 800266c:	621a      	str	r2, [r3, #32]
}
 800266e:	bf00      	nop
 8002670:	371c      	adds	r7, #28
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr
 8002678:	40012c00 	.word	0x40012c00

0800267c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800267c:	b480      	push	{r7}
 800267e:	b087      	sub	sp, #28
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a1b      	ldr	r3, [r3, #32]
 800268a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	69db      	ldr	r3, [r3, #28]
 80026a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80026aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	f023 0303 	bic.w	r3, r3, #3
 80026b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	68fa      	ldr	r2, [r7, #12]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80026c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80026c6:	683b      	ldr	r3, [r7, #0]
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	021b      	lsls	r3, r3, #8
 80026cc:	697a      	ldr	r2, [r7, #20]
 80026ce:	4313      	orrs	r3, r2
 80026d0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a1d      	ldr	r2, [pc, #116]	@ (800274c <TIM_OC3_SetConfig+0xd0>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d10d      	bne.n	80026f6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80026da:	697b      	ldr	r3, [r7, #20]
 80026dc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80026e0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	68db      	ldr	r3, [r3, #12]
 80026e6:	021b      	lsls	r3, r3, #8
 80026e8:	697a      	ldr	r2, [r7, #20]
 80026ea:	4313      	orrs	r3, r2
 80026ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80026ee:	697b      	ldr	r3, [r7, #20]
 80026f0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80026f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	4a14      	ldr	r2, [pc, #80]	@ (800274c <TIM_OC3_SetConfig+0xd0>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d113      	bne.n	8002726 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002704:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002706:	693b      	ldr	r3, [r7, #16]
 8002708:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800270c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800270e:	683b      	ldr	r3, [r7, #0]
 8002710:	695b      	ldr	r3, [r3, #20]
 8002712:	011b      	lsls	r3, r3, #4
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	4313      	orrs	r3, r2
 8002718:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800271a:	683b      	ldr	r3, [r7, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	011b      	lsls	r3, r3, #4
 8002720:	693a      	ldr	r2, [r7, #16]
 8002722:	4313      	orrs	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	693a      	ldr	r2, [r7, #16]
 800272a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	68fa      	ldr	r2, [r7, #12]
 8002730:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002732:	683b      	ldr	r3, [r7, #0]
 8002734:	685a      	ldr	r2, [r3, #4]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	697a      	ldr	r2, [r7, #20]
 800273e:	621a      	str	r2, [r3, #32]
}
 8002740:	bf00      	nop
 8002742:	371c      	adds	r7, #28
 8002744:	46bd      	mov	sp, r7
 8002746:	bc80      	pop	{r7}
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	40012c00 	.word	0x40012c00

08002750 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002750:	b480      	push	{r7}
 8002752:	b087      	sub	sp, #28
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a1b      	ldr	r3, [r3, #32]
 800275e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6a1b      	ldr	r3, [r3, #32]
 8002764:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	69db      	ldr	r3, [r3, #28]
 8002776:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800277e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002786:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	021b      	lsls	r3, r3, #8
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	4313      	orrs	r3, r2
 8002792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800279a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	031b      	lsls	r3, r3, #12
 80027a2:	693a      	ldr	r2, [r7, #16]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	4a0f      	ldr	r2, [pc, #60]	@ (80027e8 <TIM_OC4_SetConfig+0x98>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d109      	bne.n	80027c4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80027b6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	695b      	ldr	r3, [r3, #20]
 80027bc:	019b      	lsls	r3, r3, #6
 80027be:	697a      	ldr	r2, [r7, #20]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	697a      	ldr	r2, [r7, #20]
 80027c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	68fa      	ldr	r2, [r7, #12]
 80027ce:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	685a      	ldr	r2, [r3, #4]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	621a      	str	r2, [r3, #32]
}
 80027de:	bf00      	nop
 80027e0:	371c      	adds	r7, #28
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr
 80027e8:	40012c00 	.word	0x40012c00

080027ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80027ec:	b480      	push	{r7}
 80027ee:	b087      	sub	sp, #28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	60f8      	str	r0, [r7, #12]
 80027f4:	60b9      	str	r1, [r7, #8]
 80027f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	f023 0201 	bic.w	r2, r3, #1
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	699b      	ldr	r3, [r3, #24]
 800280e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002816:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	011b      	lsls	r3, r3, #4
 800281c:	693a      	ldr	r2, [r7, #16]
 800281e:	4313      	orrs	r3, r2
 8002820:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	f023 030a 	bic.w	r3, r3, #10
 8002828:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800282a:	697a      	ldr	r2, [r7, #20]
 800282c:	68bb      	ldr	r3, [r7, #8]
 800282e:	4313      	orrs	r3, r2
 8002830:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	621a      	str	r2, [r3, #32]
}
 800283e:	bf00      	nop
 8002840:	371c      	adds	r7, #28
 8002842:	46bd      	mov	sp, r7
 8002844:	bc80      	pop	{r7}
 8002846:	4770      	bx	lr

08002848 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002848:	b480      	push	{r7}
 800284a:	b087      	sub	sp, #28
 800284c:	af00      	add	r7, sp, #0
 800284e:	60f8      	str	r0, [r7, #12]
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6a1b      	ldr	r3, [r3, #32]
 8002858:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	f023 0210 	bic.w	r2, r3, #16
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	699b      	ldr	r3, [r3, #24]
 800286a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800286c:	693b      	ldr	r3, [r7, #16]
 800286e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002872:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	031b      	lsls	r3, r3, #12
 8002878:	693a      	ldr	r2, [r7, #16]
 800287a:	4313      	orrs	r3, r2
 800287c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002884:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	011b      	lsls	r3, r3, #4
 800288a:	697a      	ldr	r2, [r7, #20]
 800288c:	4313      	orrs	r3, r2
 800288e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	697a      	ldr	r2, [r7, #20]
 800289a:	621a      	str	r2, [r3, #32]
}
 800289c:	bf00      	nop
 800289e:	371c      	adds	r7, #28
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bc80      	pop	{r7}
 80028a4:	4770      	bx	lr

080028a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80028a6:	b480      	push	{r7}
 80028a8:	b085      	sub	sp, #20
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
 80028ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	689b      	ldr	r3, [r3, #8]
 80028b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	f043 0307 	orr.w	r3, r3, #7
 80028c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	68fa      	ldr	r2, [r7, #12]
 80028ce:	609a      	str	r2, [r3, #8]
}
 80028d0:	bf00      	nop
 80028d2:	3714      	adds	r7, #20
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bc80      	pop	{r7}
 80028d8:	4770      	bx	lr

080028da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80028da:	b480      	push	{r7}
 80028dc:	b087      	sub	sp, #28
 80028de:	af00      	add	r7, sp, #0
 80028e0:	60f8      	str	r0, [r7, #12]
 80028e2:	60b9      	str	r1, [r7, #8]
 80028e4:	607a      	str	r2, [r7, #4]
 80028e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80028f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	021a      	lsls	r2, r3, #8
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	431a      	orrs	r2, r3
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	4313      	orrs	r3, r2
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4313      	orrs	r3, r2
 8002906:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	609a      	str	r2, [r3, #8]
}
 800290e:	bf00      	nop
 8002910:	371c      	adds	r7, #28
 8002912:	46bd      	mov	sp, r7
 8002914:	bc80      	pop	{r7}
 8002916:	4770      	bx	lr

08002918 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002918:	b480      	push	{r7}
 800291a:	b087      	sub	sp, #28
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	f003 031f 	and.w	r3, r3, #31
 800292a:	2201      	movs	r2, #1
 800292c:	fa02 f303 	lsl.w	r3, r2, r3
 8002930:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6a1a      	ldr	r2, [r3, #32]
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	43db      	mvns	r3, r3
 800293a:	401a      	ands	r2, r3
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6a1a      	ldr	r2, [r3, #32]
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	f003 031f 	and.w	r3, r3, #31
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	fa01 f303 	lsl.w	r3, r1, r3
 8002950:	431a      	orrs	r2, r3
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	621a      	str	r2, [r3, #32]
}
 8002956:	bf00      	nop
 8002958:	371c      	adds	r7, #28
 800295a:	46bd      	mov	sp, r7
 800295c:	bc80      	pop	{r7}
 800295e:	4770      	bx	lr

08002960 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002960:	b480      	push	{r7}
 8002962:	b085      	sub	sp, #20
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
 8002968:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002970:	2b01      	cmp	r3, #1
 8002972:	d101      	bne.n	8002978 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002974:	2302      	movs	r3, #2
 8002976:	e046      	b.n	8002a06 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2202      	movs	r2, #2
 8002984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800299e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80029a0:	683b      	ldr	r3, [r7, #0]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	68fa      	ldr	r2, [r7, #12]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	68fa      	ldr	r2, [r7, #12]
 80029b0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a16      	ldr	r2, [pc, #88]	@ (8002a10 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d00e      	beq.n	80029da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029c4:	d009      	beq.n	80029da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4a12      	ldr	r2, [pc, #72]	@ (8002a14 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d004      	beq.n	80029da <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a10      	ldr	r2, [pc, #64]	@ (8002a18 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d10c      	bne.n	80029f4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029e0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	68ba      	ldr	r2, [r7, #8]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	68ba      	ldr	r2, [r7, #8]
 80029f2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	2201      	movs	r2, #1
 80029f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3714      	adds	r7, #20
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bc80      	pop	{r7}
 8002a0e:	4770      	bx	lr
 8002a10:	40012c00 	.word	0x40012c00
 8002a14:	40000400 	.word	0x40000400
 8002a18:	40000800 	.word	0x40000800

08002a1c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b082      	sub	sp, #8
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	e042      	b.n	8002ab4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d106      	bne.n	8002a48 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a42:	6878      	ldr	r0, [r7, #4]
 8002a44:	f7fd fe8a 	bl	800075c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2224      	movs	r2, #36	@ 0x24
 8002a4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	68da      	ldr	r2, [r3, #12]
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a5e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 ff47 	bl	80038f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	691a      	ldr	r2, [r3, #16]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002a74:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	695a      	ldr	r2, [r3, #20]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002a84:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68da      	ldr	r2, [r3, #12]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a94:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002ab2:	2300      	movs	r3, #0
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3708      	adds	r7, #8
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08a      	sub	sp, #40	@ 0x28
 8002ac0:	af02      	add	r7, sp, #8
 8002ac2:	60f8      	str	r0, [r7, #12]
 8002ac4:	60b9      	str	r1, [r7, #8]
 8002ac6:	603b      	str	r3, [r7, #0]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002acc:	2300      	movs	r3, #0
 8002ace:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ad6:	b2db      	uxtb	r3, r3
 8002ad8:	2b20      	cmp	r3, #32
 8002ada:	d175      	bne.n	8002bc8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d002      	beq.n	8002ae8 <HAL_UART_Transmit+0x2c>
 8002ae2:	88fb      	ldrh	r3, [r7, #6]
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d101      	bne.n	8002aec <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002ae8:	2301      	movs	r3, #1
 8002aea:	e06e      	b.n	8002bca <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	2200      	movs	r2, #0
 8002af0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2221      	movs	r2, #33	@ 0x21
 8002af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002afa:	f7fe f847 	bl	8000b8c <HAL_GetTick>
 8002afe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	88fa      	ldrh	r2, [r7, #6]
 8002b04:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	88fa      	ldrh	r2, [r7, #6]
 8002b0a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b14:	d108      	bne.n	8002b28 <HAL_UART_Transmit+0x6c>
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	691b      	ldr	r3, [r3, #16]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d104      	bne.n	8002b28 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002b22:	68bb      	ldr	r3, [r7, #8]
 8002b24:	61bb      	str	r3, [r7, #24]
 8002b26:	e003      	b.n	8002b30 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002b30:	e02e      	b.n	8002b90 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	9300      	str	r3, [sp, #0]
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2180      	movs	r1, #128	@ 0x80
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f000 fc23 	bl	8003388 <UART_WaitOnFlagUntilTimeout>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d005      	beq.n	8002b54 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2220      	movs	r2, #32
 8002b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002b50:	2303      	movs	r3, #3
 8002b52:	e03a      	b.n	8002bca <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002b54:	69fb      	ldr	r3, [r7, #28]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d10b      	bne.n	8002b72 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	881b      	ldrh	r3, [r3, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002b6a:	69bb      	ldr	r3, [r7, #24]
 8002b6c:	3302      	adds	r3, #2
 8002b6e:	61bb      	str	r3, [r7, #24]
 8002b70:	e007      	b.n	8002b82 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	781a      	ldrb	r2, [r3, #0]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	3301      	adds	r3, #1
 8002b80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	3b01      	subs	r3, #1
 8002b8a:	b29a      	uxth	r2, r3
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002b94:	b29b      	uxth	r3, r3
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d1cb      	bne.n	8002b32 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	9300      	str	r3, [sp, #0]
 8002b9e:	697b      	ldr	r3, [r7, #20]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	2140      	movs	r1, #64	@ 0x40
 8002ba4:	68f8      	ldr	r0, [r7, #12]
 8002ba6:	f000 fbef 	bl	8003388 <UART_WaitOnFlagUntilTimeout>
 8002baa:	4603      	mov	r3, r0
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d005      	beq.n	8002bbc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	2220      	movs	r2, #32
 8002bb4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002bb8:	2303      	movs	r3, #3
 8002bba:	e006      	b.n	8002bca <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	2220      	movs	r2, #32
 8002bc0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	e000      	b.n	8002bca <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002bc8:	2302      	movs	r3, #2
  }
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3720      	adds	r7, #32
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}

08002bd2 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002bd2:	b580      	push	{r7, lr}
 8002bd4:	b084      	sub	sp, #16
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	60f8      	str	r0, [r7, #12]
 8002bda:	60b9      	str	r1, [r7, #8]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b20      	cmp	r3, #32
 8002bea:	d112      	bne.n	8002c12 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d002      	beq.n	8002bf8 <HAL_UART_Receive_DMA+0x26>
 8002bf2:	88fb      	ldrh	r3, [r7, #6]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d101      	bne.n	8002bfc <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	e00b      	b.n	8002c14 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8002c02:	88fb      	ldrh	r3, [r7, #6]
 8002c04:	461a      	mov	r2, r3
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 fc17 	bl	800343c <UART_Start_Receive_DMA>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	e000      	b.n	8002c14 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002c12:	2302      	movs	r3, #2
  }
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3710      	adds	r7, #16
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b0ba      	sub	sp, #232	@ 0xe8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	68db      	ldr	r3, [r3, #12]
 8002c34:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695b      	ldr	r3, [r3, #20]
 8002c3e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002c42:	2300      	movs	r3, #0
 8002c44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c52:	f003 030f 	and.w	r3, r3, #15
 8002c56:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002c5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d10f      	bne.n	8002c82 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002c62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002c66:	f003 0320 	and.w	r3, r3, #32
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d009      	beq.n	8002c82 <HAL_UART_IRQHandler+0x66>
 8002c6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c72:	f003 0320 	and.w	r3, r3, #32
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d003      	beq.n	8002c82 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 fd7c 	bl	8003778 <UART_Receive_IT>
      return;
 8002c80:	e25b      	b.n	800313a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002c82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	f000 80de 	beq.w	8002e48 <HAL_UART_IRQHandler+0x22c>
 8002c8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d106      	bne.n	8002ca6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002c98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002c9c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	f000 80d1 	beq.w	8002e48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002caa:	f003 0301 	and.w	r3, r3, #1
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d00b      	beq.n	8002cca <HAL_UART_IRQHandler+0xae>
 8002cb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002cb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d005      	beq.n	8002cca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc2:	f043 0201 	orr.w	r2, r3, #1
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cce:	f003 0304 	and.w	r3, r3, #4
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d00b      	beq.n	8002cee <HAL_UART_IRQHandler+0xd2>
 8002cd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cda:	f003 0301 	and.w	r3, r3, #1
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d005      	beq.n	8002cee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ce6:	f043 0202 	orr.w	r2, r3, #2
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002cf2:	f003 0302 	and.w	r3, r3, #2
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d00b      	beq.n	8002d12 <HAL_UART_IRQHandler+0xf6>
 8002cfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002cfe:	f003 0301 	and.w	r3, r3, #1
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d005      	beq.n	8002d12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d0a:	f043 0204 	orr.w	r2, r3, #4
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002d12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d011      	beq.n	8002d42 <HAL_UART_IRQHandler+0x126>
 8002d1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d22:	f003 0320 	and.w	r3, r3, #32
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d105      	bne.n	8002d36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002d2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d2e:	f003 0301 	and.w	r3, r3, #1
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d005      	beq.n	8002d42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3a:	f043 0208 	orr.w	r2, r3, #8
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	f000 81f2 	beq.w	8003130 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d50:	f003 0320 	and.w	r3, r3, #32
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d008      	beq.n	8002d6a <HAL_UART_IRQHandler+0x14e>
 8002d58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d5c:	f003 0320 	and.w	r3, r3, #32
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d002      	beq.n	8002d6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002d64:	6878      	ldr	r0, [r7, #4]
 8002d66:	f000 fd07 	bl	8003778 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	695b      	ldr	r3, [r3, #20]
 8002d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	bf14      	ite	ne
 8002d78:	2301      	movne	r3, #1
 8002d7a:	2300      	moveq	r3, #0
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d86:	f003 0308 	and.w	r3, r3, #8
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d103      	bne.n	8002d96 <HAL_UART_IRQHandler+0x17a>
 8002d8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d04f      	beq.n	8002e36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 fc11 	bl	80035be <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d041      	beq.n	8002e2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	3314      	adds	r3, #20
 8002db0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002db8:	e853 3f00 	ldrex	r3, [r3]
 8002dbc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002dc0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002dc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002dc8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	3314      	adds	r3, #20
 8002dd2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002dd6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002dda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dde:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002de2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002de6:	e841 2300 	strex	r3, r2, [r1]
 8002dea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002dee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1d9      	bne.n	8002daa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d013      	beq.n	8002e26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e02:	4a7e      	ldr	r2, [pc, #504]	@ (8002ffc <HAL_UART_IRQHandler+0x3e0>)
 8002e04:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fe f8cc 	bl	8000fa8 <HAL_DMA_Abort_IT>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d016      	beq.n	8002e44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e1a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e1c:	687a      	ldr	r2, [r7, #4]
 8002e1e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e20:	4610      	mov	r0, r2
 8002e22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e24:	e00e      	b.n	8002e44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f99c 	bl	8003164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e2c:	e00a      	b.n	8002e44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f000 f998 	bl	8003164 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e34:	e006      	b.n	8002e44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002e36:	6878      	ldr	r0, [r7, #4]
 8002e38:	f000 f994 	bl	8003164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002e42:	e175      	b.n	8003130 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e44:	bf00      	nop
    return;
 8002e46:	e173      	b.n	8003130 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4c:	2b01      	cmp	r3, #1
 8002e4e:	f040 814f 	bne.w	80030f0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e56:	f003 0310 	and.w	r3, r3, #16
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	f000 8148 	beq.w	80030f0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002e60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e64:	f003 0310 	and.w	r3, r3, #16
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	f000 8141 	beq.w	80030f0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60bb      	str	r3, [r7, #8]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	60bb      	str	r3, [r7, #8]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	60bb      	str	r3, [r7, #8]
 8002e82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	695b      	ldr	r3, [r3, #20]
 8002e8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f000 80b6 	beq.w	8003000 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002ea0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	f000 8145 	beq.w	8003134 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002eae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	f080 813e 	bcs.w	8003134 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002ebe:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ec4:	699b      	ldr	r3, [r3, #24]
 8002ec6:	2b20      	cmp	r3, #32
 8002ec8:	f000 8088 	beq.w	8002fdc <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	330c      	adds	r3, #12
 8002ed2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ed6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002eda:	e853 3f00 	ldrex	r3, [r3]
 8002ede:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002ee2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ee6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002eea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	330c      	adds	r3, #12
 8002ef4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002ef8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002efc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f00:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002f04:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002f08:	e841 2300 	strex	r3, r2, [r1]
 8002f0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002f10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1d9      	bne.n	8002ecc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	3314      	adds	r3, #20
 8002f1e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002f22:	e853 3f00 	ldrex	r3, [r3]
 8002f26:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002f28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002f2a:	f023 0301 	bic.w	r3, r3, #1
 8002f2e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	3314      	adds	r3, #20
 8002f38:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f3c:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002f40:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f42:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002f44:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002f48:	e841 2300 	strex	r3, r2, [r1]
 8002f4c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002f4e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d1e1      	bne.n	8002f18 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	3314      	adds	r3, #20
 8002f5a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f5c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002f5e:	e853 3f00 	ldrex	r3, [r3]
 8002f62:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002f64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002f66:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f6a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	3314      	adds	r3, #20
 8002f74:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002f78:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f7a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f7c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002f7e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002f80:	e841 2300 	strex	r3, r2, [r1]
 8002f84:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002f86:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d1e3      	bne.n	8002f54 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2220      	movs	r2, #32
 8002f90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	330c      	adds	r3, #12
 8002fa0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fa2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002fa4:	e853 3f00 	ldrex	r3, [r3]
 8002fa8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002faa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002fac:	f023 0310 	bic.w	r3, r3, #16
 8002fb0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	330c      	adds	r3, #12
 8002fba:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002fbe:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002fc0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002fc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002fc6:	e841 2300 	strex	r3, r2, [r1]
 8002fca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002fcc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d1e3      	bne.n	8002f9a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7fd ffaa 	bl	8000f30 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2202      	movs	r2, #2
 8002fe0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002fea:	b29b      	uxth	r3, r3
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	4619      	mov	r1, r3
 8002ff2:	6878      	ldr	r0, [r7, #4]
 8002ff4:	f000 f8bf 	bl	8003176 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ff8:	e09c      	b.n	8003134 <HAL_UART_IRQHandler+0x518>
 8002ffa:	bf00      	nop
 8002ffc:	08003683 	.word	0x08003683
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003008:	b29b      	uxth	r3, r3
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003014:	b29b      	uxth	r3, r3
 8003016:	2b00      	cmp	r3, #0
 8003018:	f000 808e 	beq.w	8003138 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800301c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003020:	2b00      	cmp	r3, #0
 8003022:	f000 8089 	beq.w	8003138 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	330c      	adds	r3, #12
 800302c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800302e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003030:	e853 3f00 	ldrex	r3, [r3]
 8003034:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003038:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800303c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	330c      	adds	r3, #12
 8003046:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800304a:	647a      	str	r2, [r7, #68]	@ 0x44
 800304c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800304e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003050:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003052:	e841 2300 	strex	r3, r2, [r1]
 8003056:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003058:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1e3      	bne.n	8003026 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	3314      	adds	r3, #20
 8003064:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003068:	e853 3f00 	ldrex	r3, [r3]
 800306c:	623b      	str	r3, [r7, #32]
   return(result);
 800306e:	6a3b      	ldr	r3, [r7, #32]
 8003070:	f023 0301 	bic.w	r3, r3, #1
 8003074:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	3314      	adds	r3, #20
 800307e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003082:	633a      	str	r2, [r7, #48]	@ 0x30
 8003084:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003086:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003088:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800308a:	e841 2300 	strex	r3, r2, [r1]
 800308e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1e3      	bne.n	800305e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2220      	movs	r2, #32
 800309a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	2200      	movs	r2, #0
 80030a2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	330c      	adds	r3, #12
 80030aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	e853 3f00 	ldrex	r3, [r3]
 80030b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f023 0310 	bic.w	r3, r3, #16
 80030ba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	330c      	adds	r3, #12
 80030c4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80030c8:	61fa      	str	r2, [r7, #28]
 80030ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030cc:	69b9      	ldr	r1, [r7, #24]
 80030ce:	69fa      	ldr	r2, [r7, #28]
 80030d0:	e841 2300 	strex	r3, r2, [r1]
 80030d4:	617b      	str	r3, [r7, #20]
   return(result);
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d1e3      	bne.n	80030a4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2202      	movs	r2, #2
 80030e0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80030e2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030e6:	4619      	mov	r1, r3
 80030e8:	6878      	ldr	r0, [r7, #4]
 80030ea:	f000 f844 	bl	8003176 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80030ee:	e023      	b.n	8003138 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80030f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80030f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d009      	beq.n	8003110 <HAL_UART_IRQHandler+0x4f4>
 80030fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003100:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003104:	2b00      	cmp	r3, #0
 8003106:	d003      	beq.n	8003110 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	f000 face 	bl	80036aa <UART_Transmit_IT>
    return;
 800310e:	e014      	b.n	800313a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003114:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003118:	2b00      	cmp	r3, #0
 800311a:	d00e      	beq.n	800313a <HAL_UART_IRQHandler+0x51e>
 800311c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003124:	2b00      	cmp	r3, #0
 8003126:	d008      	beq.n	800313a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003128:	6878      	ldr	r0, [r7, #4]
 800312a:	f000 fb0d 	bl	8003748 <UART_EndTransmit_IT>
    return;
 800312e:	e004      	b.n	800313a <HAL_UART_IRQHandler+0x51e>
    return;
 8003130:	bf00      	nop
 8003132:	e002      	b.n	800313a <HAL_UART_IRQHandler+0x51e>
      return;
 8003134:	bf00      	nop
 8003136:	e000      	b.n	800313a <HAL_UART_IRQHandler+0x51e>
      return;
 8003138:	bf00      	nop
  }
}
 800313a:	37e8      	adds	r7, #232	@ 0xe8
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}

08003140 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003148:	bf00      	nop
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr

08003152 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003152:	b480      	push	{r7}
 8003154:	b083      	sub	sp, #12
 8003156:	af00      	add	r7, sp, #0
 8003158:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800315a:	bf00      	nop
 800315c:	370c      	adds	r7, #12
 800315e:	46bd      	mov	sp, r7
 8003160:	bc80      	pop	{r7}
 8003162:	4770      	bx	lr

08003164 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003164:	b480      	push	{r7}
 8003166:	b083      	sub	sp, #12
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800316c:	bf00      	nop
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	bc80      	pop	{r7}
 8003174:	4770      	bx	lr

08003176 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003176:	b480      	push	{r7}
 8003178:	b083      	sub	sp, #12
 800317a:	af00      	add	r7, sp, #0
 800317c:	6078      	str	r0, [r7, #4]
 800317e:	460b      	mov	r3, r1
 8003180:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr

0800318c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b09c      	sub	sp, #112	@ 0x70
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003198:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f003 0320 	and.w	r3, r3, #32
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d172      	bne.n	800328e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80031a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031aa:	2200      	movs	r2, #0
 80031ac:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80031ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	330c      	adds	r3, #12
 80031b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031b8:	e853 3f00 	ldrex	r3, [r3]
 80031bc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80031be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031c4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80031c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	330c      	adds	r3, #12
 80031cc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80031ce:	65ba      	str	r2, [r7, #88]	@ 0x58
 80031d0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031d2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80031d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80031d6:	e841 2300 	strex	r3, r2, [r1]
 80031da:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80031dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d1e5      	bne.n	80031ae <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80031e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	3314      	adds	r3, #20
 80031e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80031ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031ec:	e853 3f00 	ldrex	r3, [r3]
 80031f0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80031f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80031f4:	f023 0301 	bic.w	r3, r3, #1
 80031f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80031fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	3314      	adds	r3, #20
 8003200:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003202:	647a      	str	r2, [r7, #68]	@ 0x44
 8003204:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003206:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003208:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800320a:	e841 2300 	strex	r3, r2, [r1]
 800320e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003210:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003212:	2b00      	cmp	r3, #0
 8003214:	d1e5      	bne.n	80031e2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003216:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	3314      	adds	r3, #20
 800321c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800321e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003220:	e853 3f00 	ldrex	r3, [r3]
 8003224:	623b      	str	r3, [r7, #32]
   return(result);
 8003226:	6a3b      	ldr	r3, [r7, #32]
 8003228:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800322c:	663b      	str	r3, [r7, #96]	@ 0x60
 800322e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	3314      	adds	r3, #20
 8003234:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003236:	633a      	str	r2, [r7, #48]	@ 0x30
 8003238:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800323a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800323c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800323e:	e841 2300 	strex	r3, r2, [r1]
 8003242:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003244:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003246:	2b00      	cmp	r3, #0
 8003248:	d1e5      	bne.n	8003216 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800324a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800324c:	2220      	movs	r2, #32
 800324e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003252:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003256:	2b01      	cmp	r3, #1
 8003258:	d119      	bne.n	800328e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800325a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	330c      	adds	r3, #12
 8003260:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003262:	693b      	ldr	r3, [r7, #16]
 8003264:	e853 3f00 	ldrex	r3, [r3]
 8003268:	60fb      	str	r3, [r7, #12]
   return(result);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f023 0310 	bic.w	r3, r3, #16
 8003270:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003272:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	330c      	adds	r3, #12
 8003278:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800327a:	61fa      	str	r2, [r7, #28]
 800327c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800327e:	69b9      	ldr	r1, [r7, #24]
 8003280:	69fa      	ldr	r2, [r7, #28]
 8003282:	e841 2300 	strex	r3, r2, [r1]
 8003286:	617b      	str	r3, [r7, #20]
   return(result);
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d1e5      	bne.n	800325a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800328e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003290:	2200      	movs	r2, #0
 8003292:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003294:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003296:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003298:	2b01      	cmp	r3, #1
 800329a:	d106      	bne.n	80032aa <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800329c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800329e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80032a0:	4619      	mov	r1, r3
 80032a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80032a4:	f7ff ff67 	bl	8003176 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80032a8:	e002      	b.n	80032b0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80032aa:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80032ac:	f7fd f92a 	bl	8000504 <HAL_UART_RxCpltCallback>
}
 80032b0:	bf00      	nop
 80032b2:	3770      	adds	r7, #112	@ 0x70
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}

080032b8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b084      	sub	sp, #16
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	2201      	movs	r2, #1
 80032ca:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032d0:	2b01      	cmp	r3, #1
 80032d2:	d108      	bne.n	80032e6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80032d8:	085b      	lsrs	r3, r3, #1
 80032da:	b29b      	uxth	r3, r3
 80032dc:	4619      	mov	r1, r3
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f7ff ff49 	bl	8003176 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80032e4:	e002      	b.n	80032ec <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f7ff ff33 	bl	8003152 <HAL_UART_RxHalfCpltCallback>
}
 80032ec:	bf00      	nop
 80032ee:	3710      	adds	r7, #16
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bd80      	pop	{r7, pc}

080032f4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80032fc:	2300      	movs	r3, #0
 80032fe:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003304:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003310:	2b00      	cmp	r3, #0
 8003312:	bf14      	ite	ne
 8003314:	2301      	movne	r3, #1
 8003316:	2300      	moveq	r3, #0
 8003318:	b2db      	uxtb	r3, r3
 800331a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003322:	b2db      	uxtb	r3, r3
 8003324:	2b21      	cmp	r3, #33	@ 0x21
 8003326:	d108      	bne.n	800333a <UART_DMAError+0x46>
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d005      	beq.n	800333a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800332e:	68bb      	ldr	r3, [r7, #8]
 8003330:	2200      	movs	r2, #0
 8003332:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003334:	68b8      	ldr	r0, [r7, #8]
 8003336:	f000 f91b 	bl	8003570 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	695b      	ldr	r3, [r3, #20]
 8003340:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003344:	2b00      	cmp	r3, #0
 8003346:	bf14      	ite	ne
 8003348:	2301      	movne	r3, #1
 800334a:	2300      	moveq	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003350:	68bb      	ldr	r3, [r7, #8]
 8003352:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003356:	b2db      	uxtb	r3, r3
 8003358:	2b22      	cmp	r3, #34	@ 0x22
 800335a:	d108      	bne.n	800336e <UART_DMAError+0x7a>
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d005      	beq.n	800336e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	2200      	movs	r2, #0
 8003366:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003368:	68b8      	ldr	r0, [r7, #8]
 800336a:	f000 f928 	bl	80035be <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003372:	f043 0210 	orr.w	r2, r3, #16
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800337a:	68b8      	ldr	r0, [r7, #8]
 800337c:	f7ff fef2 	bl	8003164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003380:	bf00      	nop
 8003382:	3710      	adds	r7, #16
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b086      	sub	sp, #24
 800338c:	af00      	add	r7, sp, #0
 800338e:	60f8      	str	r0, [r7, #12]
 8003390:	60b9      	str	r1, [r7, #8]
 8003392:	603b      	str	r3, [r7, #0]
 8003394:	4613      	mov	r3, r2
 8003396:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003398:	e03b      	b.n	8003412 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800339a:	6a3b      	ldr	r3, [r7, #32]
 800339c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033a0:	d037      	beq.n	8003412 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033a2:	f7fd fbf3 	bl	8000b8c <HAL_GetTick>
 80033a6:	4602      	mov	r2, r0
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	6a3a      	ldr	r2, [r7, #32]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d302      	bcc.n	80033b8 <UART_WaitOnFlagUntilTimeout+0x30>
 80033b2:	6a3b      	ldr	r3, [r7, #32]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d101      	bne.n	80033bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80033b8:	2303      	movs	r3, #3
 80033ba:	e03a      	b.n	8003432 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	f003 0304 	and.w	r3, r3, #4
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d023      	beq.n	8003412 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033ca:	68bb      	ldr	r3, [r7, #8]
 80033cc:	2b80      	cmp	r3, #128	@ 0x80
 80033ce:	d020      	beq.n	8003412 <UART_WaitOnFlagUntilTimeout+0x8a>
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	2b40      	cmp	r3, #64	@ 0x40
 80033d4:	d01d      	beq.n	8003412 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f003 0308 	and.w	r3, r3, #8
 80033e0:	2b08      	cmp	r3, #8
 80033e2:	d116      	bne.n	8003412 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	617b      	str	r3, [r7, #20]
 80033f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80033fa:	68f8      	ldr	r0, [r7, #12]
 80033fc:	f000 f8df 	bl	80035be <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2208      	movs	r2, #8
 8003404:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e00f      	b.n	8003432 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	68bb      	ldr	r3, [r7, #8]
 800341a:	4013      	ands	r3, r2
 800341c:	68ba      	ldr	r2, [r7, #8]
 800341e:	429a      	cmp	r2, r3
 8003420:	bf0c      	ite	eq
 8003422:	2301      	moveq	r3, #1
 8003424:	2300      	movne	r3, #0
 8003426:	b2db      	uxtb	r3, r3
 8003428:	461a      	mov	r2, r3
 800342a:	79fb      	ldrb	r3, [r7, #7]
 800342c:	429a      	cmp	r2, r3
 800342e:	d0b4      	beq.n	800339a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003430:	2300      	movs	r3, #0
}
 8003432:	4618      	mov	r0, r3
 8003434:	3718      	adds	r7, #24
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
	...

0800343c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b098      	sub	sp, #96	@ 0x60
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	4613      	mov	r3, r2
 8003448:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	88fa      	ldrh	r2, [r7, #6]
 8003454:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	2200      	movs	r2, #0
 800345a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2222      	movs	r2, #34	@ 0x22
 8003460:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003468:	4a3e      	ldr	r2, [pc, #248]	@ (8003564 <UART_Start_Receive_DMA+0x128>)
 800346a:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003470:	4a3d      	ldr	r2, [pc, #244]	@ (8003568 <UART_Start_Receive_DMA+0x12c>)
 8003472:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003478:	4a3c      	ldr	r2, [pc, #240]	@ (800356c <UART_Start_Receive_DMA+0x130>)
 800347a:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003480:	2200      	movs	r2, #0
 8003482:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003484:	f107 0308 	add.w	r3, r7, #8
 8003488:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	3304      	adds	r3, #4
 8003494:	4619      	mov	r1, r3
 8003496:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003498:	681a      	ldr	r2, [r3, #0]
 800349a:	88fb      	ldrh	r3, [r7, #6]
 800349c:	f7fd fce8 	bl	8000e70 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80034a0:	2300      	movs	r3, #0
 80034a2:	613b      	str	r3, [r7, #16]
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	613b      	str	r3, [r7, #16]
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	685b      	ldr	r3, [r3, #4]
 80034b2:	613b      	str	r3, [r7, #16]
 80034b4:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d019      	beq.n	80034f2 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	330c      	adds	r3, #12
 80034c4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034c8:	e853 3f00 	ldrex	r3, [r3]
 80034cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80034ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80034d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	330c      	adds	r3, #12
 80034dc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80034de:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80034e0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034e2:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80034e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034e6:	e841 2300 	strex	r3, r2, [r1]
 80034ea:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80034ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1e5      	bne.n	80034be <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	3314      	adds	r3, #20
 80034f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80034fc:	e853 3f00 	ldrex	r3, [r3]
 8003500:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003502:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003504:	f043 0301 	orr.w	r3, r3, #1
 8003508:	657b      	str	r3, [r7, #84]	@ 0x54
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	3314      	adds	r3, #20
 8003510:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003512:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003514:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003516:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8003518:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800351a:	e841 2300 	strex	r3, r2, [r1]
 800351e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003522:	2b00      	cmp	r3, #0
 8003524:	d1e5      	bne.n	80034f2 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	3314      	adds	r3, #20
 800352c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800352e:	69bb      	ldr	r3, [r7, #24]
 8003530:	e853 3f00 	ldrex	r3, [r3]
 8003534:	617b      	str	r3, [r7, #20]
   return(result);
 8003536:	697b      	ldr	r3, [r7, #20]
 8003538:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800353c:	653b      	str	r3, [r7, #80]	@ 0x50
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	3314      	adds	r3, #20
 8003544:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003546:	627a      	str	r2, [r7, #36]	@ 0x24
 8003548:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800354a:	6a39      	ldr	r1, [r7, #32]
 800354c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800354e:	e841 2300 	strex	r3, r2, [r1]
 8003552:	61fb      	str	r3, [r7, #28]
   return(result);
 8003554:	69fb      	ldr	r3, [r7, #28]
 8003556:	2b00      	cmp	r3, #0
 8003558:	d1e5      	bne.n	8003526 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3760      	adds	r7, #96	@ 0x60
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	0800318d 	.word	0x0800318d
 8003568:	080032b9 	.word	0x080032b9
 800356c:	080032f5 	.word	0x080032f5

08003570 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8003570:	b480      	push	{r7}
 8003572:	b089      	sub	sp, #36	@ 0x24
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	330c      	adds	r3, #12
 800357e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	e853 3f00 	ldrex	r3, [r3]
 8003586:	60bb      	str	r3, [r7, #8]
   return(result);
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800358e:	61fb      	str	r3, [r7, #28]
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	330c      	adds	r3, #12
 8003596:	69fa      	ldr	r2, [r7, #28]
 8003598:	61ba      	str	r2, [r7, #24]
 800359a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800359c:	6979      	ldr	r1, [r7, #20]
 800359e:	69ba      	ldr	r2, [r7, #24]
 80035a0:	e841 2300 	strex	r3, r2, [r1]
 80035a4:	613b      	str	r3, [r7, #16]
   return(result);
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1e5      	bne.n	8003578 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	2220      	movs	r2, #32
 80035b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80035b4:	bf00      	nop
 80035b6:	3724      	adds	r7, #36	@ 0x24
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bc80      	pop	{r7}
 80035bc:	4770      	bx	lr

080035be <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80035be:	b480      	push	{r7}
 80035c0:	b095      	sub	sp, #84	@ 0x54
 80035c2:	af00      	add	r7, sp, #0
 80035c4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	330c      	adds	r3, #12
 80035cc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80035ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80035d0:	e853 3f00 	ldrex	r3, [r3]
 80035d4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80035d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80035d8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80035dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	330c      	adds	r3, #12
 80035e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80035e6:	643a      	str	r2, [r7, #64]	@ 0x40
 80035e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035ea:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80035ec:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80035ee:	e841 2300 	strex	r3, r2, [r1]
 80035f2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80035f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d1e5      	bne.n	80035c6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	3314      	adds	r3, #20
 8003600:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003602:	6a3b      	ldr	r3, [r7, #32]
 8003604:	e853 3f00 	ldrex	r3, [r3]
 8003608:	61fb      	str	r3, [r7, #28]
   return(result);
 800360a:	69fb      	ldr	r3, [r7, #28]
 800360c:	f023 0301 	bic.w	r3, r3, #1
 8003610:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	3314      	adds	r3, #20
 8003618:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800361a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800361c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800361e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003620:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003622:	e841 2300 	strex	r3, r2, [r1]
 8003626:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800362a:	2b00      	cmp	r3, #0
 800362c:	d1e5      	bne.n	80035fa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003632:	2b01      	cmp	r3, #1
 8003634:	d119      	bne.n	800366a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	330c      	adds	r3, #12
 800363c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	e853 3f00 	ldrex	r3, [r3]
 8003644:	60bb      	str	r3, [r7, #8]
   return(result);
 8003646:	68bb      	ldr	r3, [r7, #8]
 8003648:	f023 0310 	bic.w	r3, r3, #16
 800364c:	647b      	str	r3, [r7, #68]	@ 0x44
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	330c      	adds	r3, #12
 8003654:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003656:	61ba      	str	r2, [r7, #24]
 8003658:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800365a:	6979      	ldr	r1, [r7, #20]
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	e841 2300 	strex	r3, r2, [r1]
 8003662:	613b      	str	r3, [r7, #16]
   return(result);
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d1e5      	bne.n	8003636 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2220      	movs	r2, #32
 800366e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2200      	movs	r2, #0
 8003676:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003678:	bf00      	nop
 800367a:	3754      	adds	r7, #84	@ 0x54
 800367c:	46bd      	mov	sp, r7
 800367e:	bc80      	pop	{r7}
 8003680:	4770      	bx	lr

08003682 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003682:	b580      	push	{r7, lr}
 8003684:	b084      	sub	sp, #16
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2200      	movs	r2, #0
 8003694:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	2200      	movs	r2, #0
 800369a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800369c:	68f8      	ldr	r0, [r7, #12]
 800369e:	f7ff fd61 	bl	8003164 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80036a2:	bf00      	nop
 80036a4:	3710      	adds	r7, #16
 80036a6:	46bd      	mov	sp, r7
 80036a8:	bd80      	pop	{r7, pc}

080036aa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80036aa:	b480      	push	{r7}
 80036ac:	b085      	sub	sp, #20
 80036ae:	af00      	add	r7, sp, #0
 80036b0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b21      	cmp	r3, #33	@ 0x21
 80036bc:	d13e      	bne.n	800373c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	689b      	ldr	r3, [r3, #8]
 80036c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036c6:	d114      	bne.n	80036f2 <UART_Transmit_IT+0x48>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d110      	bne.n	80036f2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	881b      	ldrh	r3, [r3, #0]
 80036da:	461a      	mov	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036e4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	1c9a      	adds	r2, r3, #2
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	621a      	str	r2, [r3, #32]
 80036f0:	e008      	b.n	8003704 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6a1b      	ldr	r3, [r3, #32]
 80036f6:	1c59      	adds	r1, r3, #1
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6211      	str	r1, [r2, #32]
 80036fc:	781a      	ldrb	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003708:	b29b      	uxth	r3, r3
 800370a:	3b01      	subs	r3, #1
 800370c:	b29b      	uxth	r3, r3
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	4619      	mov	r1, r3
 8003712:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10f      	bne.n	8003738 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	68da      	ldr	r2, [r3, #12]
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003726:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	68da      	ldr	r2, [r3, #12]
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003736:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003738:	2300      	movs	r3, #0
 800373a:	e000      	b.n	800373e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800373c:	2302      	movs	r3, #2
  }
}
 800373e:	4618      	mov	r0, r3
 8003740:	3714      	adds	r7, #20
 8003742:	46bd      	mov	sp, r7
 8003744:	bc80      	pop	{r7}
 8003746:	4770      	bx	lr

08003748 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b082      	sub	sp, #8
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	68da      	ldr	r2, [r3, #12]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800375e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2220      	movs	r2, #32
 8003764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003768:	6878      	ldr	r0, [r7, #4]
 800376a:	f7ff fce9 	bl	8003140 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b08c      	sub	sp, #48	@ 0x30
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b22      	cmp	r3, #34	@ 0x22
 800378a:	f040 80ae 	bne.w	80038ea <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003796:	d117      	bne.n	80037c8 <UART_Receive_IT+0x50>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	691b      	ldr	r3, [r3, #16]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d113      	bne.n	80037c8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80037a0:	2300      	movs	r3, #0
 80037a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	b29b      	uxth	r3, r3
 80037b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80037ba:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c0:	1c9a      	adds	r2, r3, #2
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	629a      	str	r2, [r3, #40]	@ 0x28
 80037c6:	e026      	b.n	8003816 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80037ce:	2300      	movs	r3, #0
 80037d0:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037da:	d007      	beq.n	80037ec <UART_Receive_IT+0x74>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d10a      	bne.n	80037fa <UART_Receive_IT+0x82>
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d106      	bne.n	80037fa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	685b      	ldr	r3, [r3, #4]
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037f6:	701a      	strb	r2, [r3, #0]
 80037f8:	e008      	b.n	800380c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003806:	b2da      	uxtb	r2, r3
 8003808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800380a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b01      	subs	r3, #1
 800381e:	b29b      	uxth	r3, r3
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	4619      	mov	r1, r3
 8003824:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003826:	2b00      	cmp	r3, #0
 8003828:	d15d      	bne.n	80038e6 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68da      	ldr	r2, [r3, #12]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f022 0220 	bic.w	r2, r2, #32
 8003838:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	68da      	ldr	r2, [r3, #12]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003848:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 0201 	bic.w	r2, r2, #1
 8003858:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	2220      	movs	r2, #32
 800385e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	2200      	movs	r2, #0
 8003866:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800386c:	2b01      	cmp	r3, #1
 800386e:	d135      	bne.n	80038dc <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	330c      	adds	r3, #12
 800387c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800387e:	697b      	ldr	r3, [r7, #20]
 8003880:	e853 3f00 	ldrex	r3, [r3]
 8003884:	613b      	str	r3, [r7, #16]
   return(result);
 8003886:	693b      	ldr	r3, [r7, #16]
 8003888:	f023 0310 	bic.w	r3, r3, #16
 800388c:	627b      	str	r3, [r7, #36]	@ 0x24
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	330c      	adds	r3, #12
 8003894:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003896:	623a      	str	r2, [r7, #32]
 8003898:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800389a:	69f9      	ldr	r1, [r7, #28]
 800389c:	6a3a      	ldr	r2, [r7, #32]
 800389e:	e841 2300 	strex	r3, r2, [r1]
 80038a2:	61bb      	str	r3, [r7, #24]
   return(result);
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d1e5      	bne.n	8003876 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f003 0310 	and.w	r3, r3, #16
 80038b4:	2b10      	cmp	r3, #16
 80038b6:	d10a      	bne.n	80038ce <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80038b8:	2300      	movs	r3, #0
 80038ba:	60fb      	str	r3, [r7, #12]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	60fb      	str	r3, [r7, #12]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685b      	ldr	r3, [r3, #4]
 80038ca:	60fb      	str	r3, [r7, #12]
 80038cc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80038d2:	4619      	mov	r1, r3
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f7ff fc4e 	bl	8003176 <HAL_UARTEx_RxEventCallback>
 80038da:	e002      	b.n	80038e2 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f7fc fe11 	bl	8000504 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80038e2:	2300      	movs	r3, #0
 80038e4:	e002      	b.n	80038ec <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80038e6:	2300      	movs	r3, #0
 80038e8:	e000      	b.n	80038ec <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80038ea:	2302      	movs	r3, #2
  }
}
 80038ec:	4618      	mov	r0, r3
 80038ee:	3730      	adds	r7, #48	@ 0x30
 80038f0:	46bd      	mov	sp, r7
 80038f2:	bd80      	pop	{r7, pc}

080038f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	691b      	ldr	r3, [r3, #16]
 8003902:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	68da      	ldr	r2, [r3, #12]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	430a      	orrs	r2, r1
 8003910:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	689a      	ldr	r2, [r3, #8]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	691b      	ldr	r3, [r3, #16]
 800391a:	431a      	orrs	r2, r3
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	695b      	ldr	r3, [r3, #20]
 8003920:	4313      	orrs	r3, r2
 8003922:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800392e:	f023 030c 	bic.w	r3, r3, #12
 8003932:	687a      	ldr	r2, [r7, #4]
 8003934:	6812      	ldr	r2, [r2, #0]
 8003936:	68b9      	ldr	r1, [r7, #8]
 8003938:	430b      	orrs	r3, r1
 800393a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	695b      	ldr	r3, [r3, #20]
 8003942:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	699a      	ldr	r2, [r3, #24]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	430a      	orrs	r2, r1
 8003950:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a2c      	ldr	r2, [pc, #176]	@ (8003a08 <UART_SetConfig+0x114>)
 8003958:	4293      	cmp	r3, r2
 800395a:	d103      	bne.n	8003964 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800395c:	f7fe fa4a 	bl	8001df4 <HAL_RCC_GetPCLK2Freq>
 8003960:	60f8      	str	r0, [r7, #12]
 8003962:	e002      	b.n	800396a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003964:	f7fe fa32 	bl	8001dcc <HAL_RCC_GetPCLK1Freq>
 8003968:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800396a:	68fa      	ldr	r2, [r7, #12]
 800396c:	4613      	mov	r3, r2
 800396e:	009b      	lsls	r3, r3, #2
 8003970:	4413      	add	r3, r2
 8003972:	009a      	lsls	r2, r3, #2
 8003974:	441a      	add	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	009b      	lsls	r3, r3, #2
 800397c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003980:	4a22      	ldr	r2, [pc, #136]	@ (8003a0c <UART_SetConfig+0x118>)
 8003982:	fba2 2303 	umull	r2, r3, r2, r3
 8003986:	095b      	lsrs	r3, r3, #5
 8003988:	0119      	lsls	r1, r3, #4
 800398a:	68fa      	ldr	r2, [r7, #12]
 800398c:	4613      	mov	r3, r2
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	4413      	add	r3, r2
 8003992:	009a      	lsls	r2, r3, #2
 8003994:	441a      	add	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	685b      	ldr	r3, [r3, #4]
 800399a:	009b      	lsls	r3, r3, #2
 800399c:	fbb2 f2f3 	udiv	r2, r2, r3
 80039a0:	4b1a      	ldr	r3, [pc, #104]	@ (8003a0c <UART_SetConfig+0x118>)
 80039a2:	fba3 0302 	umull	r0, r3, r3, r2
 80039a6:	095b      	lsrs	r3, r3, #5
 80039a8:	2064      	movs	r0, #100	@ 0x64
 80039aa:	fb00 f303 	mul.w	r3, r0, r3
 80039ae:	1ad3      	subs	r3, r2, r3
 80039b0:	011b      	lsls	r3, r3, #4
 80039b2:	3332      	adds	r3, #50	@ 0x32
 80039b4:	4a15      	ldr	r2, [pc, #84]	@ (8003a0c <UART_SetConfig+0x118>)
 80039b6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ba:	095b      	lsrs	r3, r3, #5
 80039bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039c0:	4419      	add	r1, r3
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	4613      	mov	r3, r2
 80039c6:	009b      	lsls	r3, r3, #2
 80039c8:	4413      	add	r3, r2
 80039ca:	009a      	lsls	r2, r3, #2
 80039cc:	441a      	add	r2, r3
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80039d8:	4b0c      	ldr	r3, [pc, #48]	@ (8003a0c <UART_SetConfig+0x118>)
 80039da:	fba3 0302 	umull	r0, r3, r3, r2
 80039de:	095b      	lsrs	r3, r3, #5
 80039e0:	2064      	movs	r0, #100	@ 0x64
 80039e2:	fb00 f303 	mul.w	r3, r0, r3
 80039e6:	1ad3      	subs	r3, r2, r3
 80039e8:	011b      	lsls	r3, r3, #4
 80039ea:	3332      	adds	r3, #50	@ 0x32
 80039ec:	4a07      	ldr	r2, [pc, #28]	@ (8003a0c <UART_SetConfig+0x118>)
 80039ee:	fba2 2303 	umull	r2, r3, r2, r3
 80039f2:	095b      	lsrs	r3, r3, #5
 80039f4:	f003 020f 	and.w	r2, r3, #15
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	440a      	add	r2, r1
 80039fe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003a00:	bf00      	nop
 8003a02:	3710      	adds	r7, #16
 8003a04:	46bd      	mov	sp, r7
 8003a06:	bd80      	pop	{r7, pc}
 8003a08:	40013800 	.word	0x40013800
 8003a0c:	51eb851f 	.word	0x51eb851f

08003a10 <std>:
 8003a10:	2300      	movs	r3, #0
 8003a12:	b510      	push	{r4, lr}
 8003a14:	4604      	mov	r4, r0
 8003a16:	e9c0 3300 	strd	r3, r3, [r0]
 8003a1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003a1e:	6083      	str	r3, [r0, #8]
 8003a20:	8181      	strh	r1, [r0, #12]
 8003a22:	6643      	str	r3, [r0, #100]	@ 0x64
 8003a24:	81c2      	strh	r2, [r0, #14]
 8003a26:	6183      	str	r3, [r0, #24]
 8003a28:	4619      	mov	r1, r3
 8003a2a:	2208      	movs	r2, #8
 8003a2c:	305c      	adds	r0, #92	@ 0x5c
 8003a2e:	f000 f9f9 	bl	8003e24 <memset>
 8003a32:	4b0d      	ldr	r3, [pc, #52]	@ (8003a68 <std+0x58>)
 8003a34:	6224      	str	r4, [r4, #32]
 8003a36:	6263      	str	r3, [r4, #36]	@ 0x24
 8003a38:	4b0c      	ldr	r3, [pc, #48]	@ (8003a6c <std+0x5c>)
 8003a3a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003a3c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a70 <std+0x60>)
 8003a3e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003a40:	4b0c      	ldr	r3, [pc, #48]	@ (8003a74 <std+0x64>)
 8003a42:	6323      	str	r3, [r4, #48]	@ 0x30
 8003a44:	4b0c      	ldr	r3, [pc, #48]	@ (8003a78 <std+0x68>)
 8003a46:	429c      	cmp	r4, r3
 8003a48:	d006      	beq.n	8003a58 <std+0x48>
 8003a4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003a4e:	4294      	cmp	r4, r2
 8003a50:	d002      	beq.n	8003a58 <std+0x48>
 8003a52:	33d0      	adds	r3, #208	@ 0xd0
 8003a54:	429c      	cmp	r4, r3
 8003a56:	d105      	bne.n	8003a64 <std+0x54>
 8003a58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003a5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a60:	f000 ba58 	b.w	8003f14 <__retarget_lock_init_recursive>
 8003a64:	bd10      	pop	{r4, pc}
 8003a66:	bf00      	nop
 8003a68:	08003c75 	.word	0x08003c75
 8003a6c:	08003c97 	.word	0x08003c97
 8003a70:	08003ccf 	.word	0x08003ccf
 8003a74:	08003cf3 	.word	0x08003cf3
 8003a78:	200001c4 	.word	0x200001c4

08003a7c <stdio_exit_handler>:
 8003a7c:	4a02      	ldr	r2, [pc, #8]	@ (8003a88 <stdio_exit_handler+0xc>)
 8003a7e:	4903      	ldr	r1, [pc, #12]	@ (8003a8c <stdio_exit_handler+0x10>)
 8003a80:	4803      	ldr	r0, [pc, #12]	@ (8003a90 <stdio_exit_handler+0x14>)
 8003a82:	f000 b869 	b.w	8003b58 <_fwalk_sglue>
 8003a86:	bf00      	nop
 8003a88:	20000018 	.word	0x20000018
 8003a8c:	080047ad 	.word	0x080047ad
 8003a90:	20000028 	.word	0x20000028

08003a94 <cleanup_stdio>:
 8003a94:	6841      	ldr	r1, [r0, #4]
 8003a96:	4b0c      	ldr	r3, [pc, #48]	@ (8003ac8 <cleanup_stdio+0x34>)
 8003a98:	b510      	push	{r4, lr}
 8003a9a:	4299      	cmp	r1, r3
 8003a9c:	4604      	mov	r4, r0
 8003a9e:	d001      	beq.n	8003aa4 <cleanup_stdio+0x10>
 8003aa0:	f000 fe84 	bl	80047ac <_fflush_r>
 8003aa4:	68a1      	ldr	r1, [r4, #8]
 8003aa6:	4b09      	ldr	r3, [pc, #36]	@ (8003acc <cleanup_stdio+0x38>)
 8003aa8:	4299      	cmp	r1, r3
 8003aaa:	d002      	beq.n	8003ab2 <cleanup_stdio+0x1e>
 8003aac:	4620      	mov	r0, r4
 8003aae:	f000 fe7d 	bl	80047ac <_fflush_r>
 8003ab2:	68e1      	ldr	r1, [r4, #12]
 8003ab4:	4b06      	ldr	r3, [pc, #24]	@ (8003ad0 <cleanup_stdio+0x3c>)
 8003ab6:	4299      	cmp	r1, r3
 8003ab8:	d004      	beq.n	8003ac4 <cleanup_stdio+0x30>
 8003aba:	4620      	mov	r0, r4
 8003abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ac0:	f000 be74 	b.w	80047ac <_fflush_r>
 8003ac4:	bd10      	pop	{r4, pc}
 8003ac6:	bf00      	nop
 8003ac8:	200001c4 	.word	0x200001c4
 8003acc:	2000022c 	.word	0x2000022c
 8003ad0:	20000294 	.word	0x20000294

08003ad4 <global_stdio_init.part.0>:
 8003ad4:	b510      	push	{r4, lr}
 8003ad6:	4b0b      	ldr	r3, [pc, #44]	@ (8003b04 <global_stdio_init.part.0+0x30>)
 8003ad8:	4c0b      	ldr	r4, [pc, #44]	@ (8003b08 <global_stdio_init.part.0+0x34>)
 8003ada:	4a0c      	ldr	r2, [pc, #48]	@ (8003b0c <global_stdio_init.part.0+0x38>)
 8003adc:	4620      	mov	r0, r4
 8003ade:	601a      	str	r2, [r3, #0]
 8003ae0:	2104      	movs	r1, #4
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	f7ff ff94 	bl	8003a10 <std>
 8003ae8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003aec:	2201      	movs	r2, #1
 8003aee:	2109      	movs	r1, #9
 8003af0:	f7ff ff8e 	bl	8003a10 <std>
 8003af4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003af8:	2202      	movs	r2, #2
 8003afa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003afe:	2112      	movs	r1, #18
 8003b00:	f7ff bf86 	b.w	8003a10 <std>
 8003b04:	200002fc 	.word	0x200002fc
 8003b08:	200001c4 	.word	0x200001c4
 8003b0c:	08003a7d 	.word	0x08003a7d

08003b10 <__sfp_lock_acquire>:
 8003b10:	4801      	ldr	r0, [pc, #4]	@ (8003b18 <__sfp_lock_acquire+0x8>)
 8003b12:	f000 ba00 	b.w	8003f16 <__retarget_lock_acquire_recursive>
 8003b16:	bf00      	nop
 8003b18:	20000305 	.word	0x20000305

08003b1c <__sfp_lock_release>:
 8003b1c:	4801      	ldr	r0, [pc, #4]	@ (8003b24 <__sfp_lock_release+0x8>)
 8003b1e:	f000 b9fb 	b.w	8003f18 <__retarget_lock_release_recursive>
 8003b22:	bf00      	nop
 8003b24:	20000305 	.word	0x20000305

08003b28 <__sinit>:
 8003b28:	b510      	push	{r4, lr}
 8003b2a:	4604      	mov	r4, r0
 8003b2c:	f7ff fff0 	bl	8003b10 <__sfp_lock_acquire>
 8003b30:	6a23      	ldr	r3, [r4, #32]
 8003b32:	b11b      	cbz	r3, 8003b3c <__sinit+0x14>
 8003b34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003b38:	f7ff bff0 	b.w	8003b1c <__sfp_lock_release>
 8003b3c:	4b04      	ldr	r3, [pc, #16]	@ (8003b50 <__sinit+0x28>)
 8003b3e:	6223      	str	r3, [r4, #32]
 8003b40:	4b04      	ldr	r3, [pc, #16]	@ (8003b54 <__sinit+0x2c>)
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d1f5      	bne.n	8003b34 <__sinit+0xc>
 8003b48:	f7ff ffc4 	bl	8003ad4 <global_stdio_init.part.0>
 8003b4c:	e7f2      	b.n	8003b34 <__sinit+0xc>
 8003b4e:	bf00      	nop
 8003b50:	08003a95 	.word	0x08003a95
 8003b54:	200002fc 	.word	0x200002fc

08003b58 <_fwalk_sglue>:
 8003b58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b5c:	4607      	mov	r7, r0
 8003b5e:	4688      	mov	r8, r1
 8003b60:	4614      	mov	r4, r2
 8003b62:	2600      	movs	r6, #0
 8003b64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003b68:	f1b9 0901 	subs.w	r9, r9, #1
 8003b6c:	d505      	bpl.n	8003b7a <_fwalk_sglue+0x22>
 8003b6e:	6824      	ldr	r4, [r4, #0]
 8003b70:	2c00      	cmp	r4, #0
 8003b72:	d1f7      	bne.n	8003b64 <_fwalk_sglue+0xc>
 8003b74:	4630      	mov	r0, r6
 8003b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b7a:	89ab      	ldrh	r3, [r5, #12]
 8003b7c:	2b01      	cmp	r3, #1
 8003b7e:	d907      	bls.n	8003b90 <_fwalk_sglue+0x38>
 8003b80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003b84:	3301      	adds	r3, #1
 8003b86:	d003      	beq.n	8003b90 <_fwalk_sglue+0x38>
 8003b88:	4629      	mov	r1, r5
 8003b8a:	4638      	mov	r0, r7
 8003b8c:	47c0      	blx	r8
 8003b8e:	4306      	orrs	r6, r0
 8003b90:	3568      	adds	r5, #104	@ 0x68
 8003b92:	e7e9      	b.n	8003b68 <_fwalk_sglue+0x10>

08003b94 <iprintf>:
 8003b94:	b40f      	push	{r0, r1, r2, r3}
 8003b96:	b507      	push	{r0, r1, r2, lr}
 8003b98:	4906      	ldr	r1, [pc, #24]	@ (8003bb4 <iprintf+0x20>)
 8003b9a:	ab04      	add	r3, sp, #16
 8003b9c:	6808      	ldr	r0, [r1, #0]
 8003b9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003ba2:	6881      	ldr	r1, [r0, #8]
 8003ba4:	9301      	str	r3, [sp, #4]
 8003ba6:	f000 fad7 	bl	8004158 <_vfiprintf_r>
 8003baa:	b003      	add	sp, #12
 8003bac:	f85d eb04 	ldr.w	lr, [sp], #4
 8003bb0:	b004      	add	sp, #16
 8003bb2:	4770      	bx	lr
 8003bb4:	20000024 	.word	0x20000024

08003bb8 <_puts_r>:
 8003bb8:	6a03      	ldr	r3, [r0, #32]
 8003bba:	b570      	push	{r4, r5, r6, lr}
 8003bbc:	4605      	mov	r5, r0
 8003bbe:	460e      	mov	r6, r1
 8003bc0:	6884      	ldr	r4, [r0, #8]
 8003bc2:	b90b      	cbnz	r3, 8003bc8 <_puts_r+0x10>
 8003bc4:	f7ff ffb0 	bl	8003b28 <__sinit>
 8003bc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bca:	07db      	lsls	r3, r3, #31
 8003bcc:	d405      	bmi.n	8003bda <_puts_r+0x22>
 8003bce:	89a3      	ldrh	r3, [r4, #12]
 8003bd0:	0598      	lsls	r0, r3, #22
 8003bd2:	d402      	bmi.n	8003bda <_puts_r+0x22>
 8003bd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003bd6:	f000 f99e 	bl	8003f16 <__retarget_lock_acquire_recursive>
 8003bda:	89a3      	ldrh	r3, [r4, #12]
 8003bdc:	0719      	lsls	r1, r3, #28
 8003bde:	d502      	bpl.n	8003be6 <_puts_r+0x2e>
 8003be0:	6923      	ldr	r3, [r4, #16]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d135      	bne.n	8003c52 <_puts_r+0x9a>
 8003be6:	4621      	mov	r1, r4
 8003be8:	4628      	mov	r0, r5
 8003bea:	f000 f8c5 	bl	8003d78 <__swsetup_r>
 8003bee:	b380      	cbz	r0, 8003c52 <_puts_r+0x9a>
 8003bf0:	f04f 35ff 	mov.w	r5, #4294967295
 8003bf4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003bf6:	07da      	lsls	r2, r3, #31
 8003bf8:	d405      	bmi.n	8003c06 <_puts_r+0x4e>
 8003bfa:	89a3      	ldrh	r3, [r4, #12]
 8003bfc:	059b      	lsls	r3, r3, #22
 8003bfe:	d402      	bmi.n	8003c06 <_puts_r+0x4e>
 8003c00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003c02:	f000 f989 	bl	8003f18 <__retarget_lock_release_recursive>
 8003c06:	4628      	mov	r0, r5
 8003c08:	bd70      	pop	{r4, r5, r6, pc}
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	da04      	bge.n	8003c18 <_puts_r+0x60>
 8003c0e:	69a2      	ldr	r2, [r4, #24]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	dc17      	bgt.n	8003c44 <_puts_r+0x8c>
 8003c14:	290a      	cmp	r1, #10
 8003c16:	d015      	beq.n	8003c44 <_puts_r+0x8c>
 8003c18:	6823      	ldr	r3, [r4, #0]
 8003c1a:	1c5a      	adds	r2, r3, #1
 8003c1c:	6022      	str	r2, [r4, #0]
 8003c1e:	7019      	strb	r1, [r3, #0]
 8003c20:	68a3      	ldr	r3, [r4, #8]
 8003c22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003c26:	3b01      	subs	r3, #1
 8003c28:	60a3      	str	r3, [r4, #8]
 8003c2a:	2900      	cmp	r1, #0
 8003c2c:	d1ed      	bne.n	8003c0a <_puts_r+0x52>
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	da11      	bge.n	8003c56 <_puts_r+0x9e>
 8003c32:	4622      	mov	r2, r4
 8003c34:	210a      	movs	r1, #10
 8003c36:	4628      	mov	r0, r5
 8003c38:	f000 f85f 	bl	8003cfa <__swbuf_r>
 8003c3c:	3001      	adds	r0, #1
 8003c3e:	d0d7      	beq.n	8003bf0 <_puts_r+0x38>
 8003c40:	250a      	movs	r5, #10
 8003c42:	e7d7      	b.n	8003bf4 <_puts_r+0x3c>
 8003c44:	4622      	mov	r2, r4
 8003c46:	4628      	mov	r0, r5
 8003c48:	f000 f857 	bl	8003cfa <__swbuf_r>
 8003c4c:	3001      	adds	r0, #1
 8003c4e:	d1e7      	bne.n	8003c20 <_puts_r+0x68>
 8003c50:	e7ce      	b.n	8003bf0 <_puts_r+0x38>
 8003c52:	3e01      	subs	r6, #1
 8003c54:	e7e4      	b.n	8003c20 <_puts_r+0x68>
 8003c56:	6823      	ldr	r3, [r4, #0]
 8003c58:	1c5a      	adds	r2, r3, #1
 8003c5a:	6022      	str	r2, [r4, #0]
 8003c5c:	220a      	movs	r2, #10
 8003c5e:	701a      	strb	r2, [r3, #0]
 8003c60:	e7ee      	b.n	8003c40 <_puts_r+0x88>
	...

08003c64 <puts>:
 8003c64:	4b02      	ldr	r3, [pc, #8]	@ (8003c70 <puts+0xc>)
 8003c66:	4601      	mov	r1, r0
 8003c68:	6818      	ldr	r0, [r3, #0]
 8003c6a:	f7ff bfa5 	b.w	8003bb8 <_puts_r>
 8003c6e:	bf00      	nop
 8003c70:	20000024 	.word	0x20000024

08003c74 <__sread>:
 8003c74:	b510      	push	{r4, lr}
 8003c76:	460c      	mov	r4, r1
 8003c78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c7c:	f000 f8fc 	bl	8003e78 <_read_r>
 8003c80:	2800      	cmp	r0, #0
 8003c82:	bfab      	itete	ge
 8003c84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003c86:	89a3      	ldrhlt	r3, [r4, #12]
 8003c88:	181b      	addge	r3, r3, r0
 8003c8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003c8e:	bfac      	ite	ge
 8003c90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003c92:	81a3      	strhlt	r3, [r4, #12]
 8003c94:	bd10      	pop	{r4, pc}

08003c96 <__swrite>:
 8003c96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c9a:	461f      	mov	r7, r3
 8003c9c:	898b      	ldrh	r3, [r1, #12]
 8003c9e:	4605      	mov	r5, r0
 8003ca0:	05db      	lsls	r3, r3, #23
 8003ca2:	460c      	mov	r4, r1
 8003ca4:	4616      	mov	r6, r2
 8003ca6:	d505      	bpl.n	8003cb4 <__swrite+0x1e>
 8003ca8:	2302      	movs	r3, #2
 8003caa:	2200      	movs	r2, #0
 8003cac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cb0:	f000 f8d0 	bl	8003e54 <_lseek_r>
 8003cb4:	89a3      	ldrh	r3, [r4, #12]
 8003cb6:	4632      	mov	r2, r6
 8003cb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cbc:	81a3      	strh	r3, [r4, #12]
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	463b      	mov	r3, r7
 8003cc2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003cc6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003cca:	f000 b8e7 	b.w	8003e9c <_write_r>

08003cce <__sseek>:
 8003cce:	b510      	push	{r4, lr}
 8003cd0:	460c      	mov	r4, r1
 8003cd2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cd6:	f000 f8bd 	bl	8003e54 <_lseek_r>
 8003cda:	1c43      	adds	r3, r0, #1
 8003cdc:	89a3      	ldrh	r3, [r4, #12]
 8003cde:	bf15      	itete	ne
 8003ce0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003ce2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003ce6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003cea:	81a3      	strheq	r3, [r4, #12]
 8003cec:	bf18      	it	ne
 8003cee:	81a3      	strhne	r3, [r4, #12]
 8003cf0:	bd10      	pop	{r4, pc}

08003cf2 <__sclose>:
 8003cf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003cf6:	f000 b89d 	b.w	8003e34 <_close_r>

08003cfa <__swbuf_r>:
 8003cfa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cfc:	460e      	mov	r6, r1
 8003cfe:	4614      	mov	r4, r2
 8003d00:	4605      	mov	r5, r0
 8003d02:	b118      	cbz	r0, 8003d0c <__swbuf_r+0x12>
 8003d04:	6a03      	ldr	r3, [r0, #32]
 8003d06:	b90b      	cbnz	r3, 8003d0c <__swbuf_r+0x12>
 8003d08:	f7ff ff0e 	bl	8003b28 <__sinit>
 8003d0c:	69a3      	ldr	r3, [r4, #24]
 8003d0e:	60a3      	str	r3, [r4, #8]
 8003d10:	89a3      	ldrh	r3, [r4, #12]
 8003d12:	071a      	lsls	r2, r3, #28
 8003d14:	d501      	bpl.n	8003d1a <__swbuf_r+0x20>
 8003d16:	6923      	ldr	r3, [r4, #16]
 8003d18:	b943      	cbnz	r3, 8003d2c <__swbuf_r+0x32>
 8003d1a:	4621      	mov	r1, r4
 8003d1c:	4628      	mov	r0, r5
 8003d1e:	f000 f82b 	bl	8003d78 <__swsetup_r>
 8003d22:	b118      	cbz	r0, 8003d2c <__swbuf_r+0x32>
 8003d24:	f04f 37ff 	mov.w	r7, #4294967295
 8003d28:	4638      	mov	r0, r7
 8003d2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	6922      	ldr	r2, [r4, #16]
 8003d30:	b2f6      	uxtb	r6, r6
 8003d32:	1a98      	subs	r0, r3, r2
 8003d34:	6963      	ldr	r3, [r4, #20]
 8003d36:	4637      	mov	r7, r6
 8003d38:	4283      	cmp	r3, r0
 8003d3a:	dc05      	bgt.n	8003d48 <__swbuf_r+0x4e>
 8003d3c:	4621      	mov	r1, r4
 8003d3e:	4628      	mov	r0, r5
 8003d40:	f000 fd34 	bl	80047ac <_fflush_r>
 8003d44:	2800      	cmp	r0, #0
 8003d46:	d1ed      	bne.n	8003d24 <__swbuf_r+0x2a>
 8003d48:	68a3      	ldr	r3, [r4, #8]
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	60a3      	str	r3, [r4, #8]
 8003d4e:	6823      	ldr	r3, [r4, #0]
 8003d50:	1c5a      	adds	r2, r3, #1
 8003d52:	6022      	str	r2, [r4, #0]
 8003d54:	701e      	strb	r6, [r3, #0]
 8003d56:	6962      	ldr	r2, [r4, #20]
 8003d58:	1c43      	adds	r3, r0, #1
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d004      	beq.n	8003d68 <__swbuf_r+0x6e>
 8003d5e:	89a3      	ldrh	r3, [r4, #12]
 8003d60:	07db      	lsls	r3, r3, #31
 8003d62:	d5e1      	bpl.n	8003d28 <__swbuf_r+0x2e>
 8003d64:	2e0a      	cmp	r6, #10
 8003d66:	d1df      	bne.n	8003d28 <__swbuf_r+0x2e>
 8003d68:	4621      	mov	r1, r4
 8003d6a:	4628      	mov	r0, r5
 8003d6c:	f000 fd1e 	bl	80047ac <_fflush_r>
 8003d70:	2800      	cmp	r0, #0
 8003d72:	d0d9      	beq.n	8003d28 <__swbuf_r+0x2e>
 8003d74:	e7d6      	b.n	8003d24 <__swbuf_r+0x2a>
	...

08003d78 <__swsetup_r>:
 8003d78:	b538      	push	{r3, r4, r5, lr}
 8003d7a:	4b29      	ldr	r3, [pc, #164]	@ (8003e20 <__swsetup_r+0xa8>)
 8003d7c:	4605      	mov	r5, r0
 8003d7e:	6818      	ldr	r0, [r3, #0]
 8003d80:	460c      	mov	r4, r1
 8003d82:	b118      	cbz	r0, 8003d8c <__swsetup_r+0x14>
 8003d84:	6a03      	ldr	r3, [r0, #32]
 8003d86:	b90b      	cbnz	r3, 8003d8c <__swsetup_r+0x14>
 8003d88:	f7ff fece 	bl	8003b28 <__sinit>
 8003d8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d90:	0719      	lsls	r1, r3, #28
 8003d92:	d422      	bmi.n	8003dda <__swsetup_r+0x62>
 8003d94:	06da      	lsls	r2, r3, #27
 8003d96:	d407      	bmi.n	8003da8 <__swsetup_r+0x30>
 8003d98:	2209      	movs	r2, #9
 8003d9a:	602a      	str	r2, [r5, #0]
 8003d9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003da0:	f04f 30ff 	mov.w	r0, #4294967295
 8003da4:	81a3      	strh	r3, [r4, #12]
 8003da6:	e033      	b.n	8003e10 <__swsetup_r+0x98>
 8003da8:	0758      	lsls	r0, r3, #29
 8003daa:	d512      	bpl.n	8003dd2 <__swsetup_r+0x5a>
 8003dac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003dae:	b141      	cbz	r1, 8003dc2 <__swsetup_r+0x4a>
 8003db0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003db4:	4299      	cmp	r1, r3
 8003db6:	d002      	beq.n	8003dbe <__swsetup_r+0x46>
 8003db8:	4628      	mov	r0, r5
 8003dba:	f000 f8af 	bl	8003f1c <_free_r>
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8003dc2:	89a3      	ldrh	r3, [r4, #12]
 8003dc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8003dc8:	81a3      	strh	r3, [r4, #12]
 8003dca:	2300      	movs	r3, #0
 8003dcc:	6063      	str	r3, [r4, #4]
 8003dce:	6923      	ldr	r3, [r4, #16]
 8003dd0:	6023      	str	r3, [r4, #0]
 8003dd2:	89a3      	ldrh	r3, [r4, #12]
 8003dd4:	f043 0308 	orr.w	r3, r3, #8
 8003dd8:	81a3      	strh	r3, [r4, #12]
 8003dda:	6923      	ldr	r3, [r4, #16]
 8003ddc:	b94b      	cbnz	r3, 8003df2 <__swsetup_r+0x7a>
 8003dde:	89a3      	ldrh	r3, [r4, #12]
 8003de0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003de4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003de8:	d003      	beq.n	8003df2 <__swsetup_r+0x7a>
 8003dea:	4621      	mov	r1, r4
 8003dec:	4628      	mov	r0, r5
 8003dee:	f000 fd2a 	bl	8004846 <__smakebuf_r>
 8003df2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003df6:	f013 0201 	ands.w	r2, r3, #1
 8003dfa:	d00a      	beq.n	8003e12 <__swsetup_r+0x9a>
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	60a2      	str	r2, [r4, #8]
 8003e00:	6962      	ldr	r2, [r4, #20]
 8003e02:	4252      	negs	r2, r2
 8003e04:	61a2      	str	r2, [r4, #24]
 8003e06:	6922      	ldr	r2, [r4, #16]
 8003e08:	b942      	cbnz	r2, 8003e1c <__swsetup_r+0xa4>
 8003e0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003e0e:	d1c5      	bne.n	8003d9c <__swsetup_r+0x24>
 8003e10:	bd38      	pop	{r3, r4, r5, pc}
 8003e12:	0799      	lsls	r1, r3, #30
 8003e14:	bf58      	it	pl
 8003e16:	6962      	ldrpl	r2, [r4, #20]
 8003e18:	60a2      	str	r2, [r4, #8]
 8003e1a:	e7f4      	b.n	8003e06 <__swsetup_r+0x8e>
 8003e1c:	2000      	movs	r0, #0
 8003e1e:	e7f7      	b.n	8003e10 <__swsetup_r+0x98>
 8003e20:	20000024 	.word	0x20000024

08003e24 <memset>:
 8003e24:	4603      	mov	r3, r0
 8003e26:	4402      	add	r2, r0
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d100      	bne.n	8003e2e <memset+0xa>
 8003e2c:	4770      	bx	lr
 8003e2e:	f803 1b01 	strb.w	r1, [r3], #1
 8003e32:	e7f9      	b.n	8003e28 <memset+0x4>

08003e34 <_close_r>:
 8003e34:	b538      	push	{r3, r4, r5, lr}
 8003e36:	2300      	movs	r3, #0
 8003e38:	4d05      	ldr	r5, [pc, #20]	@ (8003e50 <_close_r+0x1c>)
 8003e3a:	4604      	mov	r4, r0
 8003e3c:	4608      	mov	r0, r1
 8003e3e:	602b      	str	r3, [r5, #0]
 8003e40:	f7fc fdb9 	bl	80009b6 <_close>
 8003e44:	1c43      	adds	r3, r0, #1
 8003e46:	d102      	bne.n	8003e4e <_close_r+0x1a>
 8003e48:	682b      	ldr	r3, [r5, #0]
 8003e4a:	b103      	cbz	r3, 8003e4e <_close_r+0x1a>
 8003e4c:	6023      	str	r3, [r4, #0]
 8003e4e:	bd38      	pop	{r3, r4, r5, pc}
 8003e50:	20000300 	.word	0x20000300

08003e54 <_lseek_r>:
 8003e54:	b538      	push	{r3, r4, r5, lr}
 8003e56:	4604      	mov	r4, r0
 8003e58:	4608      	mov	r0, r1
 8003e5a:	4611      	mov	r1, r2
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	4d05      	ldr	r5, [pc, #20]	@ (8003e74 <_lseek_r+0x20>)
 8003e60:	602a      	str	r2, [r5, #0]
 8003e62:	461a      	mov	r2, r3
 8003e64:	f7fc fdcb 	bl	80009fe <_lseek>
 8003e68:	1c43      	adds	r3, r0, #1
 8003e6a:	d102      	bne.n	8003e72 <_lseek_r+0x1e>
 8003e6c:	682b      	ldr	r3, [r5, #0]
 8003e6e:	b103      	cbz	r3, 8003e72 <_lseek_r+0x1e>
 8003e70:	6023      	str	r3, [r4, #0]
 8003e72:	bd38      	pop	{r3, r4, r5, pc}
 8003e74:	20000300 	.word	0x20000300

08003e78 <_read_r>:
 8003e78:	b538      	push	{r3, r4, r5, lr}
 8003e7a:	4604      	mov	r4, r0
 8003e7c:	4608      	mov	r0, r1
 8003e7e:	4611      	mov	r1, r2
 8003e80:	2200      	movs	r2, #0
 8003e82:	4d05      	ldr	r5, [pc, #20]	@ (8003e98 <_read_r+0x20>)
 8003e84:	602a      	str	r2, [r5, #0]
 8003e86:	461a      	mov	r2, r3
 8003e88:	f7fc fd5c 	bl	8000944 <_read>
 8003e8c:	1c43      	adds	r3, r0, #1
 8003e8e:	d102      	bne.n	8003e96 <_read_r+0x1e>
 8003e90:	682b      	ldr	r3, [r5, #0]
 8003e92:	b103      	cbz	r3, 8003e96 <_read_r+0x1e>
 8003e94:	6023      	str	r3, [r4, #0]
 8003e96:	bd38      	pop	{r3, r4, r5, pc}
 8003e98:	20000300 	.word	0x20000300

08003e9c <_write_r>:
 8003e9c:	b538      	push	{r3, r4, r5, lr}
 8003e9e:	4604      	mov	r4, r0
 8003ea0:	4608      	mov	r0, r1
 8003ea2:	4611      	mov	r1, r2
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	4d05      	ldr	r5, [pc, #20]	@ (8003ebc <_write_r+0x20>)
 8003ea8:	602a      	str	r2, [r5, #0]
 8003eaa:	461a      	mov	r2, r3
 8003eac:	f7fc fd67 	bl	800097e <_write>
 8003eb0:	1c43      	adds	r3, r0, #1
 8003eb2:	d102      	bne.n	8003eba <_write_r+0x1e>
 8003eb4:	682b      	ldr	r3, [r5, #0]
 8003eb6:	b103      	cbz	r3, 8003eba <_write_r+0x1e>
 8003eb8:	6023      	str	r3, [r4, #0]
 8003eba:	bd38      	pop	{r3, r4, r5, pc}
 8003ebc:	20000300 	.word	0x20000300

08003ec0 <__errno>:
 8003ec0:	4b01      	ldr	r3, [pc, #4]	@ (8003ec8 <__errno+0x8>)
 8003ec2:	6818      	ldr	r0, [r3, #0]
 8003ec4:	4770      	bx	lr
 8003ec6:	bf00      	nop
 8003ec8:	20000024 	.word	0x20000024

08003ecc <__libc_init_array>:
 8003ecc:	b570      	push	{r4, r5, r6, lr}
 8003ece:	2600      	movs	r6, #0
 8003ed0:	4d0c      	ldr	r5, [pc, #48]	@ (8003f04 <__libc_init_array+0x38>)
 8003ed2:	4c0d      	ldr	r4, [pc, #52]	@ (8003f08 <__libc_init_array+0x3c>)
 8003ed4:	1b64      	subs	r4, r4, r5
 8003ed6:	10a4      	asrs	r4, r4, #2
 8003ed8:	42a6      	cmp	r6, r4
 8003eda:	d109      	bne.n	8003ef0 <__libc_init_array+0x24>
 8003edc:	f000 fd30 	bl	8004940 <_init>
 8003ee0:	2600      	movs	r6, #0
 8003ee2:	4d0a      	ldr	r5, [pc, #40]	@ (8003f0c <__libc_init_array+0x40>)
 8003ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8003f10 <__libc_init_array+0x44>)
 8003ee6:	1b64      	subs	r4, r4, r5
 8003ee8:	10a4      	asrs	r4, r4, #2
 8003eea:	42a6      	cmp	r6, r4
 8003eec:	d105      	bne.n	8003efa <__libc_init_array+0x2e>
 8003eee:	bd70      	pop	{r4, r5, r6, pc}
 8003ef0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ef4:	4798      	blx	r3
 8003ef6:	3601      	adds	r6, #1
 8003ef8:	e7ee      	b.n	8003ed8 <__libc_init_array+0xc>
 8003efa:	f855 3b04 	ldr.w	r3, [r5], #4
 8003efe:	4798      	blx	r3
 8003f00:	3601      	adds	r6, #1
 8003f02:	e7f2      	b.n	8003eea <__libc_init_array+0x1e>
 8003f04:	080049f8 	.word	0x080049f8
 8003f08:	080049f8 	.word	0x080049f8
 8003f0c:	080049f8 	.word	0x080049f8
 8003f10:	080049fc 	.word	0x080049fc

08003f14 <__retarget_lock_init_recursive>:
 8003f14:	4770      	bx	lr

08003f16 <__retarget_lock_acquire_recursive>:
 8003f16:	4770      	bx	lr

08003f18 <__retarget_lock_release_recursive>:
 8003f18:	4770      	bx	lr
	...

08003f1c <_free_r>:
 8003f1c:	b538      	push	{r3, r4, r5, lr}
 8003f1e:	4605      	mov	r5, r0
 8003f20:	2900      	cmp	r1, #0
 8003f22:	d040      	beq.n	8003fa6 <_free_r+0x8a>
 8003f24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f28:	1f0c      	subs	r4, r1, #4
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	bfb8      	it	lt
 8003f2e:	18e4      	addlt	r4, r4, r3
 8003f30:	f000 f8de 	bl	80040f0 <__malloc_lock>
 8003f34:	4a1c      	ldr	r2, [pc, #112]	@ (8003fa8 <_free_r+0x8c>)
 8003f36:	6813      	ldr	r3, [r2, #0]
 8003f38:	b933      	cbnz	r3, 8003f48 <_free_r+0x2c>
 8003f3a:	6063      	str	r3, [r4, #4]
 8003f3c:	6014      	str	r4, [r2, #0]
 8003f3e:	4628      	mov	r0, r5
 8003f40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f44:	f000 b8da 	b.w	80040fc <__malloc_unlock>
 8003f48:	42a3      	cmp	r3, r4
 8003f4a:	d908      	bls.n	8003f5e <_free_r+0x42>
 8003f4c:	6820      	ldr	r0, [r4, #0]
 8003f4e:	1821      	adds	r1, r4, r0
 8003f50:	428b      	cmp	r3, r1
 8003f52:	bf01      	itttt	eq
 8003f54:	6819      	ldreq	r1, [r3, #0]
 8003f56:	685b      	ldreq	r3, [r3, #4]
 8003f58:	1809      	addeq	r1, r1, r0
 8003f5a:	6021      	streq	r1, [r4, #0]
 8003f5c:	e7ed      	b.n	8003f3a <_free_r+0x1e>
 8003f5e:	461a      	mov	r2, r3
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	b10b      	cbz	r3, 8003f68 <_free_r+0x4c>
 8003f64:	42a3      	cmp	r3, r4
 8003f66:	d9fa      	bls.n	8003f5e <_free_r+0x42>
 8003f68:	6811      	ldr	r1, [r2, #0]
 8003f6a:	1850      	adds	r0, r2, r1
 8003f6c:	42a0      	cmp	r0, r4
 8003f6e:	d10b      	bne.n	8003f88 <_free_r+0x6c>
 8003f70:	6820      	ldr	r0, [r4, #0]
 8003f72:	4401      	add	r1, r0
 8003f74:	1850      	adds	r0, r2, r1
 8003f76:	4283      	cmp	r3, r0
 8003f78:	6011      	str	r1, [r2, #0]
 8003f7a:	d1e0      	bne.n	8003f3e <_free_r+0x22>
 8003f7c:	6818      	ldr	r0, [r3, #0]
 8003f7e:	685b      	ldr	r3, [r3, #4]
 8003f80:	4408      	add	r0, r1
 8003f82:	6010      	str	r0, [r2, #0]
 8003f84:	6053      	str	r3, [r2, #4]
 8003f86:	e7da      	b.n	8003f3e <_free_r+0x22>
 8003f88:	d902      	bls.n	8003f90 <_free_r+0x74>
 8003f8a:	230c      	movs	r3, #12
 8003f8c:	602b      	str	r3, [r5, #0]
 8003f8e:	e7d6      	b.n	8003f3e <_free_r+0x22>
 8003f90:	6820      	ldr	r0, [r4, #0]
 8003f92:	1821      	adds	r1, r4, r0
 8003f94:	428b      	cmp	r3, r1
 8003f96:	bf01      	itttt	eq
 8003f98:	6819      	ldreq	r1, [r3, #0]
 8003f9a:	685b      	ldreq	r3, [r3, #4]
 8003f9c:	1809      	addeq	r1, r1, r0
 8003f9e:	6021      	streq	r1, [r4, #0]
 8003fa0:	6063      	str	r3, [r4, #4]
 8003fa2:	6054      	str	r4, [r2, #4]
 8003fa4:	e7cb      	b.n	8003f3e <_free_r+0x22>
 8003fa6:	bd38      	pop	{r3, r4, r5, pc}
 8003fa8:	2000030c 	.word	0x2000030c

08003fac <sbrk_aligned>:
 8003fac:	b570      	push	{r4, r5, r6, lr}
 8003fae:	4e0f      	ldr	r6, [pc, #60]	@ (8003fec <sbrk_aligned+0x40>)
 8003fb0:	460c      	mov	r4, r1
 8003fb2:	6831      	ldr	r1, [r6, #0]
 8003fb4:	4605      	mov	r5, r0
 8003fb6:	b911      	cbnz	r1, 8003fbe <sbrk_aligned+0x12>
 8003fb8:	f000 fca4 	bl	8004904 <_sbrk_r>
 8003fbc:	6030      	str	r0, [r6, #0]
 8003fbe:	4621      	mov	r1, r4
 8003fc0:	4628      	mov	r0, r5
 8003fc2:	f000 fc9f 	bl	8004904 <_sbrk_r>
 8003fc6:	1c43      	adds	r3, r0, #1
 8003fc8:	d103      	bne.n	8003fd2 <sbrk_aligned+0x26>
 8003fca:	f04f 34ff 	mov.w	r4, #4294967295
 8003fce:	4620      	mov	r0, r4
 8003fd0:	bd70      	pop	{r4, r5, r6, pc}
 8003fd2:	1cc4      	adds	r4, r0, #3
 8003fd4:	f024 0403 	bic.w	r4, r4, #3
 8003fd8:	42a0      	cmp	r0, r4
 8003fda:	d0f8      	beq.n	8003fce <sbrk_aligned+0x22>
 8003fdc:	1a21      	subs	r1, r4, r0
 8003fde:	4628      	mov	r0, r5
 8003fe0:	f000 fc90 	bl	8004904 <_sbrk_r>
 8003fe4:	3001      	adds	r0, #1
 8003fe6:	d1f2      	bne.n	8003fce <sbrk_aligned+0x22>
 8003fe8:	e7ef      	b.n	8003fca <sbrk_aligned+0x1e>
 8003fea:	bf00      	nop
 8003fec:	20000308 	.word	0x20000308

08003ff0 <_malloc_r>:
 8003ff0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ff4:	1ccd      	adds	r5, r1, #3
 8003ff6:	f025 0503 	bic.w	r5, r5, #3
 8003ffa:	3508      	adds	r5, #8
 8003ffc:	2d0c      	cmp	r5, #12
 8003ffe:	bf38      	it	cc
 8004000:	250c      	movcc	r5, #12
 8004002:	2d00      	cmp	r5, #0
 8004004:	4606      	mov	r6, r0
 8004006:	db01      	blt.n	800400c <_malloc_r+0x1c>
 8004008:	42a9      	cmp	r1, r5
 800400a:	d904      	bls.n	8004016 <_malloc_r+0x26>
 800400c:	230c      	movs	r3, #12
 800400e:	6033      	str	r3, [r6, #0]
 8004010:	2000      	movs	r0, #0
 8004012:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004016:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80040ec <_malloc_r+0xfc>
 800401a:	f000 f869 	bl	80040f0 <__malloc_lock>
 800401e:	f8d8 3000 	ldr.w	r3, [r8]
 8004022:	461c      	mov	r4, r3
 8004024:	bb44      	cbnz	r4, 8004078 <_malloc_r+0x88>
 8004026:	4629      	mov	r1, r5
 8004028:	4630      	mov	r0, r6
 800402a:	f7ff ffbf 	bl	8003fac <sbrk_aligned>
 800402e:	1c43      	adds	r3, r0, #1
 8004030:	4604      	mov	r4, r0
 8004032:	d158      	bne.n	80040e6 <_malloc_r+0xf6>
 8004034:	f8d8 4000 	ldr.w	r4, [r8]
 8004038:	4627      	mov	r7, r4
 800403a:	2f00      	cmp	r7, #0
 800403c:	d143      	bne.n	80040c6 <_malloc_r+0xd6>
 800403e:	2c00      	cmp	r4, #0
 8004040:	d04b      	beq.n	80040da <_malloc_r+0xea>
 8004042:	6823      	ldr	r3, [r4, #0]
 8004044:	4639      	mov	r1, r7
 8004046:	4630      	mov	r0, r6
 8004048:	eb04 0903 	add.w	r9, r4, r3
 800404c:	f000 fc5a 	bl	8004904 <_sbrk_r>
 8004050:	4581      	cmp	r9, r0
 8004052:	d142      	bne.n	80040da <_malloc_r+0xea>
 8004054:	6821      	ldr	r1, [r4, #0]
 8004056:	4630      	mov	r0, r6
 8004058:	1a6d      	subs	r5, r5, r1
 800405a:	4629      	mov	r1, r5
 800405c:	f7ff ffa6 	bl	8003fac <sbrk_aligned>
 8004060:	3001      	adds	r0, #1
 8004062:	d03a      	beq.n	80040da <_malloc_r+0xea>
 8004064:	6823      	ldr	r3, [r4, #0]
 8004066:	442b      	add	r3, r5
 8004068:	6023      	str	r3, [r4, #0]
 800406a:	f8d8 3000 	ldr.w	r3, [r8]
 800406e:	685a      	ldr	r2, [r3, #4]
 8004070:	bb62      	cbnz	r2, 80040cc <_malloc_r+0xdc>
 8004072:	f8c8 7000 	str.w	r7, [r8]
 8004076:	e00f      	b.n	8004098 <_malloc_r+0xa8>
 8004078:	6822      	ldr	r2, [r4, #0]
 800407a:	1b52      	subs	r2, r2, r5
 800407c:	d420      	bmi.n	80040c0 <_malloc_r+0xd0>
 800407e:	2a0b      	cmp	r2, #11
 8004080:	d917      	bls.n	80040b2 <_malloc_r+0xc2>
 8004082:	1961      	adds	r1, r4, r5
 8004084:	42a3      	cmp	r3, r4
 8004086:	6025      	str	r5, [r4, #0]
 8004088:	bf18      	it	ne
 800408a:	6059      	strne	r1, [r3, #4]
 800408c:	6863      	ldr	r3, [r4, #4]
 800408e:	bf08      	it	eq
 8004090:	f8c8 1000 	streq.w	r1, [r8]
 8004094:	5162      	str	r2, [r4, r5]
 8004096:	604b      	str	r3, [r1, #4]
 8004098:	4630      	mov	r0, r6
 800409a:	f000 f82f 	bl	80040fc <__malloc_unlock>
 800409e:	f104 000b 	add.w	r0, r4, #11
 80040a2:	1d23      	adds	r3, r4, #4
 80040a4:	f020 0007 	bic.w	r0, r0, #7
 80040a8:	1ac2      	subs	r2, r0, r3
 80040aa:	bf1c      	itt	ne
 80040ac:	1a1b      	subne	r3, r3, r0
 80040ae:	50a3      	strne	r3, [r4, r2]
 80040b0:	e7af      	b.n	8004012 <_malloc_r+0x22>
 80040b2:	6862      	ldr	r2, [r4, #4]
 80040b4:	42a3      	cmp	r3, r4
 80040b6:	bf0c      	ite	eq
 80040b8:	f8c8 2000 	streq.w	r2, [r8]
 80040bc:	605a      	strne	r2, [r3, #4]
 80040be:	e7eb      	b.n	8004098 <_malloc_r+0xa8>
 80040c0:	4623      	mov	r3, r4
 80040c2:	6864      	ldr	r4, [r4, #4]
 80040c4:	e7ae      	b.n	8004024 <_malloc_r+0x34>
 80040c6:	463c      	mov	r4, r7
 80040c8:	687f      	ldr	r7, [r7, #4]
 80040ca:	e7b6      	b.n	800403a <_malloc_r+0x4a>
 80040cc:	461a      	mov	r2, r3
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	42a3      	cmp	r3, r4
 80040d2:	d1fb      	bne.n	80040cc <_malloc_r+0xdc>
 80040d4:	2300      	movs	r3, #0
 80040d6:	6053      	str	r3, [r2, #4]
 80040d8:	e7de      	b.n	8004098 <_malloc_r+0xa8>
 80040da:	230c      	movs	r3, #12
 80040dc:	4630      	mov	r0, r6
 80040de:	6033      	str	r3, [r6, #0]
 80040e0:	f000 f80c 	bl	80040fc <__malloc_unlock>
 80040e4:	e794      	b.n	8004010 <_malloc_r+0x20>
 80040e6:	6005      	str	r5, [r0, #0]
 80040e8:	e7d6      	b.n	8004098 <_malloc_r+0xa8>
 80040ea:	bf00      	nop
 80040ec:	2000030c 	.word	0x2000030c

080040f0 <__malloc_lock>:
 80040f0:	4801      	ldr	r0, [pc, #4]	@ (80040f8 <__malloc_lock+0x8>)
 80040f2:	f7ff bf10 	b.w	8003f16 <__retarget_lock_acquire_recursive>
 80040f6:	bf00      	nop
 80040f8:	20000304 	.word	0x20000304

080040fc <__malloc_unlock>:
 80040fc:	4801      	ldr	r0, [pc, #4]	@ (8004104 <__malloc_unlock+0x8>)
 80040fe:	f7ff bf0b 	b.w	8003f18 <__retarget_lock_release_recursive>
 8004102:	bf00      	nop
 8004104:	20000304 	.word	0x20000304

08004108 <__sfputc_r>:
 8004108:	6893      	ldr	r3, [r2, #8]
 800410a:	b410      	push	{r4}
 800410c:	3b01      	subs	r3, #1
 800410e:	2b00      	cmp	r3, #0
 8004110:	6093      	str	r3, [r2, #8]
 8004112:	da07      	bge.n	8004124 <__sfputc_r+0x1c>
 8004114:	6994      	ldr	r4, [r2, #24]
 8004116:	42a3      	cmp	r3, r4
 8004118:	db01      	blt.n	800411e <__sfputc_r+0x16>
 800411a:	290a      	cmp	r1, #10
 800411c:	d102      	bne.n	8004124 <__sfputc_r+0x1c>
 800411e:	bc10      	pop	{r4}
 8004120:	f7ff bdeb 	b.w	8003cfa <__swbuf_r>
 8004124:	6813      	ldr	r3, [r2, #0]
 8004126:	1c58      	adds	r0, r3, #1
 8004128:	6010      	str	r0, [r2, #0]
 800412a:	7019      	strb	r1, [r3, #0]
 800412c:	4608      	mov	r0, r1
 800412e:	bc10      	pop	{r4}
 8004130:	4770      	bx	lr

08004132 <__sfputs_r>:
 8004132:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004134:	4606      	mov	r6, r0
 8004136:	460f      	mov	r7, r1
 8004138:	4614      	mov	r4, r2
 800413a:	18d5      	adds	r5, r2, r3
 800413c:	42ac      	cmp	r4, r5
 800413e:	d101      	bne.n	8004144 <__sfputs_r+0x12>
 8004140:	2000      	movs	r0, #0
 8004142:	e007      	b.n	8004154 <__sfputs_r+0x22>
 8004144:	463a      	mov	r2, r7
 8004146:	4630      	mov	r0, r6
 8004148:	f814 1b01 	ldrb.w	r1, [r4], #1
 800414c:	f7ff ffdc 	bl	8004108 <__sfputc_r>
 8004150:	1c43      	adds	r3, r0, #1
 8004152:	d1f3      	bne.n	800413c <__sfputs_r+0xa>
 8004154:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004158 <_vfiprintf_r>:
 8004158:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800415c:	460d      	mov	r5, r1
 800415e:	4614      	mov	r4, r2
 8004160:	4698      	mov	r8, r3
 8004162:	4606      	mov	r6, r0
 8004164:	b09d      	sub	sp, #116	@ 0x74
 8004166:	b118      	cbz	r0, 8004170 <_vfiprintf_r+0x18>
 8004168:	6a03      	ldr	r3, [r0, #32]
 800416a:	b90b      	cbnz	r3, 8004170 <_vfiprintf_r+0x18>
 800416c:	f7ff fcdc 	bl	8003b28 <__sinit>
 8004170:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004172:	07d9      	lsls	r1, r3, #31
 8004174:	d405      	bmi.n	8004182 <_vfiprintf_r+0x2a>
 8004176:	89ab      	ldrh	r3, [r5, #12]
 8004178:	059a      	lsls	r2, r3, #22
 800417a:	d402      	bmi.n	8004182 <_vfiprintf_r+0x2a>
 800417c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800417e:	f7ff feca 	bl	8003f16 <__retarget_lock_acquire_recursive>
 8004182:	89ab      	ldrh	r3, [r5, #12]
 8004184:	071b      	lsls	r3, r3, #28
 8004186:	d501      	bpl.n	800418c <_vfiprintf_r+0x34>
 8004188:	692b      	ldr	r3, [r5, #16]
 800418a:	b99b      	cbnz	r3, 80041b4 <_vfiprintf_r+0x5c>
 800418c:	4629      	mov	r1, r5
 800418e:	4630      	mov	r0, r6
 8004190:	f7ff fdf2 	bl	8003d78 <__swsetup_r>
 8004194:	b170      	cbz	r0, 80041b4 <_vfiprintf_r+0x5c>
 8004196:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004198:	07dc      	lsls	r4, r3, #31
 800419a:	d504      	bpl.n	80041a6 <_vfiprintf_r+0x4e>
 800419c:	f04f 30ff 	mov.w	r0, #4294967295
 80041a0:	b01d      	add	sp, #116	@ 0x74
 80041a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80041a6:	89ab      	ldrh	r3, [r5, #12]
 80041a8:	0598      	lsls	r0, r3, #22
 80041aa:	d4f7      	bmi.n	800419c <_vfiprintf_r+0x44>
 80041ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041ae:	f7ff feb3 	bl	8003f18 <__retarget_lock_release_recursive>
 80041b2:	e7f3      	b.n	800419c <_vfiprintf_r+0x44>
 80041b4:	2300      	movs	r3, #0
 80041b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80041b8:	2320      	movs	r3, #32
 80041ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80041be:	2330      	movs	r3, #48	@ 0x30
 80041c0:	f04f 0901 	mov.w	r9, #1
 80041c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80041c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004374 <_vfiprintf_r+0x21c>
 80041cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80041d0:	4623      	mov	r3, r4
 80041d2:	469a      	mov	sl, r3
 80041d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80041d8:	b10a      	cbz	r2, 80041de <_vfiprintf_r+0x86>
 80041da:	2a25      	cmp	r2, #37	@ 0x25
 80041dc:	d1f9      	bne.n	80041d2 <_vfiprintf_r+0x7a>
 80041de:	ebba 0b04 	subs.w	fp, sl, r4
 80041e2:	d00b      	beq.n	80041fc <_vfiprintf_r+0xa4>
 80041e4:	465b      	mov	r3, fp
 80041e6:	4622      	mov	r2, r4
 80041e8:	4629      	mov	r1, r5
 80041ea:	4630      	mov	r0, r6
 80041ec:	f7ff ffa1 	bl	8004132 <__sfputs_r>
 80041f0:	3001      	adds	r0, #1
 80041f2:	f000 80a7 	beq.w	8004344 <_vfiprintf_r+0x1ec>
 80041f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80041f8:	445a      	add	r2, fp
 80041fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80041fc:	f89a 3000 	ldrb.w	r3, [sl]
 8004200:	2b00      	cmp	r3, #0
 8004202:	f000 809f 	beq.w	8004344 <_vfiprintf_r+0x1ec>
 8004206:	2300      	movs	r3, #0
 8004208:	f04f 32ff 	mov.w	r2, #4294967295
 800420c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004210:	f10a 0a01 	add.w	sl, sl, #1
 8004214:	9304      	str	r3, [sp, #16]
 8004216:	9307      	str	r3, [sp, #28]
 8004218:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800421c:	931a      	str	r3, [sp, #104]	@ 0x68
 800421e:	4654      	mov	r4, sl
 8004220:	2205      	movs	r2, #5
 8004222:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004226:	4853      	ldr	r0, [pc, #332]	@ (8004374 <_vfiprintf_r+0x21c>)
 8004228:	f000 fb7c 	bl	8004924 <memchr>
 800422c:	9a04      	ldr	r2, [sp, #16]
 800422e:	b9d8      	cbnz	r0, 8004268 <_vfiprintf_r+0x110>
 8004230:	06d1      	lsls	r1, r2, #27
 8004232:	bf44      	itt	mi
 8004234:	2320      	movmi	r3, #32
 8004236:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800423a:	0713      	lsls	r3, r2, #28
 800423c:	bf44      	itt	mi
 800423e:	232b      	movmi	r3, #43	@ 0x2b
 8004240:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004244:	f89a 3000 	ldrb.w	r3, [sl]
 8004248:	2b2a      	cmp	r3, #42	@ 0x2a
 800424a:	d015      	beq.n	8004278 <_vfiprintf_r+0x120>
 800424c:	4654      	mov	r4, sl
 800424e:	2000      	movs	r0, #0
 8004250:	f04f 0c0a 	mov.w	ip, #10
 8004254:	9a07      	ldr	r2, [sp, #28]
 8004256:	4621      	mov	r1, r4
 8004258:	f811 3b01 	ldrb.w	r3, [r1], #1
 800425c:	3b30      	subs	r3, #48	@ 0x30
 800425e:	2b09      	cmp	r3, #9
 8004260:	d94b      	bls.n	80042fa <_vfiprintf_r+0x1a2>
 8004262:	b1b0      	cbz	r0, 8004292 <_vfiprintf_r+0x13a>
 8004264:	9207      	str	r2, [sp, #28]
 8004266:	e014      	b.n	8004292 <_vfiprintf_r+0x13a>
 8004268:	eba0 0308 	sub.w	r3, r0, r8
 800426c:	fa09 f303 	lsl.w	r3, r9, r3
 8004270:	4313      	orrs	r3, r2
 8004272:	46a2      	mov	sl, r4
 8004274:	9304      	str	r3, [sp, #16]
 8004276:	e7d2      	b.n	800421e <_vfiprintf_r+0xc6>
 8004278:	9b03      	ldr	r3, [sp, #12]
 800427a:	1d19      	adds	r1, r3, #4
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	9103      	str	r1, [sp, #12]
 8004280:	2b00      	cmp	r3, #0
 8004282:	bfbb      	ittet	lt
 8004284:	425b      	neglt	r3, r3
 8004286:	f042 0202 	orrlt.w	r2, r2, #2
 800428a:	9307      	strge	r3, [sp, #28]
 800428c:	9307      	strlt	r3, [sp, #28]
 800428e:	bfb8      	it	lt
 8004290:	9204      	strlt	r2, [sp, #16]
 8004292:	7823      	ldrb	r3, [r4, #0]
 8004294:	2b2e      	cmp	r3, #46	@ 0x2e
 8004296:	d10a      	bne.n	80042ae <_vfiprintf_r+0x156>
 8004298:	7863      	ldrb	r3, [r4, #1]
 800429a:	2b2a      	cmp	r3, #42	@ 0x2a
 800429c:	d132      	bne.n	8004304 <_vfiprintf_r+0x1ac>
 800429e:	9b03      	ldr	r3, [sp, #12]
 80042a0:	3402      	adds	r4, #2
 80042a2:	1d1a      	adds	r2, r3, #4
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	9203      	str	r2, [sp, #12]
 80042a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80042ac:	9305      	str	r3, [sp, #20]
 80042ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004378 <_vfiprintf_r+0x220>
 80042b2:	2203      	movs	r2, #3
 80042b4:	4650      	mov	r0, sl
 80042b6:	7821      	ldrb	r1, [r4, #0]
 80042b8:	f000 fb34 	bl	8004924 <memchr>
 80042bc:	b138      	cbz	r0, 80042ce <_vfiprintf_r+0x176>
 80042be:	2240      	movs	r2, #64	@ 0x40
 80042c0:	9b04      	ldr	r3, [sp, #16]
 80042c2:	eba0 000a 	sub.w	r0, r0, sl
 80042c6:	4082      	lsls	r2, r0
 80042c8:	4313      	orrs	r3, r2
 80042ca:	3401      	adds	r4, #1
 80042cc:	9304      	str	r3, [sp, #16]
 80042ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80042d2:	2206      	movs	r2, #6
 80042d4:	4829      	ldr	r0, [pc, #164]	@ (800437c <_vfiprintf_r+0x224>)
 80042d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80042da:	f000 fb23 	bl	8004924 <memchr>
 80042de:	2800      	cmp	r0, #0
 80042e0:	d03f      	beq.n	8004362 <_vfiprintf_r+0x20a>
 80042e2:	4b27      	ldr	r3, [pc, #156]	@ (8004380 <_vfiprintf_r+0x228>)
 80042e4:	bb1b      	cbnz	r3, 800432e <_vfiprintf_r+0x1d6>
 80042e6:	9b03      	ldr	r3, [sp, #12]
 80042e8:	3307      	adds	r3, #7
 80042ea:	f023 0307 	bic.w	r3, r3, #7
 80042ee:	3308      	adds	r3, #8
 80042f0:	9303      	str	r3, [sp, #12]
 80042f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80042f4:	443b      	add	r3, r7
 80042f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80042f8:	e76a      	b.n	80041d0 <_vfiprintf_r+0x78>
 80042fa:	460c      	mov	r4, r1
 80042fc:	2001      	movs	r0, #1
 80042fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8004302:	e7a8      	b.n	8004256 <_vfiprintf_r+0xfe>
 8004304:	2300      	movs	r3, #0
 8004306:	f04f 0c0a 	mov.w	ip, #10
 800430a:	4619      	mov	r1, r3
 800430c:	3401      	adds	r4, #1
 800430e:	9305      	str	r3, [sp, #20]
 8004310:	4620      	mov	r0, r4
 8004312:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004316:	3a30      	subs	r2, #48	@ 0x30
 8004318:	2a09      	cmp	r2, #9
 800431a:	d903      	bls.n	8004324 <_vfiprintf_r+0x1cc>
 800431c:	2b00      	cmp	r3, #0
 800431e:	d0c6      	beq.n	80042ae <_vfiprintf_r+0x156>
 8004320:	9105      	str	r1, [sp, #20]
 8004322:	e7c4      	b.n	80042ae <_vfiprintf_r+0x156>
 8004324:	4604      	mov	r4, r0
 8004326:	2301      	movs	r3, #1
 8004328:	fb0c 2101 	mla	r1, ip, r1, r2
 800432c:	e7f0      	b.n	8004310 <_vfiprintf_r+0x1b8>
 800432e:	ab03      	add	r3, sp, #12
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	462a      	mov	r2, r5
 8004334:	4630      	mov	r0, r6
 8004336:	4b13      	ldr	r3, [pc, #76]	@ (8004384 <_vfiprintf_r+0x22c>)
 8004338:	a904      	add	r1, sp, #16
 800433a:	f3af 8000 	nop.w
 800433e:	4607      	mov	r7, r0
 8004340:	1c78      	adds	r0, r7, #1
 8004342:	d1d6      	bne.n	80042f2 <_vfiprintf_r+0x19a>
 8004344:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004346:	07d9      	lsls	r1, r3, #31
 8004348:	d405      	bmi.n	8004356 <_vfiprintf_r+0x1fe>
 800434a:	89ab      	ldrh	r3, [r5, #12]
 800434c:	059a      	lsls	r2, r3, #22
 800434e:	d402      	bmi.n	8004356 <_vfiprintf_r+0x1fe>
 8004350:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004352:	f7ff fde1 	bl	8003f18 <__retarget_lock_release_recursive>
 8004356:	89ab      	ldrh	r3, [r5, #12]
 8004358:	065b      	lsls	r3, r3, #25
 800435a:	f53f af1f 	bmi.w	800419c <_vfiprintf_r+0x44>
 800435e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004360:	e71e      	b.n	80041a0 <_vfiprintf_r+0x48>
 8004362:	ab03      	add	r3, sp, #12
 8004364:	9300      	str	r3, [sp, #0]
 8004366:	462a      	mov	r2, r5
 8004368:	4630      	mov	r0, r6
 800436a:	4b06      	ldr	r3, [pc, #24]	@ (8004384 <_vfiprintf_r+0x22c>)
 800436c:	a904      	add	r1, sp, #16
 800436e:	f000 f87d 	bl	800446c <_printf_i>
 8004372:	e7e4      	b.n	800433e <_vfiprintf_r+0x1e6>
 8004374:	080049c2 	.word	0x080049c2
 8004378:	080049c8 	.word	0x080049c8
 800437c:	080049cc 	.word	0x080049cc
 8004380:	00000000 	.word	0x00000000
 8004384:	08004133 	.word	0x08004133

08004388 <_printf_common>:
 8004388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800438c:	4616      	mov	r6, r2
 800438e:	4698      	mov	r8, r3
 8004390:	688a      	ldr	r2, [r1, #8]
 8004392:	690b      	ldr	r3, [r1, #16]
 8004394:	4607      	mov	r7, r0
 8004396:	4293      	cmp	r3, r2
 8004398:	bfb8      	it	lt
 800439a:	4613      	movlt	r3, r2
 800439c:	6033      	str	r3, [r6, #0]
 800439e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80043a2:	460c      	mov	r4, r1
 80043a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80043a8:	b10a      	cbz	r2, 80043ae <_printf_common+0x26>
 80043aa:	3301      	adds	r3, #1
 80043ac:	6033      	str	r3, [r6, #0]
 80043ae:	6823      	ldr	r3, [r4, #0]
 80043b0:	0699      	lsls	r1, r3, #26
 80043b2:	bf42      	ittt	mi
 80043b4:	6833      	ldrmi	r3, [r6, #0]
 80043b6:	3302      	addmi	r3, #2
 80043b8:	6033      	strmi	r3, [r6, #0]
 80043ba:	6825      	ldr	r5, [r4, #0]
 80043bc:	f015 0506 	ands.w	r5, r5, #6
 80043c0:	d106      	bne.n	80043d0 <_printf_common+0x48>
 80043c2:	f104 0a19 	add.w	sl, r4, #25
 80043c6:	68e3      	ldr	r3, [r4, #12]
 80043c8:	6832      	ldr	r2, [r6, #0]
 80043ca:	1a9b      	subs	r3, r3, r2
 80043cc:	42ab      	cmp	r3, r5
 80043ce:	dc2b      	bgt.n	8004428 <_printf_common+0xa0>
 80043d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80043d4:	6822      	ldr	r2, [r4, #0]
 80043d6:	3b00      	subs	r3, #0
 80043d8:	bf18      	it	ne
 80043da:	2301      	movne	r3, #1
 80043dc:	0692      	lsls	r2, r2, #26
 80043de:	d430      	bmi.n	8004442 <_printf_common+0xba>
 80043e0:	4641      	mov	r1, r8
 80043e2:	4638      	mov	r0, r7
 80043e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80043e8:	47c8      	blx	r9
 80043ea:	3001      	adds	r0, #1
 80043ec:	d023      	beq.n	8004436 <_printf_common+0xae>
 80043ee:	6823      	ldr	r3, [r4, #0]
 80043f0:	6922      	ldr	r2, [r4, #16]
 80043f2:	f003 0306 	and.w	r3, r3, #6
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	bf14      	ite	ne
 80043fa:	2500      	movne	r5, #0
 80043fc:	6833      	ldreq	r3, [r6, #0]
 80043fe:	f04f 0600 	mov.w	r6, #0
 8004402:	bf08      	it	eq
 8004404:	68e5      	ldreq	r5, [r4, #12]
 8004406:	f104 041a 	add.w	r4, r4, #26
 800440a:	bf08      	it	eq
 800440c:	1aed      	subeq	r5, r5, r3
 800440e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004412:	bf08      	it	eq
 8004414:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004418:	4293      	cmp	r3, r2
 800441a:	bfc4      	itt	gt
 800441c:	1a9b      	subgt	r3, r3, r2
 800441e:	18ed      	addgt	r5, r5, r3
 8004420:	42b5      	cmp	r5, r6
 8004422:	d11a      	bne.n	800445a <_printf_common+0xd2>
 8004424:	2000      	movs	r0, #0
 8004426:	e008      	b.n	800443a <_printf_common+0xb2>
 8004428:	2301      	movs	r3, #1
 800442a:	4652      	mov	r2, sl
 800442c:	4641      	mov	r1, r8
 800442e:	4638      	mov	r0, r7
 8004430:	47c8      	blx	r9
 8004432:	3001      	adds	r0, #1
 8004434:	d103      	bne.n	800443e <_printf_common+0xb6>
 8004436:	f04f 30ff 	mov.w	r0, #4294967295
 800443a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800443e:	3501      	adds	r5, #1
 8004440:	e7c1      	b.n	80043c6 <_printf_common+0x3e>
 8004442:	2030      	movs	r0, #48	@ 0x30
 8004444:	18e1      	adds	r1, r4, r3
 8004446:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800444a:	1c5a      	adds	r2, r3, #1
 800444c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004450:	4422      	add	r2, r4
 8004452:	3302      	adds	r3, #2
 8004454:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004458:	e7c2      	b.n	80043e0 <_printf_common+0x58>
 800445a:	2301      	movs	r3, #1
 800445c:	4622      	mov	r2, r4
 800445e:	4641      	mov	r1, r8
 8004460:	4638      	mov	r0, r7
 8004462:	47c8      	blx	r9
 8004464:	3001      	adds	r0, #1
 8004466:	d0e6      	beq.n	8004436 <_printf_common+0xae>
 8004468:	3601      	adds	r6, #1
 800446a:	e7d9      	b.n	8004420 <_printf_common+0x98>

0800446c <_printf_i>:
 800446c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004470:	7e0f      	ldrb	r7, [r1, #24]
 8004472:	4691      	mov	r9, r2
 8004474:	2f78      	cmp	r7, #120	@ 0x78
 8004476:	4680      	mov	r8, r0
 8004478:	460c      	mov	r4, r1
 800447a:	469a      	mov	sl, r3
 800447c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800447e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004482:	d807      	bhi.n	8004494 <_printf_i+0x28>
 8004484:	2f62      	cmp	r7, #98	@ 0x62
 8004486:	d80a      	bhi.n	800449e <_printf_i+0x32>
 8004488:	2f00      	cmp	r7, #0
 800448a:	f000 80d3 	beq.w	8004634 <_printf_i+0x1c8>
 800448e:	2f58      	cmp	r7, #88	@ 0x58
 8004490:	f000 80ba 	beq.w	8004608 <_printf_i+0x19c>
 8004494:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004498:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800449c:	e03a      	b.n	8004514 <_printf_i+0xa8>
 800449e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80044a2:	2b15      	cmp	r3, #21
 80044a4:	d8f6      	bhi.n	8004494 <_printf_i+0x28>
 80044a6:	a101      	add	r1, pc, #4	@ (adr r1, 80044ac <_printf_i+0x40>)
 80044a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80044ac:	08004505 	.word	0x08004505
 80044b0:	08004519 	.word	0x08004519
 80044b4:	08004495 	.word	0x08004495
 80044b8:	08004495 	.word	0x08004495
 80044bc:	08004495 	.word	0x08004495
 80044c0:	08004495 	.word	0x08004495
 80044c4:	08004519 	.word	0x08004519
 80044c8:	08004495 	.word	0x08004495
 80044cc:	08004495 	.word	0x08004495
 80044d0:	08004495 	.word	0x08004495
 80044d4:	08004495 	.word	0x08004495
 80044d8:	0800461b 	.word	0x0800461b
 80044dc:	08004543 	.word	0x08004543
 80044e0:	080045d5 	.word	0x080045d5
 80044e4:	08004495 	.word	0x08004495
 80044e8:	08004495 	.word	0x08004495
 80044ec:	0800463d 	.word	0x0800463d
 80044f0:	08004495 	.word	0x08004495
 80044f4:	08004543 	.word	0x08004543
 80044f8:	08004495 	.word	0x08004495
 80044fc:	08004495 	.word	0x08004495
 8004500:	080045dd 	.word	0x080045dd
 8004504:	6833      	ldr	r3, [r6, #0]
 8004506:	1d1a      	adds	r2, r3, #4
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	6032      	str	r2, [r6, #0]
 800450c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004510:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004514:	2301      	movs	r3, #1
 8004516:	e09e      	b.n	8004656 <_printf_i+0x1ea>
 8004518:	6833      	ldr	r3, [r6, #0]
 800451a:	6820      	ldr	r0, [r4, #0]
 800451c:	1d19      	adds	r1, r3, #4
 800451e:	6031      	str	r1, [r6, #0]
 8004520:	0606      	lsls	r6, r0, #24
 8004522:	d501      	bpl.n	8004528 <_printf_i+0xbc>
 8004524:	681d      	ldr	r5, [r3, #0]
 8004526:	e003      	b.n	8004530 <_printf_i+0xc4>
 8004528:	0645      	lsls	r5, r0, #25
 800452a:	d5fb      	bpl.n	8004524 <_printf_i+0xb8>
 800452c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004530:	2d00      	cmp	r5, #0
 8004532:	da03      	bge.n	800453c <_printf_i+0xd0>
 8004534:	232d      	movs	r3, #45	@ 0x2d
 8004536:	426d      	negs	r5, r5
 8004538:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800453c:	230a      	movs	r3, #10
 800453e:	4859      	ldr	r0, [pc, #356]	@ (80046a4 <_printf_i+0x238>)
 8004540:	e011      	b.n	8004566 <_printf_i+0xfa>
 8004542:	6821      	ldr	r1, [r4, #0]
 8004544:	6833      	ldr	r3, [r6, #0]
 8004546:	0608      	lsls	r0, r1, #24
 8004548:	f853 5b04 	ldr.w	r5, [r3], #4
 800454c:	d402      	bmi.n	8004554 <_printf_i+0xe8>
 800454e:	0649      	lsls	r1, r1, #25
 8004550:	bf48      	it	mi
 8004552:	b2ad      	uxthmi	r5, r5
 8004554:	2f6f      	cmp	r7, #111	@ 0x6f
 8004556:	6033      	str	r3, [r6, #0]
 8004558:	bf14      	ite	ne
 800455a:	230a      	movne	r3, #10
 800455c:	2308      	moveq	r3, #8
 800455e:	4851      	ldr	r0, [pc, #324]	@ (80046a4 <_printf_i+0x238>)
 8004560:	2100      	movs	r1, #0
 8004562:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004566:	6866      	ldr	r6, [r4, #4]
 8004568:	2e00      	cmp	r6, #0
 800456a:	bfa8      	it	ge
 800456c:	6821      	ldrge	r1, [r4, #0]
 800456e:	60a6      	str	r6, [r4, #8]
 8004570:	bfa4      	itt	ge
 8004572:	f021 0104 	bicge.w	r1, r1, #4
 8004576:	6021      	strge	r1, [r4, #0]
 8004578:	b90d      	cbnz	r5, 800457e <_printf_i+0x112>
 800457a:	2e00      	cmp	r6, #0
 800457c:	d04b      	beq.n	8004616 <_printf_i+0x1aa>
 800457e:	4616      	mov	r6, r2
 8004580:	fbb5 f1f3 	udiv	r1, r5, r3
 8004584:	fb03 5711 	mls	r7, r3, r1, r5
 8004588:	5dc7      	ldrb	r7, [r0, r7]
 800458a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800458e:	462f      	mov	r7, r5
 8004590:	42bb      	cmp	r3, r7
 8004592:	460d      	mov	r5, r1
 8004594:	d9f4      	bls.n	8004580 <_printf_i+0x114>
 8004596:	2b08      	cmp	r3, #8
 8004598:	d10b      	bne.n	80045b2 <_printf_i+0x146>
 800459a:	6823      	ldr	r3, [r4, #0]
 800459c:	07df      	lsls	r7, r3, #31
 800459e:	d508      	bpl.n	80045b2 <_printf_i+0x146>
 80045a0:	6923      	ldr	r3, [r4, #16]
 80045a2:	6861      	ldr	r1, [r4, #4]
 80045a4:	4299      	cmp	r1, r3
 80045a6:	bfde      	ittt	le
 80045a8:	2330      	movle	r3, #48	@ 0x30
 80045aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80045b2:	1b92      	subs	r2, r2, r6
 80045b4:	6122      	str	r2, [r4, #16]
 80045b6:	464b      	mov	r3, r9
 80045b8:	4621      	mov	r1, r4
 80045ba:	4640      	mov	r0, r8
 80045bc:	f8cd a000 	str.w	sl, [sp]
 80045c0:	aa03      	add	r2, sp, #12
 80045c2:	f7ff fee1 	bl	8004388 <_printf_common>
 80045c6:	3001      	adds	r0, #1
 80045c8:	d14a      	bne.n	8004660 <_printf_i+0x1f4>
 80045ca:	f04f 30ff 	mov.w	r0, #4294967295
 80045ce:	b004      	add	sp, #16
 80045d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80045d4:	6823      	ldr	r3, [r4, #0]
 80045d6:	f043 0320 	orr.w	r3, r3, #32
 80045da:	6023      	str	r3, [r4, #0]
 80045dc:	2778      	movs	r7, #120	@ 0x78
 80045de:	4832      	ldr	r0, [pc, #200]	@ (80046a8 <_printf_i+0x23c>)
 80045e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80045e4:	6823      	ldr	r3, [r4, #0]
 80045e6:	6831      	ldr	r1, [r6, #0]
 80045e8:	061f      	lsls	r7, r3, #24
 80045ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80045ee:	d402      	bmi.n	80045f6 <_printf_i+0x18a>
 80045f0:	065f      	lsls	r7, r3, #25
 80045f2:	bf48      	it	mi
 80045f4:	b2ad      	uxthmi	r5, r5
 80045f6:	6031      	str	r1, [r6, #0]
 80045f8:	07d9      	lsls	r1, r3, #31
 80045fa:	bf44      	itt	mi
 80045fc:	f043 0320 	orrmi.w	r3, r3, #32
 8004600:	6023      	strmi	r3, [r4, #0]
 8004602:	b11d      	cbz	r5, 800460c <_printf_i+0x1a0>
 8004604:	2310      	movs	r3, #16
 8004606:	e7ab      	b.n	8004560 <_printf_i+0xf4>
 8004608:	4826      	ldr	r0, [pc, #152]	@ (80046a4 <_printf_i+0x238>)
 800460a:	e7e9      	b.n	80045e0 <_printf_i+0x174>
 800460c:	6823      	ldr	r3, [r4, #0]
 800460e:	f023 0320 	bic.w	r3, r3, #32
 8004612:	6023      	str	r3, [r4, #0]
 8004614:	e7f6      	b.n	8004604 <_printf_i+0x198>
 8004616:	4616      	mov	r6, r2
 8004618:	e7bd      	b.n	8004596 <_printf_i+0x12a>
 800461a:	6833      	ldr	r3, [r6, #0]
 800461c:	6825      	ldr	r5, [r4, #0]
 800461e:	1d18      	adds	r0, r3, #4
 8004620:	6961      	ldr	r1, [r4, #20]
 8004622:	6030      	str	r0, [r6, #0]
 8004624:	062e      	lsls	r6, r5, #24
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	d501      	bpl.n	800462e <_printf_i+0x1c2>
 800462a:	6019      	str	r1, [r3, #0]
 800462c:	e002      	b.n	8004634 <_printf_i+0x1c8>
 800462e:	0668      	lsls	r0, r5, #25
 8004630:	d5fb      	bpl.n	800462a <_printf_i+0x1be>
 8004632:	8019      	strh	r1, [r3, #0]
 8004634:	2300      	movs	r3, #0
 8004636:	4616      	mov	r6, r2
 8004638:	6123      	str	r3, [r4, #16]
 800463a:	e7bc      	b.n	80045b6 <_printf_i+0x14a>
 800463c:	6833      	ldr	r3, [r6, #0]
 800463e:	2100      	movs	r1, #0
 8004640:	1d1a      	adds	r2, r3, #4
 8004642:	6032      	str	r2, [r6, #0]
 8004644:	681e      	ldr	r6, [r3, #0]
 8004646:	6862      	ldr	r2, [r4, #4]
 8004648:	4630      	mov	r0, r6
 800464a:	f000 f96b 	bl	8004924 <memchr>
 800464e:	b108      	cbz	r0, 8004654 <_printf_i+0x1e8>
 8004650:	1b80      	subs	r0, r0, r6
 8004652:	6060      	str	r0, [r4, #4]
 8004654:	6863      	ldr	r3, [r4, #4]
 8004656:	6123      	str	r3, [r4, #16]
 8004658:	2300      	movs	r3, #0
 800465a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800465e:	e7aa      	b.n	80045b6 <_printf_i+0x14a>
 8004660:	4632      	mov	r2, r6
 8004662:	4649      	mov	r1, r9
 8004664:	4640      	mov	r0, r8
 8004666:	6923      	ldr	r3, [r4, #16]
 8004668:	47d0      	blx	sl
 800466a:	3001      	adds	r0, #1
 800466c:	d0ad      	beq.n	80045ca <_printf_i+0x15e>
 800466e:	6823      	ldr	r3, [r4, #0]
 8004670:	079b      	lsls	r3, r3, #30
 8004672:	d413      	bmi.n	800469c <_printf_i+0x230>
 8004674:	68e0      	ldr	r0, [r4, #12]
 8004676:	9b03      	ldr	r3, [sp, #12]
 8004678:	4298      	cmp	r0, r3
 800467a:	bfb8      	it	lt
 800467c:	4618      	movlt	r0, r3
 800467e:	e7a6      	b.n	80045ce <_printf_i+0x162>
 8004680:	2301      	movs	r3, #1
 8004682:	4632      	mov	r2, r6
 8004684:	4649      	mov	r1, r9
 8004686:	4640      	mov	r0, r8
 8004688:	47d0      	blx	sl
 800468a:	3001      	adds	r0, #1
 800468c:	d09d      	beq.n	80045ca <_printf_i+0x15e>
 800468e:	3501      	adds	r5, #1
 8004690:	68e3      	ldr	r3, [r4, #12]
 8004692:	9903      	ldr	r1, [sp, #12]
 8004694:	1a5b      	subs	r3, r3, r1
 8004696:	42ab      	cmp	r3, r5
 8004698:	dcf2      	bgt.n	8004680 <_printf_i+0x214>
 800469a:	e7eb      	b.n	8004674 <_printf_i+0x208>
 800469c:	2500      	movs	r5, #0
 800469e:	f104 0619 	add.w	r6, r4, #25
 80046a2:	e7f5      	b.n	8004690 <_printf_i+0x224>
 80046a4:	080049d3 	.word	0x080049d3
 80046a8:	080049e4 	.word	0x080049e4

080046ac <__sflush_r>:
 80046ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80046b2:	0716      	lsls	r6, r2, #28
 80046b4:	4605      	mov	r5, r0
 80046b6:	460c      	mov	r4, r1
 80046b8:	d454      	bmi.n	8004764 <__sflush_r+0xb8>
 80046ba:	684b      	ldr	r3, [r1, #4]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	dc02      	bgt.n	80046c6 <__sflush_r+0x1a>
 80046c0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	dd48      	ble.n	8004758 <__sflush_r+0xac>
 80046c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80046c8:	2e00      	cmp	r6, #0
 80046ca:	d045      	beq.n	8004758 <__sflush_r+0xac>
 80046cc:	2300      	movs	r3, #0
 80046ce:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80046d2:	682f      	ldr	r7, [r5, #0]
 80046d4:	6a21      	ldr	r1, [r4, #32]
 80046d6:	602b      	str	r3, [r5, #0]
 80046d8:	d030      	beq.n	800473c <__sflush_r+0x90>
 80046da:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80046dc:	89a3      	ldrh	r3, [r4, #12]
 80046de:	0759      	lsls	r1, r3, #29
 80046e0:	d505      	bpl.n	80046ee <__sflush_r+0x42>
 80046e2:	6863      	ldr	r3, [r4, #4]
 80046e4:	1ad2      	subs	r2, r2, r3
 80046e6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80046e8:	b10b      	cbz	r3, 80046ee <__sflush_r+0x42>
 80046ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80046ec:	1ad2      	subs	r2, r2, r3
 80046ee:	2300      	movs	r3, #0
 80046f0:	4628      	mov	r0, r5
 80046f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80046f4:	6a21      	ldr	r1, [r4, #32]
 80046f6:	47b0      	blx	r6
 80046f8:	1c43      	adds	r3, r0, #1
 80046fa:	89a3      	ldrh	r3, [r4, #12]
 80046fc:	d106      	bne.n	800470c <__sflush_r+0x60>
 80046fe:	6829      	ldr	r1, [r5, #0]
 8004700:	291d      	cmp	r1, #29
 8004702:	d82b      	bhi.n	800475c <__sflush_r+0xb0>
 8004704:	4a28      	ldr	r2, [pc, #160]	@ (80047a8 <__sflush_r+0xfc>)
 8004706:	410a      	asrs	r2, r1
 8004708:	07d6      	lsls	r6, r2, #31
 800470a:	d427      	bmi.n	800475c <__sflush_r+0xb0>
 800470c:	2200      	movs	r2, #0
 800470e:	6062      	str	r2, [r4, #4]
 8004710:	6922      	ldr	r2, [r4, #16]
 8004712:	04d9      	lsls	r1, r3, #19
 8004714:	6022      	str	r2, [r4, #0]
 8004716:	d504      	bpl.n	8004722 <__sflush_r+0x76>
 8004718:	1c42      	adds	r2, r0, #1
 800471a:	d101      	bne.n	8004720 <__sflush_r+0x74>
 800471c:	682b      	ldr	r3, [r5, #0]
 800471e:	b903      	cbnz	r3, 8004722 <__sflush_r+0x76>
 8004720:	6560      	str	r0, [r4, #84]	@ 0x54
 8004722:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004724:	602f      	str	r7, [r5, #0]
 8004726:	b1b9      	cbz	r1, 8004758 <__sflush_r+0xac>
 8004728:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800472c:	4299      	cmp	r1, r3
 800472e:	d002      	beq.n	8004736 <__sflush_r+0x8a>
 8004730:	4628      	mov	r0, r5
 8004732:	f7ff fbf3 	bl	8003f1c <_free_r>
 8004736:	2300      	movs	r3, #0
 8004738:	6363      	str	r3, [r4, #52]	@ 0x34
 800473a:	e00d      	b.n	8004758 <__sflush_r+0xac>
 800473c:	2301      	movs	r3, #1
 800473e:	4628      	mov	r0, r5
 8004740:	47b0      	blx	r6
 8004742:	4602      	mov	r2, r0
 8004744:	1c50      	adds	r0, r2, #1
 8004746:	d1c9      	bne.n	80046dc <__sflush_r+0x30>
 8004748:	682b      	ldr	r3, [r5, #0]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0c6      	beq.n	80046dc <__sflush_r+0x30>
 800474e:	2b1d      	cmp	r3, #29
 8004750:	d001      	beq.n	8004756 <__sflush_r+0xaa>
 8004752:	2b16      	cmp	r3, #22
 8004754:	d11d      	bne.n	8004792 <__sflush_r+0xe6>
 8004756:	602f      	str	r7, [r5, #0]
 8004758:	2000      	movs	r0, #0
 800475a:	e021      	b.n	80047a0 <__sflush_r+0xf4>
 800475c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004760:	b21b      	sxth	r3, r3
 8004762:	e01a      	b.n	800479a <__sflush_r+0xee>
 8004764:	690f      	ldr	r7, [r1, #16]
 8004766:	2f00      	cmp	r7, #0
 8004768:	d0f6      	beq.n	8004758 <__sflush_r+0xac>
 800476a:	0793      	lsls	r3, r2, #30
 800476c:	bf18      	it	ne
 800476e:	2300      	movne	r3, #0
 8004770:	680e      	ldr	r6, [r1, #0]
 8004772:	bf08      	it	eq
 8004774:	694b      	ldreq	r3, [r1, #20]
 8004776:	1bf6      	subs	r6, r6, r7
 8004778:	600f      	str	r7, [r1, #0]
 800477a:	608b      	str	r3, [r1, #8]
 800477c:	2e00      	cmp	r6, #0
 800477e:	ddeb      	ble.n	8004758 <__sflush_r+0xac>
 8004780:	4633      	mov	r3, r6
 8004782:	463a      	mov	r2, r7
 8004784:	4628      	mov	r0, r5
 8004786:	6a21      	ldr	r1, [r4, #32]
 8004788:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800478c:	47e0      	blx	ip
 800478e:	2800      	cmp	r0, #0
 8004790:	dc07      	bgt.n	80047a2 <__sflush_r+0xf6>
 8004792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004796:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800479a:	f04f 30ff 	mov.w	r0, #4294967295
 800479e:	81a3      	strh	r3, [r4, #12]
 80047a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80047a2:	4407      	add	r7, r0
 80047a4:	1a36      	subs	r6, r6, r0
 80047a6:	e7e9      	b.n	800477c <__sflush_r+0xd0>
 80047a8:	dfbffffe 	.word	0xdfbffffe

080047ac <_fflush_r>:
 80047ac:	b538      	push	{r3, r4, r5, lr}
 80047ae:	690b      	ldr	r3, [r1, #16]
 80047b0:	4605      	mov	r5, r0
 80047b2:	460c      	mov	r4, r1
 80047b4:	b913      	cbnz	r3, 80047bc <_fflush_r+0x10>
 80047b6:	2500      	movs	r5, #0
 80047b8:	4628      	mov	r0, r5
 80047ba:	bd38      	pop	{r3, r4, r5, pc}
 80047bc:	b118      	cbz	r0, 80047c6 <_fflush_r+0x1a>
 80047be:	6a03      	ldr	r3, [r0, #32]
 80047c0:	b90b      	cbnz	r3, 80047c6 <_fflush_r+0x1a>
 80047c2:	f7ff f9b1 	bl	8003b28 <__sinit>
 80047c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d0f3      	beq.n	80047b6 <_fflush_r+0xa>
 80047ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80047d0:	07d0      	lsls	r0, r2, #31
 80047d2:	d404      	bmi.n	80047de <_fflush_r+0x32>
 80047d4:	0599      	lsls	r1, r3, #22
 80047d6:	d402      	bmi.n	80047de <_fflush_r+0x32>
 80047d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047da:	f7ff fb9c 	bl	8003f16 <__retarget_lock_acquire_recursive>
 80047de:	4628      	mov	r0, r5
 80047e0:	4621      	mov	r1, r4
 80047e2:	f7ff ff63 	bl	80046ac <__sflush_r>
 80047e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80047e8:	4605      	mov	r5, r0
 80047ea:	07da      	lsls	r2, r3, #31
 80047ec:	d4e4      	bmi.n	80047b8 <_fflush_r+0xc>
 80047ee:	89a3      	ldrh	r3, [r4, #12]
 80047f0:	059b      	lsls	r3, r3, #22
 80047f2:	d4e1      	bmi.n	80047b8 <_fflush_r+0xc>
 80047f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80047f6:	f7ff fb8f 	bl	8003f18 <__retarget_lock_release_recursive>
 80047fa:	e7dd      	b.n	80047b8 <_fflush_r+0xc>

080047fc <__swhatbuf_r>:
 80047fc:	b570      	push	{r4, r5, r6, lr}
 80047fe:	460c      	mov	r4, r1
 8004800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004804:	4615      	mov	r5, r2
 8004806:	2900      	cmp	r1, #0
 8004808:	461e      	mov	r6, r3
 800480a:	b096      	sub	sp, #88	@ 0x58
 800480c:	da0c      	bge.n	8004828 <__swhatbuf_r+0x2c>
 800480e:	89a3      	ldrh	r3, [r4, #12]
 8004810:	2100      	movs	r1, #0
 8004812:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004816:	bf14      	ite	ne
 8004818:	2340      	movne	r3, #64	@ 0x40
 800481a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800481e:	2000      	movs	r0, #0
 8004820:	6031      	str	r1, [r6, #0]
 8004822:	602b      	str	r3, [r5, #0]
 8004824:	b016      	add	sp, #88	@ 0x58
 8004826:	bd70      	pop	{r4, r5, r6, pc}
 8004828:	466a      	mov	r2, sp
 800482a:	f000 f849 	bl	80048c0 <_fstat_r>
 800482e:	2800      	cmp	r0, #0
 8004830:	dbed      	blt.n	800480e <__swhatbuf_r+0x12>
 8004832:	9901      	ldr	r1, [sp, #4]
 8004834:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004838:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800483c:	4259      	negs	r1, r3
 800483e:	4159      	adcs	r1, r3
 8004840:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004844:	e7eb      	b.n	800481e <__swhatbuf_r+0x22>

08004846 <__smakebuf_r>:
 8004846:	898b      	ldrh	r3, [r1, #12]
 8004848:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800484a:	079d      	lsls	r5, r3, #30
 800484c:	4606      	mov	r6, r0
 800484e:	460c      	mov	r4, r1
 8004850:	d507      	bpl.n	8004862 <__smakebuf_r+0x1c>
 8004852:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004856:	6023      	str	r3, [r4, #0]
 8004858:	6123      	str	r3, [r4, #16]
 800485a:	2301      	movs	r3, #1
 800485c:	6163      	str	r3, [r4, #20]
 800485e:	b003      	add	sp, #12
 8004860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004862:	466a      	mov	r2, sp
 8004864:	ab01      	add	r3, sp, #4
 8004866:	f7ff ffc9 	bl	80047fc <__swhatbuf_r>
 800486a:	9f00      	ldr	r7, [sp, #0]
 800486c:	4605      	mov	r5, r0
 800486e:	4639      	mov	r1, r7
 8004870:	4630      	mov	r0, r6
 8004872:	f7ff fbbd 	bl	8003ff0 <_malloc_r>
 8004876:	b948      	cbnz	r0, 800488c <__smakebuf_r+0x46>
 8004878:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800487c:	059a      	lsls	r2, r3, #22
 800487e:	d4ee      	bmi.n	800485e <__smakebuf_r+0x18>
 8004880:	f023 0303 	bic.w	r3, r3, #3
 8004884:	f043 0302 	orr.w	r3, r3, #2
 8004888:	81a3      	strh	r3, [r4, #12]
 800488a:	e7e2      	b.n	8004852 <__smakebuf_r+0xc>
 800488c:	89a3      	ldrh	r3, [r4, #12]
 800488e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004892:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004896:	81a3      	strh	r3, [r4, #12]
 8004898:	9b01      	ldr	r3, [sp, #4]
 800489a:	6020      	str	r0, [r4, #0]
 800489c:	b15b      	cbz	r3, 80048b6 <__smakebuf_r+0x70>
 800489e:	4630      	mov	r0, r6
 80048a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048a4:	f000 f81e 	bl	80048e4 <_isatty_r>
 80048a8:	b128      	cbz	r0, 80048b6 <__smakebuf_r+0x70>
 80048aa:	89a3      	ldrh	r3, [r4, #12]
 80048ac:	f023 0303 	bic.w	r3, r3, #3
 80048b0:	f043 0301 	orr.w	r3, r3, #1
 80048b4:	81a3      	strh	r3, [r4, #12]
 80048b6:	89a3      	ldrh	r3, [r4, #12]
 80048b8:	431d      	orrs	r5, r3
 80048ba:	81a5      	strh	r5, [r4, #12]
 80048bc:	e7cf      	b.n	800485e <__smakebuf_r+0x18>
	...

080048c0 <_fstat_r>:
 80048c0:	b538      	push	{r3, r4, r5, lr}
 80048c2:	2300      	movs	r3, #0
 80048c4:	4d06      	ldr	r5, [pc, #24]	@ (80048e0 <_fstat_r+0x20>)
 80048c6:	4604      	mov	r4, r0
 80048c8:	4608      	mov	r0, r1
 80048ca:	4611      	mov	r1, r2
 80048cc:	602b      	str	r3, [r5, #0]
 80048ce:	f7fc f87d 	bl	80009cc <_fstat>
 80048d2:	1c43      	adds	r3, r0, #1
 80048d4:	d102      	bne.n	80048dc <_fstat_r+0x1c>
 80048d6:	682b      	ldr	r3, [r5, #0]
 80048d8:	b103      	cbz	r3, 80048dc <_fstat_r+0x1c>
 80048da:	6023      	str	r3, [r4, #0]
 80048dc:	bd38      	pop	{r3, r4, r5, pc}
 80048de:	bf00      	nop
 80048e0:	20000300 	.word	0x20000300

080048e4 <_isatty_r>:
 80048e4:	b538      	push	{r3, r4, r5, lr}
 80048e6:	2300      	movs	r3, #0
 80048e8:	4d05      	ldr	r5, [pc, #20]	@ (8004900 <_isatty_r+0x1c>)
 80048ea:	4604      	mov	r4, r0
 80048ec:	4608      	mov	r0, r1
 80048ee:	602b      	str	r3, [r5, #0]
 80048f0:	f7fc f87b 	bl	80009ea <_isatty>
 80048f4:	1c43      	adds	r3, r0, #1
 80048f6:	d102      	bne.n	80048fe <_isatty_r+0x1a>
 80048f8:	682b      	ldr	r3, [r5, #0]
 80048fa:	b103      	cbz	r3, 80048fe <_isatty_r+0x1a>
 80048fc:	6023      	str	r3, [r4, #0]
 80048fe:	bd38      	pop	{r3, r4, r5, pc}
 8004900:	20000300 	.word	0x20000300

08004904 <_sbrk_r>:
 8004904:	b538      	push	{r3, r4, r5, lr}
 8004906:	2300      	movs	r3, #0
 8004908:	4d05      	ldr	r5, [pc, #20]	@ (8004920 <_sbrk_r+0x1c>)
 800490a:	4604      	mov	r4, r0
 800490c:	4608      	mov	r0, r1
 800490e:	602b      	str	r3, [r5, #0]
 8004910:	f7fc f882 	bl	8000a18 <_sbrk>
 8004914:	1c43      	adds	r3, r0, #1
 8004916:	d102      	bne.n	800491e <_sbrk_r+0x1a>
 8004918:	682b      	ldr	r3, [r5, #0]
 800491a:	b103      	cbz	r3, 800491e <_sbrk_r+0x1a>
 800491c:	6023      	str	r3, [r4, #0]
 800491e:	bd38      	pop	{r3, r4, r5, pc}
 8004920:	20000300 	.word	0x20000300

08004924 <memchr>:
 8004924:	4603      	mov	r3, r0
 8004926:	b510      	push	{r4, lr}
 8004928:	b2c9      	uxtb	r1, r1
 800492a:	4402      	add	r2, r0
 800492c:	4293      	cmp	r3, r2
 800492e:	4618      	mov	r0, r3
 8004930:	d101      	bne.n	8004936 <memchr+0x12>
 8004932:	2000      	movs	r0, #0
 8004934:	e003      	b.n	800493e <memchr+0x1a>
 8004936:	7804      	ldrb	r4, [r0, #0]
 8004938:	3301      	adds	r3, #1
 800493a:	428c      	cmp	r4, r1
 800493c:	d1f6      	bne.n	800492c <memchr+0x8>
 800493e:	bd10      	pop	{r4, pc}

08004940 <_init>:
 8004940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004942:	bf00      	nop
 8004944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004946:	bc08      	pop	{r3}
 8004948:	469e      	mov	lr, r3
 800494a:	4770      	bx	lr

0800494c <_fini>:
 800494c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800494e:	bf00      	nop
 8004950:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004952:	bc08      	pop	{r3}
 8004954:	469e      	mov	lr, r3
 8004956:	4770      	bx	lr
