`timescale 1 ns/100 ps
// Version: v11.8 11.8.0.26


module fifo8b2048(
       DATA,
       Q,
       WE,
       RE,
       CLK,
       FULL,
       EMPTY,
       RESET
    );
input  [7:0] DATA;
output [7:0] Q;
input  WE;
input  RE;
input  CLK;
output FULL;
output EMPTY;
input  RESET;

    wire READ_RESET_P, \MEM_RADDR[0] , \RBINNXTSHIFT[0] , 
        \MEM_WADDR[0] , \WBINNXTSHIFT[0] , \MEM_RADDR[1] , 
        \RBINNXTSHIFT[1] , \MEM_WADDR[1] , \WBINNXTSHIFT[1] , 
        \MEM_RADDR[2] , \RBINNXTSHIFT[2] , \MEM_WADDR[2] , 
        \WBINNXTSHIFT[2] , \MEM_RADDR[3] , \RBINNXTSHIFT[3] , 
        \MEM_WADDR[3] , \WBINNXTSHIFT[3] , \MEM_RADDR[4] , 
        \RBINNXTSHIFT[4] , \MEM_WADDR[4] , \WBINNXTSHIFT[4] , 
        \MEM_RADDR[5] , \RBINNXTSHIFT[5] , \MEM_WADDR[5] , 
        \WBINNXTSHIFT[5] , \MEM_RADDR[6] , \RBINNXTSHIFT[6] , 
        \MEM_WADDR[6] , \WBINNXTSHIFT[6] , \MEM_RADDR[7] , 
        \RBINNXTSHIFT[7] , \MEM_WADDR[7] , \WBINNXTSHIFT[7] , 
        \MEM_RADDR[8] , \RBINNXTSHIFT[8] , \MEM_WADDR[8] , 
        \WBINNXTSHIFT[8] , \MEM_RADDR[9] , \RBINNXTSHIFT[9] , 
        \MEM_WADDR[9] , \WBINNXTSHIFT[9] , \MEM_RADDR[10] , 
        \RBINNXTSHIFT[10] , \MEM_WADDR[10] , \WBINNXTSHIFT[10] , 
        \MEM_RADDR[11] , \RBINNXTSHIFT[11] , \MEM_WADDR[11] , 
        \WBINNXTSHIFT[11] , FULLINT, MEMORYWE, MEMWENEG, \WGRY[0] , 
        \WGRY[1] , \WGRY[2] , \WGRY[3] , \WGRY[4] , \WGRY[5] , 
        \WGRY[6] , \WGRY[7] , \WGRY[8] , \WGRY[9] , \WGRY[10] , 
        \WGRY[11] , EMPTYINT, MEMORYRE, MEMRENEG, DVLDI, DVLDX, 
        \RGRY[0] , \RGRY[1] , \RGRY[2] , \RGRY[3] , \RGRY[4] , 
        \RGRY[5] , \RGRY[6] , \RGRY[7] , \RGRY[8] , \RGRY[9] , 
        \RGRY[10] , \RGRY[11] , \QXI[0] , \QXI[1] , \QXI[2] , \QXI[3] , 
        \QXI[4] , \QXI[5] , \QXI[6] , \QXI[7] , XOR2_12_Y, XOR2_20_Y, 
        XOR2_40_Y, XOR2_41_Y, XOR2_60_Y, XOR2_68_Y, XOR2_52_Y, 
        XOR2_17_Y, XOR2_51_Y, XOR2_30_Y, XOR2_63_Y, XOR2_4_Y, 
        AND2_34_Y, AND2_16_Y, AND2_44_Y, AND2_4_Y, AND2_15_Y, AND2_1_Y, 
        AND2_29_Y, AND2_23_Y, AND2_32_Y, AND2_25_Y, AND2_31_Y, 
        XOR2_54_Y, XOR2_5_Y, XOR2_9_Y, XOR2_2_Y, XOR2_10_Y, XOR2_23_Y, 
        XOR2_49_Y, XOR2_3_Y, XOR2_13_Y, XOR2_61_Y, XOR2_47_Y, XOR2_6_Y, 
        AND2_19_Y, AO1_29_Y, AND2_17_Y, AO1_8_Y, AND2_50_Y, AO1_35_Y, 
        AND2_18_Y, AO1_30_Y, AND2_30_Y, AO1_15_Y, AND2_45_Y, AND2_39_Y, 
        AO1_31_Y, AND2_56_Y, AO1_0_Y, AND2_3_Y, AND2_53_Y, AO1_32_Y, 
        AND2_0_Y, AND2_58_Y, AND2_35_Y, AND2_59_Y, AND2_12_Y, 
        AND2_33_Y, AND2_27_Y, AND2_37_Y, AND2_57_Y, AO1_14_Y, AO1_23_Y, 
        AO1_6_Y, AO1_11_Y, AO1_2_Y, AO1_21_Y, AO1_18_Y, AO1_7_Y, 
        AO1_16_Y, AO1_34_Y, XOR2_8_Y, XOR2_48_Y, XOR2_35_Y, XOR2_58_Y, 
        XOR2_26_Y, XOR2_28_Y, XOR2_70_Y, XOR2_64_Y, XOR2_11_Y, 
        XOR2_37_Y, XOR2_43_Y, NAND2_3_Y, XOR2_29_Y, XOR2_24_Y, 
        XOR2_16_Y, XOR2_50_Y, XOR2_45_Y, XOR2_25_Y, XOR2_34_Y, 
        XOR2_42_Y, XOR2_44_Y, XOR2_14_Y, XOR2_36_Y, XOR2_1_Y, 
        AND2_43_Y, AND2_9_Y, AND2_6_Y, AND2_46_Y, AND2_10_Y, AND2_49_Y, 
        AND2_14_Y, AND2_54_Y, AND2_47_Y, AND2_2_Y, AND2_5_Y, XOR2_33_Y, 
        XOR2_27_Y, XOR2_15_Y, XOR2_62_Y, XOR2_59_Y, XOR2_55_Y, 
        XOR2_0_Y, XOR2_46_Y, XOR2_18_Y, XOR2_39_Y, XOR2_57_Y, 
        XOR2_21_Y, AND2_11_Y, AO1_20_Y, AND2_52_Y, AO1_3_Y, AND2_51_Y, 
        AO1_4_Y, AND2_55_Y, AO1_17_Y, AND2_42_Y, AO1_33_Y, AND2_8_Y, 
        AND2_13_Y, AO1_22_Y, AND2_28_Y, AO1_27_Y, AND2_24_Y, AND2_41_Y, 
        AO1_13_Y, AND2_38_Y, AND2_21_Y, AND2_20_Y, AND2_22_Y, AND2_7_Y, 
        AND2_36_Y, AND2_40_Y, AND2_48_Y, AND2_26_Y, AO1_1_Y, AO1_25_Y, 
        AO1_24_Y, AO1_19_Y, AO1_9_Y, AO1_10_Y, AO1_5_Y, AO1_26_Y, 
        AO1_12_Y, AO1_28_Y, XOR2_66_Y, XOR2_53_Y, XOR2_56_Y, XOR2_19_Y, 
        XOR2_32_Y, XOR2_7_Y, XOR2_65_Y, XOR2_69_Y, XOR2_31_Y, 
        XOR2_22_Y, XOR2_67_Y, MX2_17_Y, MX2_34_Y, MX2_32_Y, MX2_39_Y, 
        MX2_3_Y, MX2_1_Y, MX2_15_Y, MX2_12_Y, DFN1E1C0_2_Q, 
        DFN1E1C0_3_Q, DFN1E1C0_0_Q, DFN1E1C0_1_Q, OR2_0_Y, OR2A_1_Y, 
        OR2A_3_Y, NAND2_0_Y, OR2_9_Y, OR2A_2_Y, OR2A_0_Y, NAND2_2_Y, 
        OR2_3_Y, OR2_4_Y, OR2_5_Y, OR2_7_Y, OR2_6_Y, OR2_8_Y, OR2_1_Y, 
        OR2_2_Y, INV_7_Y, INV_3_Y, INV_2_Y, INV_6_Y, INV_1_Y, INV_5_Y, 
        INV_0_Y, INV_4_Y, RAM4K9_0_DOUTB0, RAM4K9_0_DOUTB1, 
        RAM4K9_0_DOUTB2, RAM4K9_0_DOUTB3, RAM4K9_0_DOUTB4, 
        RAM4K9_0_DOUTB5, RAM4K9_0_DOUTB6, RAM4K9_0_DOUTB7, 
        RAM4K9_1_DOUTB0, RAM4K9_1_DOUTB1, RAM4K9_1_DOUTB2, 
        RAM4K9_1_DOUTB3, RAM4K9_1_DOUTB4, RAM4K9_1_DOUTB5, 
        RAM4K9_1_DOUTB6, RAM4K9_1_DOUTB7, RAM4K9_2_DOUTB0, 
        RAM4K9_2_DOUTB1, RAM4K9_2_DOUTB2, RAM4K9_2_DOUTB3, 
        RAM4K9_2_DOUTB4, RAM4K9_2_DOUTB5, RAM4K9_2_DOUTB6, 
        RAM4K9_2_DOUTB7, RAM4K9_3_DOUTB0, RAM4K9_3_DOUTB1, 
        RAM4K9_3_DOUTB2, RAM4K9_3_DOUTB3, RAM4K9_3_DOUTB4, 
        RAM4K9_3_DOUTB5, RAM4K9_3_DOUTB6, RAM4K9_3_DOUTB7, 
        RAM4K9_0_DOUTA0, RAM4K9_0_DOUTA1, RAM4K9_0_DOUTA2, 
        RAM4K9_0_DOUTA3, RAM4K9_0_DOUTA4, RAM4K9_0_DOUTA5, 
        RAM4K9_0_DOUTA6, RAM4K9_0_DOUTA7, RAM4K9_1_DOUTA0, 
        RAM4K9_1_DOUTA1, RAM4K9_1_DOUTA2, RAM4K9_1_DOUTA3, 
        RAM4K9_1_DOUTA4, RAM4K9_1_DOUTA5, RAM4K9_1_DOUTA6, 
        RAM4K9_1_DOUTA7, RAM4K9_2_DOUTA0, RAM4K9_2_DOUTA1, 
        RAM4K9_2_DOUTA2, RAM4K9_2_DOUTA3, RAM4K9_2_DOUTA4, 
        RAM4K9_2_DOUTA5, RAM4K9_2_DOUTA6, RAM4K9_2_DOUTA7, 
        RAM4K9_3_DOUTA0, RAM4K9_3_DOUTA1, RAM4K9_3_DOUTA2, 
        RAM4K9_3_DOUTA3, RAM4K9_3_DOUTA4, RAM4K9_3_DOUTA5, 
        RAM4K9_3_DOUTA6, RAM4K9_3_DOUTA7, BUFF_2_Y, BUFF_1_Y, MX2_23_Y, 
        MX2_36_Y, MX2_24_Y, MX2_13_Y, MX2_30_Y, MX2_25_Y, MX2_8_Y, 
        MX2_16_Y, MX2_10_Y, MX2_19_Y, MX2_18_Y, MX2_6_Y, MX2_14_Y, 
        MX2_27_Y, MX2_2_Y, MX2_9_Y, BUFF_3_Y, BUFF_0_Y, MX2_4_Y, 
        MX2_37_Y, MX2_28_Y, MX2_31_Y, MX2_29_Y, MX2_0_Y, MX2_7_Y, 
        MX2_35_Y, MX2_5_Y, MX2_38_Y, MX2_20_Y, MX2_22_Y, MX2_21_Y, 
        MX2_11_Y, MX2_33_Y, MX2_26_Y, AND3_0_Y, XNOR2_20_Y, XNOR2_10_Y, 
        XNOR2_6_Y, XNOR2_11_Y, XNOR2_12_Y, XNOR2_22_Y, XNOR2_9_Y, 
        XNOR2_16_Y, XNOR2_18_Y, XNOR2_14_Y, XNOR2_8_Y, XNOR2_21_Y, 
        AND3_7_Y, AND3_8_Y, AND3_9_Y, AND3_6_Y, AND2A_0_Y, AND3_1_Y, 
        XOR2_38_Y, XNOR2_1_Y, XNOR2_15_Y, XNOR2_19_Y, XNOR2_17_Y, 
        XNOR2_0_Y, XNOR2_4_Y, XNOR2_13_Y, XNOR2_7_Y, XNOR2_2_Y, 
        XNOR2_3_Y, XNOR2_5_Y, AND3_5_Y, AND3_2_Y, AND3_4_Y, AND3_3_Y, 
        NAND2_1_Y, VCC, GND;
    wire GND_power_net1;
    wire VCC_power_net1;
    assign GND = GND_power_net1;
    assign VCC = VCC_power_net1;
    
    INV INV_0 (.A(MEMWENEG), .Y(INV_0_Y));
    AND2 AND2_2 (.A(\MEM_WADDR[10] ), .B(GND), .Y(AND2_2_Y));
    AND3 AND3_6 (.A(XNOR2_12_Y), .B(XNOR2_22_Y), .C(XNOR2_9_Y), .Y(
        AND3_6_Y));
    AND2 AND2_20 (.A(AND2_41_Y), .B(AND2_42_Y), .Y(AND2_20_Y));
    XNOR2 XNOR2_13 (.A(\MEM_RADDR[6] ), .B(\WBINNXTSHIFT[6] ), .Y(
        XNOR2_13_Y));
    AO1 AO1_11 (.A(XOR2_10_Y), .B(AO1_6_Y), .C(AND2_4_Y), .Y(AO1_11_Y));
    AND2 AND2_11 (.A(XOR2_33_Y), .B(XOR2_27_Y), .Y(AND2_11_Y));
    XOR2 \XOR2_WBINNXTSHIFT[2]  (.A(XOR2_53_Y), .B(AO1_1_Y), .Y(
        \WBINNXTSHIFT[2] ));
    AND2 AND2_22 (.A(AND2_11_Y), .B(XOR2_15_Y), .Y(AND2_22_Y));
    DFN1C0 \DFN1C0_RGRY[9]  (.D(XOR2_30_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[9] ));
    DFN1C0 DFN1C0_FULL (.D(FULLINT), .CLK(CLK), .CLR(READ_RESET_P), .Q(
        FULL));
    XNOR2 XNOR2_9 (.A(\RBINNXTSHIFT[5] ), .B(\MEM_WADDR[5] ), .Y(
        XNOR2_9_Y));
    XOR2 XOR2_19 (.A(\MEM_WADDR[4] ), .B(GND), .Y(XOR2_19_Y));
    AND2 AND2_44 (.A(\MEM_RADDR[3] ), .B(GND), .Y(AND2_44_Y));
    AO1 AO1_31 (.A(AND2_18_Y), .B(AO1_8_Y), .C(AO1_35_Y), .Y(AO1_31_Y));
    XOR2 XOR2_1 (.A(\WBINNXTSHIFT[11] ), .B(GND), .Y(XOR2_1_Y));
    XOR2 XOR2_23 (.A(\MEM_RADDR[5] ), .B(GND), .Y(XOR2_23_Y));
    MX2 MX2_17 (.A(MX2_21_Y), .B(MX2_11_Y), .S(DFN1E1C0_3_Q), .Y(
        MX2_17_Y));
    DFN1E1C0 \DFN1E1C0_Q[1]  (.D(\QXI[1] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[1]));
    DFN1E1C0 \DFN1E1C0_Q[4]  (.D(\QXI[4] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[4]));
    NAND2 NAND2_2 (.A(\MEM_RADDR[10] ), .B(\MEM_RADDR[9] ), .Y(
        NAND2_2_Y));
    OR2 OR2_2 (.A(NAND2_2_Y), .B(MEMRENEG), .Y(OR2_2_Y));
    INV INV_1 (.A(MEMWENEG), .Y(INV_1_Y));
    DFN1E1C0 \DFN1E1C0_Q[7]  (.D(\QXI[7] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[7]));
    NAND2 NAND2_3 (.A(EMPTY), .B(VCC), .Y(NAND2_3_Y));
    XOR2 XOR2_47 (.A(\MEM_RADDR[10] ), .B(GND), .Y(XOR2_47_Y));
    XOR2 XOR2_38 (.A(\MEM_RADDR[11] ), .B(\WBINNXTSHIFT[11] ), .Y(
        XOR2_38_Y));
    XOR2 \XOR2_RBINNXTSHIFT[0]  (.A(\MEM_RADDR[0] ), .B(MEMORYRE), .Y(
        \RBINNXTSHIFT[0] ));
    MX2 \MX2_QXI[6]  (.A(MX2_24_Y), .B(MX2_13_Y), .S(DFN1E1C0_1_Q), .Y(
        \QXI[6] ));
    MX2 MX2_21 (.A(RAM4K9_0_DOUTA0), .B(RAM4K9_1_DOUTA0), .S(BUFF_3_Y), 
        .Y(MX2_21_Y));
    AO1 AO1_7 (.A(XOR2_13_Y), .B(AO1_18_Y), .C(AND2_23_Y), .Y(AO1_7_Y));
    DFN1C0 \DFN1C0_WGRY[6]  (.D(XOR2_34_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[6] ));
    AND2 AND2_18 (.A(XOR2_49_Y), .B(XOR2_3_Y), .Y(AND2_18_Y));
    AND2 AND2_15 (.A(\MEM_RADDR[5] ), .B(GND), .Y(AND2_15_Y));
    INV INV_7 (.A(MEMWENEG), .Y(INV_7_Y));
    AO1 AO1_25 (.A(XOR2_15_Y), .B(AO1_1_Y), .C(AND2_9_Y), .Y(AO1_25_Y));
    XOR2 XOR2_45 (.A(\WBINNXTSHIFT[4] ), .B(\WBINNXTSHIFT[5] ), .Y(
        XOR2_45_Y));
    XOR2 \XOR2_RBINNXTSHIFT[9]  (.A(XOR2_11_Y), .B(AO1_7_Y), .Y(
        \RBINNXTSHIFT[9] ));
    AND2 AND2_1 (.A(\MEM_RADDR[6] ), .B(GND), .Y(AND2_1_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[0]  (.D(\WBINNXTSHIFT[0] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[0] ));
    XNOR2 XNOR2_21 (.A(\RBINNXTSHIFT[10] ), .B(\MEM_WADDR[10] ), .Y(
        XNOR2_21_Y));
    AND2 AND2_49 (.A(\MEM_WADDR[6] ), .B(GND), .Y(AND2_49_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[3]  (.D(\WBINNXTSHIFT[3] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[3] ));
    DFN1C0 \DFN1C0_MEM_RADDR[1]  (.D(\RBINNXTSHIFT[1] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[1] ));
    AO1 AO1_8 (.A(XOR2_23_Y), .B(AND2_4_Y), .C(AND2_15_Y), .Y(AO1_8_Y));
    RAM4K9 RAM4K9_0 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(GND), .ADDRB10(GND), .ADDRB9(GND), 
        .ADDRB8(\MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[7]), .DINA6(DATA[6]), 
        .DINA5(DATA[5]), .DINA4(DATA[4]), .DINA3(DATA[3]), .DINA2(
        DATA[2]), .DINA1(DATA[1]), .DINA0(DATA[0]), .DINB8(GND), 
        .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), .DINB3(GND)
        , .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(VCC), 
        .WIDTHA1(VCC), .WIDTHB0(VCC), .WIDTHB1(VCC), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_3_Y), .BLKB(
        OR2_4_Y), .WENA(GND), .WENB(VCC), .CLKA(CLK), .CLKB(CLK), 
        .RESET(READ_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_0_DOUTA7), 
        .DOUTA6(RAM4K9_0_DOUTA6), .DOUTA5(RAM4K9_0_DOUTA5), .DOUTA4(
        RAM4K9_0_DOUTA4), .DOUTA3(RAM4K9_0_DOUTA3), .DOUTA2(
        RAM4K9_0_DOUTA2), .DOUTA1(RAM4K9_0_DOUTA1), .DOUTA0(
        RAM4K9_0_DOUTA0), .DOUTB8(), .DOUTB7(RAM4K9_0_DOUTB7), .DOUTB6(
        RAM4K9_0_DOUTB6), .DOUTB5(RAM4K9_0_DOUTB5), .DOUTB4(
        RAM4K9_0_DOUTB4), .DOUTB3(RAM4K9_0_DOUTB3), .DOUTB2(
        RAM4K9_0_DOUTB2), .DOUTB1(RAM4K9_0_DOUTB1), .DOUTB0(
        RAM4K9_0_DOUTB0));
    AND2 AND2_10 (.A(\MEM_WADDR[5] ), .B(GND), .Y(AND2_10_Y));
    AND2 AND2_7 (.A(AND2_13_Y), .B(XOR2_59_Y), .Y(AND2_7_Y));
    XOR2 XOR2_20 (.A(\RBINNXTSHIFT[1] ), .B(\RBINNXTSHIFT[2] ), .Y(
        XOR2_20_Y));
    XOR2 XOR2_63 (.A(\RBINNXTSHIFT[10] ), .B(\RBINNXTSHIFT[11] ), .Y(
        XOR2_63_Y));
    AND2 AND2_12 (.A(AND2_39_Y), .B(XOR2_10_Y), .Y(AND2_12_Y));
    DFN1C0 \DFN1C0_WGRY[5]  (.D(XOR2_25_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[5] ));
    XOR2 XOR2_52 (.A(\RBINNXTSHIFT[6] ), .B(\RBINNXTSHIFT[7] ), .Y(
        XOR2_52_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[4]  (.D(\WBINNXTSHIFT[4] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[4] ));
    AO1 AO1_15 (.A(XOR2_6_Y), .B(AND2_25_Y), .C(AND2_31_Y), .Y(
        AO1_15_Y));
    XOR2 \XOR2_WBINNXTSHIFT[0]  (.A(\MEM_WADDR[0] ), .B(MEMORYWE), .Y(
        \WBINNXTSHIFT[0] ));
    MX2 MX2_5 (.A(RAM4K9_0_DOUTA5), .B(RAM4K9_1_DOUTA5), .S(BUFF_0_Y), 
        .Y(MX2_5_Y));
    DFN1C0 \DFN1C0_WGRY[7]  (.D(XOR2_42_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[7] ));
    MX2 MX2_25 (.A(RAM4K9_2_DOUTB3), .B(RAM4K9_3_DOUTB3), .S(BUFF_2_Y), 
        .Y(MX2_25_Y));
    AND2 AND2_EMPTYINT (.A(AND3_0_Y), .B(XNOR2_20_Y), .Y(EMPTYINT));
    XOR2 XOR2_24 (.A(\WBINNXTSHIFT[1] ), .B(\WBINNXTSHIFT[2] ), .Y(
        XOR2_24_Y));
    AND2 AND2_57 (.A(\MEM_RADDR[0] ), .B(MEMORYRE), .Y(AND2_57_Y));
    MX2 \MX2_QXI[0]  (.A(MX2_14_Y), .B(MX2_27_Y), .S(DFN1E1C0_1_Q), .Y(
        \QXI[0] ));
    XOR2 XOR2_21 (.A(\MEM_WADDR[11] ), .B(GND), .Y(XOR2_21_Y));
    BUFF BUFF_2 (.A(DFN1E1C0_0_Q), .Y(BUFF_2_Y));
    AO1 AO1_35 (.A(XOR2_3_Y), .B(AND2_1_Y), .C(AND2_29_Y), .Y(AO1_35_Y)
        );
    XOR2 \XOR2_WBINNXTSHIFT[9]  (.A(XOR2_31_Y), .B(AO1_26_Y), .Y(
        \WBINNXTSHIFT[9] ));
    MX2 \MX2_QXI[5]  (.A(MX2_10_Y), .B(MX2_19_Y), .S(DFN1E1C0_1_Q), .Y(
        \QXI[5] ));
    OR2 OR2_8 (.A(OR2A_0_Y), .B(MEMRENEG), .Y(OR2_8_Y));
    AND2 AND2_46 (.A(\MEM_WADDR[4] ), .B(GND), .Y(AND2_46_Y));
    XOR2 \XOR2_RBINNXTSHIFT[8]  (.A(XOR2_64_Y), .B(AO1_18_Y), .Y(
        \RBINNXTSHIFT[8] ));
    XOR2 XOR2_16 (.A(\WBINNXTSHIFT[2] ), .B(\WBINNXTSHIFT[3] ), .Y(
        XOR2_16_Y));
    XOR2 XOR2_60 (.A(\RBINNXTSHIFT[4] ), .B(\RBINNXTSHIFT[5] ), .Y(
        XOR2_60_Y));
    OR2 OR2_4 (.A(OR2_9_Y), .B(MEMRENEG), .Y(OR2_4_Y));
    AND2 AND2_43 (.A(\MEM_WADDR[1] ), .B(GND), .Y(AND2_43_Y));
    AO1 AO1_24 (.A(AND2_52_Y), .B(AO1_1_Y), .C(AO1_20_Y), .Y(AO1_24_Y));
    OR2 OR2_9 (.A(\MEM_RADDR[10] ), .B(\MEM_RADDR[9] ), .Y(OR2_9_Y));
    AND3 AND3_3 (.A(XNOR2_17_Y), .B(XNOR2_0_Y), .C(XNOR2_4_Y), .Y(
        AND3_3_Y));
    INV INV_5 (.A(MEMRENEG), .Y(INV_5_Y));
    MX2 MX2_20 (.A(RAM4K9_0_DOUTA2), .B(RAM4K9_1_DOUTA2), .S(BUFF_3_Y), 
        .Y(MX2_20_Y));
    OR2 OR2_0 (.A(\MEM_WADDR[10] ), .B(\MEM_WADDR[9] ), .Y(OR2_0_Y));
    MX2 MX2_19 (.A(RAM4K9_2_DOUTB5), .B(RAM4K9_3_DOUTB5), .S(BUFF_1_Y), 
        .Y(MX2_19_Y));
    INV MEMWEBUBBLE (.A(MEMORYWE), .Y(MEMWENEG));
    AND2 AND2_6 (.A(\MEM_WADDR[3] ), .B(GND), .Y(AND2_6_Y));
    XOR2 XOR2_64 (.A(\MEM_RADDR[8] ), .B(GND), .Y(XOR2_64_Y));
    AND3 AND3_0 (.A(AND3_8_Y), .B(XNOR2_8_Y), .C(XNOR2_21_Y), .Y(
        AND3_0_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[2]  (.D(\RBINNXTSHIFT[2] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[2] ));
    XOR2 XOR2_61 (.A(\MEM_RADDR[9] ), .B(GND), .Y(XOR2_61_Y));
    XOR2 XOR2_57 (.A(\MEM_WADDR[10] ), .B(GND), .Y(XOR2_57_Y));
    DFN1C0 \DFN1C0_RGRY[2]  (.D(XOR2_40_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[2] ));
    INV INV_3 (.A(MEMRENEG), .Y(INV_3_Y));
    XOR2 XOR2_33 (.A(\MEM_WADDR[0] ), .B(MEMORYWE), .Y(XOR2_33_Y));
    RAM4K9 RAM4K9_2 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(GND), .ADDRB10(GND), .ADDRB9(GND), 
        .ADDRB8(\MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[7]), .DINA6(DATA[6]), 
        .DINA5(DATA[5]), .DINA4(DATA[4]), .DINA3(DATA[3]), .DINA2(
        DATA[2]), .DINA1(DATA[1]), .DINA0(DATA[0]), .DINB8(GND), 
        .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), .DINB3(GND)
        , .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(VCC), 
        .WIDTHA1(VCC), .WIDTHB0(VCC), .WIDTHB1(VCC), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_6_Y), .BLKB(
        OR2_8_Y), .WENA(GND), .WENB(VCC), .CLKA(CLK), .CLKB(CLK), 
        .RESET(READ_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_2_DOUTA7), 
        .DOUTA6(RAM4K9_2_DOUTA6), .DOUTA5(RAM4K9_2_DOUTA5), .DOUTA4(
        RAM4K9_2_DOUTA4), .DOUTA3(RAM4K9_2_DOUTA3), .DOUTA2(
        RAM4K9_2_DOUTA2), .DOUTA1(RAM4K9_2_DOUTA1), .DOUTA0(
        RAM4K9_2_DOUTA0), .DOUTB8(), .DOUTB7(RAM4K9_2_DOUTB7), .DOUTB6(
        RAM4K9_2_DOUTB6), .DOUTB5(RAM4K9_2_DOUTB5), .DOUTB4(
        RAM4K9_2_DOUTB4), .DOUTB3(RAM4K9_2_DOUTB3), .DOUTB2(
        RAM4K9_2_DOUTB2), .DOUTB1(RAM4K9_2_DOUTB1), .DOUTB0(
        RAM4K9_2_DOUTB0));
    XNOR2 XNOR2_2 (.A(\MEM_RADDR[8] ), .B(\WBINNXTSHIFT[8] ), .Y(
        XNOR2_2_Y));
    XNOR2 XNOR2_19 (.A(\MEM_RADDR[2] ), .B(\WBINNXTSHIFT[2] ), .Y(
        XNOR2_19_Y));
    MX2 MX2_31 (.A(RAM4K9_2_DOUTA6), .B(RAM4K9_3_DOUTA6), .S(BUFF_0_Y), 
        .Y(MX2_31_Y));
    XOR2 XOR2_49 (.A(\MEM_RADDR[6] ), .B(GND), .Y(XOR2_49_Y));
    XOR2 \XOR2_WBINNXTSHIFT[8]  (.A(XOR2_69_Y), .B(AO1_5_Y), .Y(
        \WBINNXTSHIFT[8] ));
    AO1 AO1_14 (.A(XOR2_5_Y), .B(AND2_57_Y), .C(AND2_34_Y), .Y(
        AO1_14_Y));
    XOR2 XOR2_4 (.A(\RBINNXTSHIFT[11] ), .B(GND), .Y(XOR2_4_Y));
    MX2 MX2_14 (.A(RAM4K9_0_DOUTB0), .B(RAM4K9_1_DOUTB0), .S(BUFF_2_Y), 
        .Y(MX2_14_Y));
    AND3 AND3_1 (.A(AND3_2_Y), .B(XNOR2_3_Y), .C(XNOR2_5_Y), .Y(
        AND3_1_Y));
    XOR2 XOR2_55 (.A(\MEM_WADDR[5] ), .B(GND), .Y(XOR2_55_Y));
    AND2 AND2_24 (.A(AND2_42_Y), .B(AND2_8_Y), .Y(AND2_24_Y));
    RAM4K9 RAM4K9_3 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(GND), .ADDRB10(GND), .ADDRB9(GND), 
        .ADDRB8(\MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[7]), .DINA6(DATA[6]), 
        .DINA5(DATA[5]), .DINA4(DATA[4]), .DINA3(DATA[3]), .DINA2(
        DATA[2]), .DINA1(DATA[1]), .DINA0(DATA[0]), .DINB8(GND), 
        .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), .DINB3(GND)
        , .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(VCC), 
        .WIDTHA1(VCC), .WIDTHB0(VCC), .WIDTHB1(VCC), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_1_Y), .BLKB(
        OR2_2_Y), .WENA(GND), .WENB(VCC), .CLKA(CLK), .CLKB(CLK), 
        .RESET(READ_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_3_DOUTA7), 
        .DOUTA6(RAM4K9_3_DOUTA6), .DOUTA5(RAM4K9_3_DOUTA5), .DOUTA4(
        RAM4K9_3_DOUTA4), .DOUTA3(RAM4K9_3_DOUTA3), .DOUTA2(
        RAM4K9_3_DOUTA2), .DOUTA1(RAM4K9_3_DOUTA1), .DOUTA0(
        RAM4K9_3_DOUTA0), .DOUTB8(), .DOUTB7(RAM4K9_3_DOUTB7), .DOUTB6(
        RAM4K9_3_DOUTB6), .DOUTB5(RAM4K9_3_DOUTB5), .DOUTB4(
        RAM4K9_3_DOUTB4), .DOUTB3(RAM4K9_3_DOUTB3), .DOUTB2(
        RAM4K9_3_DOUTB2), .DOUTB1(RAM4K9_3_DOUTB1), .DOUTB0(
        RAM4K9_3_DOUTB0));
    XNOR2 XNOR2_0 (.A(\MEM_RADDR[4] ), .B(\WBINNXTSHIFT[4] ), .Y(
        XNOR2_0_Y));
    OR2A OR2A_3 (.A(\MEM_WADDR[10] ), .B(\MEM_WADDR[9] ), .Y(OR2A_3_Y));
    AND2 AND2_31 (.A(\MEM_RADDR[11] ), .B(GND), .Y(AND2_31_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[10]  (.D(\WBINNXTSHIFT[10] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[10] ));
    AO1 AO1_34 (.A(XOR2_47_Y), .B(AO1_16_Y), .C(AND2_25_Y), .Y(
        AO1_34_Y));
    OR2 OR2_7 (.A(OR2A_2_Y), .B(MEMRENEG), .Y(OR2_7_Y));
    XOR2 XOR2_18 (.A(\MEM_WADDR[8] ), .B(GND), .Y(XOR2_18_Y));
    DFN1C0 \DFN1C0_RGRY[11]  (.D(XOR2_4_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[11] ));
    XOR2 \XOR2_RBINNXTSHIFT[4]  (.A(XOR2_58_Y), .B(AO1_6_Y), .Y(
        \RBINNXTSHIFT[4] ));
    DFN1C0 \DFN1C0_MEM_WADDR[8]  (.D(\WBINNXTSHIFT[8] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[8] ));
    DFN1C0 \DFN1C0_RGRY[1]  (.D(XOR2_20_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[1] ));
    DFN1C0 \DFN1C0_WGRY[3]  (.D(XOR2_50_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[3] ));
    XOR2 XOR2_8 (.A(\MEM_RADDR[1] ), .B(GND), .Y(XOR2_8_Y));
    DFN1E1C0 \DFN1E1C0_Q[6]  (.D(\QXI[6] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[6]));
    XOR2 \XOR2_RBINNXTSHIFT[6]  (.A(XOR2_28_Y), .B(AO1_2_Y), .Y(
        \RBINNXTSHIFT[6] ));
    XOR2 XOR2_30 (.A(\RBINNXTSHIFT[9] ), .B(\RBINNXTSHIFT[10] ), .Y(
        XOR2_30_Y));
    OR2A OR2A_2 (.A(\MEM_RADDR[9] ), .B(\MEM_RADDR[10] ), .Y(OR2A_2_Y));
    MX2 MX2_35 (.A(RAM4K9_2_DOUTA7), .B(RAM4K9_3_DOUTA7), .S(BUFF_0_Y), 
        .Y(MX2_35_Y));
    AND2 AND2_38 (.A(AND2_41_Y), .B(AND2_24_Y), .Y(AND2_38_Y));
    AND2 AND2_35 (.A(AND2_53_Y), .B(AND2_30_Y), .Y(AND2_35_Y));
    INV MEMREBUBBLE (.A(MEMORYRE), .Y(MEMRENEG));
    DFN1C0 \DFN1C0_WGRY[11]  (.D(XOR2_1_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[11] ));
    DFN1C0 \DFN1C0_MEM_WADDR[7]  (.D(\WBINNXTSHIFT[7] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[7] ));
    MX2 MX2_8 (.A(RAM4K9_0_DOUTB7), .B(RAM4K9_1_DOUTB7), .S(BUFF_1_Y), 
        .Y(MX2_8_Y));
    AND2 AND2_29 (.A(\MEM_RADDR[7] ), .B(GND), .Y(AND2_29_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[4]  (.D(\RBINNXTSHIFT[4] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[4] ));
    XOR2 XOR2_34 (.A(\WBINNXTSHIFT[6] ), .B(\WBINNXTSHIFT[7] ), .Y(
        XOR2_34_Y));
    XOR2 XOR2_31 (.A(\MEM_WADDR[9] ), .B(GND), .Y(XOR2_31_Y));
    AND2 AND2_3 (.A(AND2_30_Y), .B(AND2_45_Y), .Y(AND2_3_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[11]  (.D(\WBINNXTSHIFT[11] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[11] ));
    AND2 AND2_30 (.A(XOR2_13_Y), .B(XOR2_61_Y), .Y(AND2_30_Y));
    XOR2 \XOR2_WBINNXTSHIFT[4]  (.A(XOR2_19_Y), .B(AO1_24_Y), .Y(
        \WBINNXTSHIFT[4] ));
    XNOR2 XNOR2_6 (.A(\RBINNXTSHIFT[1] ), .B(\MEM_WADDR[1] ), .Y(
        XNOR2_6_Y));
    AND2 AND2_14 (.A(\MEM_WADDR[7] ), .B(GND), .Y(AND2_14_Y));
    INV RESETBUBBLE (.A(RESET), .Y(READ_RESET_P));
    INV INV_4 (.A(MEMRENEG), .Y(INV_4_Y));
    AND2 AND2_32 (.A(\MEM_RADDR[9] ), .B(GND), .Y(AND2_32_Y));
    OR2A OR2A_1 (.A(\MEM_WADDR[9] ), .B(\MEM_WADDR[10] ), .Y(OR2A_1_Y));
    XOR2 \XOR2_WBINNXTSHIFT[6]  (.A(XOR2_7_Y), .B(AO1_9_Y), .Y(
        \WBINNXTSHIFT[6] ));
    DFN1C0 \DFN1C0_MEM_RADDR[5]  (.D(\RBINNXTSHIFT[5] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[5] ));
    AND3 AND3_8 (.A(AND3_9_Y), .B(AND3_7_Y), .C(AND3_6_Y), .Y(AND3_8_Y)
        );
    OR2 OR2_6 (.A(OR2A_3_Y), .B(MEMWENEG), .Y(OR2_6_Y));
    MX2 MX2_30 (.A(RAM4K9_0_DOUTB3), .B(RAM4K9_1_DOUTB3), .S(BUFF_2_Y), 
        .Y(MX2_30_Y));
    XOR2 XOR2_46 (.A(\MEM_WADDR[7] ), .B(GND), .Y(XOR2_46_Y));
    DFN1E1C0 DFN1E1C0_0 (.D(\MEM_RADDR[9] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(INV_3_Y), .Q(DFN1E1C0_0_Q));
    XNOR2 XNOR2_11 (.A(\RBINNXTSHIFT[2] ), .B(\MEM_WADDR[2] ), .Y(
        XNOR2_11_Y));
    MX2 MX2_22 (.A(RAM4K9_2_DOUTA2), .B(RAM4K9_3_DOUTA2), .S(BUFF_3_Y), 
        .Y(MX2_22_Y));
    AO1 AO1_2 (.A(AND2_50_Y), .B(AO1_6_Y), .C(AO1_8_Y), .Y(AO1_2_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[8]  (.D(\RBINNXTSHIFT[8] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[8] ));
    DFN1C0 \DFN1C0_WGRY[0]  (.D(XOR2_29_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[0] ));
    AND2 AND2_26 (.A(\MEM_WADDR[0] ), .B(MEMORYWE), .Y(AND2_26_Y));
    XOR2 XOR2_9 (.A(\MEM_RADDR[2] ), .B(GND), .Y(XOR2_9_Y));
    AND3 AND3_5 (.A(XNOR2_1_Y), .B(XNOR2_15_Y), .C(XNOR2_19_Y), .Y(
        AND3_5_Y));
    XOR2 XOR2_59 (.A(\MEM_WADDR[4] ), .B(GND), .Y(XOR2_59_Y));
    AND2 AND2_23 (.A(\MEM_RADDR[8] ), .B(GND), .Y(AND2_23_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[9]  (.D(\WBINNXTSHIFT[9] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[9] ));
    XNOR2 XNOR2_4 (.A(\MEM_RADDR[5] ), .B(\WBINNXTSHIFT[5] ), .Y(
        XNOR2_4_Y));
    DFN1C0 \DFN1C0_RGRY[8]  (.D(XOR2_51_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[8] ));
    XOR2 XOR2_5 (.A(\MEM_RADDR[1] ), .B(GND), .Y(XOR2_5_Y));
    XNOR2 XNOR2_20 (.A(\RBINNXTSHIFT[11] ), .B(\MEM_WADDR[11] ), .Y(
        XNOR2_20_Y));
    MX2 MX2_0 (.A(RAM4K9_2_DOUTA3), .B(RAM4K9_3_DOUTA3), .S(BUFF_3_Y), 
        .Y(MX2_0_Y));
    AO1 AO1_28 (.A(XOR2_57_Y), .B(AO1_12_Y), .C(AND2_2_Y), .Y(AO1_28_Y)
        );
    AND2 AND2_19 (.A(XOR2_54_Y), .B(XOR2_5_Y), .Y(AND2_19_Y));
    MX2 \MX2_QXI[1]  (.A(MX2_2_Y), .B(MX2_9_Y), .S(DFN1E1C0_1_Q), .Y(
        \QXI[1] ));
    MX2 \MX2_QXI[3]  (.A(MX2_30_Y), .B(MX2_25_Y), .S(DFN1E1C0_1_Q), .Y(
        \QXI[3] ));
    DFN1C0 \DFN1C0_MEM_RADDR[6]  (.D(\RBINNXTSHIFT[6] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[6] ));
    DFN1E1C0 \DFN1E1C0_Q[0]  (.D(\QXI[0] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[0]));
    XOR2 XOR2_22 (.A(\MEM_WADDR[10] ), .B(GND), .Y(XOR2_22_Y));
    AO1 AO1_1 (.A(XOR2_27_Y), .B(AND2_26_Y), .C(AND2_43_Y), .Y(AO1_1_Y)
        );
    MX2 MX2_28 (.A(RAM4K9_0_DOUTA6), .B(RAM4K9_1_DOUTA6), .S(BUFF_0_Y), 
        .Y(MX2_28_Y));
    XOR2 XOR2_13 (.A(\MEM_RADDR[8] ), .B(GND), .Y(XOR2_13_Y));
    INV INV_6 (.A(MEMRENEG), .Y(INV_6_Y));
    XNOR2 XNOR2_18 (.A(\RBINNXTSHIFT[7] ), .B(\MEM_WADDR[7] ), .Y(
        XNOR2_18_Y));
    AND2 AND2_51 (.A(XOR2_59_Y), .B(XOR2_55_Y), .Y(AND2_51_Y));
    AO1 AO1_3 (.A(XOR2_55_Y), .B(AND2_46_Y), .C(AND2_10_Y), .Y(AO1_3_Y)
        );
    AND2 AND2_47 (.A(\MEM_WADDR[9] ), .B(GND), .Y(AND2_47_Y));
    AO1 AO1_18 (.A(AND2_56_Y), .B(AO1_6_Y), .C(AO1_31_Y), .Y(AO1_18_Y));
    XOR2 XOR2_48 (.A(\MEM_RADDR[2] ), .B(GND), .Y(XOR2_48_Y));
    MX2 MX2_26 (.A(RAM4K9_2_DOUTA1), .B(RAM4K9_3_DOUTA1), .S(BUFF_3_Y), 
        .Y(MX2_26_Y));
    XOR2 \XOR2_RBINNXTSHIFT[3]  (.A(XOR2_35_Y), .B(AO1_23_Y), .Y(
        \RBINNXTSHIFT[3] ));
    DFN1C0 \DFN1C0_MEM_RADDR[7]  (.D(\RBINNXTSHIFT[7] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[7] ));
    AND2 AND2_16 (.A(\MEM_RADDR[2] ), .B(GND), .Y(AND2_16_Y));
    DFN1C0 \DFN1C0_WGRY[9]  (.D(XOR2_14_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[9] ));
    XOR2 XOR2_62 (.A(\MEM_WADDR[3] ), .B(GND), .Y(XOR2_62_Y));
    AND2 AND2_13 (.A(AND2_11_Y), .B(AND2_52_Y), .Y(AND2_13_Y));
    DFN1E1C0 DFN1E1C0_2 (.D(\MEM_WADDR[9] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(INV_7_Y), .Q(DFN1E1C0_2_Q));
    XOR2 XOR2_10 (.A(\MEM_RADDR[4] ), .B(GND), .Y(XOR2_10_Y));
    XNOR2 XNOR2_1 (.A(\MEM_RADDR[0] ), .B(\WBINNXTSHIFT[0] ), .Y(
        XNOR2_1_Y));
    AND2 AND2_58 (.A(AND2_39_Y), .B(AND2_50_Y), .Y(AND2_58_Y));
    AND2 AND2_55 (.A(XOR2_0_Y), .B(XOR2_46_Y), .Y(AND2_55_Y));
    MX2 MX2_2 (.A(RAM4K9_0_DOUTB1), .B(RAM4K9_1_DOUTB1), .S(BUFF_2_Y), 
        .Y(MX2_2_Y));
    MX2 MX2_23 (.A(RAM4K9_0_DOUTB4), .B(RAM4K9_1_DOUTB4), .S(BUFF_1_Y), 
        .Y(MX2_23_Y));
    DFN1C0 \DFN1C0_RGRY[4]  (.D(XOR2_60_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[4] ));
    DFN1C0 \DFN1C0_MEM_WADDR[2]  (.D(\WBINNXTSHIFT[2] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[2] ));
    XOR2 XOR2_27 (.A(\MEM_WADDR[1] ), .B(GND), .Y(XOR2_27_Y));
    AND2 AND2_MEMORYRE (.A(NAND2_3_Y), .B(RE), .Y(MEMORYRE));
    XOR2 \XOR2_WBINNXTSHIFT[3]  (.A(XOR2_56_Y), .B(AO1_25_Y), .Y(
        \WBINNXTSHIFT[3] ));
    XOR2 XOR2_7 (.A(\MEM_WADDR[6] ), .B(GND), .Y(XOR2_7_Y));
    AND2 AND2_5 (.A(\MEM_WADDR[11] ), .B(GND), .Y(AND2_5_Y));
    XOR2 XOR2_56 (.A(\MEM_WADDR[3] ), .B(GND), .Y(XOR2_56_Y));
    XOR2 XOR2_14 (.A(\WBINNXTSHIFT[9] ), .B(\WBINNXTSHIFT[10] ), .Y(
        XOR2_14_Y));
    AND2 AND2_50 (.A(XOR2_10_Y), .B(XOR2_23_Y), .Y(AND2_50_Y));
    XNOR2 XNOR2_3 (.A(\MEM_RADDR[9] ), .B(\WBINNXTSHIFT[9] ), .Y(
        XNOR2_3_Y));
    XOR2 XOR2_11 (.A(\MEM_RADDR[9] ), .B(GND), .Y(XOR2_11_Y));
    MX2 MX2_32 (.A(MX2_20_Y), .B(MX2_22_Y), .S(DFN1E1C0_3_Q), .Y(
        MX2_32_Y));
    XNOR2 XNOR2_22 (.A(\RBINNXTSHIFT[4] ), .B(\MEM_WADDR[4] ), .Y(
        XNOR2_22_Y));
    AND2 AND2_52 (.A(XOR2_15_Y), .B(XOR2_62_Y), .Y(AND2_52_Y));
    XOR2 XOR2_25 (.A(\WBINNXTSHIFT[5] ), .B(\WBINNXTSHIFT[6] ), .Y(
        XOR2_25_Y));
    XNOR2 XNOR2_15 (.A(\MEM_RADDR[1] ), .B(\WBINNXTSHIFT[1] ), .Y(
        XNOR2_15_Y));
    AO1 AO1_22 (.A(AND2_55_Y), .B(AO1_3_Y), .C(AO1_4_Y), .Y(AO1_22_Y));
    BUFF BUFF_0 (.A(DFN1E1C0_2_Q), .Y(BUFF_0_Y));
    MX2 \MX2_QXI[7]  (.A(MX2_8_Y), .B(MX2_16_Y), .S(DFN1E1C0_1_Q), .Y(
        \QXI[7] ));
    MX2 MX2_27 (.A(RAM4K9_2_DOUTB0), .B(RAM4K9_3_DOUTB0), .S(BUFF_2_Y), 
        .Y(MX2_27_Y));
    OR2 OR2_5 (.A(OR2A_1_Y), .B(MEMWENEG), .Y(OR2_5_Y));
    AND2 AND2_34 (.A(\MEM_RADDR[1] ), .B(GND), .Y(AND2_34_Y));
    MX2 MX2_11 (.A(RAM4K9_2_DOUTA0), .B(RAM4K9_3_DOUTA0), .S(BUFF_3_Y), 
        .Y(MX2_11_Y));
    AO1 AO1_6 (.A(AND2_17_Y), .B(AO1_14_Y), .C(AO1_29_Y), .Y(AO1_6_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[3]  (.D(\RBINNXTSHIFT[3] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[3] ));
    MX2 MX2_38 (.A(RAM4K9_2_DOUTA5), .B(RAM4K9_3_DOUTA5), .S(BUFF_0_Y), 
        .Y(MX2_38_Y));
    XOR2 XOR2_67 (.A(\MEM_WADDR[11] ), .B(GND), .Y(XOR2_67_Y));
    AND3 AND3_2 (.A(AND3_4_Y), .B(AND3_5_Y), .C(AND3_3_Y), .Y(AND3_2_Y)
        );
    AO1 AO1_12 (.A(AND2_42_Y), .B(AO1_5_Y), .C(AO1_17_Y), .Y(AO1_12_Y));
    XOR2 XOR2_32 (.A(\MEM_WADDR[5] ), .B(GND), .Y(XOR2_32_Y));
    AND2 AND2_9 (.A(\MEM_WADDR[2] ), .B(GND), .Y(AND2_9_Y));
    DFN1E1C0 \DFN1E1C0_Q[5]  (.D(\QXI[5] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[5]));
    MX2 MX2_6 (.A(RAM4K9_2_DOUTB2), .B(RAM4K9_3_DOUTB2), .S(BUFF_2_Y), 
        .Y(MX2_6_Y));
    XOR2 XOR2_65 (.A(\MEM_WADDR[7] ), .B(GND), .Y(XOR2_65_Y));
    XOR2 XOR2_58 (.A(\MEM_RADDR[4] ), .B(GND), .Y(XOR2_58_Y));
    AO1 AO1_32 (.A(AND2_3_Y), .B(AO1_18_Y), .C(AO1_0_Y), .Y(AO1_32_Y));
    XOR2 XOR2_43 (.A(\MEM_RADDR[11] ), .B(GND), .Y(XOR2_43_Y));
    INV INV_2 (.A(MEMWENEG), .Y(INV_2_Y));
    MX2 MX2_36 (.A(RAM4K9_2_DOUTB4), .B(RAM4K9_3_DOUTB4), .S(BUFF_1_Y), 
        .Y(MX2_36_Y));
    MX2 MX2_7 (.A(RAM4K9_0_DOUTA7), .B(RAM4K9_1_DOUTA7), .S(BUFF_0_Y), 
        .Y(MX2_7_Y));
    AO1 AO1_9 (.A(AND2_51_Y), .B(AO1_24_Y), .C(AO1_3_Y), .Y(AO1_9_Y));
    DFN1C0 DFN1C0_DVLDX (.D(DVLDI), .CLK(CLK), .CLR(READ_RESET_P), .Q(
        DVLDX));
    AND2 AND2_39 (.A(AND2_19_Y), .B(AND2_17_Y), .Y(AND2_39_Y));
    NAND2 NAND2_0 (.A(\MEM_WADDR[10] ), .B(\MEM_WADDR[9] ), .Y(
        NAND2_0_Y));
    MX2 MX2_15 (.A(MX2_28_Y), .B(MX2_31_Y), .S(DFN1E1C0_3_Q), .Y(
        MX2_15_Y));
    DFN1C0 \DFN1C0_RGRY[6]  (.D(XOR2_52_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[6] ));
    AND2 AND2_27 (.A(AND2_53_Y), .B(XOR2_13_Y), .Y(AND2_27_Y));
    DFN1C0 DFN1C0_DVLDI (.D(AND2A_0_Y), .CLK(CLK), .CLR(READ_RESET_P), 
        .Q(DVLDI));
    XNOR2 XNOR2_10 (.A(\RBINNXTSHIFT[0] ), .B(\MEM_WADDR[0] ), .Y(
        XNOR2_10_Y));
    OR2 OR2_1 (.A(NAND2_0_Y), .B(MEMWENEG), .Y(OR2_1_Y));
    MX2 MX2_3 (.A(MX2_4_Y), .B(MX2_37_Y), .S(DFN1E1C0_3_Q), .Y(MX2_3_Y)
        );
    MX2 MX2_33 (.A(RAM4K9_0_DOUTA1), .B(RAM4K9_1_DOUTA1), .S(BUFF_3_Y), 
        .Y(MX2_33_Y));
    AND2 AND2_MEMORYWE (.A(NAND2_1_Y), .B(WE), .Y(MEMORYWE));
    AO1 AO1_20 (.A(XOR2_62_Y), .B(AND2_9_Y), .C(AND2_6_Y), .Y(AO1_20_Y)
        );
    DFN1C0 \DFN1C0_WGRY[2]  (.D(XOR2_16_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[2] ));
    AO1 AO1_0 (.A(AND2_45_Y), .B(AO1_30_Y), .C(AO1_15_Y), .Y(AO1_0_Y));
    XOR2 XOR2_29 (.A(\WBINNXTSHIFT[0] ), .B(\WBINNXTSHIFT[1] ), .Y(
        XOR2_29_Y));
    XOR2 XOR2_40 (.A(\RBINNXTSHIFT[2] ), .B(\RBINNXTSHIFT[3] ), .Y(
        XOR2_40_Y));
    MX2 MX2_9 (.A(RAM4K9_2_DOUTB1), .B(RAM4K9_3_DOUTB1), .S(BUFF_2_Y), 
        .Y(MX2_9_Y));
    XOR2 XOR2_2 (.A(\MEM_RADDR[3] ), .B(GND), .Y(XOR2_2_Y));
    DFN1C0 \DFN1C0_RGRY[5]  (.D(XOR2_68_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[5] ));
    DFN1E1C0 DFN1E1C0_1 (.D(\MEM_RADDR[10] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(INV_6_Y), .Q(DFN1E1C0_1_Q));
    AND2 AND2_36 (.A(AND2_21_Y), .B(XOR2_0_Y), .Y(AND2_36_Y));
    XOR2 XOR2_37 (.A(\MEM_RADDR[10] ), .B(GND), .Y(XOR2_37_Y));
    AND2A AND2A_0 (.A(EMPTY), .B(RE), .Y(AND2A_0_Y));
    AO1 AO1_26 (.A(XOR2_18_Y), .B(AO1_5_Y), .C(AND2_54_Y), .Y(AO1_26_Y)
        );
    DFN1C0 \DFN1C0_WGRY[10]  (.D(XOR2_36_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[10] ));
    DFN1C0 \DFN1C0_RGRY[7]  (.D(XOR2_17_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[7] ));
    AND3 AND3_9 (.A(XNOR2_16_Y), .B(XNOR2_18_Y), .C(XNOR2_14_Y), .Y(
        AND3_9_Y));
    MX2 MX2_10 (.A(RAM4K9_0_DOUTB5), .B(RAM4K9_1_DOUTB5), .S(BUFF_1_Y), 
        .Y(MX2_10_Y));
    XOR2 \XOR2_RBINNXTSHIFT[5]  (.A(XOR2_26_Y), .B(AO1_11_Y), .Y(
        \RBINNXTSHIFT[5] ));
    AO1 AO1_23 (.A(XOR2_9_Y), .B(AO1_14_Y), .C(AND2_16_Y), .Y(AO1_23_Y)
        );
    OR2 OR2_3 (.A(OR2_0_Y), .B(MEMWENEG), .Y(OR2_3_Y));
    AND2 AND2_33 (.A(AND2_58_Y), .B(XOR2_49_Y), .Y(AND2_33_Y));
    XOR2 XOR2_44 (.A(\WBINNXTSHIFT[8] ), .B(\WBINNXTSHIFT[9] ), .Y(
        XOR2_44_Y));
    AO1 AO1_10 (.A(XOR2_0_Y), .B(AO1_9_Y), .C(AND2_49_Y), .Y(AO1_10_Y));
    XOR2 XOR2_41 (.A(\RBINNXTSHIFT[3] ), .B(\RBINNXTSHIFT[4] ), .Y(
        XOR2_41_Y));
    XOR2 XOR2_35 (.A(\MEM_RADDR[3] ), .B(GND), .Y(XOR2_35_Y));
    MX2 MX2_29 (.A(RAM4K9_0_DOUTA3), .B(RAM4K9_1_DOUTA3), .S(BUFF_3_Y), 
        .Y(MX2_29_Y));
    XOR2 \XOR2_RBINNXTSHIFT[10]  (.A(XOR2_37_Y), .B(AO1_16_Y), .Y(
        \RBINNXTSHIFT[10] ));
    MX2 MX2_37 (.A(RAM4K9_2_DOUTA4), .B(RAM4K9_3_DOUTA4), .S(BUFF_0_Y), 
        .Y(MX2_37_Y));
    MX2 \MX2_QXI[2]  (.A(MX2_18_Y), .B(MX2_6_Y), .S(DFN1E1C0_1_Q), .Y(
        \QXI[2] ));
    DFN1C0 \DFN1C0_WGRY[1]  (.D(XOR2_24_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[1] ));
    DFN1P0 DFN1P0_EMPTY (.D(EMPTYINT), .CLK(CLK), .PRE(READ_RESET_P), 
        .Q(EMPTY));
    DFN1E1C0 \DFN1E1C0_Q[3]  (.D(\QXI[3] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[3]));
    AO1 AO1_30 (.A(XOR2_61_Y), .B(AND2_23_Y), .C(AND2_32_Y), .Y(
        AO1_30_Y));
    XOR2 \XOR2_RBINNXTSHIFT[7]  (.A(XOR2_70_Y), .B(AO1_21_Y), .Y(
        \RBINNXTSHIFT[7] ));
    AND2 AND2_41 (.A(AND2_13_Y), .B(AND2_28_Y), .Y(AND2_41_Y));
    AND2 AND2_0 (.A(AND2_53_Y), .B(AND2_3_Y), .Y(AND2_0_Y));
    XOR2 XOR2_69 (.A(\MEM_WADDR[8] ), .B(GND), .Y(XOR2_69_Y));
    AO1 AO1_16 (.A(AND2_30_Y), .B(AO1_18_Y), .C(AO1_30_Y), .Y(AO1_16_Y)
        );
    AND2 AND2_17 (.A(XOR2_9_Y), .B(XOR2_2_Y), .Y(AND2_17_Y));
    BUFF BUFF_3 (.A(DFN1E1C0_2_Q), .Y(BUFF_3_Y));
    AO1 AO1_29 (.A(XOR2_2_Y), .B(AND2_16_Y), .C(AND2_44_Y), .Y(
        AO1_29_Y));
    XOR2 XOR2_6 (.A(\MEM_RADDR[11] ), .B(GND), .Y(XOR2_6_Y));
    AND2 AND2_54 (.A(\MEM_WADDR[8] ), .B(GND), .Y(AND2_54_Y));
    MX2 MX2_24 (.A(RAM4K9_0_DOUTB6), .B(RAM4K9_1_DOUTB6), .S(BUFF_1_Y), 
        .Y(MX2_24_Y));
    AO1 AO1_13 (.A(AND2_24_Y), .B(AO1_5_Y), .C(AO1_27_Y), .Y(AO1_13_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[6]  (.D(\WBINNXTSHIFT[6] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[6] ));
    XOR2 \XOR2_WBINNXTSHIFT[5]  (.A(XOR2_32_Y), .B(AO1_19_Y), .Y(
        \WBINNXTSHIFT[5] ));
    XOR2 XOR2_53 (.A(\MEM_WADDR[2] ), .B(GND), .Y(XOR2_53_Y));
    AO1 AO1_33 (.A(XOR2_21_Y), .B(AND2_2_Y), .C(AND2_5_Y), .Y(AO1_33_Y)
        );
    XOR2 \XOR2_WBINNXTSHIFT[10]  (.A(XOR2_22_Y), .B(AO1_12_Y), .Y(
        \WBINNXTSHIFT[10] ));
    OR2A OR2A_0 (.A(\MEM_RADDR[10] ), .B(\MEM_RADDR[9] ), .Y(OR2A_0_Y));
    XNOR2 XNOR2_12 (.A(\RBINNXTSHIFT[3] ), .B(\MEM_WADDR[3] ), .Y(
        XNOR2_12_Y));
    XNOR2 XNOR2_7 (.A(\MEM_RADDR[7] ), .B(\WBINNXTSHIFT[7] ), .Y(
        XNOR2_7_Y));
    XOR2 XOR2_12 (.A(\RBINNXTSHIFT[0] ), .B(\RBINNXTSHIFT[1] ), .Y(
        XOR2_12_Y));
    AND2 AND2_48 (.A(AND2_20_Y), .B(XOR2_57_Y), .Y(AND2_48_Y));
    AND2 AND2_45 (.A(XOR2_47_Y), .B(XOR2_6_Y), .Y(AND2_45_Y));
    AO1 AO1_19 (.A(XOR2_59_Y), .B(AO1_24_Y), .C(AND2_46_Y), .Y(
        AO1_19_Y));
    XOR2 \XOR2_WBINNXTSHIFT[7]  (.A(XOR2_65_Y), .B(AO1_10_Y), .Y(
        \WBINNXTSHIFT[7] ));
    XOR2 XOR2_26 (.A(\MEM_RADDR[5] ), .B(GND), .Y(XOR2_26_Y));
    AND2 AND2_59 (.A(AND2_19_Y), .B(XOR2_9_Y), .Y(AND2_59_Y));
    DFN1C0 \DFN1C0_RGRY[10]  (.D(XOR2_63_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[10] ));
    AND2 AND2_4 (.A(\MEM_RADDR[4] ), .B(GND), .Y(AND2_4_Y));
    AND2 AND2_FULLINT (.A(AND3_1_Y), .B(XOR2_38_Y), .Y(FULLINT));
    AND2 AND2_40 (.A(AND2_41_Y), .B(XOR2_18_Y), .Y(AND2_40_Y));
    XOR2 XOR2_50 (.A(\WBINNXTSHIFT[3] ), .B(\WBINNXTSHIFT[4] ), .Y(
        XOR2_50_Y));
    AND2 AND2_42 (.A(XOR2_18_Y), .B(XOR2_39_Y), .Y(AND2_42_Y));
    DFN1E1C0 \DFN1E1C0_Q[2]  (.D(\QXI[2] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(DVLDI), .Q(Q[2]));
    DFN1C0 \DFN1C0_WGRY[8]  (.D(XOR2_44_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[8] ));
    XNOR2 XNOR2_5 (.A(\MEM_RADDR[10] ), .B(\WBINNXTSHIFT[10] ), .Y(
        XNOR2_5_Y));
    MX2 MX2_4 (.A(RAM4K9_0_DOUTA4), .B(RAM4K9_1_DOUTA4), .S(BUFF_0_Y), 
        .Y(MX2_4_Y));
    AO1 AO1_5 (.A(AND2_28_Y), .B(AO1_24_Y), .C(AO1_22_Y), .Y(AO1_5_Y));
    XNOR2 XNOR2_16 (.A(\RBINNXTSHIFT[6] ), .B(\MEM_WADDR[6] ), .Y(
        XNOR2_16_Y));
    DFN1C0 \DFN1C0_RGRY[3]  (.D(XOR2_41_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[3] ));
    XOR2 XOR2_39 (.A(\MEM_WADDR[9] ), .B(GND), .Y(XOR2_39_Y));
    AND2 AND2_8 (.A(XOR2_57_Y), .B(XOR2_21_Y), .Y(AND2_8_Y));
    XOR2 XOR2_3 (.A(\MEM_RADDR[7] ), .B(GND), .Y(XOR2_3_Y));
    XOR2 XOR2_54 (.A(\MEM_RADDR[0] ), .B(MEMORYRE), .Y(XOR2_54_Y));
    MX2 MX2_12 (.A(MX2_7_Y), .B(MX2_35_Y), .S(DFN1E1C0_3_Q), .Y(
        MX2_12_Y));
    XOR2 \XOR2_RBINNXTSHIFT[11]  (.A(XOR2_43_Y), .B(AO1_34_Y), .Y(
        \RBINNXTSHIFT[11] ));
    MX2 \MX2_QXI[4]  (.A(MX2_23_Y), .B(MX2_36_Y), .S(DFN1E1C0_1_Q), .Y(
        \QXI[4] ));
    AO1 AO1_27 (.A(AND2_8_Y), .B(AO1_17_Y), .C(AO1_33_Y), .Y(AO1_27_Y));
    XOR2 XOR2_51 (.A(\RBINNXTSHIFT[8] ), .B(\RBINNXTSHIFT[9] ), .Y(
        XOR2_51_Y));
    RAM4K9 RAM4K9_1 (.ADDRA11(GND), .ADDRA10(GND), .ADDRA9(GND), 
        .ADDRA8(\MEM_WADDR[8] ), .ADDRA7(\MEM_WADDR[7] ), .ADDRA6(
        \MEM_WADDR[6] ), .ADDRA5(\MEM_WADDR[5] ), .ADDRA4(
        \MEM_WADDR[4] ), .ADDRA3(\MEM_WADDR[3] ), .ADDRA2(
        \MEM_WADDR[2] ), .ADDRA1(\MEM_WADDR[1] ), .ADDRA0(
        \MEM_WADDR[0] ), .ADDRB11(GND), .ADDRB10(GND), .ADDRB9(GND), 
        .ADDRB8(\MEM_RADDR[8] ), .ADDRB7(\MEM_RADDR[7] ), .ADDRB6(
        \MEM_RADDR[6] ), .ADDRB5(\MEM_RADDR[5] ), .ADDRB4(
        \MEM_RADDR[4] ), .ADDRB3(\MEM_RADDR[3] ), .ADDRB2(
        \MEM_RADDR[2] ), .ADDRB1(\MEM_RADDR[1] ), .ADDRB0(
        \MEM_RADDR[0] ), .DINA8(GND), .DINA7(DATA[7]), .DINA6(DATA[6]), 
        .DINA5(DATA[5]), .DINA4(DATA[4]), .DINA3(DATA[3]), .DINA2(
        DATA[2]), .DINA1(DATA[1]), .DINA0(DATA[0]), .DINB8(GND), 
        .DINB7(GND), .DINB6(GND), .DINB5(GND), .DINB4(GND), .DINB3(GND)
        , .DINB2(GND), .DINB1(GND), .DINB0(GND), .WIDTHA0(VCC), 
        .WIDTHA1(VCC), .WIDTHB0(VCC), .WIDTHB1(VCC), .PIPEA(GND), 
        .PIPEB(GND), .WMODEA(GND), .WMODEB(GND), .BLKA(OR2_5_Y), .BLKB(
        OR2_7_Y), .WENA(GND), .WENB(VCC), .CLKA(CLK), .CLKB(CLK), 
        .RESET(READ_RESET_P), .DOUTA8(), .DOUTA7(RAM4K9_1_DOUTA7), 
        .DOUTA6(RAM4K9_1_DOUTA6), .DOUTA5(RAM4K9_1_DOUTA5), .DOUTA4(
        RAM4K9_1_DOUTA4), .DOUTA3(RAM4K9_1_DOUTA3), .DOUTA2(
        RAM4K9_1_DOUTA2), .DOUTA1(RAM4K9_1_DOUTA1), .DOUTA0(
        RAM4K9_1_DOUTA0), .DOUTB8(), .DOUTB7(RAM4K9_1_DOUTB7), .DOUTB6(
        RAM4K9_1_DOUTB6), .DOUTB5(RAM4K9_1_DOUTB5), .DOUTB4(
        RAM4K9_1_DOUTB4), .DOUTB3(RAM4K9_1_DOUTB3), .DOUTB2(
        RAM4K9_1_DOUTB2), .DOUTB1(RAM4K9_1_DOUTB1), .DOUTB0(
        RAM4K9_1_DOUTB0));
    XOR2 XOR2_66 (.A(\MEM_WADDR[1] ), .B(GND), .Y(XOR2_66_Y));
    MX2 MX2_39 (.A(MX2_29_Y), .B(MX2_0_Y), .S(DFN1E1C0_3_Q), .Y(
        MX2_39_Y));
    AND2 AND2_56 (.A(AND2_50_Y), .B(AND2_18_Y), .Y(AND2_56_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[1]  (.D(\WBINNXTSHIFT[1] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[1] ));
    XOR2 \XOR2_RBINNXTSHIFT[1]  (.A(XOR2_8_Y), .B(AND2_57_Y), .Y(
        \RBINNXTSHIFT[1] ));
    XOR2 XOR2_17 (.A(\RBINNXTSHIFT[7] ), .B(\RBINNXTSHIFT[8] ), .Y(
        XOR2_17_Y));
    AND2 AND2_53 (.A(AND2_39_Y), .B(AND2_56_Y), .Y(AND2_53_Y));
    AND3 AND3_7 (.A(XNOR2_10_Y), .B(XNOR2_6_Y), .C(XNOR2_11_Y), .Y(
        AND3_7_Y));
    XOR2 XOR2_28 (.A(\MEM_RADDR[6] ), .B(GND), .Y(XOR2_28_Y));
    DFN1C0 \DFN1C0_MEM_WADDR[5]  (.D(\WBINNXTSHIFT[5] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_WADDR[5] ));
    DFN1E1C0 DFN1E1C0_3 (.D(\MEM_WADDR[10] ), .CLK(CLK), .CLR(
        READ_RESET_P), .E(INV_2_Y), .Q(DFN1E1C0_3_Q));
    XOR2 XOR2_15 (.A(\MEM_WADDR[2] ), .B(GND), .Y(XOR2_15_Y));
    MX2 MX2_34 (.A(MX2_33_Y), .B(MX2_26_Y), .S(DFN1E1C0_3_Q), .Y(
        MX2_34_Y));
    MX2 MX2_18 (.A(RAM4K9_0_DOUTB2), .B(RAM4K9_1_DOUTB2), .S(BUFF_2_Y), 
        .Y(MX2_18_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[0]  (.D(\RBINNXTSHIFT[0] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[0] ));
    AO1 AO1_17 (.A(XOR2_39_Y), .B(AND2_54_Y), .C(AND2_47_Y), .Y(
        AO1_17_Y));
    XNOR2 XNOR2_17 (.A(\MEM_RADDR[3] ), .B(\WBINNXTSHIFT[3] ), .Y(
        XNOR2_17_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[10]  (.D(\RBINNXTSHIFT[10] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[10] ));
    XOR2 \XOR2_WBINNXTSHIFT[11]  (.A(XOR2_67_Y), .B(AO1_28_Y), .Y(
        \WBINNXTSHIFT[11] ));
    AND3 AND3_4 (.A(XNOR2_13_Y), .B(XNOR2_7_Y), .C(XNOR2_2_Y), .Y(
        AND3_4_Y));
    DFN1C0 \DFN1C0_RGRY[0]  (.D(XOR2_12_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\RGRY[0] ));
    XOR2 \XOR2_WBINNXTSHIFT[1]  (.A(XOR2_66_Y), .B(AND2_26_Y), .Y(
        \WBINNXTSHIFT[1] ));
    AND2 AND2_21 (.A(AND2_13_Y), .B(AND2_51_Y), .Y(AND2_21_Y));
    DFN1C0 \DFN1C0_WGRY[4]  (.D(XOR2_45_Y), .CLK(CLK), .CLR(
        READ_RESET_P), .Q(\WGRY[4] ));
    MX2 MX2_16 (.A(RAM4K9_2_DOUTB7), .B(RAM4K9_3_DOUTB7), .S(BUFF_1_Y), 
        .Y(MX2_16_Y));
    XOR2 XOR2_0 (.A(\MEM_WADDR[6] ), .B(GND), .Y(XOR2_0_Y));
    XOR2 XOR2_70 (.A(\MEM_RADDR[7] ), .B(GND), .Y(XOR2_70_Y));
    NAND2 NAND2_1 (.A(FULL), .B(VCC), .Y(NAND2_1_Y));
    AO1 AO1_4 (.A(XOR2_46_Y), .B(AND2_49_Y), .C(AND2_14_Y), .Y(AO1_4_Y)
        );
    XOR2 XOR2_68 (.A(\RBINNXTSHIFT[5] ), .B(\RBINNXTSHIFT[6] ), .Y(
        XOR2_68_Y));
    AND2 AND2_37 (.A(AND2_35_Y), .B(XOR2_47_Y), .Y(AND2_37_Y));
    XNOR2 XNOR2_14 (.A(\RBINNXTSHIFT[8] ), .B(\MEM_WADDR[8] ), .Y(
        XNOR2_14_Y));
    XOR2 XOR2_42 (.A(\WBINNXTSHIFT[7] ), .B(\WBINNXTSHIFT[8] ), .Y(
        XOR2_42_Y));
    XOR2 \XOR2_RBINNXTSHIFT[2]  (.A(XOR2_48_Y), .B(AO1_14_Y), .Y(
        \RBINNXTSHIFT[2] ));
    AO1 AO1_21 (.A(XOR2_49_Y), .B(AO1_2_Y), .C(AND2_1_Y), .Y(AO1_21_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[9]  (.D(\RBINNXTSHIFT[9] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[9] ));
    XOR2 XOR2_36 (.A(\WBINNXTSHIFT[10] ), .B(\WBINNXTSHIFT[11] ), .Y(
        XOR2_36_Y));
    BUFF BUFF_1 (.A(DFN1E1C0_0_Q), .Y(BUFF_1_Y));
    XNOR2 XNOR2_8 (.A(\RBINNXTSHIFT[9] ), .B(\MEM_WADDR[9] ), .Y(
        XNOR2_8_Y));
    MX2 MX2_1 (.A(MX2_5_Y), .B(MX2_38_Y), .S(DFN1E1C0_3_Q), .Y(MX2_1_Y)
        );
    AND2 AND2_28 (.A(AND2_51_Y), .B(AND2_55_Y), .Y(AND2_28_Y));
    AND2 AND2_25 (.A(\MEM_RADDR[10] ), .B(GND), .Y(AND2_25_Y));
    MX2 MX2_13 (.A(RAM4K9_2_DOUTB6), .B(RAM4K9_3_DOUTB6), .S(BUFF_1_Y), 
        .Y(MX2_13_Y));
    DFN1C0 \DFN1C0_MEM_RADDR[11]  (.D(\RBINNXTSHIFT[11] ), .CLK(CLK), 
        .CLR(READ_RESET_P), .Q(\MEM_RADDR[11] ));
    GND GND_power_inst1 (.Y(GND_power_net1));
    VCC VCC_power_inst1 (.Y(VCC_power_net1));
    
endmodule

// _Disclaimer: Please leave the following comments in the file, they are for internal purposes only._


// _GEN_File_Contents_

// Version:11.8.0.26
// ACTGENU_CALL:1
// BATCH:T
// FAM:PA3LC
// OUTFORMAT:Verilog
// LPMTYPE:LPM_SOFTFIFO
// LPM_HINT:MEMFF
// INSERT_PAD:NO
// INSERT_IOREG:NO
// GEN_BHV_VHDL_VAL:F
// GEN_BHV_VERILOG_VAL:F
// MGNTIMER:F
// MGNCMPL:T
// DESDIR:E:/my_work/A3P250/project/RD_FLASH1/smartgen\fifo8b2048
// GEN_BEHV_MODULE:F
// SMARTGEN_DIE:IS4X4M1
// SMARTGEN_PACKAGE:vq100
// AGENIII_IS_SUBPROJECT_LIBERO:T
// WWIDTH:8
// WDEPTH:2048
// RWIDTH:8
// RDEPTH:2048
// CLKS:1
// CLOCK_PN:CLK
// WCLK_EDGE:RISE
// ACLR_PN:RESET
// RESET_POLARITY:1
// INIT_RAM:F
// WE_POLARITY:1
// RE_POLARITY:1
// FF_PN:FULL
// AF_PN:AFULL
// WACK_PN:WACK
// OVRFLOW_PN:OVERFLOW
// WRCNT_PN:WRCNT
// WE_PN:WE
// EF_PN:EMPTY
// AE_PN:AEMPTY
// DVLD_PN:DVLD
// UDRFLOW_PN:UNDERFLOW
// RDCNT_PN:RDCNT
// RE_PN:RE
// CONTROLLERONLY:F
// FSTOP:YES
// ESTOP:YES
// WRITEACK:NO
// OVERFLOW:NO
// WRCOUNT:NO
// DATAVALID:NO
// UNDERFLOW:NO
// RDCOUNT:NO
// AF_PORT_PN:AFVAL
// AE_PORT_PN:AEVAL
// AFFLAG:NONE
// AEFLAG:NONE
// DATA_IN_PN:DATA
// DATA_OUT_PN:Q
// CASCADE:1

// _End_Comments_

