{
  "module_name": "i2s-regs.h",
  "hash_id": "07067427461b8e5dfbee7ec3e7c20dfe48d428906c2a5bc868f8d42f90a0d76a",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/samsung/i2s-regs.h",
  "human_readable_source": " \n \n\n#ifndef __SND_SOC_SAMSUNG_I2S_REGS_H\n#define __SND_SOC_SAMSUNG_I2S_REGS_H\n\n#define I2SCON\t\t0x0\n#define I2SMOD\t\t0x4\n#define I2SFIC\t\t0x8\n#define I2SPSR\t\t0xc\n#define I2STXD\t\t0x10\n#define I2SRXD\t\t0x14\n#define I2SFICS\t\t0x18\n#define I2STXDS\t\t0x1c\n#define I2SAHB\t\t0x20\n#define I2SSTR0\t\t0x24\n#define I2SSIZE\t\t0x28\n#define I2STRNCNT\t0x2c\n#define I2SLVL0ADDR\t0x30\n#define I2SLVL1ADDR\t0x34\n#define I2SLVL2ADDR\t0x38\n#define I2SLVL3ADDR\t0x3c\n#define I2SSTR1\t\t0x40\n#define I2SVER\t\t0x44\n#define I2SFIC1\t\t0x48\n#define I2STDM\t\t0x4c\n#define I2SFSTA\t\t0x50\n\n#define CON_RSTCLR\t\t(1 << 31)\n#define CON_FRXOFSTATUS\t\t(1 << 26)\n#define CON_FRXORINTEN\t\t(1 << 25)\n#define CON_FTXSURSTAT\t\t(1 << 24)\n#define CON_FTXSURINTEN\t\t(1 << 23)\n#define CON_TXSDMA_PAUSE\t(1 << 20)\n#define CON_TXSDMA_ACTIVE\t(1 << 18)\n\n#define CON_FTXURSTATUS\t\t(1 << 17)\n#define CON_FTXURINTEN\t\t(1 << 16)\n#define CON_TXFIFO2_EMPTY\t(1 << 15)\n#define CON_TXFIFO1_EMPTY\t(1 << 14)\n#define CON_TXFIFO2_FULL\t(1 << 13)\n#define CON_TXFIFO1_FULL\t(1 << 12)\n\n#define CON_LRINDEX\t\t(1 << 11)\n#define CON_TXFIFO_EMPTY\t(1 << 10)\n#define CON_RXFIFO_EMPTY\t(1 << 9)\n#define CON_TXFIFO_FULL\t\t(1 << 8)\n#define CON_RXFIFO_FULL\t\t(1 << 7)\n#define CON_TXDMA_PAUSE\t\t(1 << 6)\n#define CON_RXDMA_PAUSE\t\t(1 << 5)\n#define CON_TXCH_PAUSE\t\t(1 << 4)\n#define CON_RXCH_PAUSE\t\t(1 << 3)\n#define CON_TXDMA_ACTIVE\t(1 << 2)\n#define CON_RXDMA_ACTIVE\t(1 << 1)\n#define CON_ACTIVE\t\t(1 << 0)\n\n#define MOD_OPCLK_SHIFT\t\t30\n#define MOD_OPCLK_CDCLK_OUT\t(0 << MOD_OPCLK_SHIFT)\n#define MOD_OPCLK_CDCLK_IN\t(1 << MOD_OPCLK_SHIFT)\n#define MOD_OPCLK_BCLK_OUT\t(2 << MOD_OPCLK_SHIFT)\n#define MOD_OPCLK_PCLK\t\t(3 << MOD_OPCLK_SHIFT)\n#define MOD_OPCLK_MASK\t\t(3 << MOD_OPCLK_SHIFT)\n#define MOD_TXS_IDMA\t\t(1 << 28)  \n\n#define MOD_BLCS_SHIFT\t\t26\n#define MOD_BLCS_16BIT\t\t(0 << MOD_BLCS_SHIFT)\n#define MOD_BLCS_8BIT\t\t(1 << MOD_BLCS_SHIFT)\n#define MOD_BLCS_24BIT\t\t(2 << MOD_BLCS_SHIFT)\n#define MOD_BLCS_MASK\t\t(3 << MOD_BLCS_SHIFT)\n#define MOD_BLCP_SHIFT\t\t24\n#define MOD_BLCP_16BIT\t\t(0 << MOD_BLCP_SHIFT)\n#define MOD_BLCP_8BIT\t\t(1 << MOD_BLCP_SHIFT)\n#define MOD_BLCP_24BIT\t\t(2 << MOD_BLCP_SHIFT)\n#define MOD_BLCP_MASK\t\t(3 << MOD_BLCP_SHIFT)\n\n#define MOD_C2DD_HHALF\t\t(1 << 21)  \n#define MOD_C2DD_LHALF\t\t(1 << 20)  \n#define MOD_C1DD_HHALF\t\t(1 << 19)\n#define MOD_C1DD_LHALF\t\t(1 << 18)\n#define MOD_DC2_EN\t\t(1 << 17)\n#define MOD_DC1_EN\t\t(1 << 16)\n#define MOD_BLC_16BIT\t\t(0 << 13)\n#define MOD_BLC_8BIT\t\t(1 << 13)\n#define MOD_BLC_24BIT\t\t(2 << 13)\n#define MOD_BLC_MASK\t\t(3 << 13)\n\n#define MOD_TXONLY\t\t(0 << 8)\n#define MOD_RXONLY\t\t(1 << 8)\n#define MOD_TXRX\t\t(2 << 8)\n#define MOD_MASK\t\t(3 << 8)\n#define MOD_LRP_SHIFT\t\t7\n#define MOD_LR_LLOW\t\t0\n#define MOD_LR_RLOW\t\t1\n#define MOD_SDF_SHIFT\t\t5\n#define MOD_SDF_IIS\t\t0\n#define MOD_SDF_MSB\t\t1\n#define MOD_SDF_LSB\t\t2\n#define MOD_SDF_MASK\t\t3\n#define MOD_RCLK_SHIFT\t\t3\n#define MOD_RCLK_256FS\t\t0\n#define MOD_RCLK_512FS\t\t1\n#define MOD_RCLK_384FS\t\t2\n#define MOD_RCLK_768FS\t\t3\n#define MOD_RCLK_MASK\t\t3\n#define MOD_BCLK_SHIFT\t\t1\n#define MOD_BCLK_32FS\t\t0\n#define MOD_BCLK_48FS\t\t1\n#define MOD_BCLK_16FS\t\t2\n#define MOD_BCLK_24FS\t\t3\n#define MOD_BCLK_MASK\t\t3\n#define MOD_8BIT\t\t(1 << 0)\n\n#define EXYNOS5420_MOD_LRP_SHIFT\t15\n#define EXYNOS5420_MOD_SDF_SHIFT\t6\n#define EXYNOS5420_MOD_RCLK_SHIFT\t4\n#define EXYNOS5420_MOD_BCLK_SHIFT\t0\n#define EXYNOS5420_MOD_BCLK_64FS\t4\n#define EXYNOS5420_MOD_BCLK_96FS\t5\n#define EXYNOS5420_MOD_BCLK_128FS\t6\n#define EXYNOS5420_MOD_BCLK_192FS\t7\n#define EXYNOS5420_MOD_BCLK_256FS\t8\n#define EXYNOS5420_MOD_BCLK_MASK\t0xf\n\n#define EXYNOS7_MOD_RCLK_64FS\t4\n#define EXYNOS7_MOD_RCLK_128FS\t5\n#define EXYNOS7_MOD_RCLK_96FS\t6\n#define EXYNOS7_MOD_RCLK_192FS\t7\n\n#define PSR_PSREN\t\t(1 << 15)\n#define PSR_PSVAL(x)\t\t((((x) - 1) << 8) & 0x3f00)\n\n#define FIC_TX2COUNT(x)\t\t(((x) >>  24) & 0xf)\n#define FIC_TX1COUNT(x)\t\t(((x) >>  16) & 0xf)\n\n#define FIC_TXFLUSH\t\t(1 << 15)\n#define FIC_RXFLUSH\t\t(1 << 7)\n\n#define FIC_TXCOUNT(x)\t\t(((x) >>  8) & 0xf)\n#define FIC_RXCOUNT(x)\t\t(((x) >>  0) & 0xf)\n#define FICS_TXCOUNT(x)\t\t(((x) >>  8) & 0x7f)\n\n#define AHB_INTENLVL0\t\t(1 << 24)\n#define AHB_LVL0INT\t\t(1 << 20)\n#define AHB_CLRLVL0INT\t\t(1 << 16)\n#define AHB_DMARLD\t\t(1 << 5)\n#define AHB_INTMASK\t\t(1 << 3)\n#define AHB_DMAEN\t\t(1 << 0)\n#define AHB_LVLINTMASK\t\t(0xf << 20)\n\n#define I2SSIZE_TRNMSK\t\t(0xffff)\n#define I2SSIZE_SHIFT\t\t(16)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}