Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jun  3 03:09:05 2019
| Host         : travis-job-98e1c947-8c23-490c-9430-966886f2f472 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: soc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 29 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.876        0.000                      0                 2816        0.099        0.000                      0                 2812        0.264        0.000                       0                  1423  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk100               {0.000 5.000}        10.000          100.000         
  soc_eth_clk        {0.000 20.000}       40.000          25.000          
  soc_pll_clk200     {0.000 2.500}        5.000           200.000         
  soc_pll_fb         {0.000 5.000}        10.000          100.000         
  soc_pll_sys        {0.000 5.000}        10.000          100.000         
  soc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  soc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk           {0.000 20.000}       40.000          25.000          
eth_tx_clk           {0.000 20.000}       40.000          25.000          
sys_clk              {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                 3.000        0.000                       0                     2  
  soc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  soc_pll_clk200           3.064        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  soc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  soc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  soc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  soc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                32.588        0.000                      0                  179        0.119        0.000                      0                  179       19.500        0.000                       0                    90  
eth_tx_clk                30.596        0.000                      0                  224        0.124        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                    0.876        0.000                      0                 2396        0.099        0.000                      0                 2396        3.750        0.000                       0                  1132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                soc_pll_clk200        3.657        0.000                      0                    1                                                                        
                eth_rx_clk            2.453        0.000                      0                    1                                                                        
                eth_tx_clk            2.432        0.000                      0                    1                                                                        
                sys_clk               2.380        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  soc_eth_clk
  To Clock:  soc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_clk200
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.621     6.203    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.518     6.721 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.603    soc_reset_counter[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.727 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    soc_reset_counter[3]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.203    
                         clock uncertainty           -0.053    11.150    
    SLICE_X60Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.981    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.621     6.203    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.518     6.721 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.603    soc_reset_counter[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.727 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    soc_reset_counter[3]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.203    
                         clock uncertainty           -0.053    11.150    
    SLICE_X60Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.981    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.621     6.203    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.518     6.721 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.603    soc_reset_counter[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.727 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    soc_reset_counter[3]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.203    
                         clock uncertainty           -0.053    11.150    
    SLICE_X60Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.981    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.455%)  route 1.072ns (62.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.621     6.203    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.518     6.721 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.603    soc_reset_counter[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.124     7.727 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.917    soc_reset_counter[3]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.203    
                         clock uncertainty           -0.053    11.150    
    SLICE_X60Y26         FDSE (Setup_fdse_C_CE)      -0.169    10.981    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -7.917    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.419ns (37.555%)  route 0.697ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.697     7.326    clk200_rst
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.167    
                         clock uncertainty           -0.053    11.114    
    SLICE_X60Y26         FDSE (Setup_fdse_C_S)       -0.699    10.415    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.419ns (37.555%)  route 0.697ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.697     7.326    clk200_rst
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.167    
                         clock uncertainty           -0.053    11.114    
    SLICE_X60Y26         FDSE (Setup_fdse_C_S)       -0.699    10.415    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.419ns (37.555%)  route 0.697ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.697     7.326    clk200_rst
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.167    
                         clock uncertainty           -0.053    11.114    
    SLICE_X60Y26         FDSE (Setup_fdse_C_S)       -0.699    10.415    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.090ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.419ns (37.555%)  route 0.697ns (62.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.210ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.628     6.210    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE (Prop_fdpe_C_Q)         0.419     6.629 r  FDPE_3/Q
                         net (fo=5, routed)           0.697     7.326    clk200_rst
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.167    
                         clock uncertainty           -0.053    11.114    
    SLICE_X60Y26         FDSE (Setup_fdse_C_S)       -0.699    10.415    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.415    
                         arrival time                          -7.326    
  -------------------------------------------------------------------
                         slack                                  3.090    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.845ns  (logic 0.773ns (41.898%)  route 1.072ns (58.102%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.621     6.203    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.478     6.681 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.072     7.753    soc_reset_counter[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.295     8.048 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.048    soc_reset_counter[2]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.203    
                         clock uncertainty           -0.053    11.150    
    SLICE_X60Y26         FDSE (Setup_fdse_C_D)        0.081    11.231    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.231    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.190ns  (required time - arrival time)
  Source:                 soc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_pll_clk200 rise@5.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.795ns (42.401%)  route 1.080ns (57.599%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.856ns = ( 10.856 - 5.000 ) 
    Source Clock Delay      (SCD):    6.203ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.621     6.203    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.478     6.681 r  soc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.080     7.761    soc_reset_counter[1]
    SLICE_X60Y26         LUT2 (Prop_lut2_I1_O)        0.317     8.078 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     8.078    soc_reset_counter[1]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.506    10.856    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.203    
                         clock uncertainty           -0.053    11.150    
    SLICE_X60Y26         FDSE (Setup_fdse_C_D)        0.118    11.268    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         11.268    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  3.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.138    soc_reset_counter[0]
    SLICE_X61Y26         LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  soc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.183    soc_ic_reset_i_1_n_0
    SLICE_X61Y26         FDRE                                         r  soc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X61Y26         FDRE                                         r  soc_ic_reset_reg/C
                         clock pessimism             -0.534     1.870    
    SLICE_X61Y26         FDRE (Hold_fdre_C_D)         0.091     1.961    soc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.874%)  route 0.174ns (45.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    soc_reset_counter[2]
    SLICE_X60Y26         LUT4 (Prop_lut4_I0_O)        0.048     2.244 r  soc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.244    soc_reset_counter[3]_i_2_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.857    
    SLICE_X60Y26         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.520%)  route 0.174ns (45.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.196    soc_reset_counter[2]
    SLICE_X60Y26         LUT3 (Prop_lut3_I2_O)        0.045     2.241 r  soc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.241    soc_reset_counter[2]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.857    
    SLICE_X60Y26         FDSE (Hold_fdse_C_D)         0.121     1.978    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_reset_counter[0]
    SLICE_X60Y26         LUT2 (Prop_lut2_I0_O)        0.043     2.262 r  soc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    soc_reset_counter[1]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.857    
    SLICE_X60Y26         FDSE (Hold_fdse_C_D)         0.131     1.988    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  soc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    soc_reset_counter[0]
    SLICE_X60Y26         LUT1 (Prop_lut1_I0_O)        0.045     2.264 r  soc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    soc_reset_counter0[0]
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.857    
    SLICE_X60Y26         FDSE (Hold_fdse_C_D)         0.120     1.977    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.534%)  route 0.254ns (66.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.254     2.244    clk200_rst
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.890    
    SLICE_X60Y26         FDSE (Hold_fdse_C_S)        -0.045     1.845    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.534%)  route 0.254ns (66.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.254     2.244    clk200_rst
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[1]/C
                         clock pessimism             -0.514     1.890    
    SLICE_X60Y26         FDSE (Hold_fdse_C_S)        -0.045     1.845    soc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.534%)  route 0.254ns (66.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.254     2.244    clk200_rst
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[2]/C
                         clock pessimism             -0.514     1.890    
    SLICE_X60Y26         FDSE (Hold_fdse_C_S)        -0.045     1.845    soc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.128ns (33.534%)  route 0.254ns (66.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.862ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     1.862    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.990 r  FDPE_3/Q
                         net (fo=5, routed)           0.254     2.244    clk200_rst
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
                         clock pessimism             -0.514     1.890    
    SLICE_X60Y26         FDSE (Hold_fdse_C_S)        -0.045     1.845    soc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 soc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_pll_clk200 rise@0.000ns - soc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  soc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    soc_reset_counter[3]
    SLICE_X60Y26         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  soc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    soc_reset_counter[3]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.851     2.404    clk200_clk
    SLICE_X60Y26         FDSE                                         r  soc_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.857    
    SLICE_X60Y26         FDSE (Hold_fdse_C_CE)       -0.016     1.841    soc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X62Y30     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X62Y30     FDPE_3/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X60Y26     soc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X60Y26     soc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X60Y26     soc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X60Y26     soc_reset_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X61Y26     soc_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y26     soc_ic_reset_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y30     FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y30     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y30     FDPE_3/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X62Y30     FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y26     soc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y26     soc_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y26     soc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_fb
  To Clock:  soc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys
  To Clock:  soc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x
  To Clock:  soc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_14/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y33    ISERDESE2_14/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y28    ISERDESE2_15/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y28    ISERDESE2_15/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y46    ISERDESE2_2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y38    ISERDESE2_3/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y38    ISERDESE2_3/CLKB
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y36    OSERDESE2_27/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_pll_sys4x_dqs
  To Clock:  soc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       32.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.588ns  (required time - arrival time)
  Source:                 soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.383ns  (logic 1.495ns (20.249%)  route 5.888ns (79.751%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.552     1.552    eth_rx_clk
    SLICE_X30Y52         FDRE                                         r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     2.070 r  soc_liteethphymiirx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=17, routed)          1.293     3.363    soc_liteethphymiirx_converter_converter_source_payload_data[5]
    SLICE_X31Y52         LUT2 (Prop_lut2_I0_O)        0.154     3.517 r  soc_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=1, routed)           1.102     4.618    soc_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X33Y52         LUT6 (Prop_lut6_I5_O)        0.327     4.945 r  soc_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.173     6.119    soc_crc32_checker_crc_reg[28]_i_1_n_0
    SLICE_X32Y51         LUT6 (Prop_lut6_I4_O)        0.124     6.243 r  soc_ps_crc_error_toggle_i_i_12/O
                         net (fo=1, routed)           0.826     7.068    soc_ps_crc_error_toggle_i_i_12_n_0
    SLICE_X32Y52         LUT6 (Prop_lut6_I0_O)        0.124     7.192 r  soc_ps_crc_error_toggle_i_i_5/O
                         net (fo=1, routed)           0.647     7.840    soc_ps_crc_error_toggle_i_i_5_n_0
    SLICE_X31Y51         LUT6 (Prop_lut6_I0_O)        0.124     7.964 r  soc_ps_crc_error_toggle_i_i_3/O
                         net (fo=1, routed)           0.848     8.811    soc_ps_crc_error_toggle_i_i_3_n_0
    SLICE_X31Y50         LUT6 (Prop_lut6_I2_O)        0.124     8.935 r  soc_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.935    soc_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X31Y50         FDRE                                         r  soc_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.433    41.433    eth_rx_clk
    SLICE_X31Y50         FDRE                                         r  soc_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.094    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)        0.031    41.523    soc_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.523    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                 32.588    

Slack (MET) :             33.832ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[22]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.214ns (20.561%)  route 4.690ns (79.439%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          1.047     7.454    soc_crc32_checker_crc_ce
    SLICE_X33Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.433    41.433    eth_rx_clk
    SLICE_X33Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[22]/C
                         clock pessimism              0.094    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X33Y51         FDSE (Setup_fdse_C_CE)      -0.205    41.287    soc_crc32_checker_crc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                 33.832    

Slack (MET) :             33.832ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.904ns  (logic 1.214ns (20.561%)  route 4.690ns (79.439%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          1.047     7.454    soc_crc32_checker_crc_ce
    SLICE_X33Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.433    41.433    eth_rx_clk
    SLICE_X33Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[6]/C
                         clock pessimism              0.094    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X33Y51         FDSE (Setup_fdse_C_CE)      -0.205    41.287    soc_crc32_checker_crc_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                 33.832    

Slack (MET) :             33.960ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.214ns (21.074%)  route 4.547ns (78.926%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          0.903     7.311    soc_crc32_checker_crc_ce
    SLICE_X35Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.432    41.432    eth_rx_clk
    SLICE_X35Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[14]/C
                         clock pessimism              0.079    41.511    
                         clock uncertainty           -0.035    41.476    
    SLICE_X35Y51         FDSE (Setup_fdse_C_CE)      -0.205    41.271    soc_crc32_checker_crc_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 33.960    

Slack (MET) :             33.960ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.214ns (21.074%)  route 4.547ns (78.926%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 41.432 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          0.903     7.311    soc_crc32_checker_crc_ce
    SLICE_X35Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.432    41.432    eth_rx_clk
    SLICE_X35Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[24]/C
                         clock pessimism              0.079    41.511    
                         clock uncertainty           -0.035    41.476    
    SLICE_X35Y51         FDSE (Setup_fdse_C_CE)      -0.205    41.271    soc_crc32_checker_crc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         41.271    
                         arrival time                          -7.311    
  -------------------------------------------------------------------
                         slack                                 33.960    

Slack (MET) :             33.972ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.214ns (21.060%)  route 4.551ns (78.941%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          0.907     7.315    soc_crc32_checker_crc_ce
    SLICE_X33Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.433    41.433    eth_rx_clk
    SLICE_X33Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[15]/C
                         clock pessimism              0.094    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X33Y50         FDSE (Setup_fdse_C_CE)      -0.205    41.287    soc_crc32_checker_crc_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                 33.972    

Slack (MET) :             33.972ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[27]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.214ns (21.060%)  route 4.551ns (78.941%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          0.907     7.315    soc_crc32_checker_crc_ce
    SLICE_X33Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.433    41.433    eth_rx_clk
    SLICE_X33Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[27]/C
                         clock pessimism              0.094    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X33Y50         FDSE (Setup_fdse_C_CE)      -0.205    41.287    soc_crc32_checker_crc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                 33.972    

Slack (MET) :             33.972ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[31]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.214ns (21.060%)  route 4.551ns (78.941%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          0.907     7.315    soc_crc32_checker_crc_ce
    SLICE_X33Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.433    41.433    eth_rx_clk
    SLICE_X33Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[31]/C
                         clock pessimism              0.094    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X33Y50         FDSE (Setup_fdse_C_CE)      -0.205    41.287    soc_crc32_checker_crc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                 33.972    

Slack (MET) :             34.021ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.214ns (21.242%)  route 4.501ns (78.758%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          0.858     7.265    soc_crc32_checker_crc_ce
    SLICE_X32Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.433    41.433    eth_rx_clk
    SLICE_X32Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[16]/C
                         clock pessimism              0.094    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X32Y51         FDSE (Setup_fdse_C_CE)      -0.205    41.287    soc_crc32_checker_crc_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 34.021    

Slack (MET) :             34.021ns  (required time - arrival time)
  Source:                 vns_xilinxmultiregimpl8_regs1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        5.715ns  (logic 1.214ns (21.242%)  route 4.501ns (78.758%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.550     1.550    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.419     1.969 r  vns_xilinxmultiregimpl8_regs1_reg[0]/Q
                         net (fo=1, routed)           0.661     2.630    vns_xilinxmultiregimpl8_regs1[0]
    SLICE_X32Y58         LUT4 (Prop_lut4_I0_O)        0.299     2.929 r  soc_rx_converter_converter_strobe_all_i_6/O
                         net (fo=1, routed)           0.792     3.721    soc_rx_converter_converter_strobe_all_i_6_n_0
    SLICE_X31Y58         LUT5 (Prop_lut5_I4_O)        0.124     3.845 r  soc_rx_converter_converter_strobe_all_i_2/O
                         net (fo=3, routed)           0.820     4.665    soc_rx_cdc_asyncfifo_writable
    SLICE_X30Y57         LUT2 (Prop_lut2_I0_O)        0.124     4.789 r  vns_liteethmaccrc32checker_state[1]_i_3/O
                         net (fo=3, routed)           0.737     5.527    vns_liteethmaccrc32checker_state[1]_i_3_n_0
    SLICE_X31Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.651 r  vns_liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=8, routed)           0.633     6.283    vns_liteethmaccrc32checker_state[1]_i_2_n_0
    SLICE_X31Y53         LUT3 (Prop_lut3_I0_O)        0.124     6.407 r  soc_crc32_checker_crc_reg[31]_i_2/O
                         net (fo=32, routed)          0.858     7.265    soc_crc32_checker_crc_ce
    SLICE_X32Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.433    41.433    eth_rx_clk
    SLICE_X32Y51         FDSE                                         r  soc_crc32_checker_crc_reg_reg[19]/C
                         clock pessimism              0.094    41.527    
                         clock uncertainty           -0.035    41.492    
    SLICE_X32Y51         FDSE (Setup_fdse_C_CE)      -0.205    41.287    soc_crc32_checker_crc_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         41.287    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                 34.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.558     0.558    eth_rx_clk
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vns_xilinxmultiregimpl8_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.755    vns_xilinxmultiregimpl8_regs0[5]
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.826     0.826    eth_rx_clk
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[5]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.078     0.636    vns_xilinxmultiregimpl8_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.636    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.558     0.558    eth_rx_clk
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vns_xilinxmultiregimpl8_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.755    vns_xilinxmultiregimpl8_regs0[4]
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.826     0.826    eth_rx_clk
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[4]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.076     0.634    vns_xilinxmultiregimpl8_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.558     0.558    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vns_xilinxmultiregimpl8_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.755    vns_xilinxmultiregimpl8_regs0[0]
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.826     0.826    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[0]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.075     0.633    vns_xilinxmultiregimpl8_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.558     0.558    eth_rx_clk
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vns_xilinxmultiregimpl8_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.755    vns_xilinxmultiregimpl8_regs0[1]
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.826     0.826    eth_rx_clk
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[1]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.075     0.633    vns_xilinxmultiregimpl8_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.558     0.558    eth_rx_clk
    SLICE_X31Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y58         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vns_xilinxmultiregimpl8_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.755    vns_xilinxmultiregimpl8_regs0[3]
    SLICE_X31Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.826     0.826    eth_rx_clk
    SLICE_X31Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[3]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X31Y58         FDRE (Hold_fdre_C_D)         0.075     0.633    vns_xilinxmultiregimpl8_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.558     0.558    eth_rx_clk
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y57         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vns_xilinxmultiregimpl8_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.755    vns_xilinxmultiregimpl8_regs0[2]
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.826     0.826    eth_rx_clk
    SLICE_X31Y57         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[2]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X31Y57         FDRE (Hold_fdre_C_D)         0.071     0.629    vns_xilinxmultiregimpl8_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl8_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl8_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.558     0.558    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  vns_xilinxmultiregimpl8_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.755    vns_xilinxmultiregimpl8_regs0[6]
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.826     0.826    eth_rx_clk
    SLICE_X33Y58         FDRE                                         r  vns_xilinxmultiregimpl8_regs1_reg[6]/C
                         clock pessimism             -0.269     0.558    
    SLICE_X33Y58         FDRE (Hold_fdre_C_D)         0.071     0.629    vns_xilinxmultiregimpl8_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.755    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 soc_rx_cdc_graycounter0_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_rx_cdc_graycounter0_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.534%)  route 0.089ns (32.466%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.558     0.558    eth_rx_clk
    SLICE_X31Y59         FDRE                                         r  soc_rx_cdc_graycounter0_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  soc_rx_cdc_graycounter0_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.089     0.788    soc_rx_cdc_graycounter0_q_binary[3]
    SLICE_X30Y59         LUT6 (Prop_lut6_I5_O)        0.045     0.833 r  soc_rx_cdc_graycounter0_q[3]_i_1/O
                         net (fo=1, routed)           0.000     0.833    soc_rx_cdc_graycounter0_q_next[3]
    SLICE_X30Y59         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.826     0.826    eth_rx_clk
    SLICE_X30Y59         FDRE                                         r  soc_rx_cdc_graycounter0_q_reg[3]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.120     0.691    soc_rx_cdc_graycounter0_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_crc32_checker_crc_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.101%)  route 0.109ns (36.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     0.560    eth_rx_clk
    SLICE_X33Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDSE (Prop_fdse_C_Q)         0.141     0.701 r  soc_crc32_checker_crc_reg_reg[15]/Q
                         net (fo=2, routed)           0.109     0.809    soc_crc32_checker_crc_reg_reg_n_0_[15]
    SLICE_X32Y50         LUT6 (Prop_lut6_I4_O)        0.045     0.854 r  soc_crc32_checker_crc_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.854    soc_crc32_checker_crc_reg[23]_i_1_n_0
    SLICE_X32Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     0.828    eth_rx_clk
    SLICE_X32Y50         FDSE                                         r  soc_crc32_checker_crc_reg_reg[23]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X32Y50         FDSE (Hold_fdse_C_D)         0.092     0.665    soc_crc32_checker_crc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 soc_crc32_checker_crc_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_checker_crc_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.560     0.560    eth_rx_clk
    SLICE_X33Y52         FDSE                                         r  soc_crc32_checker_crc_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDSE (Prop_fdse_C_Q)         0.141     0.701 r  soc_crc32_checker_crc_reg_reg[10]/Q
                         net (fo=2, routed)           0.108     0.809    soc_crc32_checker_crc_reg_reg_n_0_[10]
    SLICE_X32Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.854 r  soc_crc32_checker_crc_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     0.854    soc_crc32_checker_crc_reg[18]_i_1_n_0
    SLICE_X32Y52         FDSE                                         r  soc_crc32_checker_crc_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.828     0.828    eth_rx_clk
    SLICE_X32Y52         FDSE                                         r  soc_crc32_checker_crc_reg_reg[18]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X32Y52         FDSE (Hold_fdse_C_D)         0.091     0.664    soc_crc32_checker_crc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X32Y56  FDPE_10/C
Min Period        n/a     FDPE/C   n/a            1.000         40.000      39.000     SLICE_X32Y56  FDPE_11/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X30Y55  soc_liteethphymiirx_converter_sink_payload_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X30Y55  soc_liteethphymiirx_converter_sink_valid_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X32Y53  vns_liteethmacpreamblechecker_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_binary_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X30Y57  soc_rx_cdc_graycounter0_q_binary_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_binary_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_binary_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X30Y59  soc_rx_cdc_graycounter0_q_binary_reg[4]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X32Y56  FDPE_10/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         20.000      19.500     SLICE_X32Y56  FDPE_11/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X30Y55  soc_liteethphymiirx_converter_sink_payload_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X30Y55  soc_liteethphymiirx_converter_sink_valid_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X32Y53  vns_liteethmacpreamblechecker_state_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X30Y57  soc_rx_cdc_graycounter0_q_binary_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X30Y57  soc_rx_cdc_graycounter0_q_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X31Y51  soc_crc32_checker_crc_reg_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X33Y52  soc_crc32_checker_crc_reg_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         20.000      19.500     SLICE_X31Y51  soc_crc32_checker_crc_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_binary_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_binary_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_binary_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X30Y59  soc_rx_cdc_graycounter0_q_binary_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X30Y59  soc_rx_cdc_graycounter0_q_binary_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_binary_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X31Y59  soc_rx_cdc_graycounter0_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X30Y59  soc_rx_cdc_graycounter0_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X30Y59  soc_rx_cdc_graycounter0_q_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       30.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.596ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.811ns  (logic 1.908ns (21.655%)  route 6.903ns (78.345%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 r  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 r  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 r  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 f  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 f  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.325 r  storage_11_reg_i_15/O
                         net (fo=10, routed)          0.875     9.200    storage_11_reg_i_15_n_0
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.326     9.526 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.852    10.378    soc_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -10.378    
  -------------------------------------------------------------------
                         slack                                 30.596    

Slack (MET) :             30.620ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 1.908ns (21.715%)  route 6.879ns (78.285%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 r  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 r  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 r  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 f  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 f  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.325 r  storage_11_reg_i_15/O
                         net (fo=10, routed)          0.877     9.202    storage_11_reg_i_15_n_0
    SLICE_X45Y40         LUT2 (Prop_lut2_I1_O)        0.326     9.528 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.826    10.354    storage_11_reg_i_7_n_0
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -10.354    
  -------------------------------------------------------------------
                         slack                                 30.620    

Slack (MET) :             30.817ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 1.908ns (22.212%)  route 6.682ns (77.788%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 r  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 r  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 r  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 f  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 f  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.325 r  storage_11_reg_i_15/O
                         net (fo=10, routed)          0.373     8.698    storage_11_reg_i_15_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.326     9.024 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           1.133    10.157    soc_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                 30.817    

Slack (MET) :             30.880ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.527ns  (logic 1.680ns (19.702%)  route 6.847ns (80.298%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.299 r  storage_11_reg_i_14/O
                         net (fo=4, routed)           0.982     9.280    storage_11_reg_i_14_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.404 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.690    10.094    soc_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -10.094    
  -------------------------------------------------------------------
                         slack                                 30.880    

Slack (MET) :             31.127ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 1.908ns (23.043%)  route 6.372ns (76.957%))
  Logic Levels:           8  (LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 r  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 r  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 r  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 f  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 f  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.325 r  storage_11_reg_i_15/O
                         net (fo=10, routed)          0.362     8.686    storage_11_reg_i_15_n_0
    SLICE_X45Y39         LUT4 (Prop_lut4_I1_O)        0.326     9.012 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.835     9.848    soc_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                 31.127    

Slack (MET) :             31.214ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 1.908ns (23.288%)  route 6.285ns (76.712%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 r  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 r  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 r  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 f  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 f  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.325 r  storage_11_reg_i_15/O
                         net (fo=10, routed)          0.370     8.695    storage_11_reg_i_15_n_0
    SLICE_X45Y40         LUT5 (Prop_lut5_I1_O)        0.326     9.021 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.739     9.761    soc_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y8          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                          -9.761    
  -------------------------------------------------------------------
                         slack                                 31.214    

Slack (MET) :             31.398ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.474ns  (logic 1.908ns (22.515%)  route 6.566ns (77.485%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 r  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 r  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 r  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 f  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 f  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.325 r  storage_11_reg_i_15/O
                         net (fo=10, routed)          0.877     9.202    storage_11_reg_i_15_n_0
    SLICE_X45Y40         LUT2 (Prop_lut2_I1_O)        0.326     9.528 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.514    10.042    storage_11_reg_i_7_n_0
    SLICE_X45Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X45Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.093    41.542    
                         clock uncertainty           -0.035    41.507    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.067    41.440    soc_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.440    
                         arrival time                         -10.042    
  -------------------------------------------------------------------
                         slack                                 31.398    

Slack (MET) :             31.508ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.350ns  (logic 1.908ns (22.849%)  route 6.442ns (77.151%))
  Logic Levels:           8  (LUT3=4 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 r  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 r  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 r  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 f  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 f  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.325 r  storage_11_reg_i_15/O
                         net (fo=10, routed)          0.875     9.200    storage_11_reg_i_15_n_0
    SLICE_X45Y40         LUT3 (Prop_lut3_I0_O)        0.326     9.526 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.392     9.918    soc_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X45Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X45Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.093    41.542    
                         clock uncertainty           -0.035    41.507    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.081    41.426    soc_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.426    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                 31.508    

Slack (MET) :             31.728ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 1.908ns (23.401%)  route 6.245ns (76.599%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 r  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 r  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 r  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 r  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 f  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 f  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT3 (Prop_lut3_I2_O)        0.150     8.325 r  storage_11_reg_i_15/O
                         net (fo=10, routed)          0.373     8.698    storage_11_reg_i_15_n_0
    SLICE_X45Y40         LUT6 (Prop_lut6_I2_O)        0.326     9.024 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.697     9.721    soc_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X45Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X45Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.093    41.542    
                         clock uncertainty           -0.035    41.507    
    SLICE_X45Y40         FDRE (Setup_fdre_C_D)       -0.058    41.449    soc_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                          -9.721    
  -------------------------------------------------------------------
                         slack                                 31.728    

Slack (MET) :             31.731ns  (required time - arrival time)
  Source:                 soc_tx_cdc_graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 1.680ns (20.521%)  route 6.507ns (79.479%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.567     1.567    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.456     2.023 r  soc_tx_cdc_graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           1.014     3.038    soc_tx_cdc_graycounter1_q[4]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124     3.162 f  soc_tx_converter_converter_mux[1]_i_4/O
                         net (fo=1, routed)           0.638     3.800    soc_tx_converter_converter_mux[1]_i_4_n_0
    SLICE_X44Y40         LUT4 (Prop_lut4_I2_O)        0.124     3.924 f  soc_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.509     4.433    soc_tx_cdc_asyncfifo_readable
    SLICE_X44Y47         LUT3 (Prop_lut3_I0_O)        0.124     4.557 f  soc_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           1.012     5.568    soc_padding_inserter_source_valid
    SLICE_X40Y52         LUT3 (Prop_lut3_I0_O)        0.153     5.721 f  vns_liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.313     6.034    soc_crc32_inserter_source_valid
    SLICE_X40Y52         LUT5 (Prop_lut5_I4_O)        0.327     6.361 r  soc_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.793     7.154    soc_preamble_inserter_sink_ready
    SLICE_X44Y47         LUT6 (Prop_lut6_I1_O)        0.124     7.278 r  soc_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.897     8.175    soc_tx_converter_converter_mux[1]_i_2_n_0
    SLICE_X44Y41         LUT5 (Prop_lut5_I3_O)        0.124     8.299 r  storage_11_reg_i_14/O
                         net (fo=4, routed)           0.982     9.280    storage_11_reg_i_14_n_0
    SLICE_X44Y39         LUT5 (Prop_lut5_I1_O)        0.124     9.404 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.350     9.754    soc_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.449    41.449    eth_tx_clk
    SLICE_X44Y39         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism              0.118    41.567    
                         clock uncertainty           -0.035    41.532    
    SLICE_X44Y39         FDRE (Setup_fdre_C_D)       -0.047    41.485    soc_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         41.485    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                 31.731    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[5]/Q
                         net (fo=1, routed)           0.059     0.763    vns_xilinxmultiregimpl5_regs0[5]
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[5]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.076     0.640    vns_xilinxmultiregimpl5_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[4]/Q
                         net (fo=1, routed)           0.058     0.762    vns_xilinxmultiregimpl5_regs0[4]
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[4]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.071     0.635    vns_xilinxmultiregimpl5_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  vns_xilinxmultiregimpl5_regs0_reg[3]/Q
                         net (fo=1, routed)           0.065     0.770    vns_xilinxmultiregimpl5_regs0[3]
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X44Y38         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[3]/C
                         clock pessimism             -0.270     0.564    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.075     0.639    vns_xilinxmultiregimpl5_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vns_xilinxmultiregimpl5_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.784    vns_xilinxmultiregimpl5_regs0[2]
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[2]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.064     0.629    vns_xilinxmultiregimpl5_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vns_xilinxmultiregimpl5_regs0_reg[6]/Q
                         net (fo=1, routed)           0.056     0.784    vns_xilinxmultiregimpl5_regs0[6]
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[6]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.064     0.629    vns_xilinxmultiregimpl5_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.629    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vns_xilinxmultiregimpl5_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.784    vns_xilinxmultiregimpl5_regs0[0]
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[0]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.060     0.625    vns_xilinxmultiregimpl5_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.625    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vns_xilinxmultiregimpl5_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vns_xilinxmultiregimpl5_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  vns_xilinxmultiregimpl5_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.784    vns_xilinxmultiregimpl5_regs0[1]
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X46Y40         FDRE                                         r  vns_xilinxmultiregimpl5_regs1_reg[1]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.053     0.618    vns_xilinxmultiregimpl5_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.618    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.227ns (63.790%)  route 0.129ns (36.210%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     0.560    eth_tx_clk
    SLICE_X44Y54         FDSE                                         r  soc_crc32_inserter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.128     0.688 r  soc_crc32_inserter_reg_reg[4]/Q
                         net (fo=2, routed)           0.129     0.817    p_19_in
    SLICE_X42Y54         LUT6 (Prop_lut6_I5_O)        0.099     0.916 r  soc_crc32_inserter_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     0.916    soc_crc32_inserter_next_reg[12]
    SLICE_X42Y54         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.829     0.829    eth_tx_clk
    SLICE_X42Y54         FDSE                                         r  soc_crc32_inserter_reg_reg[12]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X42Y54         FDSE (Hold_fdse_C_D)         0.120     0.715    soc_crc32_inserter_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 soc_tx_cdc_graycounter1_q_binary_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_tx_cdc_graycounter1_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.717%)  route 0.144ns (43.283%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X45Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_binary_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  soc_tx_cdc_graycounter1_q_binary_reg[0]/Q
                         net (fo=10, routed)          0.144     0.850    soc_tx_cdc_graycounter1_q_binary_reg__0[0]
    SLICE_X44Y40         LUT5 (Prop_lut5_I2_O)        0.048     0.898 r  soc_tx_cdc_graycounter1_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.898    soc_tx_cdc_graycounter1_q_next[2]
    SLICE_X44Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X44Y40         FDRE                                         r  soc_tx_cdc_graycounter1_q_reg[2]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X44Y40         FDRE (Hold_fdre_C_D)         0.107     0.685    soc_tx_cdc_graycounter1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 soc_crc32_inserter_reg_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            soc_crc32_inserter_reg_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.734%)  route 0.141ns (40.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.559     0.559    eth_tx_clk
    SLICE_X42Y53         FDSE                                         r  soc_crc32_inserter_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDSE (Prop_fdse_C_Q)         0.164     0.723 r  soc_crc32_inserter_reg_reg[28]/Q
                         net (fo=4, routed)           0.141     0.864    soc_crc32_inserter_reg_reg_n_0_[28]
    SLICE_X45Y54         LUT6 (Prop_lut6_I2_O)        0.045     0.909 r  soc_crc32_inserter_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.909    soc_crc32_inserter_next_reg[11]
    SLICE_X45Y54         FDSE                                         r  soc_crc32_inserter_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.830     0.830    eth_tx_clk
    SLICE_X45Y54         FDSE                                         r  soc_crc32_inserter_reg_reg[11]/C
                         clock pessimism             -0.234     0.596    
    SLICE_X45Y54         FDSE (Hold_fdse_C_D)         0.092     0.688    soc_crc32_inserter_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X34Y56  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X34Y56  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y52  soc_liteethphymiitx_converter_converter_mux_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y51  vns_liteethmacpaddinginserter_state_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y51  vns_liteethmacpreambleinserter_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y51  vns_liteethmacpreambleinserter_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y50  soc_crc32_inserter_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X46Y40  vns_xilinxmultiregimpl5_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X42Y50  soc_crc32_inserter_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs0_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X44Y38  vns_xilinxmultiregimpl5_regs1_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y56  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y56  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y56  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X34Y56  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y52  soc_liteethphymiitx_converter_converter_mux_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y52  soc_liteethphymiitx_converter_converter_mux_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y51  vns_liteethmacpaddinginserter_state_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y51  vns_liteethmacpaddinginserter_state_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y51  vns_liteethmacpreambleinserter_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y51  vns_liteethmacpreambleinserter_state_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine1_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 3.023ns (34.493%)  route 5.741ns (65.507%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.930     7.942    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.292     8.234 f  vns_bankmachine1_state[3]_i_10/O
                         net (fo=2, routed)           0.637     8.871    vns_bankmachine1_state[3]_i_10_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I2_O)        0.332     9.203 r  vns_bankmachine1_state[3]_i_7/O
                         net (fo=1, routed)           0.526     9.729    vns_bankmachine1_state[3]_i_7_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.853 r  vns_bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.485    10.337    vns_bankmachine1_next_state
    SLICE_X50Y55         FDRE                                         r  vns_bankmachine1_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.439    11.439    sys_clk
    SLICE_X50Y55         FDRE                                         r  vns_bankmachine1_state_reg[0]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X50Y55         FDRE (Setup_fdre_C_CE)      -0.169    11.213    vns_bankmachine1_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine1_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 3.023ns (34.493%)  route 5.741ns (65.507%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.930     7.942    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.292     8.234 f  vns_bankmachine1_state[3]_i_10/O
                         net (fo=2, routed)           0.637     8.871    vns_bankmachine1_state[3]_i_10_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I2_O)        0.332     9.203 r  vns_bankmachine1_state[3]_i_7/O
                         net (fo=1, routed)           0.526     9.729    vns_bankmachine1_state[3]_i_7_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.853 r  vns_bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.485    10.337    vns_bankmachine1_next_state
    SLICE_X50Y55         FDRE                                         r  vns_bankmachine1_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.439    11.439    sys_clk
    SLICE_X50Y55         FDRE                                         r  vns_bankmachine1_state_reg[1]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X50Y55         FDRE (Setup_fdre_C_CE)      -0.169    11.213    vns_bankmachine1_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.876ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine1_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 3.023ns (34.493%)  route 5.741ns (65.507%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.930     7.942    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.292     8.234 f  vns_bankmachine1_state[3]_i_10/O
                         net (fo=2, routed)           0.637     8.871    vns_bankmachine1_state[3]_i_10_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I2_O)        0.332     9.203 r  vns_bankmachine1_state[3]_i_7/O
                         net (fo=1, routed)           0.526     9.729    vns_bankmachine1_state[3]_i_7_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.853 r  vns_bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.485    10.337    vns_bankmachine1_next_state
    SLICE_X50Y55         FDRE                                         r  vns_bankmachine1_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.439    11.439    sys_clk
    SLICE_X50Y55         FDRE                                         r  vns_bankmachine1_state_reg[3]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X50Y55         FDRE (Setup_fdre_C_CE)      -0.169    11.213    vns_bankmachine1_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -10.337    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine2_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 3.016ns (34.852%)  route 5.638ns (65.148%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.926     7.938    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.291     8.229 f  vns_bankmachine2_state[3]_i_12/O
                         net (fo=1, routed)           0.557     8.786    vns_bankmachine2_state[3]_i_12_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.326     9.112 r  vns_bankmachine2_state[3]_i_6/O
                         net (fo=1, routed)           0.410     9.522    vns_bankmachine2_state[3]_i_6_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.646 r  vns_bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.581    10.227    vns_bankmachine2_next_state
    SLICE_X51Y53         FDRE                                         r  vns_bankmachine2_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.439    11.439    sys_clk
    SLICE_X51Y53         FDRE                                         r  vns_bankmachine2_state_reg[0]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X51Y53         FDRE (Setup_fdre_C_CE)      -0.205    11.177    vns_bankmachine2_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.950ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine2_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.654ns  (logic 3.016ns (34.852%)  route 5.638ns (65.148%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.926     7.938    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.291     8.229 f  vns_bankmachine2_state[3]_i_12/O
                         net (fo=1, routed)           0.557     8.786    vns_bankmachine2_state[3]_i_12_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I4_O)        0.326     9.112 r  vns_bankmachine2_state[3]_i_6/O
                         net (fo=1, routed)           0.410     9.522    vns_bankmachine2_state[3]_i_6_n_0
    SLICE_X51Y53         LUT6 (Prop_lut6_I5_O)        0.124     9.646 r  vns_bankmachine2_state[3]_i_1/O
                         net (fo=4, routed)           0.581    10.227    vns_bankmachine2_next_state
    SLICE_X51Y53         FDRE                                         r  vns_bankmachine2_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.439    11.439    sys_clk
    SLICE_X51Y53         FDRE                                         r  vns_bankmachine2_state_reg[1]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X51Y53         FDRE (Setup_fdre_C_CE)      -0.205    11.177    vns_bankmachine2_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.177    
                         arrival time                         -10.227    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine6_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.820ns (32.371%)  route 5.892ns (67.629%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.930     7.942    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I4_O)        0.297     8.239 r  vns_bankmachine6_state[3]_i_13/O
                         net (fo=2, routed)           0.597     8.837    vns_bankmachine6_state[3]_i_13_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.961 r  vns_bankmachine6_state[3]_i_7/O
                         net (fo=1, routed)           0.620     9.581    vns_bankmachine6_state[3]_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  vns_bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.580    10.285    vns_bankmachine6_next_state
    SLICE_X59Y59         FDRE                                         r  vns_bankmachine6_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.503    11.503    sys_clk
    SLICE_X59Y59         FDRE                                         r  vns_bankmachine6_state_reg[2]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.057    11.446    
    SLICE_X59Y59         FDRE (Setup_fdre_C_CE)      -0.205    11.241    vns_bankmachine6_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.956ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine6_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.712ns  (logic 2.820ns (32.371%)  route 5.892ns (67.629%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.930     7.942    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I4_O)        0.297     8.239 r  vns_bankmachine6_state[3]_i_13/O
                         net (fo=2, routed)           0.597     8.837    vns_bankmachine6_state[3]_i_13_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.961 r  vns_bankmachine6_state[3]_i_7/O
                         net (fo=1, routed)           0.620     9.581    vns_bankmachine6_state[3]_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  vns_bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.580    10.285    vns_bankmachine6_next_state
    SLICE_X59Y59         FDRE                                         r  vns_bankmachine6_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.503    11.503    sys_clk
    SLICE_X59Y59         FDRE                                         r  vns_bankmachine6_state_reg[3]/C
                         clock pessimism              0.000    11.503    
                         clock uncertainty           -0.057    11.446    
    SLICE_X59Y59         FDRE (Setup_fdre_C_CE)      -0.205    11.241    vns_bankmachine6_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.241    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  0.956    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine1_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 3.023ns (34.865%)  route 5.648ns (65.135%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.930     7.942    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I0_O)        0.292     8.234 f  vns_bankmachine1_state[3]_i_10/O
                         net (fo=2, routed)           0.637     8.871    vns_bankmachine1_state[3]_i_10_n_0
    SLICE_X51Y56         LUT6 (Prop_lut6_I2_O)        0.332     9.203 r  vns_bankmachine1_state[3]_i_7/O
                         net (fo=1, routed)           0.526     9.729    vns_bankmachine1_state[3]_i_7_n_0
    SLICE_X50Y56         LUT6 (Prop_lut6_I4_O)        0.124     9.853 r  vns_bankmachine1_state[3]_i_1/O
                         net (fo=4, routed)           0.391    10.244    vns_bankmachine1_next_state
    SLICE_X50Y56         FDRE                                         r  vns_bankmachine1_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.439    11.439    sys_clk
    SLICE_X50Y56         FDRE                                         r  vns_bankmachine1_state_reg[2]/C
                         clock pessimism              0.000    11.439    
                         clock uncertainty           -0.057    11.382    
    SLICE_X50Y56         FDRE (Setup_fdre_C_CE)      -0.169    11.213    vns_bankmachine1_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.213    
                         arrival time                         -10.244    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine0_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 2.597ns (30.406%)  route 5.944ns (69.594%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 11.502 - 10.000 ) 
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.641     1.641    sys_clk
    SLICE_X63Y48         FDRE                                         r  soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y48         FDRE (Prop_fdre_C_Q)         0.456     2.097 r  soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_reg[12]/Q
                         net (fo=3, routed)           0.872     2.970    p_0_in2_in[5]
    SLICE_X62Y48         LUT6 (Prop_lut6_I1_O)        0.124     3.094 r  vns_bankmachine5_state[1]_i_8/O
                         net (fo=1, routed)           0.000     3.094    vns_bankmachine5_state[1]_i_8_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.644 r  vns_bankmachine5_state_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     3.644    vns_bankmachine5_state_reg[1]_i_4_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.915 r  vns_bankmachine5_state_reg[1]_i_3/CO[0]
                         net (fo=4, routed)           1.049     4.964    soc_netsoc_sdram_bankmachine5_row_hit
    SLICE_X56Y56         LUT6 (Prop_lut6_I4_O)        0.373     5.337 r  soc_netsoc_sdram_bankmachine2_trascon_count[2]_i_9/O
                         net (fo=1, routed)           0.831     6.168    soc_netsoc_sdram_bankmachine2_trascon_count[2]_i_9_n_0
    SLICE_X57Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.292 r  soc_netsoc_sdram_bankmachine2_trascon_count[2]_i_6/O
                         net (fo=3, routed)           0.439     6.731    soc_netsoc_sdram_bankmachine2_trascon_count[2]_i_6_n_0
    SLICE_X56Y59         LUT6 (Prop_lut6_I0_O)        0.124     6.855 r  soc_netsoc_sdram_bankmachine5_trccon_ready_i_5/O
                         net (fo=14, routed)          0.868     7.723    soc_netsoc_sdram_bankmachine5_trccon_ready_i_5_n_0
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.119     7.842 f  soc_netsoc_sdram_bankmachine0_trccon_ready_i_4/O
                         net (fo=3, routed)           1.002     8.845    soc_netsoc_sdram_bankmachine0_trccon_ready_i_4_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I2_O)        0.332     9.177 f  vns_bankmachine0_state[3]_i_5/O
                         net (fo=1, routed)           0.289     9.466    vns_bankmachine0_state[3]_i_5_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I5_O)        0.124     9.590 r  vns_bankmachine0_state[3]_i_1/O
                         net (fo=4, routed)           0.592    10.182    vns_bankmachine0_next_state
    SLICE_X61Y61         FDRE                                         r  vns_bankmachine0_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.502    11.502    sys_clk
    SLICE_X61Y61         FDRE                                         r  vns_bankmachine0_state_reg[0]/C
                         clock pessimism              0.000    11.502    
                         clock uncertainty           -0.057    11.445    
    SLICE_X61Y61         FDRE (Setup_fdre_C_CE)      -0.205    11.240    vns_bankmachine0_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.240    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vns_bankmachine6_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.605ns  (logic 2.820ns (32.772%)  route 5.785ns (67.228%))
  Logic Levels:           10  (CARRY4=2 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        1.573     1.573    sys_clk
    SLICE_X56Y44         FDRE                                         r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y44         FDRE (Prop_fdre_C_Q)         0.518     2.091 r  soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_reg[9]/Q
                         net (fo=3, routed)           1.100     3.192    p_0_in6_in[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I2_O)        0.124     3.316 r  vns_bankmachine3_state[3]_i_20/O
                         net (fo=1, routed)           0.000     3.316    vns_bankmachine3_state[3]_i_20_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.848 r  vns_bankmachine3_state_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.848    vns_bankmachine3_state_reg[3]_i_13_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.119 f  vns_bankmachine3_state_reg[3]_i_8/CO[0]
                         net (fo=5, routed)           0.707     4.826    soc_netsoc_sdram_bankmachine3_row_hit
    SLICE_X55Y54         LUT6 (Prop_lut6_I2_O)        0.373     5.199 r  soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4/O
                         net (fo=5, routed)           0.564     5.763    soc_netsoc_sdram_bankmachine3_twtpcon_ready_i_4_n_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I2_O)        0.124     5.887 f  soc_netsoc_sdram_choose_req_grant[2]_i_23/O
                         net (fo=8, routed)           0.792     6.679    soc_netsoc_sdram_choose_req_grant[2]_i_23_n_0
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.124     6.803 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4/O
                         net (fo=1, routed)           0.000     6.803    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_i_4_n_0
    SLICE_X54Y60         MUXF7 (Prop_muxf7_I0_O)      0.209     7.012 f  soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3/O
                         net (fo=16, routed)          0.930     7.942    soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we_reg_i_3_n_0
    SLICE_X53Y57         LUT5 (Prop_lut5_I4_O)        0.297     8.239 r  vns_bankmachine6_state[3]_i_13/O
                         net (fo=2, routed)           0.597     8.837    vns_bankmachine6_state[3]_i_13_n_0
    SLICE_X59Y58         LUT6 (Prop_lut6_I2_O)        0.124     8.961 r  vns_bankmachine6_state[3]_i_7/O
                         net (fo=1, routed)           0.620     9.581    vns_bankmachine6_state[3]_i_7_n_0
    SLICE_X59Y59         LUT6 (Prop_lut6_I4_O)        0.124     9.705 r  vns_bankmachine6_state[3]_i_1/O
                         net (fo=4, routed)           0.473    10.178    vns_bankmachine6_next_state
    SLICE_X60Y58         FDRE                                         r  vns_bankmachine6_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=1132, routed)        1.504    11.504    sys_clk
    SLICE_X60Y58         FDRE                                         r  vns_bankmachine6_state_reg[0]/C
                         clock pessimism              0.000    11.504    
                         clock uncertainty           -0.057    11.447    
    SLICE_X60Y58         FDRE (Setup_fdre_C_CE)      -0.169    11.278    vns_bankmachine6_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.278    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                  1.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.591     0.591    sys_clk
    SLICE_X62Y54         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.303     1.035    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.860     0.860    storage_2_reg_0_7_18_21/WCLK
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.234     0.626    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_2_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.591     0.591    sys_clk
    SLICE_X62Y54         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.303     1.035    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.860     0.860    storage_2_reg_0_7_18_21/WCLK
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.234     0.626    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_2_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.591     0.591    sys_clk
    SLICE_X62Y54         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.303     1.035    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.860     0.860    storage_2_reg_0_7_18_21/WCLK
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.234     0.626    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_2_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.591     0.591    sys_clk
    SLICE_X62Y54         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.303     1.035    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.860     0.860    storage_2_reg_0_7_18_21/WCLK
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.234     0.626    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_2_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.591     0.591    sys_clk
    SLICE_X62Y54         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.303     1.035    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.860     0.860    storage_2_reg_0_7_18_21/WCLK
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.234     0.626    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_2_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.591     0.591    sys_clk
    SLICE_X62Y54         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.303     1.035    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.860     0.860    storage_2_reg_0_7_18_21/WCLK
    SLICE_X60Y53         RAMD32                                       r  storage_2_reg_0_7_18_21/RAMC_D1/CLK
                         clock pessimism             -0.234     0.626    
    SLICE_X60Y53         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.936    storage_2_reg_0_7_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.591     0.591    sys_clk
    SLICE_X62Y54         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.303     1.035    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X60Y53         RAMS32                                       r  storage_2_reg_0_7_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.860     0.860    storage_2_reg_0_7_18_21/WCLK
    SLICE_X60Y53         RAMS32                                       r  storage_2_reg_0_7_18_21/RAMD/CLK
                         clock pessimism             -0.234     0.626    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.936    storage_2_reg_0_7_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_2_reg_0_7_18_21/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.732%)  route 0.303ns (68.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.591     0.591    sys_clk
    SLICE_X62Y54         FDRE                                         r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.303     1.035    storage_2_reg_0_7_18_21/ADDRD0
    SLICE_X60Y53         RAMS32                                       r  storage_2_reg_0_7_18_21/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.860     0.860    storage_2_reg_0_7_18_21/WCLK
    SLICE_X60Y53         RAMS32                                       r  storage_2_reg_0_7_18_21/RAMD_D1/CLK
                         clock pessimism             -0.234     0.626    
    SLICE_X60Y53         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.936    storage_2_reg_0_7_18_21/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.035    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.686%)  route 0.290ns (67.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.590     0.590    sys_clk
    SLICE_X61Y56         FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.290     1.021    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X60Y57         RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.859     0.859    storage_6_reg_0_7_0_5/WCLK
    SLICE_X60Y57         RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.605    
    SLICE_X60Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_6_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_6_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.686%)  route 0.290ns (67.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.590     0.590    sys_clk
    SLICE_X61Y56         FDRE                                         r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_reg[0]/Q
                         net (fo=35, routed)          0.290     1.021    storage_6_reg_0_7_0_5/ADDRD0
    SLICE_X60Y57         RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1132, routed)        0.859     0.859    storage_6_reg_0_7_0_5/WCLK
    SLICE_X60Y57         RAMD32                                       r  storage_6_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.605    
    SLICE_X60Y57         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.915    storage_6_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   storage_11_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y40  IDELAYE2/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y45  IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y34  IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y30  IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y35  IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y27  IDELAYE2_13/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y33  IDELAYE2_14/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y28  IDELAYE2_15/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y50  storage_7_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y50  storage_7_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y50  storage_7_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y50  storage_7_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y50  storage_7_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y50  storage_7_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y50  storage_7_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y44  storage_9_reg_0_7_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y44  storage_9_reg_0_7_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y44  storage_9_reg_0_7_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y43  storage_4_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y43  storage_4_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y43  storage_4_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y43  storage_4_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y43  storage_4_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y43  storage_4_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y43  storage_4_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y43  storage_4_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y77  storage_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y43  storage_4_reg_0_7_18_21/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  soc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.657ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.657ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by soc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X62Y30         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    soc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.589     3.862    clk200_clk
    SLICE_X62Y30         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.862    
                         clock uncertainty           -0.125     3.738    
    SLICE_X62Y30         FDPE (Setup_fdpe_C_D)       -0.005     3.733    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.733    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  3.657    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.453ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.559ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.559ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y56         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X32Y56         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.559     2.559    eth_rx_clk
    SLICE_X32Y56         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.559    
                         clock uncertainty           -0.025     2.534    
    SLICE_X32Y56         FDPE (Setup_fdpe_C_D)       -0.005     2.529    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.529    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.453    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.432ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.432ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.558ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y56         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    vns_xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X34Y56         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.558     2.558    eth_tx_clk
    SLICE_X34Y56         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.558    
                         clock uncertainty           -0.025     2.533    
    SLICE_X34Y56         FDPE (Setup_fdpe_C_D)       -0.035     2.498    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.498    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.432    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.380ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.075ns  (logic 0.000ns (0.000%)  route 0.075ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.590ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.075     0.075    vns_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X62Y31         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=1132, routed)        0.590     2.590    sys_clk
    SLICE_X62Y31         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.590    
                         clock uncertainty           -0.129     2.460    
    SLICE_X62Y31         FDPE (Setup_fdpe_C_D)       -0.005     2.455    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.455    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  2.380    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal       |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock          |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+
clk100     | cpu_reset        | FDPE           | -        |     0.198 (r) | FAST    |     1.912 (r) | SLOW    | soc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.187 (r) | FAST    |     4.906 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -1.115 (f) | FAST    |     4.906 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.183 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -1.111 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.185 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -1.113 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.186 (r) | FAST    |     4.905 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -1.114 (f) | FAST    |     4.905 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.169 (r) | FAST    |     4.889 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -1.097 (f) | FAST    |     4.889 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.903 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.903 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.184 (r) | FAST    |     4.904 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -1.112 (f) | FAST    |     4.904 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.131 (r) | FAST    |     4.845 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -1.059 (f) | FAST    |     4.845 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.153 (r) | FAST    |     4.865 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -1.081 (f) | FAST    |     4.865 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.125 (r) | FAST    |     4.842 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -1.053 (f) | FAST    |     4.842 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.137 (r) | FAST    |     4.850 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -1.065 (f) | FAST    |     4.850 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.138 (r) | FAST    |     4.856 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -1.066 (f) | FAST    |     4.856 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.157 (r) | FAST    |     4.870 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -1.085 (f) | FAST    |     4.870 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.126 (r) | FAST    |     4.843 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -1.054 (f) | FAST    |     4.843 (f) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.158 (r) | FAST    |     4.872 (r) | SLOW    | soc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -1.086 (f) | FAST    |     4.872 (f) | SLOW    | soc_pll_sys4x  |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.002 (r) | SLOW    |    -0.098 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.185 (r) | SLOW    |    -0.268 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     1.973 (r) | SLOW    |    -0.139 (r) | FAST    |                |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     1.914 (r) | SLOW    |    -0.131 (r) | FAST    |                |
eth_rx_clk | eth_rx_dv        | FDRE           | -        |     3.681 (r) | SLOW    |    -0.376 (r) | FAST    |                |
sys_clk    | cpu_reset        | FDPE           | -        |     3.369 (r) | SLOW    |    -0.706 (r) | FAST    |                |
sys_clk    | eth_mdio         | FDRE           | -        |     0.992 (r) | SLOW    |     0.295 (r) | FAST    |                |
sys_clk    | serial_rx        | FDRE           | -        |     0.880 (r) | SLOW    |     0.320 (r) | FAST    |                |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     1.950 (r) | SLOW    |    -0.198 (r) | FAST    |                |
sys_clk    | user_sw0         | FDRE           | -        |     1.378 (r) | SLOW    |     0.137 (r) | FAST    |                |
sys_clk    | user_sw1         | FDRE           | -        |     1.013 (r) | SLOW    |     0.292 (r) | FAST    |                |
sys_clk    | user_sw2         | FDRE           | -        |     1.149 (r) | SLOW    |     0.245 (r) | FAST    |                |
sys_clk    | user_sw3         | FDRE           | -        |     1.172 (r) | SLOW    |     0.221 (r) | FAST    |                |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+----------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal          |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock             |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | soc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | soc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | soc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | soc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | soc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      8.631 (r) | SLOW    |      2.864 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      8.514 (r) | SLOW    |      2.820 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      8.586 (r) | SLOW    |      2.856 (r) | FAST    |                   |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      8.450 (r) | SLOW    |      2.778 (r) | FAST    |                   |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      8.442 (r) | SLOW    |      2.777 (r) | FAST    |                   |
sys_clk    | eth_rst_n        | FDRE           | -     |      9.660 (r) | SLOW    |      2.843 (r) | FAST    |                   |
sys_clk    | serial_tx        | FDSE           | -     |      9.873 (r) | SLOW    |      3.258 (r) | FAST    |                   |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |      7.572 (r) | SLOW    |      2.231 (r) | FAST    |                   |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+-------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         1.936 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         7.412 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.509 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.404 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         3.413 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.812 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.593 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.124 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.853 ns
Ideal Clock Offset to Actual Clock: 2.980 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -1.187 (r) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -1.115 (f) | FAST    |   4.906 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.183 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -1.111 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.185 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -1.113 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.186 (r) | FAST    |   4.905 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -1.114 (f) | FAST    |   4.905 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.169 (r) | FAST    |   4.889 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -1.097 (f) | FAST    |   4.889 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.184 (r) | FAST    |   4.903 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -1.112 (f) | FAST    |   4.903 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.184 (r) | FAST    |   4.904 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -1.112 (f) | FAST    |   4.904 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.131 (r) | FAST    |   4.845 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -1.059 (f) | FAST    |   4.845 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.153 (r) | FAST    |   4.865 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -1.081 (f) | FAST    |   4.865 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.125 (r) | FAST    |   4.842 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -1.053 (f) | FAST    |   4.842 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.137 (r) | FAST    |   4.850 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -1.065 (f) | FAST    |   4.850 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.138 (r) | FAST    |   4.856 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -1.066 (f) | FAST    |   4.856 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.157 (r) | FAST    |   4.870 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -1.085 (f) | FAST    |   4.870 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.126 (r) | FAST    |   4.843 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -1.054 (f) | FAST    |   4.843 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.158 (r) | FAST    |   4.872 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -1.086 (f) | FAST    |   4.872 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -1.053 (f) | FAST    |   4.906 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.087 ns
Ideal Clock Offset to Actual Clock: -1.141 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.002 (r) | SLOW    | -0.098 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.185 (r) | SLOW    | -0.268 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   1.973 (r) | SLOW    | -0.139 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   1.914 (r) | SLOW    | -0.131 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   2.185 (r) | SLOW    | -0.098 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.181 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   8.631 (r) | SLOW    |   2.864 (r) | FAST    |    0.181 |
eth_tx_data[1]     |   8.514 (r) | SLOW    |   2.820 (r) | FAST    |    0.064 |
eth_tx_data[2]     |   8.586 (r) | SLOW    |   2.856 (r) | FAST    |    0.136 |
eth_tx_data[3]     |   8.450 (r) | SLOW    |   2.778 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.631 (r) | SLOW    |   2.778 (r) | FAST    |    0.181 |
-------------------+-------------+---------+-------------+---------+----------+




