<stg><name>maxpool1</name>


<trans_list>

<trans id="215" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="3" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="19" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="21" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="25" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="26" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
pool1_i1_begin:0  call void (...)* @_ssdm_op_SpecInterface(i5* %pool1_pipe_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
pool1_i1_begin:1  call void (...)* @_ssdm_op_SpecInterface(i5* %relu1_pipe_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str311, i32 0, i32 0, [1 x i8]* @p_str312, [1 x i8]* @p_str313, [1 x i8]* @p_str314, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str315, [1 x i8]* @p_str316)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="64">
<![CDATA[
pool1_i1_begin:2  %pool1_line_buffer_V = alloca [10240 x i5], align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool1_i1_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str49)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
pool1_i1_begin:4  br label %0

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %h_0_0 = phi i7 [ 0, %pool1_i1_begin ], [ %add_ln200, %pool1_h_end ]

]]></Node>
<StgValue><ssdm name="h_0_0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln200 = icmp eq i7 %h_0_0, -48

]]></Node>
<StgValue><ssdm name="icmp_ln200"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_119 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %add_ln200 = add i7 %h_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln200, label %pool1_i1_end, label %pool1_h_begin

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool1_h_begin:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str50) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln200"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool1_h_begin:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str50)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
pool1_h_begin:2  br label %1

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool1_i1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str49, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln200" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0">
<![CDATA[
pool1_i1_end:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln232"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i10 [ 0, %pool1_h_begin ], [ %add_ln202_1, %pool1_line_col ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1  %line_row_0_0 = phi i2 [ 0, %pool1_h_begin ], [ %select_ln206_1, %pool1_line_col ]

]]></Node>
<StgValue><ssdm name="line_row_0_0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:2  %line_col_0_0 = phi i9 [ 0, %pool1_h_begin ], [ %add_ln203, %pool1_line_col ]

]]></Node>
<StgValue><ssdm name="line_col_0_0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %icmp_ln202 = icmp eq i10 %indvar_flatten, -384

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln202_1 = add i10 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln202_1"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln202, label %.preheader.0.preheader.preheader, label %pool1_line_col

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
pool1_line_col:0  %add_ln202 = add i2 %line_row_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln202"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
pool1_line_col:3  %icmp_ln203 = icmp eq i9 %line_col_0_0, -192

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
pool1_line_col:4  %select_ln206 = select i1 %icmp_ln203, i9 0, i9 %line_col_0_0

]]></Node>
<StgValue><ssdm name="select_ln206"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
pool1_line_col:5  %select_ln206_1 = select i1 %icmp_ln203, i2 %add_ln202, i2 %line_row_0_0

]]></Node>
<StgValue><ssdm name="select_ln206_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
pool1_line_col:6  %tmp_23 = call i10 @_ssdm_op_BitConcatenate.i10.i2.i8(i2 %select_ln206_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="10">
<![CDATA[
pool1_line_col:7  %zext_ln356 = zext i10 %tmp_23 to i11

]]></Node>
<StgValue><ssdm name="zext_ln356"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
pool1_line_col:8  %tmp_24 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln206_1, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="8">
<![CDATA[
pool1_line_col:9  %zext_ln356_62 = zext i8 %tmp_24 to i11

]]></Node>
<StgValue><ssdm name="zext_ln356_62"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
pool1_line_col:10  %add_ln356 = add i11 %zext_ln356_62, %zext_ln356

]]></Node>
<StgValue><ssdm name="add_ln356"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="11" op_0_bw="9">
<![CDATA[
pool1_line_col:14  %zext_ln356_63 = zext i9 %select_ln206 to i11

]]></Node>
<StgValue><ssdm name="zext_ln356_63"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
pool1_line_col:15  %add_ln356_20 = add i11 %add_ln356, %zext_ln356_63

]]></Node>
<StgValue><ssdm name="add_ln356_20"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="15" op_1_bw="11" op_2_bw="4">
<![CDATA[
pool1_line_col:16  %tmp_13 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln356_20, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:17  %zext_ln356_64 = zext i15 %tmp_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_64"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:18  %pool1_line_buffer_V_13 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_64

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_13"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool1_line_col:64  %tmp_V = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:65  store i5 %tmp_V, i5* %pool1_line_buffer_V_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:19  %or_ln356 = or i15 %tmp_13, 1

]]></Node>
<StgValue><ssdm name="or_ln356"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:20  %zext_ln356_65 = zext i15 %or_ln356 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_65"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:21  %pool1_line_buffer_V_14 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_65

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_14"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:66  %tmp_V_43 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_43"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:67  store i5 %tmp_V_43, i5* %pool1_line_buffer_V_14, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:22  %or_ln356_31 = or i15 %tmp_13, 2

]]></Node>
<StgValue><ssdm name="or_ln356_31"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:23  %zext_ln356_66 = zext i15 %or_ln356_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_66"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:24  %pool1_line_buffer_V_15 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_66

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_15"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:68  %tmp_V_44 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_44"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:69  store i5 %tmp_V_44, i5* %pool1_line_buffer_V_15, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:25  %or_ln356_32 = or i15 %tmp_13, 3

]]></Node>
<StgValue><ssdm name="or_ln356_32"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:26  %zext_ln356_67 = zext i15 %or_ln356_32 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_67"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:27  %pool1_line_buffer_V_16 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_67

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_16"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:70  %tmp_V_45 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_45"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:71  store i5 %tmp_V_45, i5* %pool1_line_buffer_V_16, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:28  %or_ln356_33 = or i15 %tmp_13, 4

]]></Node>
<StgValue><ssdm name="or_ln356_33"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:29  %zext_ln356_68 = zext i15 %or_ln356_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_68"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:30  %pool1_line_buffer_V_17 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_68

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_17"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:72  %tmp_V_46 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_46"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:73  store i5 %tmp_V_46, i5* %pool1_line_buffer_V_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:31  %or_ln356_34 = or i15 %tmp_13, 5

]]></Node>
<StgValue><ssdm name="or_ln356_34"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:32  %zext_ln356_69 = zext i15 %or_ln356_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_69"/></StgValue>
</operation>

<operation id="86" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:33  %pool1_line_buffer_V_18 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_69

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_18"/></StgValue>
</operation>

<operation id="87" st_id="9" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:74  %tmp_V_47 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_47"/></StgValue>
</operation>

<operation id="88" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:75  store i5 %tmp_V_47, i5* %pool1_line_buffer_V_18, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:34  %or_ln356_35 = or i15 %tmp_13, 6

]]></Node>
<StgValue><ssdm name="or_ln356_35"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:35  %zext_ln356_70 = zext i15 %or_ln356_35 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_70"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:36  %pool1_line_buffer_V_19 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_70

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_19"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:76  %tmp_V_48 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_48"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:77  store i5 %tmp_V_48, i5* %pool1_line_buffer_V_19, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:37  %or_ln356_36 = or i15 %tmp_13, 7

]]></Node>
<StgValue><ssdm name="or_ln356_36"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:38  %zext_ln356_71 = zext i15 %or_ln356_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_71"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:39  %pool1_line_buffer_V_20 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_71

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_20"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:78  %tmp_V_49 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_49"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:79  store i5 %tmp_V_49, i5* %pool1_line_buffer_V_20, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:40  %or_ln356_37 = or i15 %tmp_13, 8

]]></Node>
<StgValue><ssdm name="or_ln356_37"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:41  %zext_ln356_72 = zext i15 %or_ln356_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_72"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:42  %pool1_line_buffer_V_21 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_72

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_21"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:80  %tmp_V_50 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_50"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:81  store i5 %tmp_V_50, i5* %pool1_line_buffer_V_21, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="104" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:43  %or_ln356_38 = or i15 %tmp_13, 9

]]></Node>
<StgValue><ssdm name="or_ln356_38"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:44  %zext_ln356_73 = zext i15 %or_ln356_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_73"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:45  %pool1_line_buffer_V_22 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_73

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_22"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:82  %tmp_V_51 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_51"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:83  store i5 %tmp_V_51, i5* %pool1_line_buffer_V_22, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:46  %or_ln356_39 = or i15 %tmp_13, 10

]]></Node>
<StgValue><ssdm name="or_ln356_39"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:47  %zext_ln356_74 = zext i15 %or_ln356_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_74"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:48  %pool1_line_buffer_V_23 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_74

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_23"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:84  %tmp_V_52 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_52"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:85  store i5 %tmp_V_52, i5* %pool1_line_buffer_V_23, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:49  %or_ln356_40 = or i15 %tmp_13, 11

]]></Node>
<StgValue><ssdm name="or_ln356_40"/></StgValue>
</operation>

<operation id="115" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:50  %zext_ln356_75 = zext i15 %or_ln356_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_75"/></StgValue>
</operation>

<operation id="116" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:51  %pool1_line_buffer_V_24 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_75

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_24"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:86  %tmp_V_53 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_53"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:87  store i5 %tmp_V_53, i5* %pool1_line_buffer_V_24, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:52  %or_ln356_41 = or i15 %tmp_13, 12

]]></Node>
<StgValue><ssdm name="or_ln356_41"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:53  %zext_ln356_76 = zext i15 %or_ln356_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_76"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:54  %pool1_line_buffer_V_25 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_76

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_25"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:88  %tmp_V_54 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_54"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:89  store i5 %tmp_V_54, i5* %pool1_line_buffer_V_25, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:55  %or_ln356_42 = or i15 %tmp_13, 13

]]></Node>
<StgValue><ssdm name="or_ln356_42"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:56  %zext_ln356_77 = zext i15 %or_ln356_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_77"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:57  %pool1_line_buffer_V_26 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_77

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_26"/></StgValue>
</operation>

<operation id="127" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:90  %tmp_V_55 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_55"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:91  store i5 %tmp_V_55, i5* %pool1_line_buffer_V_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:58  %or_ln356_43 = or i15 %tmp_13, 14

]]></Node>
<StgValue><ssdm name="or_ln356_43"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:59  %zext_ln356_78 = zext i15 %or_ln356_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_78"/></StgValue>
</operation>

<operation id="131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:60  %pool1_line_buffer_V_27 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_78

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_27"/></StgValue>
</operation>

<operation id="132" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:92  %tmp_V_56 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_56"/></StgValue>
</operation>

<operation id="133" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:93  store i5 %tmp_V_56, i5* %pool1_line_buffer_V_27, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="134" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pool1_line_col:97  %add_ln203 = add i9 %select_ln206, 1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool1_line_col:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @pool1_line_row_pool1)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pool1_line_col:2  %empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="137" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool1_line_col:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str52) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="138" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool1_line_col:12  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str52)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
pool1_line_col:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln204"/></StgValue>
</operation>

<operation id="140" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
pool1_line_col:61  %or_ln356_44 = or i15 %tmp_13, 15

]]></Node>
<StgValue><ssdm name="or_ln356_44"/></StgValue>
</operation>

<operation id="141" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="15">
<![CDATA[
pool1_line_col:62  %zext_ln356_79 = zext i15 %or_ln356_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_79"/></StgValue>
</operation>

<operation id="142" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_line_col:63  %pool1_line_buffer_V_28 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_79

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_28"/></StgValue>
</operation>

<operation id="143" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_line_col:94  %tmp_V_57 = call i5 @_ssdm_op_Read.ap_fifo.volatile.i5P(i5* %relu1_pipe_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_57"/></StgValue>
</operation>

<operation id="144" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="5" op_1_bw="14">
<![CDATA[
pool1_line_col:95  store i5 %tmp_V_57, i5* %pool1_line_buffer_V_28, align 1

]]></Node>
<StgValue><ssdm name="store_ln206"/></StgValue>
</operation>

<operation id="145" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool1_line_col:96  %empty_124 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str52, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="146" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
pool1_line_col:98  br label %1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="147" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
.preheader.0.preheader.preheader:0  br label %.preheader.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="148" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.0.preheader:0  %indvar_flatten7 = phi i12 [ %add_ln211_1, %pool1_c ], [ 0, %.preheader.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.0.preheader:1  %block_0_0 = phi i9 [ %select_ln217_1, %pool1_c ], [ 0, %.preheader.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="block_0_0"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.0.preheader:2  %c_0_0 = phi i5 [ %add_ln212, %pool1_c ], [ 0, %.preheader.0.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="c_0_0"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0.preheader:3  %icmp_ln211 = icmp eq i12 %indvar_flatten7, -1536

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.0.preheader:4  %add_ln211_1 = add i12 %indvar_flatten7, 1

]]></Node>
<StgValue><ssdm name="add_ln211_1"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.preheader:5  br i1 %icmp_ln211, label %pool1_h_end, label %pool1_c

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pool1_c:0  %add_ln211 = add i9 %block_0_0, 2

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool1_c:3  %icmp_ln212 = icmp eq i5 %c_0_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="156" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_c:4  %select_ln217 = select i1 %icmp_ln212, i5 0, i5 %c_0_0

]]></Node>
<StgValue><ssdm name="select_ln217"/></StgValue>
</operation>

<operation id="157" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
pool1_c:5  %select_ln217_1 = select i1 %icmp_ln212, i9 %add_ln211, i9 %block_0_0

]]></Node>
<StgValue><ssdm name="select_ln217_1"/></StgValue>
</operation>

<operation id="158" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
pool1_c:6  %tmp_25 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %select_ln217_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="159" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="13">
<![CDATA[
pool1_c:7  %zext_ln356_80 = zext i13 %tmp_25 to i14

]]></Node>
<StgValue><ssdm name="zext_ln356_80"/></StgValue>
</operation>

<operation id="160" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool1_c:8  %add_ln356_21 = add i14 %zext_ln356_80, 5120

]]></Node>
<StgValue><ssdm name="add_ln356_21"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
pool1_c:9  %or_ln217 = or i9 %select_ln217_1, 1

]]></Node>
<StgValue><ssdm name="or_ln217"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
pool1_c:10  %tmp_26 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %or_ln217, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="14" op_0_bw="13">
<![CDATA[
pool1_c:11  %zext_ln356_81 = zext i13 %tmp_26 to i14

]]></Node>
<StgValue><ssdm name="zext_ln356_81"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool1_c:12  %add_ln356_22 = add i14 %zext_ln356_81, 5120

]]></Node>
<StgValue><ssdm name="add_ln356_22"/></StgValue>
</operation>

<operation id="165" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="5">
<![CDATA[
pool1_c:16  %zext_ln356_82 = zext i5 %select_ln217 to i14

]]></Node>
<StgValue><ssdm name="zext_ln356_82"/></StgValue>
</operation>

<operation id="166" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool1_c:17  %add_ln356_23 = add i14 %zext_ln356_82, %zext_ln356_80

]]></Node>
<StgValue><ssdm name="add_ln356_23"/></StgValue>
</operation>

<operation id="167" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="14">
<![CDATA[
pool1_c:18  %zext_ln356_83 = zext i14 %add_ln356_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_83"/></StgValue>
</operation>

<operation id="168" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_c:19  %pool1_line_buffer_V_s = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_83

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_s"/></StgValue>
</operation>

<operation id="169" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool1_c:20  %add_ln356_24 = add i14 %zext_ln356_82, %zext_ln356_81

]]></Node>
<StgValue><ssdm name="add_ln356_24"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="14">
<![CDATA[
pool1_c:21  %zext_ln356_84 = zext i14 %add_ln356_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_84"/></StgValue>
</operation>

<operation id="171" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_c:22  %pool1_line_buffer_V_1 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_84

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_1"/></StgValue>
</operation>

<operation id="172" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool1_c:23  %add_ln356_25 = add i14 %zext_ln356_82, %add_ln356_21

]]></Node>
<StgValue><ssdm name="add_ln356_25"/></StgValue>
</operation>

<operation id="173" st_id="21" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
pool1_c:26  %add_ln356_26 = add i14 %zext_ln356_82, %add_ln356_22

]]></Node>
<StgValue><ssdm name="add_ln356_26"/></StgValue>
</operation>

<operation id="174" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:29  %pool1_line_buffer_V_4 = load i5* %pool1_line_buffer_V_s, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_4"/></StgValue>
</operation>

<operation id="175" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:30  %pool1_line_buffer_V_5 = load i5* %pool1_line_buffer_V_1, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="176" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="14">
<![CDATA[
pool1_c:24  %zext_ln356_85 = zext i14 %add_ln356_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_85"/></StgValue>
</operation>

<operation id="177" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_c:25  %pool1_line_buffer_V_2 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_85

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_2"/></StgValue>
</operation>

<operation id="178" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:29  %pool1_line_buffer_V_4 = load i5* %pool1_line_buffer_V_s, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_4"/></StgValue>
</operation>

<operation id="179" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:30  %pool1_line_buffer_V_5 = load i5* %pool1_line_buffer_V_1, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_5"/></StgValue>
</operation>

<operation id="180" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:31  %pool1_line_buffer_V_6 = load i5* %pool1_line_buffer_V_2, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_6"/></StgValue>
</operation>

<operation id="181" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool1_c:33  %icmp_ln1494 = icmp ugt i5 %pool1_line_buffer_V_5, %pool1_line_buffer_V_4

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="182" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
pool1_c:34  %select_ln251 = select i1 %icmp_ln1494, i14 %add_ln356_24, i14 %add_ln356_23

]]></Node>
<StgValue><ssdm name="select_ln251"/></StgValue>
</operation>

<operation id="183" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="14">
<![CDATA[
pool1_c:35  %zext_ln251 = zext i14 %select_ln251 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251"/></StgValue>
</operation>

<operation id="184" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_c:36  %pool1_line_buffer_V_8 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln251

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_8"/></StgValue>
</operation>

<operation id="185" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:37  %pool1_line_buffer_V_9 = load i5* %pool1_line_buffer_V_8, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_9"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="186" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="14">
<![CDATA[
pool1_c:27  %zext_ln356_86 = zext i14 %add_ln356_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln356_86"/></StgValue>
</operation>

<operation id="187" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_c:28  %pool1_line_buffer_V_3 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln356_86

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_3"/></StgValue>
</operation>

<operation id="188" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:31  %pool1_line_buffer_V_6 = load i5* %pool1_line_buffer_V_2, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_6"/></StgValue>
</operation>

<operation id="189" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:32  %pool1_line_buffer_V_7 = load i5* %pool1_line_buffer_V_3, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_7"/></StgValue>
</operation>

<operation id="190" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:37  %pool1_line_buffer_V_9 = load i5* %pool1_line_buffer_V_8, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_9"/></StgValue>
</operation>

<operation id="191" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool1_c:38  %icmp_ln1494_3 = icmp ugt i5 %pool1_line_buffer_V_6, %pool1_line_buffer_V_9

]]></Node>
<StgValue><ssdm name="icmp_ln1494_3"/></StgValue>
</operation>

<operation id="192" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
pool1_c:39  %select_ln251_3 = select i1 %icmp_ln1494_3, i14 %add_ln356_25, i14 %select_ln251

]]></Node>
<StgValue><ssdm name="select_ln251_3"/></StgValue>
</operation>

<operation id="193" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="14">
<![CDATA[
pool1_c:40  %zext_ln251_3 = zext i14 %select_ln251_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251_3"/></StgValue>
</operation>

<operation id="194" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_c:41  %pool1_line_buffer_V_10 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln251_3

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_10"/></StgValue>
</operation>

<operation id="195" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:42  %pool1_line_buffer_V_11 = load i5* %pool1_line_buffer_V_10, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_11"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="196" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:32  %pool1_line_buffer_V_7 = load i5* %pool1_line_buffer_V_3, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_7"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:42  %pool1_line_buffer_V_11 = load i5* %pool1_line_buffer_V_10, align 1

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_11"/></StgValue>
</operation>

<operation id="198" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool1_c:43  %icmp_ln1494_4 = icmp ugt i5 %pool1_line_buffer_V_7, %pool1_line_buffer_V_11

]]></Node>
<StgValue><ssdm name="icmp_ln1494_4"/></StgValue>
</operation>

<operation id="199" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
pool1_c:44  %select_ln251_4 = select i1 %icmp_ln1494_4, i14 %add_ln356_26, i14 %select_ln251_3

]]></Node>
<StgValue><ssdm name="select_ln251_4"/></StgValue>
</operation>

<operation id="200" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="14">
<![CDATA[
pool1_c:45  %zext_ln251_4 = zext i14 %select_ln251_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln251_4"/></StgValue>
</operation>

<operation id="201" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
pool1_c:46  %pool1_line_buffer_V_12 = getelementptr [10240 x i5]* %pool1_line_buffer_V, i64 0, i64 %zext_ln251_4

]]></Node>
<StgValue><ssdm name="pool1_line_buffer_V_12"/></StgValue>
</operation>

<operation id="202" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:47  %tmp_V_58 = load i5* %pool1_line_buffer_V_12, align 1

]]></Node>
<StgValue><ssdm name="tmp_V_58"/></StgValue>
</operation>

<operation id="203" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
pool1_c:50  %add_ln212 = add i5 %select_ln217, 1

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool1_c:1  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @pool1_block_pool1_c_s)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
pool1_c:2  %empty_121 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2560, i64 2560, i64 2560)

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
pool1_c:13  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str55) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln212"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
pool1_c:14  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str55)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
pool1_c:15  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln213"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="5" op_0_bw="14">
<![CDATA[
pool1_c:47  %tmp_V_58 = load i5* %pool1_line_buffer_V_12, align 1

]]></Node>
<StgValue><ssdm name="tmp_V_58"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="5">
<![CDATA[
pool1_c:48  call void @_ssdm_op_Write.ap_fifo.volatile.i5P(i5* %pool1_pipe_2_V_V, i5 %tmp_V_58)

]]></Node>
<StgValue><ssdm name="write_ln227"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool1_c:49  %empty_122 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str55, i32 %tmp_9)

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="212" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
pool1_c:51  br label %.preheader.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="213" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
pool1_h_end:0  %empty_120 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str50, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
pool1_h_end:1  br label %0

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
