IP Upgrade report for soc_system
Sun May 31 16:23:05 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. Failed Upgrade IP Components
  5. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; IP Upgrade Summary                                                             ;
+------------------------------+-------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sun May 31 16:23:05 2020               ;
; Quartus Prime Version        ; 19.1.0 Build 670 09/22/2019 SJ Standard Edition ;
; Revision Name                ; soc_system                                      ;
; Top-level Entity Name        ; ghrd_top                                        ;
; Family                       ; Cyclone V                                       ;
+------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                                   ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; Entity Name ; Component Name               ; Version ; Original Source File             ; Generation File Path           ; New Source File                  ; Message ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+
; hps_reset   ; In-System Sources and Probes ; 13.1    ; ip/altsource_probe/hps_reset.qip ; ip/altsource_probe/hps_reset.v ; ip/altsource_probe/hps_reset.qip ;         ;
+-------------+------------------------------+---------+----------------------------------+--------------------------------+----------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                     ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File ; Message                                                  ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+
; soc_system  ; Qsys           ; 16.0    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ;                 ; Error upgrading Platform Designer file "soc_system.qsys" ;
+-------------+----------------+---------+-------------------------------------+----------------------+-----------------+----------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.v" to "soc_system.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2020.05.31.16:21:58 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2020.05.31.16:21:58 Info: Finished upgrading the ip cores
Info: 2020.05.31.16:22:10 Info: Saving generation log to /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system
Info: 2020.05.31.16:22:10 Info: Starting: Create simulation model
Info: 2020.05.31.16:22:10 Info: Loading de1_soc_GHRD
Info: 2020.05.31.16:22:10 Info: Reading input file
Info: 2020.05.31.16:22:10 Info: Adding button_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module button_pio
Info: 2020.05.31.16:22:10 Info: Adding clk_0 [clock_source 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module clk_0
Info: 2020.05.31.16:22:10 Info: Adding dipsw_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module dipsw_pio
Info: 2020.05.31.16:22:10 Info: Adding hps_0 [altera_hps 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module hps_0
Info: 2020.05.31.16:22:10 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2020.05.31.16:22:10 Info: Parameterizing module intr_capturer_0
Info: 2020.05.31.16:22:10 Info: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module jtag_uart
Info: 2020.05.31.16:22:10 Info: Adding led_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module led_pio
Info: 2020.05.31.16:22:10 Info: Adding master_non_sec [altera_jtag_avalon_master 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module master_non_sec
Info: 2020.05.31.16:22:10 Info: Adding master_secure [altera_jtag_avalon_master 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module master_secure
Info: 2020.05.31.16:22:10 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module onchip_memory2_0
Info: 2020.05.31.16:22:10 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Info: 2020.05.31.16:22:10 Info: Parameterizing module sysid_qsys
Info: 2020.05.31.16:22:10 Info: Building connections
Info: 2020.05.31.16:22:10 Info: Parameterizing connections
Info: 2020.05.31.16:22:10 Info: Validating
Info: 2020.05.31.16:22:15 Info: Done reading input file
Info: 2020.05.31.16:22:16 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.05.31.16:22:16 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.05.31.16:22:16 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.05.31.16:22:16 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.05.31.16:22:16 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.05.31.16:22:16 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.05.31.16:22:16 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2020.05.31.16:22:16 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2020.05.31.16:22:16 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2020.05.31.16:22:17 Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: 2020.05.31.16:22:21 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: 2020.05.31.16:22:21 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2020.05.31.16:22:21 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2020.05.31.16:22:21 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2020.05.31.16:22:21 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2020.05.31.16:22:23 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: 2020.05.31.16:22:23 Info: button_pio:   Generation command is [exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=1    --sim_dir=/tmp/alt8413_1000608755803579185.dir/0002_button_pio_gen
Info: 2020.05.31.16:22:23 Info: button_pio: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa /home/john/intelFPGA/19.1/quartus/sopc_builder/bin /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio
Info: 2020.05.31.16:22:23 Info: button_pio: BEGIN failed--compilation aborted at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio
Info: 2020.05.31.16:22:23 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Error: 2020.05.31.16:22:23 Error: button_pio: Failed to find module soc_system_button_pio
Info: 2020.05.31.16:22:23 Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Error: 2020.05.31.16:22:23 Error: Generation stopped, 16 or more modules remaining
Info: 2020.05.31.16:22:23 Info: soc_system: Done "soc_system" with 15 modules, 1 files
Error: 2020.05.31.16:22:23 Error: qsys-generate failed with exit code 1: 2 Errors, 7 Warnings
Info: 2020.05.31.16:22:23 Info: Finished: Create simulation model
Info: 2020.05.31.16:22:23 Info: Starting: Create Modelsim Project.
Info: 2020.05.31.16:22:23 Info: sim-script-gen --spd=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation
Info: 2020.05.31.16:22:23 Info: Doing: ip-make-simscript --spd=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/soc_system.spd --output-directory=/home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation
Info: 2020.05.31.16:22:24 Info: Generating the following file(s) for MODELSIM simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation
Info: 2020.05.31.16:22:24 Info:     mentor
Info: 2020.05.31.16:22:24 Info: Generating the following file(s) for VCS simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation
Info: 2020.05.31.16:22:24 Info:     synopsys/vcs
Info: 2020.05.31.16:22:24 Info: Generating the following file(s) for VCSMX simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation
Info: 2020.05.31.16:22:24 Info:     synopsys/vcsmx
Info: 2020.05.31.16:22:24 Info:     synopsys/vcsmx
Info: 2020.05.31.16:22:24 Info: Generating the following file(s) for NCSIM simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation
Info: 2020.05.31.16:22:24 Info:     cadence
Info: 2020.05.31.16:22:24 Info:     cadence
Info: 2020.05.31.16:22:24 Info:     cadence
Info: 2020.05.31.16:22:24 Info: Generating the following file(s) for RIVIERA simulator in /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation
Info: 2020.05.31.16:22:24 Info:     aldec
Info: 2020.05.31.16:22:24 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/john/Code/summer_research/Demonstrations/SOC_FPGA/de1_soc_GHRD/soc_system/simulation
Info: 2020.05.31.16:22:24 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2020.05.31.16:22:24 Info: Finished: Create Modelsim Project.
Info: 2020.05.31.16:22:24 Info: Starting: Create block symbol file (.bsf)
Info: 2020.05.31.16:22:24 Info: Loading de1_soc_GHRD
Info: 2020.05.31.16:22:24 Info: Reading input file
Info: 2020.05.31.16:22:24 Info: Adding button_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module button_pio
Info: 2020.05.31.16:22:24 Info: Adding clk_0 [clock_source 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module clk_0
Info: 2020.05.31.16:22:24 Info: Adding dipsw_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module dipsw_pio
Info: 2020.05.31.16:22:24 Info: Adding hps_0 [altera_hps 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module hps_0
Info: 2020.05.31.16:22:24 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2020.05.31.16:22:24 Info: Parameterizing module intr_capturer_0
Info: 2020.05.31.16:22:24 Info: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module jtag_uart
Info: 2020.05.31.16:22:24 Info: Adding led_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module led_pio
Info: 2020.05.31.16:22:24 Info: Adding master_non_sec [altera_jtag_avalon_master 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module master_non_sec
Info: 2020.05.31.16:22:24 Info: Adding master_secure [altera_jtag_avalon_master 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module master_secure
Info: 2020.05.31.16:22:24 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module onchip_memory2_0
Info: 2020.05.31.16:22:24 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Info: 2020.05.31.16:22:24 Info: Parameterizing module sysid_qsys
Info: 2020.05.31.16:22:24 Info: Building connections
Info: 2020.05.31.16:22:24 Info: Parameterizing connections
Info: 2020.05.31.16:22:24 Info: Validating
Info: 2020.05.31.16:22:29 Info: Done reading input file
Info: 2020.05.31.16:22:30 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.05.31.16:22:30 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.05.31.16:22:30 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.05.31.16:22:30 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.05.31.16:22:30 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.05.31.16:22:30 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.05.31.16:22:30 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2020.05.31.16:22:30 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2020.05.31.16:22:30 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2020.05.31.16:22:31 Info: qsys-generate succeeded.
Info: 2020.05.31.16:22:31 Info: Finished: Create block symbol file (.bsf)
Info: 2020.05.31.16:22:31 Info:
Info: 2020.05.31.16:22:31 Info: Starting: Create HDL design files for synthesis
Info: 2020.05.31.16:22:31 Info: Loading de1_soc_GHRD
Info: 2020.05.31.16:22:31 Info: Reading input file
Info: 2020.05.31.16:22:31 Info: Adding button_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module button_pio
Info: 2020.05.31.16:22:31 Info: Adding clk_0 [clock_source 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module clk_0
Info: 2020.05.31.16:22:31 Info: Adding dipsw_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module dipsw_pio
Info: 2020.05.31.16:22:31 Info: Adding hps_0 [altera_hps 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module hps_0
Info: 2020.05.31.16:22:31 Info: Adding intr_capturer_0 [intr_capturer 100.99.98.97]
Info: 2020.05.31.16:22:31 Info: Parameterizing module intr_capturer_0
Info: 2020.05.31.16:22:31 Info: Adding jtag_uart [altera_avalon_jtag_uart 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module jtag_uart
Info: 2020.05.31.16:22:31 Info: Adding led_pio [altera_avalon_pio 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module led_pio
Info: 2020.05.31.16:22:31 Info: Adding master_non_sec [altera_jtag_avalon_master 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module master_non_sec
Info: 2020.05.31.16:22:31 Info: Adding master_secure [altera_jtag_avalon_master 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module master_secure
Info: 2020.05.31.16:22:31 Info: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module onchip_memory2_0
Info: 2020.05.31.16:22:31 Info: Adding sysid_qsys [altera_avalon_sysid_qsys 19.1]
Info: 2020.05.31.16:22:31 Info: Parameterizing module sysid_qsys
Info: 2020.05.31.16:22:31 Info: Building connections
Info: 2020.05.31.16:22:31 Info: Parameterizing connections
Info: 2020.05.31.16:22:31 Info: Validating
Info: 2020.05.31.16:22:35 Info: Done reading input file
Info: 2020.05.31.16:22:37 Info: soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.05.31.16:22:37 Info: soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2020.05.31.16:22:37 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: 2020.05.31.16:22:37 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2020.05.31.16:22:37 Warning: soc_system.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2020.05.31.16:22:37 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2020.05.31.16:22:37 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2020.05.31.16:22:37 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2020.05.31.16:22:37 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: 2020.05.31.16:22:54 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2020.05.31.16:22:57 Info: Interconnect is inserted between master master_secure.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: 2020.05.31.16:22:57 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2020.05.31.16:22:57 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2020.05.31.16:22:57 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2020.05.31.16:22:57 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2020.05.31.16:22:59 Info: button_pio: Starting RTL generation for module 'soc_system_button_pio'
Info: 2020.05.31.16:22:59 Info: button_pio:   Generation command is [exec /home/john/intelFPGA/19.1/quartus/linux64/perl/bin/perl -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa -I /home/john/intelFPGA/19.1/quartus/sopc_builder/bin -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=/tmp/alt8413_1000608755803579185.dir/0004_button_pio_gen/ --quartus_dir=/home/john/intelFPGA/19.1/quartus --verilog --config=/tmp/alt8413_1000608755803579185.dir/0004_button_pio_gen/
Info: 2020.05.31.16:22:59 Info: button_pio: Can't locate Getopt/Long.pm in @INC (you may need to install the Getopt::Long module) (@INC contains: /home/john/intelFPGA/19.1/quartus/sopc_builder/bin/europa /home/john/intelFPGA/19.1/quartus/sopc_builder/bin /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/common /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/site_perl/5.28.1 /tools/perl/5.28.1/linux64/lib/5.28.1/x86_64-linux /tools/perl/5.28.1/linux64/lib/5.28.1) at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio
Info: 2020.05.31.16:22:59 Info: button_pio: BEGIN failed--compilation aborted at /home/john/intelFPGA/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio
Info: 2020.05.31.16:22:59 Info: button_pio: Done RTL generation for module 'soc_system_button_pio'
Error: 2020.05.31.16:22:59 Error: button_pio: Failed to find module soc_system_button_pio
Info: 2020.05.31.16:22:59 Info: button_pio: "soc_system" instantiated altera_avalon_pio "button_pio"
Error: 2020.05.31.16:22:59 Error: Generation stopped, 16 or more modules remaining
Info: 2020.05.31.16:22:59 Info: soc_system: Done "soc_system" with 15 modules, 1 files
Error: 2020.05.31.16:23:00 Error: qsys-generate failed with exit code 1: 2 Errors, 7 Warnings
Info: 2020.05.31.16:23:00 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "soc_system.BAK.qsys" to "soc_system.qsys"
Error (14923): Error upgrading Platform Designer file "soc_system.qsys"
Info (11902): Backing up file "ip/altsource_probe/hps_reset.v" to "ip/altsource_probe/hps_reset.BAK.v"
Info (11837): Started upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "soc_system.qsys" in Platform Designer
Info (11131): Completed upgrading IP component In-System Sources and Probes with file "ip/altsource_probe/hps_reset.v"
Error (23031): Evaluation of Tcl script /home/john/intelFPGA/19.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 9 errors, 17 warnings
    Error: Peak virtual memory: 1032 megabytes
    Error: Processing ended: Sun May 31 16:23:06 2020
    Error: Elapsed time: 00:01:28
    Error: Total CPU time (on all processors): 00:02:38


