
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.177100                       # Number of seconds simulated
sim_ticks                                177099835500                       # Number of ticks simulated
final_tick                               177099835500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59385                       # Simulator instruction rate (inst/s)
host_op_rate                                    96842                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105170862                       # Simulator tick rate (ticks/s)
host_mem_usage                                2208200                       # Number of bytes of host memory used
host_seconds                                  1683.93                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     163075147                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             12672                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             11264                       # Number of bytes read from this memory
system.physmem.bytes_read::total                23936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        12672                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           12672                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                198                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                176                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   374                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst                71553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data                63603                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  135155                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           71553                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              71553                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               71553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data               63603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 135155                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                        295.971814                       # Cycle average of tags in use
system.l2.total_refs                                5                       # Total number of references to valid blocks.
system.l2.sampled_refs                            296                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.016892                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::cpu.inst             197.987193                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data              97.984621                       # Average occupied blocks per requestor
system.l2.occ_percent::cpu.inst              0.012084                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.005981                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.018065                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    3                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       3                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                2                       # number of Writeback hits
system.l2.Writeback_hits::total                     2                       # number of Writeback hits
system.l2.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    3                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                198                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                 98                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   296                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               78                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  78                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 198                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 176                       # number of demand (read+write) misses
system.l2.demand_misses::total                    374                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                198                       # number of overall misses
system.l2.overall_misses::cpu.data                176                       # number of overall misses
system.l2.overall_misses::total                   374                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     10470000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data      5195000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        15665000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      4077500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4077500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      10470000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data       9272500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         19742500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     10470000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data      9272500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        19742500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              201                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data               98                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 299                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            2                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 2                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             78                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                78                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               201                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  377                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              201                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 377                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.985075                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.989967                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.985075                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992042                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.985075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992042                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52878.787879                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53010.204082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52922.297297                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52275.641026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52275.641026                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52878.787879                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52684.659091                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52787.433155                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52878.787879                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52684.659091                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52787.433155                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           198                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data            98                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              296                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           78                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             78                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            176                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               374                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           176                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              374                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst      8048000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      3997500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     12045500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      3134000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3134000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst      8048000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data      7131500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     15179500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst      8048000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data      7131500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     15179500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.985075                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.989967                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.985075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992042                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.985075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992042                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40646.464646                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40790.816327                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40694.256757                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40179.487179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40179.487179                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40646.464646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40519.886364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40586.898396                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40646.464646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40519.886364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40586.898396                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                16420917                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16420917                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1465703                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8057820                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7864226                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.597440                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 4325                       # Number of system calls
system.cpu.numCycles                        354199672                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11089345                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      103964902                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    16420917                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7864226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      89003262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2931408                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              252619640                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10968134                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3550                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          354177951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.474523                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.841442                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                267338214     75.48%     75.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5613801      1.59%     77.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 81225936     22.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            354177951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.046361                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.293521                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 72493305                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             194290420                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  64578170                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              21350352                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1465704                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              166273795                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1465704                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 92866055                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               159294620                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          36763                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  27610482                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              72904327                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              165092007                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               33344338                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                    69                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           262947166                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             475294542                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        475294206                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               336                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             257876885                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  5070275                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4327                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4327                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 113710326                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              6511642                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1106205                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  163828766                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4328                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 163755668                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                20                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          156144                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       200725                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     354177951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.462354                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.513859                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           193161497     54.54%     54.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           158277240     44.69%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2739214      0.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       354177951                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                30321269    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    20      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               244      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             156137470     95.35%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 111      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6511638      3.98%     99.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1106205      0.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              163755668                       # Type of FU issued
system.cpu.iq.rate                           0.462326                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    30321289                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.185162                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          712010301                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         163989099                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    163344080                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 294                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                139                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          135                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              194076556                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     157                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                2                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1246                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           49                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1465704                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                10271707                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2143234                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           163833094                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            747354                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               6511642                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1106205                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4327                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1987664                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         782773                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       682930                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1465703                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             163344258                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               6510439                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            411409                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7616597                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 16231301                       # Number of branches executed
system.cpu.iew.exec_stores                    1106158                       # Number of stores executed
system.cpu.iew.exec_rate                     0.461164                       # Inst execution rate
system.cpu.iew.wb_sent                      163344216                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     163344215                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  38931080                       # num instructions producing a value
system.cpu.iew.wb_consumers                  47567124                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.461164                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.818445                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          757945                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            4326                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1465703                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    352712247                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.462346                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.517620                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    193049364     54.73%     54.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    156250619     44.30%     99.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3412264      0.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    352712247                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              163075147                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7616552                       # Number of memory references committed
system.cpu.commit.loads                       6510396                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   16231301                       # Number of branches committed
system.cpu.commit.fp_insts                        135                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 163075041                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               3412264                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    513133075                       # The number of ROB reads
system.cpu.rob.rob_writes                   329131889                       # The number of ROB writes
system.cpu.timesIdled                             266                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           21721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     163075147                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               3.541997                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.541997                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.282327                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.282327                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                431207789                       # number of integer regfile reads
system.cpu.int_regfile_writes               258434847                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       219                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      107                       # number of floating regfile writes
system.cpu.misc_regfile_reads                40077160                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      8                       # number of replacements
system.cpu.icache.tagsinuse                192.987672                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10967921                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    201                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               54566.771144                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     192.987672                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.376929                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.376929                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10967921                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10967921                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10967921                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10967921                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10967921                       # number of overall hits
system.cpu.icache.overall_hits::total        10967921                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           213                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            213                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          213                       # number of overall misses
system.cpu.icache.overall_misses::total           213                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     11682000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11682000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     11682000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11682000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     11682000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11682000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10968134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10968134                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10968134                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10968134                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10968134                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10968134                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54845.070423                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54845.070423                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54845.070423                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54845.070423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54845.070423                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54845.070423                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          201                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          201                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          201                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          201                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          201                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     10701000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10701000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     10701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10701000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     10701000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10701000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000018                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53238.805970                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53238.805970                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53238.805970                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53238.805970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53238.805970                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53238.805970                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.tagsinuse                173.978763                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7616412                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                    176                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               43275.068182                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     173.978763                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.339802                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.339802                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data      6510334                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6510334                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1106078                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1106078                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       7616412                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7616412                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      7616412                       # number of overall hits
system.cpu.dcache.overall_hits::total         7616412                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data           78                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          182                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            182                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          182                       # number of overall misses
system.cpu.dcache.overall_misses::total           182                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      5780500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5780500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data      4311500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4311500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     10092000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     10092000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     10092000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     10092000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      6510438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      6510438                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1106156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1106156                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      7616594                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7616594                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      7616594                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7616594                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000071                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000024                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000024                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000024                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000024                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55581.730769                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55581.730769                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55275.641026                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55275.641026                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55450.549451                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55450.549451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55450.549451                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55450.549451                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           98                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           98                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           78                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           78                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          176                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          176                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          176                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      5293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      5293000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4155500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4155500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      9448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      9448500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      9448500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      9448500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000015                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000071                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54010.204082                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54010.204082                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53275.641026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53275.641026                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53684.659091                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53684.659091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53684.659091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53684.659091                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
