Classic Timing Analyzer report for 8bitbrain
Sun Apr 11 20:11:48 2010
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  8. Clock Hold: 'clk'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                 ; To                                                                                  ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A                                      ; None          ; 10.203 ns                        ; reset                                                                                                                ; controller:inst1|gate3                                                              ; --                           ; clk                          ; 0            ;
; Worst-case tco                              ; N/A                                      ; None          ; 17.826 ns                        ; p2s:inst5|data_out                                                                                                   ; p2s_dout                                                                            ; clk                          ; --                           ; 0            ;
; Worst-case tpd                              ; N/A                                      ; None          ; 3.056 ns                         ; altera_internal_jtag~TDO                                                                                             ; altera_reserved_tdo                                                                 ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A                                      ; None          ; 3.930 ns                         ; altera_internal_jtag                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out ; --                           ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Setup: 'clk'                          ; N/A                                      ; None          ; 11.15 MHz ( period = 89.716 ns ) ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[8]                                                            ; clk                          ; clk                          ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A                                      ; None          ; 74.53 MHz ( period = 13.418 ns ) ; sld_hub:sld_hub_inst|irf_reg[2][6]                                                                                   ; sld_hub:sld_hub_inst|tdo                                                            ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Clock Hold: 'clk'                           ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; controller:inst1|curbtns[6]                                                                                          ; controller:inst1|diff_btn_vec[6]                                                    ; clk                          ; clk                          ; 182          ;
; Total number of failed paths                ;                                          ;               ;                                  ;                                                                                                                      ;                                                                                     ;                              ;                              ; 182          ;
+---------------------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk                          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                 ; To                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 11.15 MHz ( period = 89.716 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 89.710 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.716 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 89.710 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.716 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 89.710 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.716 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 89.710 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.716 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 89.710 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.716 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 89.710 ns               ;
; N/A                                     ; 11.15 MHz ( period = 89.716 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 89.710 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.634 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 89.612 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.634 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 89.612 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.634 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 89.612 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.634 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 89.612 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.634 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 89.612 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.634 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 89.612 ns               ;
; N/A                                     ; 11.16 MHz ( period = 89.634 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 89.612 ns               ;
; N/A                                     ; 11.18 MHz ( period = 89.451 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 89.429 ns               ;
; N/A                                     ; 11.18 MHz ( period = 89.451 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 89.429 ns               ;
; N/A                                     ; 11.18 MHz ( period = 89.451 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 89.429 ns               ;
; N/A                                     ; 11.18 MHz ( period = 89.451 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 89.429 ns               ;
; N/A                                     ; 11.18 MHz ( period = 89.451 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 89.429 ns               ;
; N/A                                     ; 11.18 MHz ( period = 89.451 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 89.429 ns               ;
; N/A                                     ; 11.18 MHz ( period = 89.451 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[1]              ; clk        ; clk      ; None                        ; None                      ; 89.429 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.316 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 89.310 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.316 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 89.310 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.316 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 89.310 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.316 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 89.310 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.316 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 89.310 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.316 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 89.310 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.316 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[11]             ; clk        ; clk      ; None                        ; None                      ; 89.310 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.286 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 89.280 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.286 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 89.280 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.286 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 89.280 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.286 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 89.280 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.286 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 89.280 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.286 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 89.280 ns               ;
; N/A                                     ; 11.20 MHz ( period = 89.286 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[2]              ; clk        ; clk      ; None                        ; None                      ; 89.280 ns               ;
; N/A                                     ; 11.21 MHz ( period = 89.200 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 89.194 ns               ;
; N/A                                     ; 11.21 MHz ( period = 89.200 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 89.194 ns               ;
; N/A                                     ; 11.21 MHz ( period = 89.200 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 89.194 ns               ;
; N/A                                     ; 11.21 MHz ( period = 89.200 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 89.194 ns               ;
; N/A                                     ; 11.21 MHz ( period = 89.200 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 89.194 ns               ;
; N/A                                     ; 11.21 MHz ( period = 89.200 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 89.194 ns               ;
; N/A                                     ; 11.21 MHz ( period = 89.200 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[1]              ; clk        ; clk      ; None                        ; None                      ; 89.194 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.161 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 89.139 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.161 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 89.139 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.161 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 89.139 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.161 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 89.139 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.161 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 89.139 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.161 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 89.139 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.161 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[8]              ; clk        ; clk      ; None                        ; None                      ; 89.139 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.139 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 89.117 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.139 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 89.117 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.139 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 89.117 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.139 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 89.117 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.139 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 89.117 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.139 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 89.117 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.139 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[3]              ; clk        ; clk      ; None                        ; None                      ; 89.117 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[6]              ; clk        ; clk      ; None                        ; None                      ; 89.100 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[6]              ; clk        ; clk      ; None                        ; None                      ; 89.100 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[6]              ; clk        ; clk      ; None                        ; None                      ; 89.100 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[6]              ; clk        ; clk      ; None                        ; None                      ; 89.100 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[6]              ; clk        ; clk      ; None                        ; None                      ; 89.100 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[6]              ; clk        ; clk      ; None                        ; None                      ; 89.100 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.122 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[6]              ; clk        ; clk      ; None                        ; None                      ; 89.100 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.114 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 89.092 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.114 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 89.092 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.114 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 89.092 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.114 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 89.092 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.114 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 89.092 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.114 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 89.092 ns               ;
; N/A                                     ; 11.22 MHz ( period = 89.114 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[4]              ; clk        ; clk      ; None                        ; None                      ; 89.092 ns               ;
; N/A                                     ; 11.23 MHz ( period = 89.075 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 89.053 ns               ;
; N/A                                     ; 11.23 MHz ( period = 89.075 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 89.053 ns               ;
; N/A                                     ; 11.23 MHz ( period = 89.075 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 89.053 ns               ;
; N/A                                     ; 11.23 MHz ( period = 89.075 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 89.053 ns               ;
; N/A                                     ; 11.23 MHz ( period = 89.075 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 89.053 ns               ;
; N/A                                     ; 11.23 MHz ( period = 89.075 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 89.053 ns               ;
; N/A                                     ; 11.23 MHz ( period = 89.075 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[7]              ; clk        ; clk      ; None                        ; None                      ; 89.053 ns               ;
; N/A                                     ; 11.25 MHz ( period = 88.907 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 88.885 ns               ;
; N/A                                     ; 11.25 MHz ( period = 88.907 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 88.885 ns               ;
; N/A                                     ; 11.25 MHz ( period = 88.907 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 88.885 ns               ;
; N/A                                     ; 11.25 MHz ( period = 88.907 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 88.885 ns               ;
; N/A                                     ; 11.25 MHz ( period = 88.907 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 88.885 ns               ;
; N/A                                     ; 11.25 MHz ( period = 88.907 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 88.885 ns               ;
; N/A                                     ; 11.25 MHz ( period = 88.907 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[9]              ; clk        ; clk      ; None                        ; None                      ; 88.885 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[6]              ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.734 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[10]             ; clk        ; clk      ; None                        ; None                      ; 88.728 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.729 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 88.723 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.729 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 88.723 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.729 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 88.723 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.729 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 88.723 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.729 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 88.723 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.729 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 88.723 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.729 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[9]              ; clk        ; clk      ; None                        ; None                      ; 88.723 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.725 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 88.719 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.725 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 88.719 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.725 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 88.719 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.725 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 88.719 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.725 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 88.719 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.725 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 88.719 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.725 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[5]              ; clk        ; clk      ; None                        ; None                      ; 88.719 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.720 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 88.714 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.720 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 88.714 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.720 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 88.714 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.720 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 88.714 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.720 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 88.714 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.720 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 88.714 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.720 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[7]              ; clk        ; clk      ; None                        ; None                      ; 88.714 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.717 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[3]              ; clk        ; clk      ; None                        ; None                      ; 88.711 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.717 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[3]              ; clk        ; clk      ; None                        ; None                      ; 88.711 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.717 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[3]              ; clk        ; clk      ; None                        ; None                      ; 88.711 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.717 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[3]              ; clk        ; clk      ; None                        ; None                      ; 88.711 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.717 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[3]              ; clk        ; clk      ; None                        ; None                      ; 88.711 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.717 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[3]              ; clk        ; clk      ; None                        ; None                      ; 88.711 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.717 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[3]              ; clk        ; clk      ; None                        ; None                      ; 88.711 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.711 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 88.705 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.711 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 88.705 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.711 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 88.705 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.711 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 88.705 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.711 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 88.705 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.711 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 88.705 ns               ;
; N/A                                     ; 11.27 MHz ( period = 88.711 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[4]              ; clk        ; clk      ; None                        ; None                      ; 88.705 ns               ;
; N/A                                     ; 11.29 MHz ( period = 88.594 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 88.572 ns               ;
; N/A                                     ; 11.29 MHz ( period = 88.594 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 88.572 ns               ;
; N/A                                     ; 11.29 MHz ( period = 88.594 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 88.572 ns               ;
; N/A                                     ; 11.29 MHz ( period = 88.594 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 88.572 ns               ;
; N/A                                     ; 11.29 MHz ( period = 88.594 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 88.572 ns               ;
; N/A                                     ; 11.29 MHz ( period = 88.594 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 88.572 ns               ;
; N/A                                     ; 11.29 MHz ( period = 88.594 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[5]              ; clk        ; clk      ; None                        ; None                      ; 88.572 ns               ;
; N/A                                     ; 11.36 MHz ( period = 88.047 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[2]              ; clk        ; clk      ; None                        ; None                      ; 87.735 ns               ;
; N/A                                     ; 11.36 MHz ( period = 88.047 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[2]              ; clk        ; clk      ; None                        ; None                      ; 87.735 ns               ;
; N/A                                     ; 11.36 MHz ( period = 88.047 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[2]              ; clk        ; clk      ; None                        ; None                      ; 87.735 ns               ;
; N/A                                     ; 11.36 MHz ( period = 88.047 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[2]              ; clk        ; clk      ; None                        ; None                      ; 87.735 ns               ;
; N/A                                     ; 11.36 MHz ( period = 88.047 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[2]              ; clk        ; clk      ; None                        ; None                      ; 87.735 ns               ;
; N/A                                     ; 11.36 MHz ( period = 88.047 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[2]              ; clk        ; clk      ; None                        ; None                      ; 87.735 ns               ;
; N/A                                     ; 11.36 MHz ( period = 88.047 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[2]              ; clk        ; clk      ; None                        ; None                      ; 87.735 ns               ;
; N/A                                     ; 11.37 MHz ( period = 87.939 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 87.917 ns               ;
; N/A                                     ; 11.37 MHz ( period = 87.939 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 87.917 ns               ;
; N/A                                     ; 11.37 MHz ( period = 87.939 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 87.917 ns               ;
; N/A                                     ; 11.37 MHz ( period = 87.939 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 87.917 ns               ;
; N/A                                     ; 11.37 MHz ( period = 87.939 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 87.917 ns               ;
; N/A                                     ; 11.37 MHz ( period = 87.939 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 87.917 ns               ;
; N/A                                     ; 11.37 MHz ( period = 87.939 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[10]             ; clk        ; clk      ; None                        ; None                      ; 87.917 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.736 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave3[11]             ; clk        ; clk      ; None                        ; None                      ; 87.714 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.736 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave3[11]             ; clk        ; clk      ; None                        ; None                      ; 87.714 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.736 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave3[11]             ; clk        ; clk      ; None                        ; None                      ; 87.714 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.736 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave3[11]             ; clk        ; clk      ; None                        ; None                      ; 87.714 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.736 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave3[11]             ; clk        ; clk      ; None                        ; None                      ; 87.714 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.736 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave3[11]             ; clk        ; clk      ; None                        ; None                      ; 87.714 ns               ;
; N/A                                     ; 11.40 MHz ( period = 87.736 ns )                    ; wavegen:inst6|sin:sn3|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave3[11]             ; clk        ; clk      ; None                        ; None                      ; 87.714 ns               ;
; N/A                                     ; 11.44 MHz ( period = 87.386 ns )                    ; wavegen:inst6|wave_sel[1]                                                                                            ; modulator:inst3|wave2[8]              ; clk        ; clk      ; None                        ; None                      ; 87.437 ns               ;
; N/A                                     ; 11.46 MHz ( period = 87.290 ns )                    ; wavegen:inst6|wave_sel[1]                                                                                            ; modulator:inst3|wave3[2]              ; clk        ; clk      ; None                        ; None                      ; 87.306 ns               ;
; N/A                                     ; 11.47 MHz ( period = 87.189 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave2[8]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.869 ns               ;
; N/A                                     ; 11.47 MHz ( period = 87.189 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave2[8]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.869 ns               ;
; N/A                                     ; 11.47 MHz ( period = 87.189 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave2[8]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.869 ns               ;
; N/A                                     ; 11.47 MHz ( period = 87.189 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave2[8]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.869 ns               ;
; N/A                                     ; 11.47 MHz ( period = 87.189 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[8]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.869 ns               ;
; N/A                                     ; 11.47 MHz ( period = 87.189 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[8]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.869 ns               ;
; N/A                                     ; 11.47 MHz ( period = 87.189 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave2[8]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.869 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.145 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[6]              ; clk        ; clk      ; None                        ; None                      ; 86.816 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.145 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[6]              ; clk        ; clk      ; None                        ; None                      ; 86.816 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.145 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[6]              ; clk        ; clk      ; None                        ; None                      ; 86.816 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.145 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[6]              ; clk        ; clk      ; None                        ; None                      ; 86.816 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.145 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[6]              ; clk        ; clk      ; None                        ; None                      ; 86.816 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.145 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[6]              ; clk        ; clk      ; None                        ; None                      ; 86.816 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.145 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[6]              ; clk        ; clk      ; None                        ; None                      ; 86.816 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.143 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[9]              ; clk        ; clk      ; None                        ; None                      ; 86.814 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.143 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[9]              ; clk        ; clk      ; None                        ; None                      ; 86.814 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.143 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[9]              ; clk        ; clk      ; None                        ; None                      ; 86.814 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.143 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[9]              ; clk        ; clk      ; None                        ; None                      ; 86.814 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.143 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[9]              ; clk        ; clk      ; None                        ; None                      ; 86.814 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.143 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[9]              ; clk        ; clk      ; None                        ; None                      ; 86.814 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.143 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[9]              ; clk        ; clk      ; None                        ; None                      ; 86.814 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.141 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[3]              ; clk        ; clk      ; None                        ; None                      ; 86.812 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.141 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[3]              ; clk        ; clk      ; None                        ; None                      ; 86.812 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.141 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[3]              ; clk        ; clk      ; None                        ; None                      ; 86.812 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.141 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[3]              ; clk        ; clk      ; None                        ; None                      ; 86.812 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.141 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[3]              ; clk        ; clk      ; None                        ; None                      ; 86.812 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.141 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[3]              ; clk        ; clk      ; None                        ; None                      ; 86.812 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.141 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[3]              ; clk        ; clk      ; None                        ; None                      ; 86.812 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.113 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0 ; modulator:inst3|wave1[5]              ; clk        ; clk      ; None                        ; None                      ; 86.766 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.113 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg1 ; modulator:inst3|wave1[5]              ; clk        ; clk      ; None                        ; None                      ; 86.766 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.113 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg2 ; modulator:inst3|wave1[5]              ; clk        ; clk      ; None                        ; None                      ; 86.766 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.113 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg3 ; modulator:inst3|wave1[5]              ; clk        ; clk      ; None                        ; None                      ; 86.766 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.113 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave1[5]              ; clk        ; clk      ; None                        ; None                      ; 86.766 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.113 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave1[5]              ; clk        ; clk      ; None                        ; None                      ; 86.766 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.113 ns )                    ; wavegen:inst6|sin:sn1|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg6 ; modulator:inst3|wave1[5]              ; clk        ; clk      ; None                        ; None                      ; 86.766 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg4 ; modulator:inst3|wave2[2]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.767 ns               ;
; N/A                                     ; 11.48 MHz ( period = 87.110 ns )                    ; wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg5 ; modulator:inst3|wave2[2]~_Duplicate_1 ; clk        ; clk      ; None                        ; None                      ; 86.767 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                      ;                                       ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+---------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                                     ; To                                                                                                                                                                                                                                           ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 74.53 MHz ( period = 13.418 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][6]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.464 ns                ;
; N/A                                     ; 77.54 MHz ( period = 12.896 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 79.66 MHz ( period = 12.554 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.014 ns                ;
; N/A                                     ; 79.69 MHz ( period = 12.548 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 80.45 MHz ( period = 12.430 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 81.17 MHz ( period = 12.320 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[9]                                                                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 82.01 MHz ( period = 12.194 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.832 ns                ;
; N/A                                     ; 83.93 MHz ( period = 11.914 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 85.75 MHz ( period = 11.662 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[8]                                                                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.579 ns                ;
; N/A                                     ; 85.98 MHz ( period = 11.630 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.562 ns                ;
; N/A                                     ; 87.03 MHz ( period = 11.490 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.510 ns                ;
; N/A                                     ; 90.01 MHz ( period = 11.110 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                           ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.286 ns                ;
; N/A                                     ; 90.61 MHz ( period = 11.036 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.265 ns                ;
; N/A                                     ; 90.89 MHz ( period = 11.002 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; 91.04 MHz ( period = 10.984 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.273 ns                ;
; N/A                                     ; 92.46 MHz ( period = 10.816 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.163 ns                ;
; N/A                                     ; 93.13 MHz ( period = 10.738 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 98.12 MHz ( period = 10.192 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                                      ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.842 ns                ;
; N/A                                     ; 98.79 MHz ( period = 10.122 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 98.93 MHz ( period = 10.108 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; 100.30 MHz ( period = 9.970 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                    ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.717 ns                ;
; N/A                                     ; 100.62 MHz ( period = 9.938 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.724 ns                ;
; N/A                                     ; 104.36 MHz ( period = 9.582 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.521 ns                ;
; N/A                                     ; 106.07 MHz ( period = 9.428 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.449 ns                ;
; N/A                                     ; 111.93 MHz ( period = 8.934 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][7]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.222 ns                ;
; N/A                                     ; 118.99 MHz ( period = 8.404 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.957 ns                ;
; N/A                                     ; 125.28 MHz ( period = 7.982 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                       ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.746 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[68]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[65]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[66]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[67]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 160.10 MHz ( period = 6.246 ns )                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                        ; sld_hub:sld_hub_inst|tdo                                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.858 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[4]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[5]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 164.45 MHz ( period = 6.081 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[6]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.788 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                  ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                  ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.794 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 164.83 MHz ( period = 6.067 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.777 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[101] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[104] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[102] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[103] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 165.43 MHz ( period = 6.045 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.742 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 165.65 MHz ( period = 6.037 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.738 ns                ;
; N/A                                     ; 165.76 MHz ( period = 6.033 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 165.76 MHz ( period = 6.033 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 165.76 MHz ( period = 6.033 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.733 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 165.81 MHz ( period = 6.031 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                  ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.703 ns                ;
; N/A                                     ; 167.36 MHz ( period = 5.975 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                  ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.703 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[0]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[1]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[2]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[4]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[5]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 167.70 MHz ( period = 5.963 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[6]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 168.58 MHz ( period = 5.932 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                       ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.669 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 169.00 MHz ( period = 5.917 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.635 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[2][6]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 169.18 MHz ( period = 5.911 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; sld_hub:sld_hub_inst|irf_reg[2][7]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg0                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg1                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg2                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg3                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg4                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg5                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 169.72 MHz ( period = 5.892 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg6                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.551 ns                ;
; N/A                                     ; 169.75 MHz ( period = 5.891 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[38]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.611 ns                ;
; N/A                                     ; 169.75 MHz ( period = 5.891 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[39]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.611 ns                ;
; N/A                                     ; 169.78 MHz ( period = 5.890 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[37]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.610 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 169.81 MHz ( period = 5.889 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[33]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg0                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg1                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg2                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg3                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg4                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg5                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg6                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[26]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 169.84 MHz ( period = 5.888 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.608 ns                ;
; N/A                                     ; 169.87 MHz ( period = 5.887 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[36]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.607 ns                ;
; N/A                                     ; 169.98 MHz ( period = 5.883 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[31]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.603 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg0                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg1                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg2                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg3                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg4                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg5                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 170.01 MHz ( period = 5.882 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg6                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[27]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 170.04 MHz ( period = 5.881 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[30]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.601 ns                ;
; N/A                                     ; 170.07 MHz ( period = 5.880 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[35]                                               ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.600 ns                ;
; N/A                                     ; 171.06 MHz ( period = 5.846 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                       ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.583 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[3]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[4]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[5]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; 171.20 MHz ( period = 5.841 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[6]                     ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.550 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                 ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.263 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                       ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.849 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                    ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.722 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_we_reg                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.439 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg0                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg1                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg2                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg3                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg4                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg5                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg6                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.322 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_memory_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a1~portb_memory_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a2~portb_memory_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a3~portb_memory_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a4~portb_memory_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a5~portb_memory_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a6~portb_memory_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg7                                                                     ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a7~portb_memory_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.913 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg3                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.717 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg2                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.712 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg0                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg1                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg2                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg3                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg4                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg5                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg6                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.591 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg3                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.273 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg0                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.243 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg4                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg0                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg4                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg1                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.914 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg2                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg5                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg6                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg3                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg2                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg6                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.908 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg4                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.887 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a0~portb_address_reg1                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_address_reg5                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg0                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg6                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg5                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.878 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated|safe_q[1] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_hps3:auto_generated|ram_block1a36~portb_address_reg1                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.877 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg0                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.403 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg3                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.045 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg2                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.043 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg6                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.038 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg5                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.036 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg4                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.032 ns                ;
; N/A                                     ; Restricted to 163.03 MHz ( period = 6.134 ns )      ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                                                  ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|altsyncram_en82:altsyncram1|ram_block3a0~portb_datain_reg1                                                                                         ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.028 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                          ;                                                                                                                                                                                                                                              ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                       ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                   ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[6]                            ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 1.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[4]                            ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[1]                            ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[3]                            ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 1.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[5]                            ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 1.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|curbtns[2]                            ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 2.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[4]                               ; controller:inst1|diff_btn_vec[4]                       ; clk        ; clk      ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[6]                               ; controller:inst1|diff_btn_vec[6]                       ; clk        ; clk      ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[1]                               ; controller:inst1|diff_btn_vec[1]                       ; clk        ; clk      ; None                       ; None                       ; 2.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[5]                               ; controller:inst1|diff_btn_vec[5]                       ; clk        ; clk      ; None                       ; None                       ; 3.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[9]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[2]                               ; controller:inst1|diff_btn_vec[2]                       ; clk        ; clk      ; None                       ; None                       ; 4.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][8]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][1]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][8]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.082 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[8]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[10]~_Duplicate_1                     ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[7]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[6]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[5]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 5.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][8]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][8]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][8]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][2]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][3]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][8]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][9]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.516 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[4]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][1]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][3]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[3]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][3]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.638 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][2]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][0]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][2]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.657 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[2]~_Duplicate_1                      ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][9]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][9]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][9]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][1]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][0]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][7]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.760 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][9]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][9]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][2]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][3]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][4]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][3]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.853 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][2]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][0]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][5]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][3]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 1.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][7]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 1.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][7]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][9]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][0]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][0]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][6]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.073 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][2]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][1]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.097 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][1]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][0]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][1]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][5]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][5]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][4]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[11]~_Duplicate_1                     ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 6.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][7]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.318 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][7]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[3][4]                           ; btn_reg:inst4|tmp_btn_reg[3]                           ; clk        ; clk      ; None                       ; None                       ; 2.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][1]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][7]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][8]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][3]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][6]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][2]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][7]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][6]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|btn_reg[3]                               ; controller:inst1|diff_btn_vec[3]                       ; clk        ; clk      ; None                       ; None                       ; 5.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][4]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][4]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][6]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[0][6]                           ; btn_reg:inst4|tmp_btn_reg[0]                           ; clk        ; clk      ; None                       ; None                       ; 2.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][6]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[4][6]                           ; btn_reg:inst4|tmp_btn_reg[4]                           ; clk        ; clk      ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[5][5]                           ; btn_reg:inst4|tmp_btn_reg[5]                           ; clk        ; clk      ; None                       ; None                       ; 2.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][5]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 2.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][0]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 2.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[1][5]                           ; btn_reg:inst4|tmp_btn_reg[1]                           ; clk        ; clk      ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][5]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 3.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[6][4]                           ; btn_reg:inst4|tmp_btn_reg[6]                           ; clk        ; clk      ; None                       ; None                       ; 3.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; btn_reg:inst4|shiftarr[2][4]                           ; btn_reg:inst4|tmp_btn_reg[2]                           ; clk        ; clk      ; None                       ; None                       ; 3.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[5][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 3.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[5][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 3.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[5][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 3.955 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[5][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 3.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[5][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[5][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.040 ns                 ;
; Not operational: Clock Skew > Data Delay ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[5][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[5][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[5][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[1]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[2]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[3]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[4]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[5]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[6]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[7]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[8]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[9]                                   ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[10]                                  ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; mixer:inst2|lfo2i[11]                                  ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][1]                                ; clk        ; clk      ; None                       ; None                       ; 4.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[5][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.156 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[5][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][0]                                ; clk        ; clk      ; None                       ; None                       ; 4.179 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[5][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[0]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][5]                                ; clk        ; clk      ; None                       ; None                       ; 4.214 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[11]~_Duplicate_1                 ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; modulator:inst3|wave3[8]~_Duplicate_1                  ; p2s:inst5|data_out                                     ; clk        ; clk      ; None                       ; None                       ; 8.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[5][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[9][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[7][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[4]                                      ; s2p:inst|tmp_data[8][2]                                ; clk        ; clk      ; None                       ; None                       ; 4.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[5][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[5][6]                                ; clk        ; clk      ; None                       ; None                       ; 4.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[9][6]                                ; clk        ; clk      ; None                       ; None                       ; 4.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[7][6]                                ; clk        ; clk      ; None                       ; None                       ; 4.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[1]                                      ; s2p:inst|tmp_data[8][6]                                ; clk        ; clk      ; None                       ; None                       ; 4.352 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[5][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[9][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[7][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; s2p:inst|io_en[2]                                      ; s2p:inst|tmp_data[8][3]                                ; clk        ; clk      ; None                       ; None                       ; 4.413 ns                 ;
+------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From                         ; To                                                                                                                                                                                ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 10.203 ns  ; reset                        ; controller:inst1|gate3                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 9.578 ns   ; reset                        ; controller:inst1|gate2                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 9.127 ns   ; edit_change_rot[0]           ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 9.127 ns   ; edit_change_rot[0]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 8.988 ns   ; reset                        ; controller:inst1|gate1                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 8.801 ns   ; reset                        ; controller:inst1|trig_vec[6]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 8.693 ns   ; reset                        ; controller:inst1|gateblip3                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 8.320 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[0]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 8.320 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 8.320 ns   ; wave_bank_rot[0]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 7.601 ns   ; reset                        ; controller:inst1|modifier[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 7.601 ns   ; reset                        ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 7.558 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.496 ns   ; reset                        ; controller:inst1|gateblip1                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 7.471 ns   ; edit_select_rot[0]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.471 ns   ; edit_select_rot[0]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.471 ns   ; edit_select_rot[0]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.471 ns   ; edit_select_rot[0]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.471 ns   ; edit_select_rot[0]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.471 ns   ; edit_select_rot[0]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.135 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.135 ns   ; waveform_rot[0]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 7.073 ns   ; reset                        ; controller:inst1|trig_vec[4]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 7.073 ns   ; reset                        ; controller:inst1|trig_vec[3]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 6.943 ns   ; reset                        ; controller:inst1|gateblip2                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 6.846 ns   ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 6.688 ns   ; edit_select_rot[1]           ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.602 ns   ; edit_select_rot[1]           ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.511 ns   ; edit_select_rot[1]           ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.511 ns   ; edit_select_rot[1]           ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.510 ns   ; edit_select_rot[1]           ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.509 ns   ; edit_select_rot[1]           ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.473 ns   ; reset                        ; controller:inst1|param[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.473 ns   ; reset                        ; controller:inst1|param[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.473 ns   ; reset                        ; controller:inst1|param[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.473 ns   ; reset                        ; controller:inst1|param[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.473 ns   ; reset                        ; controller:inst1|param[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.473 ns   ; reset                        ; controller:inst1|param[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 6.253 ns   ; reset                        ; controller:inst1|trig_vec[1]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 6.253 ns   ; reset                        ; controller:inst1|trig_vec[2]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 6.042 ns   ; edit_change_rot[0]           ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 5.996 ns   ; edit_change_rot[1]           ; controller:inst1|modifier[0]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 5.960 ns   ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 5.839 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[2]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 5.838 ns   ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[1]                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.831 ns   ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.735 ns   ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.735 ns   ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.730 ns   ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.730 ns   ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.698 ns   ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.698 ns   ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.542 ns   ; wave_bank_rot[0]             ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 5.530 ns   ; edit_select_rot[0]           ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A                                     ; None                                                ; 5.439 ns   ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 5.418 ns   ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.303 ns   ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 5.280 ns   ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 5.251 ns   ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; 5.251 ns   ; reset                        ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; 5.251 ns   ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; 5.251 ns   ; reset                        ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                             ; clk                          ;
; N/A                                     ; None                                                ; 5.251 ns   ; reset                        ; controller:inst1|prev_param[2]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 5.251 ns   ; reset                        ; controller:inst1|prev_param[3]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 5.251 ns   ; reset                        ; controller:inst1|prev_param[1]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 5.251 ns   ; reset                        ; controller:inst1|prev_param[0]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 5.225 ns   ; reset                        ; controller:inst1|prev_param[4]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 5.225 ns   ; reset                        ; controller:inst1|prev_param[5]                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; 5.178 ns   ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 5.020 ns   ; reset                        ; controller:inst1|wait_cycle                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; 5.017 ns   ; waveform_rot[1]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 5.016 ns   ; waveform_rot[1]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                         ; clk                          ;
; N/A                                     ; None                                                ; 4.692 ns   ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 4.672 ns   ; waveform_rot[0]              ; wavegen:inst6|prev_wave_form_rot[0]                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; 4.473 ns   ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 4.304 ns   ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 1.472 ns   ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 1.331 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.331 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.973 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.973 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.973 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.881 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.881 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.881 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.881 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.881 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.875 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.875 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.875 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.875 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.875 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.875 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.875 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][6]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.875 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][7]                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.363 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.363 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.363 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.363 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.363 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.363 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.363 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.363 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.285 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.276 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.275 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.271 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.268 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.259 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.168 ns   ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; 0.153 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.152 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.144 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.122 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.122 ns   ; data_in[5]                   ; s2p:inst|tmp_data[5][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.116 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.115 ns   ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.093 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.093 ns   ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.071 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.071 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; 0.054 ns   ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.042 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.043 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.081 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.082 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.099 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.215 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.215 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.218 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.219 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.232 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.233 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.237 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.239 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.245 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.250 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.251 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                           ; clk                          ;
; N/A                                     ; None                                                ; -0.508 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.830 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.272 ns  ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.321 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.486 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.671 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.941 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.318 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.462 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.631 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.631 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.794 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.820 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.858 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.866 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.873 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.875 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.910 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.910 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.910 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.910 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -2.993 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -3.042 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -3.042 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -3.042 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -3.043 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;                                                                                                                                                                                   ;                              ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                 ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                                                   ; To        ; From Clock ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+
; N/A   ; None         ; 17.826 ns  ; p2s:inst5|data_out                                     ; p2s_dout  ; clk        ;
; N/A   ; None         ; 16.859 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPf    ; clk        ;
; N/A   ; None         ; 16.849 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPe    ; clk        ;
; N/A   ; None         ; 16.118 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPd    ; clk        ;
; N/A   ; None         ; 16.032 ns  ; controller:inst1|controller_save_bank:sv_bnk|save_mode ; RDISPa    ; clk        ;
; N/A   ; None         ; 10.888 ns  ; controller:inst1|param[1]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 10.870 ns  ; controller:inst1|param[1]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 10.866 ns  ; controller:inst1|param[1]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 10.864 ns  ; controller:inst1|param[1]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 10.844 ns  ; controller:inst1|param[1]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 10.817 ns  ; controller:inst1|param[1]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 10.486 ns  ; controller:inst1|param[1]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 10.483 ns  ; controller:inst1|param[2]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 10.464 ns  ; controller:inst1|param[2]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 10.460 ns  ; controller:inst1|param[2]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 10.438 ns  ; controller:inst1|param[2]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 10.437 ns  ; controller:inst1|param[2]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 10.427 ns  ; controller:inst1|param[2]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 10.399 ns  ; controller:inst1|param[3]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 10.384 ns  ; controller:inst1|param[3]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 10.383 ns  ; controller:inst1|param[3]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 10.378 ns  ; controller:inst1|param[3]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 10.368 ns  ; controller:inst1|param[3]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 10.360 ns  ; controller:inst1|param[3]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 10.238 ns  ; controller:inst1|param[0]                              ; LDISPf15  ; clk        ;
; N/A   ; None         ; 10.223 ns  ; controller:inst1|param[0]                              ; LDISPg16  ; clk        ;
; N/A   ; None         ; 10.223 ns  ; controller:inst1|param[0]                              ; LDISPc12  ; clk        ;
; N/A   ; None         ; 10.222 ns  ; controller:inst1|param[0]                              ; LDISPb11  ; clk        ;
; N/A   ; None         ; 10.207 ns  ; controller:inst1|param[0]                              ; LDISPa10  ; clk        ;
; N/A   ; None         ; 10.199 ns  ; controller:inst1|param[0]                              ; LDISPd13  ; clk        ;
; N/A   ; None         ; 10.079 ns  ; controller:inst1|param[2]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 10.000 ns  ; controller:inst1|param[3]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 9.839 ns   ; controller:inst1|param[0]                              ; LDISPe14  ; clk        ;
; N/A   ; None         ; 9.722 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 9.702 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 9.680 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.529 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 9.428 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 9.405 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 9.376 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 9.311 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.293 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPg    ; clk        ;
; N/A   ; None         ; 9.244 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 9.241 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPd    ; clk        ;
; N/A   ; None         ; 9.223 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 9.218 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPe    ; clk        ;
; N/A   ; None         ; 9.137 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 9.105 ns   ; controller:inst1|save_bank_t[2]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 9.104 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPf    ; clk        ;
; N/A   ; None         ; 9.092 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPc    ; clk        ;
; N/A   ; None         ; 8.874 ns   ; s2p:inst|cs                                            ; s2p_cs    ; clk        ;
; N/A   ; None         ; 8.820 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 8.774 ns   ; controller:inst1|save_bank_t[0]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 8.675 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPb    ; clk        ;
; N/A   ; None         ; 8.660 ns   ; p2s:inst5|i_ioclk                                      ; p2s_ioclk ; clk        ;
; N/A   ; None         ; 8.639 ns   ; controller:inst1|save_bank_t[1]                        ; LDISPa    ; clk        ;
; N/A   ; None         ; 8.500 ns   ; s2p:inst|ioclk                                         ; s2p_ioclk ; clk        ;
; N/A   ; None         ; 8.229 ns   ; p2s:inst5|ld                                           ; p2s_ld    ; clk        ;
; N/A   ; None         ; 7.852 ns   ; p2s:inst5|cs                                           ; p2s_cs    ; clk        ;
+-------+--------------+------------+--------------------------------------------------------+-----------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 3.056 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 3.930 ns  ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.807 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.736 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.571 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.569 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.558 ns  ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.504 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.492 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|irsr_reg[9]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.437 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.367 ns  ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[122] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.314 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.309 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.309 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.308 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.308 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.308 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.259 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.176 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.176 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.176 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.176 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.141 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.139 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.132 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.124 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.086 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 3.060 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.897 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.897 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.728 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.671 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.667 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.584 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 2.207 ns  ; altera_internal_jtag         ; controller:inst1|maj7:seq1|altsyncram:altsyncram_component|altsyncram_pec1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.937 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.752 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.587 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                     ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.538 ns  ; altera_internal_jtag         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.096 ns  ; altera_internal_jtag         ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.774 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.517 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][4]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.516 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][7]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.511 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][6]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.505 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][5]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.503 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][2]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.499 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][5]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.498 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][2]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.485 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][1]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.484 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][0]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.365 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][3]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.348 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][2]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.347 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][5]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.309 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][0]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.308 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][1]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.212 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][3]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.195 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][4]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.195 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][7]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.173 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][0]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.173 ns  ; data_in[7]                   ; s2p:inst|tmp_data[7][1]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.151 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][2]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.150 ns  ; data_in[9]                   ; s2p:inst|tmp_data[9][5]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.144 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][7]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.144 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][4]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.122 ns  ; data_in[8]                   ; s2p:inst|tmp_data[8][6]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.114 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][0]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.113 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][1]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; 0.098 ns  ; arpmodein                    ; debouncer:inst23|shift[11]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; 0.007 ns  ; data_in[5]                   ; s2p:inst|tmp_data[5][3]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -0.002 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][3]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -0.005 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][6]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -0.009 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][4]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -0.010 ns ; data_in[7]                   ; s2p:inst|tmp_data[7][7]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -0.019 ns ; data_in[5]                   ; s2p:inst|tmp_data[5][6]                                                                                                                                                                                                                      ; clk                          ;
; N/A                                     ; None                                                ; -0.097 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.097 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.097 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.097 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.097 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.097 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.097 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.097 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.609 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.609 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.609 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.609 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.609 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.609 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][5]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.609 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][6]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.609 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][7]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.615 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.615 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.615 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.615 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.615 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.707 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.707 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.707 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.065 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.065 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.206 ns ; save                         ; debouncer:inst26|shift[11]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -4.038 ns ; btn_vec[0]                   ; btn_reg:inst4|shiftarr[0][9]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -4.207 ns ; btn_vec[1]                   ; btn_reg:inst4|shiftarr[1][9]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -4.406 ns ; waveform_rot[0]              ; wavegen:inst6|prev_wave_form_rot[0]                                                                                                                                                                                                          ; clk                          ;
; N/A                                     ; None                                                ; -4.426 ns ; btn_vec[2]                   ; btn_reg:inst4|shiftarr[2][9]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -4.750 ns ; waveform_rot[1]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.751 ns ; waveform_rot[1]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.754 ns ; reset                        ; controller:inst1|wait_cycle                                                                                                                                                                                                                  ; clk                          ;
; N/A                                     ; None                                                ; -4.912 ns ; btn_vec[4]                   ; btn_reg:inst4|shiftarr[4][9]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -4.959 ns ; reset                        ; controller:inst1|prev_param[4]                                                                                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -4.959 ns ; reset                        ; controller:inst1|prev_param[5]                                                                                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -4.985 ns ; reset                        ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; -4.985 ns ; reset                        ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                                                                                     ; clk                          ;
; N/A                                     ; None                                                ; -4.985 ns ; reset                        ; controller:inst1|prev_arp_mode_in                                                                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -4.985 ns ; reset                        ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -4.985 ns ; reset                        ; controller:inst1|prev_param[2]                                                                                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -4.985 ns ; reset                        ; controller:inst1|prev_param[3]                                                                                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -4.985 ns ; reset                        ; controller:inst1|prev_param[1]                                                                                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -4.985 ns ; reset                        ; controller:inst1|prev_param[0]                                                                                                                                                                                                               ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[0]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[1]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[2]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[3]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[4]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[5]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[6]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[7]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[8]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[9]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[10]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[11]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -4.990 ns ; reset                        ; controller:inst1|freq1[12]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -5.014 ns ; btn_vec[3]                   ; btn_reg:inst4|shiftarr[3][9]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.151 ns ; edit_select_rot[1]           ; controller:inst1|param[5]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.152 ns ; btn_vec[5]                   ; btn_reg:inst4|shiftarr[5][9]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.173 ns ; btn_vec[6]                   ; btn_reg:inst4|shiftarr[6][9]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.206 ns ; edit_change_rot[0]           ; controller:inst1|modifier[1]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.264 ns ; edit_select_rot[0]           ; controller:inst1|prev_edit_sel_rot[0]                                                                                                                                                                                                        ; clk                          ;
; N/A                                     ; None                                                ; -5.276 ns ; wave_bank_rot[0]             ; controller:inst1|prev_wave_bank_rot[0]                                                                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; -5.432 ns ; reset                        ; controller:inst1|gate2                                                                                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; -5.432 ns ; reset                        ; controller:inst1|prev_trig_vec[3]                                                                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.432 ns ; reset                        ; controller:inst1|prev_trig_vec[4]                                                                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.464 ns ; reset                        ; controller:inst1|gate1                                                                                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; -5.464 ns ; reset                        ; controller:inst1|prev_trig_vec[6]                                                                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.464 ns ; reset                        ; controller:inst1|prev_trig_vec[5]                                                                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.469 ns ; reset                        ; controller:inst1|gate3                                                                                                                                                                                                                       ; clk                          ;
; N/A                                     ; None                                                ; -5.469 ns ; reset                        ; controller:inst1|prev_trig_vec[1]                                                                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.469 ns ; reset                        ; controller:inst1|prev_trig_vec[2]                                                                                                                                                                                                            ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[0]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[1]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[2]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[3]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[4]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[5]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[6]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[7]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[8]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[9]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[10]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[11]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -5.518 ns ; reset                        ; controller:inst1|freq2[12]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -5.572 ns ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[1]                                                                                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.573 ns ; wave_bank_rot[1]             ; controller:inst1|save_bank_t[2]                                                                                                                                                                                                              ; clk                          ;
; N/A                                     ; None                                                ; -5.576 ns ; edit_select_rot[1]           ; controller:inst1|param[4]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.581 ns ; edit_select_rot[1]           ; controller:inst1|param[1]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.582 ns ; edit_select_rot[1]           ; controller:inst1|param[2]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.583 ns ; edit_select_rot[1]           ; controller:inst1|param[3]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -5.647 ns ; edit_change_rot[0]           ; controller:inst1|modifier[0]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.694 ns ; reset                        ; controller:inst1|trig_vec[5]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.730 ns ; edit_change_rot[1]           ; controller:inst1|modifier[0]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.776 ns ; edit_change_rot[0]           ; controller:inst1|prev_edit_change_rot[0]                                                                                                                                                                                                     ; clk                          ;
; N/A                                     ; None                                                ; -5.943 ns ; reset                        ; controller:inst1|gateblip2                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -5.987 ns ; reset                        ; controller:inst1|trig_vec[1]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -5.987 ns ; reset                        ; controller:inst1|trig_vec[2]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -6.020 ns ; reset                        ; controller:inst1|gateblip1                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.036 ns ; reset                        ; controller:inst1|gateblip3                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.192 ns ; edit_select_rot[1]           ; controller:inst1|param[0]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.207 ns ; reset                        ; controller:inst1|param[0]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.207 ns ; reset                        ; controller:inst1|param[2]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.207 ns ; reset                        ; controller:inst1|param[1]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.207 ns ; reset                        ; controller:inst1|param[4]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.207 ns ; reset                        ; controller:inst1|param[3]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.207 ns ; reset                        ; controller:inst1|param[5]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[0]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[1]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[2]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[3]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[4]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[5]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[6]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[7]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[8]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[9]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[10]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[11]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.533 ns ; reset                        ; controller:inst1|freq3[12]                                                                                                                                                                                                                   ; clk                          ;
; N/A                                     ; None                                                ; -6.774 ns ; reset                        ; controller:inst1|trig_vec[6]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -6.807 ns ; reset                        ; controller:inst1|trig_vec[4]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -6.807 ns ; reset                        ; controller:inst1|trig_vec[3]                                                                                                                                                                                                                 ; clk                          ;
; N/A                                     ; None                                                ; -6.869 ns ; waveform_rot[0]              ; wavegen:inst6|wave_sel[2]                                                                                                                                                                                                                    ; clk                          ;
; N/A                                     ; None                                                ; -6.869 ns ; waveform_rot[0]              ; wavegen:inst6|wave_sel[1]                                                                                                                                                                                                                    ; clk                          ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Apr 11 20:11:44 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 8bitbrain -c 8bitbrain --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "controller:inst1|diff_btn_vec[1]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[2]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[6]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[5]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[3]" is a latch
    Warning: Node "controller:inst1|diff_btn_vec[4]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "divider:inst24|clkout" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[0]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[0]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[8]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[11]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[10]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[9]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[3]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[0]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[1]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[2]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[6]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[5]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[7]" as buffer
    Info: Detected ripple clock "debouncer:inst26|shift[4]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[4]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[3]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[5]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[6]" as buffer
    Info: Detected gated clock "controller:inst1|Equal13~4" as buffer
    Info: Detected gated clock "controller:inst1|Equal13~1" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~0" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~2" as buffer
    Info: Detected gated clock "debouncer:inst26|Equal0~1" as buffer
    Info: Detected gated clock "controller:inst1|Equal13~2" as buffer
    Info: Detected gated clock "controller:inst1|Equal13~3" as buffer
    Info: Detected gated clock "controller:inst1|Equal13~0" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[2]" as buffer
    Info: Detected ripple clock "controller:inst1|curbtns[1]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[4]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[3]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[5]" as buffer
    Info: Detected gated clock "controller:inst1|Equal13~5" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_clk" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[6]" as buffer
    Info: Detected ripple clock "s2p:inst|i_ioclk" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[1]" as buffer
    Info: Detected ripple clock "btn_reg:inst4|btn_reg[2]" as buffer
    Info: Detected ripple clock "p2s:inst5|i_ioclk" as buffer
Info: Clock "clk" has Internal fmax of 11.15 MHz between source memory "wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0" and destination register "modulator:inst3|wave2[8]" (period= 89.716 ns)
    Info: + Longest memory to register delay is 89.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y11; Fanout = 36; MEM Node = 'wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y11; Fanout = 1; MEM Node = 'wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|q_a[5]'
        Info: 3: + IC(1.105 ns) + CELL(0.366 ns) = 5.232 ns; Loc. = LCCOMB_X28_Y12_N28; Fanout = 1; COMB Node = 'wavegen:inst6|Mux18~0'
        Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 5.790 ns; Loc. = LCCOMB_X28_Y12_N30; Fanout = 48; COMB Node = 'wavegen:inst6|Mux18~1'
        Info: 5: + IC(2.261 ns) + CELL(4.712 ns) = 12.763 ns; Loc. = DSPMULT_X20_Y7_N0; Fanout = 1; COMB Node = 'modulator:inst3|lpm_mult:Mult4|mult_pt01:auto_generated|mac_mult1~DATAOUT18'
        Info: 6: + IC(0.000 ns) + CELL(0.396 ns) = 13.159 ns; Loc. = DSPOUT_X20_Y7_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_mult:Mult4|mult_pt01:auto_generated|mac_out2~DATAOUT18'
        Info: 7: + IC(1.355 ns) + CELL(0.366 ns) = 14.880 ns; Loc. = LCCOMB_X24_Y7_N26; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[9]~382'
        Info: 8: + IC(0.379 ns) + CELL(0.596 ns) = 15.855 ns; Loc. = LCCOMB_X24_Y7_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[1]~3'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 15.941 ns; Loc. = LCCOMB_X24_Y7_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[2]~5'
        Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 16.447 ns; Loc. = LCCOMB_X24_Y7_N20; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_2_result_int[3]~6'
        Info: 11: + IC(0.394 ns) + CELL(0.366 ns) = 17.207 ns; Loc. = LCCOMB_X24_Y7_N24; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[18]~385'
        Info: 12: + IC(0.411 ns) + CELL(0.621 ns) = 18.239 ns; Loc. = LCCOMB_X24_Y7_N2; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[1]~3'
        Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 18.325 ns; Loc. = LCCOMB_X24_Y7_N4; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[2]~5'
        Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 18.411 ns; Loc. = LCCOMB_X24_Y7_N6; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[3]~7'
        Info: 15: + IC(0.000 ns) + CELL(0.506 ns) = 18.917 ns; Loc. = LCCOMB_X24_Y7_N8; Fanout = 5; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_3_result_int[4]~8'
        Info: 16: + IC(0.377 ns) + CELL(0.370 ns) = 19.664 ns; Loc. = LCCOMB_X24_Y7_N10; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[27]~389'
        Info: 17: + IC(0.692 ns) + CELL(0.596 ns) = 20.952 ns; Loc. = LCCOMB_X23_Y7_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[1]~3'
        Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 21.038 ns; Loc. = LCCOMB_X23_Y7_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[2]~5'
        Info: 19: + IC(0.000 ns) + CELL(0.190 ns) = 21.228 ns; Loc. = LCCOMB_X23_Y7_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[3]~7'
        Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 21.314 ns; Loc. = LCCOMB_X23_Y7_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[4]~9'
        Info: 21: + IC(0.000 ns) + CELL(0.506 ns) = 21.820 ns; Loc. = LCCOMB_X23_Y7_N18; Fanout = 6; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_4_result_int[5]~10'
        Info: 22: + IC(0.734 ns) + CELL(0.206 ns) = 22.760 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[37]~393'
        Info: 23: + IC(0.368 ns) + CELL(0.596 ns) = 23.724 ns; Loc. = LCCOMB_X22_Y7_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[2]~5'
        Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 23.810 ns; Loc. = LCCOMB_X22_Y7_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[3]~7'
        Info: 25: + IC(0.000 ns) + CELL(0.086 ns) = 23.896 ns; Loc. = LCCOMB_X22_Y7_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[4]~9'
        Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 23.982 ns; Loc. = LCCOMB_X22_Y7_N12; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[5]~11'
        Info: 27: + IC(0.000 ns) + CELL(0.506 ns) = 24.488 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 7; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_5_result_int[6]~12'
        Info: 28: + IC(0.382 ns) + CELL(0.370 ns) = 25.240 ns; Loc. = LCCOMB_X22_Y7_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[45]~400'
        Info: 29: + IC(0.616 ns) + CELL(0.596 ns) = 26.452 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[1]~3'
        Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 26.538 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[2]~5'
        Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 26.624 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[3]~7'
        Info: 32: + IC(0.000 ns) + CELL(0.190 ns) = 26.814 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[4]~9'
        Info: 33: + IC(0.000 ns) + CELL(0.086 ns) = 26.900 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[5]~11'
        Info: 34: + IC(0.000 ns) + CELL(0.086 ns) = 26.986 ns; Loc. = LCCOMB_X21_Y7_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[6]~13'
        Info: 35: + IC(0.000 ns) + CELL(0.506 ns) = 27.492 ns; Loc. = LCCOMB_X21_Y7_N20; Fanout = 8; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_6_result_int[7]~14'
        Info: 36: + IC(0.390 ns) + CELL(0.366 ns) = 28.248 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[54]~407'
        Info: 37: + IC(1.055 ns) + CELL(0.596 ns) = 29.899 ns; Loc. = LCCOMB_X18_Y7_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[1]~3'
        Info: 38: + IC(0.000 ns) + CELL(0.086 ns) = 29.985 ns; Loc. = LCCOMB_X18_Y7_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[2]~5'
        Info: 39: + IC(0.000 ns) + CELL(0.086 ns) = 30.071 ns; Loc. = LCCOMB_X18_Y7_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[3]~7'
        Info: 40: + IC(0.000 ns) + CELL(0.190 ns) = 30.261 ns; Loc. = LCCOMB_X18_Y7_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[4]~9'
        Info: 41: + IC(0.000 ns) + CELL(0.506 ns) = 30.767 ns; Loc. = LCCOMB_X18_Y7_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_7_result_int[5]~10'
        Info: 42: + IC(1.344 ns) + CELL(0.624 ns) = 32.735 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[68]~409'
        Info: 43: + IC(1.526 ns) + CELL(0.596 ns) = 34.857 ns; Loc. = LCCOMB_X17_Y7_N24; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[6]~13'
        Info: 44: + IC(0.000 ns) + CELL(0.086 ns) = 34.943 ns; Loc. = LCCOMB_X17_Y7_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[7]~15'
        Info: 45: + IC(0.000 ns) + CELL(0.086 ns) = 35.029 ns; Loc. = LCCOMB_X17_Y7_N28; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[8]~17'
        Info: 46: + IC(0.000 ns) + CELL(0.506 ns) = 35.535 ns; Loc. = LCCOMB_X17_Y7_N30; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_8_result_int[9]~18'
        Info: 47: + IC(1.567 ns) + CELL(0.206 ns) = 37.308 ns; Loc. = LCCOMB_X18_Y4_N22; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[73]~420'
        Info: 48: + IC(1.118 ns) + CELL(0.596 ns) = 39.022 ns; Loc. = LCCOMB_X16_Y4_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[2]~5'
        Info: 49: + IC(0.000 ns) + CELL(0.086 ns) = 39.108 ns; Loc. = LCCOMB_X16_Y4_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[3]~7'
        Info: 50: + IC(0.000 ns) + CELL(0.190 ns) = 39.298 ns; Loc. = LCCOMB_X16_Y4_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[4]~9'
        Info: 51: + IC(0.000 ns) + CELL(0.086 ns) = 39.384 ns; Loc. = LCCOMB_X16_Y4_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[5]~11'
        Info: 52: + IC(0.000 ns) + CELL(0.086 ns) = 39.470 ns; Loc. = LCCOMB_X16_Y4_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[6]~13'
        Info: 53: + IC(0.000 ns) + CELL(0.086 ns) = 39.556 ns; Loc. = LCCOMB_X16_Y4_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[7]~15'
        Info: 54: + IC(0.000 ns) + CELL(0.086 ns) = 39.642 ns; Loc. = LCCOMB_X16_Y4_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[8]~17'
        Info: 55: + IC(0.000 ns) + CELL(0.506 ns) = 40.148 ns; Loc. = LCCOMB_X16_Y4_N24; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_9_result_int[9]~18'
        Info: 56: + IC(1.060 ns) + CELL(0.206 ns) = 41.414 ns; Loc. = LCCOMB_X19_Y4_N16; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[86]~423'
        Info: 57: + IC(1.049 ns) + CELL(0.596 ns) = 43.059 ns; Loc. = LCCOMB_X17_Y4_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[6]~13'
        Info: 58: + IC(0.000 ns) + CELL(0.086 ns) = 43.145 ns; Loc. = LCCOMB_X17_Y4_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[7]~15'
        Info: 59: + IC(0.000 ns) + CELL(0.086 ns) = 43.231 ns; Loc. = LCCOMB_X17_Y4_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[8]~17'
        Info: 60: + IC(0.000 ns) + CELL(0.506 ns) = 43.737 ns; Loc. = LCCOMB_X17_Y4_N28; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_10_result_int[9]~18'
        Info: 61: + IC(1.449 ns) + CELL(0.206 ns) = 45.392 ns; Loc. = LCCOMB_X18_Y8_N16; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[92]~433'
        Info: 62: + IC(0.736 ns) + CELL(0.621 ns) = 46.749 ns; Loc. = LCCOMB_X17_Y8_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[3]~7'
        Info: 63: + IC(0.000 ns) + CELL(0.086 ns) = 46.835 ns; Loc. = LCCOMB_X17_Y8_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[4]~9'
        Info: 64: + IC(0.000 ns) + CELL(0.190 ns) = 47.025 ns; Loc. = LCCOMB_X17_Y8_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[5]~11'
        Info: 65: + IC(0.000 ns) + CELL(0.086 ns) = 47.111 ns; Loc. = LCCOMB_X17_Y8_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[6]~13'
        Info: 66: + IC(0.000 ns) + CELL(0.086 ns) = 47.197 ns; Loc. = LCCOMB_X17_Y8_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[7]~15'
        Info: 67: + IC(0.000 ns) + CELL(0.086 ns) = 47.283 ns; Loc. = LCCOMB_X17_Y8_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[8]~17'
        Info: 68: + IC(0.000 ns) + CELL(0.506 ns) = 47.789 ns; Loc. = LCCOMB_X17_Y8_N22; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_11_result_int[9]~18'
        Info: 69: + IC(0.377 ns) + CELL(0.206 ns) = 48.372 ns; Loc. = LCCOMB_X17_Y8_N30; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[99]~442'
        Info: 70: + IC(1.109 ns) + CELL(0.596 ns) = 50.077 ns; Loc. = LCCOMB_X19_Y8_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[1]~3'
        Info: 71: + IC(0.000 ns) + CELL(0.086 ns) = 50.163 ns; Loc. = LCCOMB_X19_Y8_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[2]~5'
        Info: 72: + IC(0.000 ns) + CELL(0.086 ns) = 50.249 ns; Loc. = LCCOMB_X19_Y8_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[3]~7'
        Info: 73: + IC(0.000 ns) + CELL(0.086 ns) = 50.335 ns; Loc. = LCCOMB_X19_Y8_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[4]~9'
        Info: 74: + IC(0.000 ns) + CELL(0.190 ns) = 50.525 ns; Loc. = LCCOMB_X19_Y8_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[5]~11'
        Info: 75: + IC(0.000 ns) + CELL(0.086 ns) = 50.611 ns; Loc. = LCCOMB_X19_Y8_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[6]~13'
        Info: 76: + IC(0.000 ns) + CELL(0.086 ns) = 50.697 ns; Loc. = LCCOMB_X19_Y8_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[7]~15'
        Info: 77: + IC(0.000 ns) + CELL(0.086 ns) = 50.783 ns; Loc. = LCCOMB_X19_Y8_N20; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[8]~17'
        Info: 78: + IC(0.000 ns) + CELL(0.506 ns) = 51.289 ns; Loc. = LCCOMB_X19_Y8_N22; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_12_result_int[9]~18'
        Info: 79: + IC(0.376 ns) + CELL(0.206 ns) = 51.871 ns; Loc. = LCCOMB_X19_Y8_N28; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[109]~448'
        Info: 80: + IC(1.443 ns) + CELL(0.596 ns) = 53.910 ns; Loc. = LCCOMB_X19_Y6_N6; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[2]~5'
        Info: 81: + IC(0.000 ns) + CELL(0.086 ns) = 53.996 ns; Loc. = LCCOMB_X19_Y6_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[3]~7'
        Info: 82: + IC(0.000 ns) + CELL(0.086 ns) = 54.082 ns; Loc. = LCCOMB_X19_Y6_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[4]~9'
        Info: 83: + IC(0.000 ns) + CELL(0.086 ns) = 54.168 ns; Loc. = LCCOMB_X19_Y6_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[5]~11'
        Info: 84: + IC(0.000 ns) + CELL(0.190 ns) = 54.358 ns; Loc. = LCCOMB_X19_Y6_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[6]~13'
        Info: 85: + IC(0.000 ns) + CELL(0.086 ns) = 54.444 ns; Loc. = LCCOMB_X19_Y6_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[7]~15'
        Info: 86: + IC(0.000 ns) + CELL(0.086 ns) = 54.530 ns; Loc. = LCCOMB_X19_Y6_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[8]~17'
        Info: 87: + IC(0.000 ns) + CELL(0.506 ns) = 55.036 ns; Loc. = LCCOMB_X19_Y6_N20; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_13_result_int[9]~18'
        Info: 88: + IC(1.146 ns) + CELL(0.206 ns) = 56.388 ns; Loc. = LCCOMB_X18_Y8_N22; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[121]~452'
        Info: 89: + IC(1.125 ns) + CELL(0.596 ns) = 58.109 ns; Loc. = LCCOMB_X18_Y6_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[5]~11'
        Info: 90: + IC(0.000 ns) + CELL(0.086 ns) = 58.195 ns; Loc. = LCCOMB_X18_Y6_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[6]~13'
        Info: 91: + IC(0.000 ns) + CELL(0.086 ns) = 58.281 ns; Loc. = LCCOMB_X18_Y6_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[7]~15'
        Info: 92: + IC(0.000 ns) + CELL(0.086 ns) = 58.367 ns; Loc. = LCCOMB_X18_Y6_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[8]~17'
        Info: 93: + IC(0.000 ns) + CELL(0.506 ns) = 58.873 ns; Loc. = LCCOMB_X18_Y6_N28; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_14_result_int[9]~18'
        Info: 94: + IC(1.178 ns) + CELL(0.206 ns) = 60.257 ns; Loc. = LCCOMB_X18_Y8_N24; Fanout = 4; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[131]~458'
        Info: 95: + IC(1.330 ns) + CELL(0.596 ns) = 62.183 ns; Loc. = LCCOMB_X17_Y6_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[6]~13'
        Info: 96: + IC(0.000 ns) + CELL(0.086 ns) = 62.269 ns; Loc. = LCCOMB_X17_Y6_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[7]~15'
        Info: 97: + IC(0.000 ns) + CELL(0.086 ns) = 62.355 ns; Loc. = LCCOMB_X17_Y6_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[8]~17'
        Info: 98: + IC(0.000 ns) + CELL(0.506 ns) = 62.861 ns; Loc. = LCCOMB_X17_Y6_N28; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_15_result_int[9]~18'
        Info: 99: + IC(1.362 ns) + CELL(0.206 ns) = 64.429 ns; Loc. = LCCOMB_X18_Y8_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[141]~464'
        Info: 100: + IC(1.077 ns) + CELL(0.596 ns) = 66.102 ns; Loc. = LCCOMB_X16_Y8_N22; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[7]~15'
        Info: 101: + IC(0.000 ns) + CELL(0.086 ns) = 66.188 ns; Loc. = LCCOMB_X16_Y8_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[8]~17'
        Info: 102: + IC(0.000 ns) + CELL(0.506 ns) = 66.694 ns; Loc. = LCCOMB_X16_Y8_N26; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_16_result_int[9]~18'
        Info: 103: + IC(1.150 ns) + CELL(0.206 ns) = 68.050 ns; Loc. = LCCOMB_X16_Y6_N12; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[146]~475'
        Info: 104: + IC(1.105 ns) + CELL(0.596 ns) = 69.751 ns; Loc. = LCCOMB_X15_Y8_N8; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[3]~7'
        Info: 105: + IC(0.000 ns) + CELL(0.086 ns) = 69.837 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[4]~9'
        Info: 106: + IC(0.000 ns) + CELL(0.086 ns) = 69.923 ns; Loc. = LCCOMB_X15_Y8_N12; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[5]~11'
        Info: 107: + IC(0.000 ns) + CELL(0.190 ns) = 70.113 ns; Loc. = LCCOMB_X15_Y8_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[6]~13'
        Info: 108: + IC(0.000 ns) + CELL(0.086 ns) = 70.199 ns; Loc. = LCCOMB_X15_Y8_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[7]~15'
        Info: 109: + IC(0.000 ns) + CELL(0.086 ns) = 70.285 ns; Loc. = LCCOMB_X15_Y8_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[8]~17'
        Info: 110: + IC(0.000 ns) + CELL(0.506 ns) = 70.791 ns; Loc. = LCCOMB_X15_Y8_N20; Fanout = 12; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_17_result_int[9]~18'
        Info: 111: + IC(1.124 ns) + CELL(0.206 ns) = 72.121 ns; Loc. = LCCOMB_X16_Y6_N22; Fanout = 3; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[154]~483'
        Info: 112: + IC(1.113 ns) + CELL(0.735 ns) = 73.969 ns; Loc. = LCCOMB_X15_Y7_N14; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[2]~5'
        Info: 113: + IC(0.000 ns) + CELL(0.086 ns) = 74.055 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[3]~7'
        Info: 114: + IC(0.000 ns) + CELL(0.086 ns) = 74.141 ns; Loc. = LCCOMB_X15_Y7_N18; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[4]~9'
        Info: 115: + IC(0.000 ns) + CELL(0.086 ns) = 74.227 ns; Loc. = LCCOMB_X15_Y7_N20; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[5]~11'
        Info: 116: + IC(0.000 ns) + CELL(0.086 ns) = 74.313 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 2; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[6]~13'
        Info: 117: + IC(0.000 ns) + CELL(0.086 ns) = 74.399 ns; Loc. = LCCOMB_X15_Y7_N24; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[7]~15'
        Info: 118: + IC(0.000 ns) + CELL(0.086 ns) = 74.485 ns; Loc. = LCCOMB_X15_Y7_N26; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[8]~17'
        Info: 119: + IC(0.000 ns) + CELL(0.506 ns) = 74.991 ns; Loc. = LCCOMB_X15_Y7_N28; Fanout = 11; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_18_result_int[9]~18'
        Info: 120: + IC(1.121 ns) + CELL(0.366 ns) = 76.478 ns; Loc. = LCCOMB_X16_Y6_N10; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|StageOut[163]~490'
        Info: 121: + IC(1.106 ns) + CELL(0.621 ns) = 78.205 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[2]~5'
        Info: 122: + IC(0.000 ns) + CELL(0.086 ns) = 78.291 ns; Loc. = LCCOMB_X16_Y7_N6; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[3]~7'
        Info: 123: + IC(0.000 ns) + CELL(0.086 ns) = 78.377 ns; Loc. = LCCOMB_X16_Y7_N8; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[4]~9'
        Info: 124: + IC(0.000 ns) + CELL(0.086 ns) = 78.463 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[5]~11'
        Info: 125: + IC(0.000 ns) + CELL(0.086 ns) = 78.549 ns; Loc. = LCCOMB_X16_Y7_N12; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[6]~13'
        Info: 126: + IC(0.000 ns) + CELL(0.190 ns) = 78.739 ns; Loc. = LCCOMB_X16_Y7_N14; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[7]~15'
        Info: 127: + IC(0.000 ns) + CELL(0.086 ns) = 78.825 ns; Loc. = LCCOMB_X16_Y7_N16; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[8]~17'
        Info: 128: + IC(0.000 ns) + CELL(0.506 ns) = 79.331 ns; Loc. = LCCOMB_X16_Y7_N18; Fanout = 1; COMB Node = 'modulator:inst3|lpm_divide:Div4|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_g2f:divider|add_sub_19_result_int[9]~18'
        Info: 129: + IC(1.835 ns) + CELL(0.596 ns) = 81.762 ns; Loc. = LCCOMB_X22_Y11_N12; Fanout = 2; COMB Node = 'modulator:inst3|Add17~1'
        Info: 130: + IC(0.000 ns) + CELL(0.190 ns) = 81.952 ns; Loc. = LCCOMB_X22_Y11_N14; Fanout = 2; COMB Node = 'modulator:inst3|Add17~3'
        Info: 131: + IC(0.000 ns) + CELL(0.086 ns) = 82.038 ns; Loc. = LCCOMB_X22_Y11_N16; Fanout = 2; COMB Node = 'modulator:inst3|Add17~5'
        Info: 132: + IC(0.000 ns) + CELL(0.086 ns) = 82.124 ns; Loc. = LCCOMB_X22_Y11_N18; Fanout = 2; COMB Node = 'modulator:inst3|Add17~7'
        Info: 133: + IC(0.000 ns) + CELL(0.086 ns) = 82.210 ns; Loc. = LCCOMB_X22_Y11_N20; Fanout = 2; COMB Node = 'modulator:inst3|Add17~9'
        Info: 134: + IC(0.000 ns) + CELL(0.086 ns) = 82.296 ns; Loc. = LCCOMB_X22_Y11_N22; Fanout = 2; COMB Node = 'modulator:inst3|Add17~11'
        Info: 135: + IC(0.000 ns) + CELL(0.086 ns) = 82.382 ns; Loc. = LCCOMB_X22_Y11_N24; Fanout = 2; COMB Node = 'modulator:inst3|Add17~13'
        Info: 136: + IC(0.000 ns) + CELL(0.086 ns) = 82.468 ns; Loc. = LCCOMB_X22_Y11_N26; Fanout = 2; COMB Node = 'modulator:inst3|Add17~15'
        Info: 137: + IC(0.000 ns) + CELL(0.086 ns) = 82.554 ns; Loc. = LCCOMB_X22_Y11_N28; Fanout = 2; COMB Node = 'modulator:inst3|Add17~17'
        Info: 138: + IC(0.000 ns) + CELL(0.175 ns) = 82.729 ns; Loc. = LCCOMB_X22_Y11_N30; Fanout = 2; COMB Node = 'modulator:inst3|Add17~19'
        Info: 139: + IC(0.000 ns) + CELL(0.086 ns) = 82.815 ns; Loc. = LCCOMB_X22_Y10_N0; Fanout = 2; COMB Node = 'modulator:inst3|Add17~21'
        Info: 140: + IC(0.000 ns) + CELL(0.086 ns) = 82.901 ns; Loc. = LCCOMB_X22_Y10_N2; Fanout = 2; COMB Node = 'modulator:inst3|Add17~23'
        Info: 141: + IC(0.000 ns) + CELL(0.086 ns) = 82.987 ns; Loc. = LCCOMB_X22_Y10_N4; Fanout = 2; COMB Node = 'modulator:inst3|Add17~25'
        Info: 142: + IC(0.000 ns) + CELL(0.086 ns) = 83.073 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 2; COMB Node = 'modulator:inst3|Add17~27'
        Info: 143: + IC(0.000 ns) + CELL(0.086 ns) = 83.159 ns; Loc. = LCCOMB_X22_Y10_N8; Fanout = 2; COMB Node = 'modulator:inst3|Add17~29'
        Info: 144: + IC(0.000 ns) + CELL(0.086 ns) = 83.245 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 2; COMB Node = 'modulator:inst3|Add17~31'
        Info: 145: + IC(0.000 ns) + CELL(0.506 ns) = 83.751 ns; Loc. = LCCOMB_X22_Y10_N12; Fanout = 1; COMB Node = 'modulator:inst3|Add17~32'
        Info: 146: + IC(1.058 ns) + CELL(0.651 ns) = 85.460 ns; Loc. = LCCOMB_X21_Y10_N10; Fanout = 11; COMB Node = 'modulator:inst3|LessThan4~1'
        Info: 147: + IC(1.095 ns) + CELL(0.206 ns) = 86.761 ns; Loc. = LCCOMB_X22_Y8_N16; Fanout = 2; COMB Node = 'modulator:inst3|wave2~39'
        Info: 148: + IC(1.404 ns) + CELL(1.545 ns) = 89.710 ns; Loc. = DSPMULT_X20_Y6_N0; Fanout = 15; REG Node = 'modulator:inst3|wave2[8]'
        Info: Total cell delay = 46.356 ns ( 51.67 % )
        Info: Total interconnect delay = 43.354 ns ( 48.33 % )
    Info: - Smallest clock skew is 0.316 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.200 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1699; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.834 ns) + CELL(1.137 ns) = 3.200 ns; Loc. = DSPMULT_X20_Y6_N0; Fanout = 15; REG Node = 'modulator:inst3|wave2[8]'
            Info: Total cell delay = 2.227 ns ( 69.59 % )
            Info: Total interconnect delay = 0.973 ns ( 30.41 % )
        Info: - Longest clock path from clock "clk" to source memory is 2.884 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1699; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.820 ns) + CELL(0.835 ns) = 2.884 ns; Loc. = M4K_X27_Y11; Fanout = 36; MEM Node = 'wavegen:inst6|sin:sn2|altsyncram:altsyncram_component|altsyncram_ld91:auto_generated|ram_block1a0~porta_address_reg0'
            Info: Total cell delay = 1.925 ns ( 66.75 % )
            Info: Total interconnect delay = 0.959 ns ( 33.25 % )
    Info: + Micro clock to output delay of source is 0.260 ns
    Info: + Micro setup delay of destination is 0.062 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 74.53 MHz between source register "sld_hub:sld_hub_inst|irf_reg[2][6]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 13.418 ns)
    Info: + Longest register to register delay is 6.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y12_N27; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|irf_reg[2][6]'
        Info: 2: + IC(1.579 ns) + CELL(0.615 ns) = 2.194 ns; Loc. = LCCOMB_X7_Y14_N6; Fanout = 18; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|status_shift_enable~1'
        Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 2.785 ns; Loc. = LCCOMB_X7_Y14_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~7'
        Info: 4: + IC(0.366 ns) + CELL(0.370 ns) = 3.521 ns; Loc. = LCCOMB_X7_Y14_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~8'
        Info: 5: + IC(0.358 ns) + CELL(0.206 ns) = 4.085 ns; Loc. = LCCOMB_X7_Y14_N28; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~9'
        Info: 6: + IC(0.361 ns) + CELL(0.206 ns) = 4.652 ns; Loc. = LCCOMB_X7_Y14_N10; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~10'
        Info: 7: + IC(0.364 ns) + CELL(0.206 ns) = 5.222 ns; Loc. = LCCOMB_X7_Y14_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~13'
        Info: 8: + IC(0.362 ns) + CELL(0.206 ns) = 5.790 ns; Loc. = LCCOMB_X7_Y14_N2; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~15'
        Info: 9: + IC(0.360 ns) + CELL(0.206 ns) = 6.356 ns; Loc. = LCCOMB_X7_Y14_N8; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~16'
        Info: 10: + IC(0.000 ns) + CELL(0.108 ns) = 6.464 ns; Loc. = LCFF_X7_Y14_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 2.329 ns ( 36.03 % )
        Info: Total interconnect delay = 4.135 ns ( 63.97 % )
    Info: - Smallest clock skew is 0.019 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.729 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.149 ns) + CELL(0.000 ns) = 4.149 ns; Loc. = CLKCTRL_G6; Fanout = 433; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 5.729 ns; Loc. = LCFF_X7_Y14_N9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.666 ns ( 11.63 % )
            Info: Total interconnect delay = 5.063 ns ( 88.37 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 5.710 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(4.149 ns) + CELL(0.000 ns) = 4.149 ns; Loc. = CLKCTRL_G6; Fanout = 433; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.895 ns) + CELL(0.666 ns) = 5.710 ns; Loc. = LCFF_X8_Y12_N27; Fanout = 4; REG Node = 'sld_hub:sld_hub_inst|irf_reg[2][6]'
            Info: Total cell delay = 0.666 ns ( 11.66 % )
            Info: Total interconnect delay = 5.044 ns ( 88.34 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 182 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "controller:inst1|curbtns[6]" and destination pin or register "controller:inst1|diff_btn_vec[6]" for clock "clk" (Hold time is 8.484 ns)
    Info: + Largest clock skew is 9.940 ns
        Info: + Longest clock path from clock "clk" to destination register is 13.416 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.725 ns) + CELL(0.970 ns) = 3.785 ns; Loc. = LCFF_X2_Y2_N3; Fanout = 9; REG Node = 'btn_reg:inst4|btn_clk'
            Info: 3: + IC(1.063 ns) + CELL(0.970 ns) = 5.818 ns; Loc. = LCFF_X4_Y2_N15; Fanout = 14; REG Node = 'btn_reg:inst4|btn_reg[5]'
            Info: 4: + IC(1.155 ns) + CELL(0.623 ns) = 7.596 ns; Loc. = LCCOMB_X2_Y2_N24; Fanout = 2; COMB Node = 'controller:inst1|Equal13~3'
            Info: 5: + IC(0.398 ns) + CELL(0.534 ns) = 8.528 ns; Loc. = LCCOMB_X2_Y2_N18; Fanout = 1; COMB Node = 'controller:inst1|Equal13~4'
            Info: 6: + IC(0.661 ns) + CELL(0.623 ns) = 9.812 ns; Loc. = LCCOMB_X3_Y2_N30; Fanout = 1; COMB Node = 'controller:inst1|Equal13~6'
            Info: 7: + IC(1.939 ns) + CELL(0.000 ns) = 11.751 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'controller:inst1|Equal13~6clkctrl'
            Info: 8: + IC(1.459 ns) + CELL(0.206 ns) = 13.416 ns; Loc. = LCCOMB_X3_Y2_N28; Fanout = 10; REG Node = 'controller:inst1|diff_btn_vec[6]'
            Info: Total cell delay = 5.016 ns ( 37.39 % )
            Info: Total interconnect delay = 8.400 ns ( 62.61 % )
        Info: - Shortest clock path from clock "clk" to source register is 3.476 ns
            Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
            Info: 2: + IC(1.720 ns) + CELL(0.666 ns) = 3.476 ns; Loc. = LCFF_X3_Y2_N17; Fanout = 1; REG Node = 'controller:inst1|curbtns[6]'
            Info: Total cell delay = 1.756 ns ( 50.52 % )
            Info: Total interconnect delay = 1.720 ns ( 49.48 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 1.152 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y2_N17; Fanout = 1; REG Node = 'controller:inst1|curbtns[6]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X3_Y2_N16; Fanout = 2; COMB Node = 'controller:inst1|Equal13~0'
        Info: 3: + IC(0.389 ns) + CELL(0.370 ns) = 1.152 ns; Loc. = LCCOMB_X3_Y2_N28; Fanout = 10; REG Node = 'controller:inst1|diff_btn_vec[6]'
        Info: Total cell delay = 0.763 ns ( 66.23 % )
        Info: Total interconnect delay = 0.389 ns ( 33.77 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "controller:inst1|gate3" (data pin = "reset", clock pin = "clk") is 10.203 ns
    Info: + Longest pin to register delay is 13.064 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_24; Fanout = 78; PIN Node = 'reset'
        Info: 2: + IC(6.836 ns) + CELL(0.206 ns) = 7.987 ns; Loc. = LCCOMB_X8_Y2_N18; Fanout = 1; COMB Node = 'controller:inst1|gate3~24'
        Info: 3: + IC(0.364 ns) + CELL(0.206 ns) = 8.557 ns; Loc. = LCCOMB_X8_Y2_N28; Fanout = 1; COMB Node = 'controller:inst1|gate3~25'
        Info: 4: + IC(1.054 ns) + CELL(0.370 ns) = 9.981 ns; Loc. = LCCOMB_X8_Y2_N22; Fanout = 1; COMB Node = 'controller:inst1|gate3~26'
        Info: 5: + IC(0.373 ns) + CELL(0.624 ns) = 10.978 ns; Loc. = LCCOMB_X8_Y2_N8; Fanout = 1; COMB Node = 'controller:inst1|gate3~27'
        Info: 6: + IC(0.360 ns) + CELL(0.616 ns) = 11.954 ns; Loc. = LCCOMB_X8_Y2_N26; Fanout = 1; COMB Node = 'controller:inst1|gate3~28'
        Info: 7: + IC(0.378 ns) + CELL(0.624 ns) = 12.956 ns; Loc. = LCCOMB_X8_Y2_N0; Fanout = 1; COMB Node = 'controller:inst1|gate3~29'
        Info: 8: + IC(0.000 ns) + CELL(0.108 ns) = 13.064 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 35; REG Node = 'controller:inst1|gate3'
        Info: Total cell delay = 3.699 ns ( 28.31 % )
        Info: Total interconnect delay = 9.365 ns ( 71.69 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.821 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 1699; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.926 ns) + CELL(0.666 ns) = 2.821 ns; Loc. = LCFF_X8_Y2_N1; Fanout = 35; REG Node = 'controller:inst1|gate3'
        Info: Total cell delay = 1.756 ns ( 62.25 % )
        Info: Total interconnect delay = 1.065 ns ( 37.75 % )
Info: tco from clock "clk" to destination pin "p2s_dout" through register "p2s:inst5|data_out" is 17.826 ns
    Info: + Longest clock path from clock "clk" to source register is 11.847 ns
        Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 12; CLK Node = 'clk'
        Info: 2: + IC(1.309 ns) + CELL(0.970 ns) = 3.369 ns; Loc. = LCFF_X6_Y9_N25; Fanout = 3; REG Node = 'p2s:inst5|i_ioclk'
        Info: 3: + IC(6.876 ns) + CELL(0.000 ns) = 10.245 ns; Loc. = CLKCTRL_G4; Fanout = 5; COMB Node = 'p2s:inst5|i_ioclk~clkctrl'
        Info: 4: + IC(0.936 ns) + CELL(0.666 ns) = 11.847 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: Total cell delay = 2.726 ns ( 23.01 % )
        Info: Total interconnect delay = 9.121 ns ( 76.99 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 5.675 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y16_N25; Fanout = 1; REG Node = 'p2s:inst5|data_out'
        Info: 2: + IC(2.449 ns) + CELL(3.226 ns) = 5.675 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'p2s_dout'
        Info: Total cell delay = 3.226 ns ( 56.85 % )
        Info: Total interconnect delay = 2.449 ns ( 43.15 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 3.056 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(3.056 ns) = 3.056 ns; Loc. = PIN_10; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 3.056 ns ( 100.00 % )
Info: th for register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out" (data pin = "altera_internal_jtag", clock pin = "altera_internal_jtag~TCKUTAP") is 3.930 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 5.700 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(4.149 ns) + CELL(0.000 ns) = 4.149 ns; Loc. = CLKCTRL_G6; Fanout = 433; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(0.885 ns) + CELL(0.666 ns) = 5.700 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out'
        Info: Total cell delay = 0.666 ns ( 11.68 % )
        Info: Total interconnect delay = 5.034 ns ( 88.32 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 2.076 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y10_N0; Fanout = 12; PIN Node = 'altera_internal_jtag'
        Info: 2: + IC(1.762 ns) + CELL(0.206 ns) = 1.968 ns; Loc. = LCCOMB_X7_Y11_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.076 ns; Loc. = LCFF_X7_Y11_N9; Fanout = 2; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out'
        Info: Total cell delay = 0.314 ns ( 15.13 % )
        Info: Total interconnect delay = 1.762 ns ( 84.87 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 181 megabytes
    Info: Processing ended: Sun Apr 11 20:11:49 2010
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


