// Seed: 3254878450
module module_0 #(
    parameter id_5 = 32'd82
) (
    output tri0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output tri1 id_3
);
  wire _id_5;
  ;
  logic [7:0][-1 'h0 : id_5] id_6;
  assign id_6[1] = id_6;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd40,
    parameter id_20 = 32'd82,
    parameter id_22 = 32'd55
) (
    output tri id_0,
    input wor id_1,
    input uwire id_2
    , _id_20,
    output uwire id_3,
    input wire id_4
    , id_21,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    input uwire id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri1 _id_11,
    output wire id_12,
    input tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    input supply1 id_16,
    output wor id_17
    , _id_22,
    input uwire id_18
);
  assign id_21[id_20&id_22&id_11] = id_10;
  module_0 modCall_1 (
      id_0,
      id_14,
      id_6,
      id_9
  );
endmodule
