vendor_name = ModelSim
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/FullAdder.bdf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/WaveformFullAdder.vwf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/Mult.bdf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/WaveformMult.vwf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/Selector.bdf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/SumSub.bdf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/WaveformSumSub.vwf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/sum.vwf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/sumsub_4bit.vwf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/SumSub6bit.bdf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/WaveformSumSub6bit.vwf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/WaveformSumSub6bit_2.vwf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/ula_full.bdf
source_file = 1, /home/jhosoume/unb/circuitos_digitais/pre-projeto/ula/db/ula.cbx.xml
design_name = SumSub6bit
instance = comp, \B[2]~I , B[2], SumSub6bit, 1
instance = comp, \PLUSMINUS~I , PLUSMINUS, SumSub6bit, 1
instance = comp, \A[2]~I , A[2], SumSub6bit, 1
instance = comp, \inst1|inst5~0 , inst1|inst5~0, SumSub6bit, 1
instance = comp, \B[3]~I , B[3], SumSub6bit, 1
instance = comp, \A[3]~I , A[3], SumSub6bit, 1
instance = comp, \inst23|inst1 , inst23|inst1, SumSub6bit, 1
instance = comp, \inst22|inst1 , inst22|inst1, SumSub6bit, 1
instance = comp, \inst|inst1~0 , inst|inst1~0, SumSub6bit, 1
instance = comp, \A[0]~I , A[0], SumSub6bit, 1
instance = comp, \inst3|inst4 , inst3|inst4, SumSub6bit, 1
instance = comp, \inst3|inst3~0 , inst3|inst3~0, SumSub6bit, 1
instance = comp, \A[1]~I , A[1], SumSub6bit, 1
instance = comp, \inst2|inst5~0 , inst2|inst5~0, SumSub6bit, 1
instance = comp, \inst1|inst1~0 , inst1|inst1~0, SumSub6bit, 1
instance = comp, \B[1]~I , B[1], SumSub6bit, 1
instance = comp, \inst16|inst2~0 , inst16|inst2~0, SumSub6bit, 1
instance = comp, \inst2|inst1 , inst2|inst1, SumSub6bit, 1
instance = comp, \B[0]~I , B[0], SumSub6bit, 1
instance = comp, \inst3|inst1~0 , inst3|inst1~0, SumSub6bit, 1
instance = comp, \S[5]~I , S[5], SumSub6bit, 1
instance = comp, \S[4]~I , S[4], SumSub6bit, 1
instance = comp, \S[3]~I , S[3], SumSub6bit, 1
instance = comp, \S[2]~I , S[2], SumSub6bit, 1
instance = comp, \S[1]~I , S[1], SumSub6bit, 1
instance = comp, \S[0]~I , S[0], SumSub6bit, 1
