/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_16z;
  reg [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = ~(celloutsig_1_1z & celloutsig_1_1z);
  assign celloutsig_0_4z = ~(celloutsig_0_3z & in_data[50]);
  assign celloutsig_1_11z = !(celloutsig_1_4z ? celloutsig_1_0z : in_data[189]);
  assign celloutsig_0_6z = !(celloutsig_0_1z[3] ? _00_ : celloutsig_0_4z);
  assign celloutsig_0_9z = !(celloutsig_0_8z ? celloutsig_0_2z : celloutsig_0_8z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_15z = ~celloutsig_1_9z;
  assign celloutsig_0_2z = ~((in_data[20] | celloutsig_0_1z[1]) & (in_data[74] | in_data[40]));
  assign celloutsig_0_41z = ~((celloutsig_0_25z | celloutsig_0_7z) & (celloutsig_0_23z | celloutsig_0_24z[4]));
  assign celloutsig_0_18z = ~((celloutsig_0_6z | celloutsig_0_13z) & (celloutsig_0_4z | celloutsig_0_8z));
  assign celloutsig_0_7z = celloutsig_0_1z[1] | ~(celloutsig_0_6z);
  assign celloutsig_0_8z = celloutsig_0_4z | ~(_01_);
  reg [12:0] _16_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _16_ <= 13'h0000;
    else _16_ <= in_data[78:66];
  assign { _03_[12:8], _00_, _03_[6:1], _01_ } = _16_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 3'h0;
    else _02_ <= { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z } & { celloutsig_0_1z[3:2], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_14z = { celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_10z } & celloutsig_0_11z[4:1];
  assign celloutsig_0_24z = { in_data[71:70], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_13z } / { 1'h1, celloutsig_0_16z[5:2], celloutsig_0_16z[2], celloutsig_0_16z[0] };
  assign celloutsig_1_3z = { in_data[126:125], celloutsig_1_0z } == { in_data[137:136], celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[164:162], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z } == { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_25z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_18z } == celloutsig_0_17z[7:5];
  assign celloutsig_1_0z = in_data[115:97] > in_data[117:99];
  assign celloutsig_0_10z = { celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z } > celloutsig_0_1z[4:2];
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_0z } <= { celloutsig_1_16z[6:0], celloutsig_1_15z };
  assign celloutsig_0_22z = { celloutsig_0_16z[8:6], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_15z } != { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_3z = & _03_[4:1];
  assign celloutsig_1_10z = & { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z, in_data[184:183] };
  assign celloutsig_1_12z = & { celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, in_data[153] };
  assign celloutsig_0_19z = & { celloutsig_0_10z, celloutsig_0_2z, _03_[4:1], in_data[18:12] };
  assign celloutsig_0_23z = & { celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_4z };
  assign celloutsig_0_40z = | { celloutsig_0_1z[2:1], celloutsig_0_19z };
  assign celloutsig_0_12z = | { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_5z = ~^ { in_data[108:105], celloutsig_1_0z };
  assign celloutsig_1_7z = ~^ { in_data[136:134], celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_18z = ~^ { in_data[139:135], celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_15z };
  assign celloutsig_0_13z = ~^ _03_[4:2];
  assign celloutsig_0_15z = ~^ celloutsig_0_14z[2:0];
  assign celloutsig_1_16z = { celloutsig_1_11z, celloutsig_1_4z, _02_, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z } >> { celloutsig_1_14z[0], celloutsig_1_1z, _02_, celloutsig_1_11z, celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_1_14z = celloutsig_1_13z << { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_9z };
  assign celloutsig_1_13z = in_data[101:97] >>> { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_1_9z = ~((celloutsig_1_7z & _02_[2]) | celloutsig_1_7z);
  assign celloutsig_0_5z = ~((_03_[2] & celloutsig_0_3z) | celloutsig_0_2z);
  always_latch
    if (!clkin_data[64]) celloutsig_0_17z = 8'h00;
    else if (clkin_data[128]) celloutsig_0_17z = { celloutsig_0_16z[3:2], celloutsig_0_16z[2], celloutsig_0_9z, celloutsig_0_14z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_1z = 5'h00;
    else if (!clkin_data[128]) celloutsig_0_1z = { _00_, _03_[6:3] };
  assign { celloutsig_0_16z[2], celloutsig_0_16z[0], celloutsig_0_16z[3], celloutsig_0_16z[10:4] } = ~ { celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, _03_[11:8], _00_, _03_[6:5] };
  assign { _03_[7], _03_[0] } = { _00_, _01_ };
  assign celloutsig_0_16z[1] = celloutsig_0_16z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
