Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,12
design__inferred_latch__count,0
design__instance__count,2527
design__instance__area,16907.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,52
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0001584362325957045
power__switching__total,0.00006274793850025162
power__leakage__total,1.971877772177777E-8
power__total,0.00022120388166513294
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2974501007471912
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.30672190655496784
timing__hold__ws__corner:nom_tt_025C_1v80,0.3160874984554022
timing__setup__ws__corner:nom_tt_025C_1v80,77.310007694956
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316087
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,95.421486
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,52
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.32278278186148657
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.33668710439283067
timing__hold__ws__corner:nom_ss_100C_1v60,0.8863049434124859
timing__setup__ws__corner:nom_ss_100C_1v60,74.96228205905076
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.886305
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,90.966820
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,52
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2854190575782771
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.29324912772550044
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11077439279403065
timing__setup__ws__corner:nom_ff_n40C_1v95,78.17881674425091
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110774
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,96.996735
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,52
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.28235589665555294
clock__skew__worst_setup,0.28891356791384315
timing__hold__ws,0.10869783159004259
timing__setup__ws,74.90629128988934
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108698
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,90.785950
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 300.0 200.0
design__core__bbox,5.52 10.88 294.4 187.68
flow__warnings__count,1
flow__errors__count,0
design__io,107
design__die__area,60000
design__core__area,51074
design__instance__count__stdcell,2527
design__instance__area__stdcell,16907.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.331039
design__instance__utilization__stdcell,0.331039
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,105
design__io__hpwl,4939674
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,31431.6
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,116
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
route__net,1416
route__net__special,2
route__drc_errors__iter:1,1161
route__wirelength__iter:1,38831
route__drc_errors__iter:2,315
route__wirelength__iter:2,38202
route__drc_errors__iter:3,304
route__wirelength__iter:3,38102
route__drc_errors__iter:4,32
route__wirelength__iter:4,38020
route__drc_errors__iter:5,0
route__wirelength__iter:5,38009
route__drc_errors,0
route__wirelength,38009
route__vias,10913
route__vias__singlecut,10913
route__vias__multicut,0
design__disconnected_pin__count,30
design__critical_disconnected_pin__count,0
route__wirelength__max,542.365
timing__unannotated_net__count__corner:nom_tt_025C_1v80,108
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,108
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,108
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,52
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.29259231976555644
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.3004297173849495
timing__hold__ws__corner:min_tt_025C_1v80,0.31308967415952504
timing__setup__ws__corner:min_tt_025C_1v80,77.34105841338689
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.313090
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,95.541016
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,108
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,52
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.3164164297913258
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.32844902727251835
timing__hold__ws__corner:min_ss_100C_1v60,0.880558872963726
timing__setup__ws__corner:min_ss_100C_1v60,75.01464906015732
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.880559
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,91.189217
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,108
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,52
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.28235589665555294
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.28891356791384315
timing__hold__ws__corner:min_ff_n40C_1v95,0.10869783159004259
timing__setup__ws__corner:min_ff_n40C_1v95,78.20060198514544
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.108698
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,97.074066
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,108
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,52
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.303515693391475
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.31555450812178126
timing__hold__ws__corner:max_tt_025C_1v80,0.3188274179353648
timing__setup__ws__corner:max_tt_025C_1v80,77.2782038012039
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.318827
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,95.319496
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,108
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,52
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.33031009418133206
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.3474366170881758
timing__hold__ws__corner:max_ss_100C_1v60,0.8912015822010816
timing__setup__ws__corner:max_ss_100C_1v60,74.90629128988934
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.891202
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,90.785950
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,108
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,52
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2897873412145108
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.30014905299638656
timing__hold__ws__corner:max_ff_n40C_1v95,0.1128830949554906
timing__setup__ws__corner:max_ff_n40C_1v95,78.15594437293991
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112883
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,96.930634
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,108
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,108
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79991
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000923269
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000105956
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.0000118416
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.000105956
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013200000000000000673224496983149123252587742172181606292724609375
ir__drop__worst,0.00009229999999999999381154747180033837139490060508251190185546875
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
