

================================================================
== Vitis HLS Report for 'AlignStatic_Pipeline_VITIS_LOOP_128_1'
================================================================
* Date:           Thu Oct 26 16:51:13 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BasicKernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.474 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_128_1  |      256|      256|         2|          1|          1|   256|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      58|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      36|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      36|     103|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln128_fu_98_p2   |         +|   0|  0|  16|           9|           1|
    |cnt_1_fu_117_p2      |         +|   0|  0|  23|          16|          16|
    |icmp_ln128_fu_92_p2  |      icmp|   0|  0|  17|           9|          10|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  58|          35|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    9|         18|
    |cnt_fu_42                |   9|          2|   16|         32|
    |i_1_fu_46                |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   36|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   1|   0|    1|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |cnt_fu_42                    |  16|   0|   16|          0|
    |i_1_fu_46                    |   9|   0|    9|          0|
    |init_col_score_addr_reg_174  |   8|   0|    8|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  36|   0|   36|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  AlignStatic_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  AlignStatic_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  AlignStatic_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  AlignStatic_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  AlignStatic_Pipeline_VITIS_LOOP_128_1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  AlignStatic_Pipeline_VITIS_LOOP_128_1|  return value|
|penalties_open_val       |   in|   16|     ap_none|                     penalties_open_val|        scalar|
|penalties_extend_val     |   in|   16|     ap_none|                   penalties_extend_val|        scalar|
|init_col_score_address0  |  out|    8|   ap_memory|                         init_col_score|         array|
|init_col_score_ce0       |  out|    1|   ap_memory|                         init_col_score|         array|
|init_col_score_we0       |  out|    1|   ap_memory|                         init_col_score|         array|
|init_col_score_d0        |  out|   48|   ap_memory|                         init_col_score|         array|
|init_col_score_address1  |  out|    8|   ap_memory|                         init_col_score|         array|
|init_col_score_ce1       |  out|    1|   ap_memory|                         init_col_score|         array|
|init_col_score_q1        |   in|   48|   ap_memory|                         init_col_score|         array|
+-------------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1"   --->   Operation 5 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%penalties_extend_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %penalties_extend_val"   --->   Operation 7 'read' 'penalties_extend_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%penalties_open_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %penalties_open_val"   --->   Operation 8 'read' 'penalties_open_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i_1"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 %penalties_open_val_read, i16 %cnt"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i9 %i_1" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%icmp_ln128 = icmp_eq  i9 %i, i9 256" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 14 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln128 = add i9 %i, i9 1" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 15 'add' 'add_ln128' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %icmp_ln128, void %for.body.i.split.i, void %_ZN5Utils4Init8LinspaceIA256_N3hls6vectorI8ap_fixedILi16ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EELm3EEEEEvRT_iiS7_S7_i.exit.i.exitStub" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 16 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_1_cast = zext i9 %i" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 17 'zext' 'i_1_cast' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%init_col_score_addr = getelementptr i48 %init_col_score, i64 0, i64 %i_1_cast" [src/../include/utils.h:131->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 18 'getelementptr' 'init_col_score_addr' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%init_col_score_load = load i8 %init_col_score_addr" [src/../include/utils.h:131->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 19 'load' 'init_col_score_load' <Predicate = (!icmp_ln128)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln128 = store i9 %add_ln128, i9 %i_1" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 20 'store' 'store_ln128' <Predicate = (!icmp_ln128)> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln128)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cnt_load = load i16 %cnt" [src/../include/utils.h:130->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 21 'load' 'cnt_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln127 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [src/../include/utils.h:127->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln128 = specloopname void @_ssdm_op_SpecLoopName, void @empty_77" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 23 'specloopname' 'specloopname_ln128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.85ns)   --->   "%cnt_1 = add i16 %cnt_load, i16 %penalties_extend_val_read" [src/../include/utils.h:130->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 24 'add' 'cnt_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/2] (1.23ns)   --->   "%init_col_score_load = load i8 %init_col_score_addr" [src/../include/utils.h:131->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 25 'load' 'init_col_score_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_col_score_load, i32 32, i32 47" [src/../include/utils.h:131->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 26 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln131 = trunc i48 %init_col_score_load" [src/../include/utils.h:131->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 27 'trunc' 'trunc_ln131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %tmp, i16 %cnt_1, i16 %trunc_ln131" [src/../include/utils.h:131->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 28 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.23ns)   --->   "%store_ln131 = store i48 %or_ln, i8 %init_col_score_addr" [src/../include/utils.h:131->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 29 'store' 'store_ln131' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln128 = store i16 %cnt_1, i16 %cnt" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 30 'store' 'store_ln128' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.body.i.i" [src/../include/utils.h:128->src/frontend.cpp:97->src/align/align.cpp:534]   --->   Operation 31 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ penalties_open_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ penalties_extend_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ init_col_score]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cnt                       (alloca           ) [ 011]
i_1                       (alloca           ) [ 010]
penalties_extend_val_read (read             ) [ 011]
penalties_open_val_read   (read             ) [ 000]
store_ln0                 (store            ) [ 000]
store_ln0                 (store            ) [ 000]
br_ln0                    (br               ) [ 000]
i                         (load             ) [ 000]
specpipeline_ln0          (specpipeline     ) [ 000]
icmp_ln128                (icmp             ) [ 010]
add_ln128                 (add              ) [ 000]
br_ln128                  (br               ) [ 000]
i_1_cast                  (zext             ) [ 000]
init_col_score_addr       (getelementptr    ) [ 011]
store_ln128               (store            ) [ 000]
cnt_load                  (load             ) [ 000]
speclooptripcount_ln127   (speclooptripcount) [ 000]
specloopname_ln128        (specloopname     ) [ 000]
cnt_1                     (add              ) [ 000]
init_col_score_load       (load             ) [ 000]
tmp                       (partselect       ) [ 000]
trunc_ln131               (trunc            ) [ 000]
or_ln                     (bitconcatenate   ) [ 000]
store_ln131               (store            ) [ 000]
store_ln128               (store            ) [ 000]
br_ln128                  (br               ) [ 000]
ret_ln0                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="penalties_open_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="penalties_open_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="penalties_extend_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="penalties_extend_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="init_col_score">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_col_score"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_77"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="cnt_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="i_1_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="penalties_extend_val_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="penalties_extend_val_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="penalties_open_val_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="penalties_open_val_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="init_col_score_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="48" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="9" slack="0"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_col_score_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="1"/>
<pin id="71" dir="0" index="1" bw="48" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="74" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="5" bw="48" slack="2147483647"/>
<pin id="76" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="48" slack="2147483647"/>
<pin id="77" dir="1" index="7" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="init_col_score_load/1 store_ln131/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln0_store_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="1" slack="0"/>
<pin id="81" dir="0" index="1" bw="9" slack="0"/>
<pin id="82" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln128_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="0" index="1" bw="9" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln128_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="9" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln128/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_1_cast_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="9" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln128_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="0" index="1" bw="9" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="cnt_load_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="1"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="cnt_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="1"/>
<pin id="120" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="48" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="0" index="3" bw="7" slack="0"/>
<pin id="127" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="trunc_ln131_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="48" slack="0"/>
<pin id="134" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln131/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="or_ln_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="48" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="0" index="2" bw="16" slack="0"/>
<pin id="140" dir="0" index="3" bw="16" slack="0"/>
<pin id="141" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="store_ln128_store_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="1"/>
<pin id="150" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln128/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="cnt_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="159" class="1005" name="i_1_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="penalties_extend_val_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="16" slack="1"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="penalties_extend_val_read "/>
</bind>
</comp>

<comp id="174" class="1005" name="init_col_score_addr_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="1"/>
<pin id="176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="init_col_score_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="24" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="78"><net_src comp="62" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="88"><net_src comp="56" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="89" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="113"><net_src comp="98" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="114" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="69" pin="7"/><net_sink comp="122" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="122" pin=3"/></net>

<net id="135"><net_src comp="69" pin="7"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="122" pin="4"/><net_sink comp="136" pin=1"/></net>

<net id="144"><net_src comp="117" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="145"><net_src comp="132" pin="1"/><net_sink comp="136" pin=3"/></net>

<net id="146"><net_src comp="136" pin="4"/><net_sink comp="69" pin=1"/></net>

<net id="151"><net_src comp="117" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="42" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="157"><net_src comp="152" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="158"><net_src comp="152" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="162"><net_src comp="46" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="169"><net_src comp="50" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="177"><net_src comp="62" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="69" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: init_col_score | {2 }
 - Input state : 
	Port: AlignStatic_Pipeline_VITIS_LOOP_128_1 : penalties_open_val | {1 }
	Port: AlignStatic_Pipeline_VITIS_LOOP_128_1 : penalties_extend_val | {1 }
	Port: AlignStatic_Pipeline_VITIS_LOOP_128_1 : init_col_score | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln128 : 2
		add_ln128 : 2
		br_ln128 : 3
		i_1_cast : 2
		init_col_score_addr : 3
		init_col_score_load : 4
		store_ln128 : 3
	State 2
		cnt_1 : 1
		tmp : 1
		trunc_ln131 : 1
		or_ln : 2
		store_ln131 : 3
		store_ln128 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|
| Operation|            Functional Unit           |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|
|    add   |            add_ln128_fu_98           |    0    |    16   |
|          |             cnt_1_fu_117             |    0    |    23   |
|----------|--------------------------------------|---------|---------|
|   icmp   |           icmp_ln128_fu_92           |    0    |    16   |
|----------|--------------------------------------|---------|---------|
|   read   | penalties_extend_val_read_read_fu_50 |    0    |    0    |
|          |  penalties_open_val_read_read_fu_56  |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   zext   |            i_1_cast_fu_104           |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|partselect|              tmp_fu_122              |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   trunc  |          trunc_ln131_fu_132          |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|bitconcatenate|             or_ln_fu_136             |    0    |    0    |
|----------|--------------------------------------|---------|---------|
|   Total  |                                      |    0    |    55   |
|----------|--------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|           cnt_reg_152           |   16   |
|           i_1_reg_159           |    9   |
|   init_col_score_addr_reg_174   |    8   |
|penalties_extend_val_read_reg_166|   16   |
+---------------------------------+--------+
|              Total              |   49   |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   55   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   49   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   49   |   64   |
+-----------+--------+--------+--------+
