0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/arjun/Documents/project/processor3/processor.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sim_1/new/Single_Cycle_Top_Tb.v,1724329137,verilog,,,,Single_Cycle_Top_Tb,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/ALU.v,1724311259,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/ALU_Decoder.v,,ALU,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/ALU_Decoder.v,1724329221,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Control_Unit_Top.v,,ALU_Decoder,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Control_Unit_Top.v,1725455701,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Data_Memory.v,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/ALU_Decoder.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Main_Decoder.v,Control_Unit_Top,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Data_Memory.v,1724331057,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Instruction_Memory.v,,Data_Memory,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Instruction_Memory.v,1724336209,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Main_Decoder.v,,Instruction_Memory,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Main_Decoder.v,1724331900,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Mux.v,,Main_Decoder,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Mux.v,1724305807,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/PC.v,,Mux,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/PC.v,1724311259,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/PC_Adder.v,,PC_Module,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/PC_Adder.v,1725455701,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Register_File.v,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/ALU.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Control_Unit_Top.v,PC_Adder,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Register_File.v,1724329257,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Sign_Extend.v,,Register_File,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Sign_Extend.v,1724307616,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Single_Cycle_Top.v,,Sign_Extend,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Single_Cycle_Top.v,1725455701,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/stack.v,C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/PC.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Instruction_Memory.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Register_File.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Sign_Extend.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/ALU.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Control_Unit_Top.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Data_Memory.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/PC_Adder.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/Mux.v;C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/stack.v,Single_Cycle_Top,,,,,,,,
C:/Users/arjun/Documents/project/processor3/processor.srcs/sources_1/new/stack.v,1724329363,verilog,,C:/Users/arjun/Documents/project/processor3/processor.srcs/sim_1/new/Single_Cycle_Top_Tb.v,,stack,,,,,,,,
