<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file pulsecontroller_impl1.ncd.
Design name: PulseController
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 6
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Preliminary    Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sun Mar 28 23:42:46 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PulseController_impl1.twr -gui -msgset C:/Users/scott/Documents/PulseController/promote.xml PulseController_impl1.ncd PulseController_impl1.prf 
Design file:     pulsecontroller_impl1.ncd
Preference file: pulsecontroller_impl1.prf
Device,speed:    LCMXO2-1200HC,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "clk" 3.020000 MHz (0 errors)</A></LI>            3026 items scored, 0 timing errors detected.
Report:  101.163MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "clk" 3.020000 MHz ;
            3026 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 321.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i7  (to clk +)

   Delay:               9.618ns  (56.7% logic, 43.3% route), 3 logic levels.

 Constraint Details:

      9.618ns physical path delay efb/EFBInst_0 to SLICE_138 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 321.241ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     3.577    EFB.WBDATO2 to       R4C7C.B0 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C7C.B0 to       R4C7C.F0 SLICE_192
ROUTE         1     0.591       R4C7C.F0 to       R4C6A.C1 n6
CTOF_DEL    ---     0.410       R4C6A.C1 to       R4C6A.F1 SLICE_138
ROUTE         1     0.000       R4C6A.F1 to      R4C6A.DI1 n3018 (to clk)
                  --------
                    9.618   (56.7% logic, 43.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R4C6A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.351ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i9  (to clk +)

   Delay:               9.508ns  (57.3% logic, 42.7% route), 3 logic levels.

 Constraint Details:

      9.508ns physical path delay efb/EFBInst_0 to SLICE_137 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 321.351ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     3.577    EFB.WBDATO2 to       R4C7C.B1 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C7C.B1 to       R4C7C.F1 SLICE_192
ROUTE         1     0.481       R4C7C.F1 to       R4C6B.D1 n6_adj_278
CTOF_DEL    ---     0.410       R4C6B.D1 to       R4C6B.F1 SLICE_137
ROUTE         1     0.000       R4C6B.F1 to      R4C6B.DI1 n3008 (to clk)
                  --------
                    9.508   (57.3% logic, 42.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R4C6B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 321.912ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i10  (to clk +)

   Delay:               8.947ns  (56.3% logic, 43.7% route), 2 logic levels.

 Constraint Details:

      8.947ns physical path delay efb/EFBInst_0 to SLICE_137 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 321.912ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     3.907    EFB.WBDATO2 to       R4C6B.B0 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C6B.B0 to       R4C6B.F0 SLICE_137
ROUTE         1     0.000       R4C6B.F0 to      R4C6B.DI0 n1790 (to clk)
                  --------
                    8.947   (56.3% logic, 43.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R4C6B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.837ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i5  (to clk +)

   Delay:               8.022ns  (67.9% logic, 32.1% route), 3 logic levels.

 Constraint Details:

      8.022ns physical path delay efb/EFBInst_0 to SLICE_139 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 322.837ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     2.091    EFB.WBDATO2 to       R5C7C.B0 wb_dat_o_2
CTOF_DEL    ---     0.410       R5C7C.B0 to       R5C7C.F0 SLICE_196
ROUTE         1     0.481       R5C7C.F0 to       R5C6B.D1 n3198
CTOF_DEL    ---     0.410       R5C6B.D1 to       R5C6B.F1 SLICE_139
ROUTE         1     0.000       R5C6B.F1 to      R5C6B.DI1 n3199 (to clk)
                  --------
                    8.022   (67.9% logic, 32.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_139:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R5C6B.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 322.913ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        i2c_pw1_i10  (to clk +)

   Delay:               7.946ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      7.946ns physical path delay efb/EFBInst_0 to SLICE_134 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 322.913ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.630     EFB.WBCLKI to    EFB.WBDATO2 efb/EFBInst_0 (from clk)
ROUTE        10     2.906    EFB.WBDATO2 to       R4C9D.B0 wb_dat_o_2
CTOF_DEL    ---     0.410       R4C9D.B0 to       R4C9D.F0 SLICE_134
ROUTE         1     0.000       R4C9D.F0 to      R4C9D.DI0 i2c_pw1_12_N_39_10 (to clk)
                  --------
                    7.946   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R4C9D.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 323.205ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        b1_pw_i0_i4  (to clk +)

   Delay:               7.528ns  (61.8% logic, 38.2% route), 1 logic levels.

 Constraint Details:

      7.528ns physical path delay efb/EFBInst_0 to SLICE_249 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.259ns M_SET requirement (totaling 330.733ns) by 323.205ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.649     EFB.WBCLKI to    EFB.WBDATO4 efb/EFBInst_0 (from clk)
ROUTE         6     2.879    EFB.WBDATO4 to       R8C8D.M1 wb_dat_o_4 (to clk)
                  --------
                    7.528   (61.8% logic, 38.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R8C8D.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 323.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        i2c_pw0_i0_i12  (to clk +)

   Delay:               7.613ns  (66.5% logic, 33.5% route), 2 logic levels.

 Constraint Details:

      7.613ns physical path delay efb/EFBInst_0 to SLICE_128 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 323.246ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.649     EFB.WBCLKI to    EFB.WBDATO4 efb/EFBInst_0 (from clk)
ROUTE         6     2.554    EFB.WBDATO4 to       R7C6A.A0 wb_dat_o_4
CTOF_DEL    ---     0.410       R7C6A.A0 to       R7C6A.F0 SLICE_128
ROUTE         1     0.000       R7C6A.F0 to      R7C6A.DI0 n2239 (to clk)
                  --------
                    7.613   (66.5% logic, 33.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_128:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R7C6A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 323.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a4_pulsein/pw__i2  (from clk +)
   Destination:    FF         Data in        wb_dat_i_i0_i2  (to clk +)

   Delay:               7.716ns  (39.2% logic, 60.8% route), 7 logic levels.

 Constraint Details:

      7.716ns physical path delay SLICE_188 to SLICE_150 meets
    331.126ns delay constraint less
      0.000ns skew and
      0.133ns DIN_SET requirement (totaling 330.993ns) by 323.277ns

 Physical Path Details:

      Data path SLICE_188 to SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.368     R8C10C.CLK to      R8C10C.Q0 SLICE_188 (from clk)
ROUTE         1     0.921      R8C10C.Q0 to       R8C9B.C1 a4_pw_2
CTOF_DEL    ---     0.410       R8C9B.C1 to       R8C9B.F1 SLICE_145
ROUTE         1     0.763       R8C9B.F1 to      R8C10B.A1 n4_adj_279
CTOF_DEL    ---     0.410      R8C10B.A1 to      R8C10B.F1 SLICE_183
ROUTE         1     0.353      R8C10B.F1 to      R8C10B.C0 n4_adj_280
CTOF_DEL    ---     0.410      R8C10B.C0 to      R8C10B.F0 SLICE_183
ROUTE         1     1.016      R8C10B.F0 to       R5C9D.C0 n2962
CTOF_DEL    ---     0.410       R5C9D.C0 to       R5C9D.F0 SLICE_180
ROUTE         1     0.591       R5C9D.F0 to       R5C8C.C0 n3059
CTOOFX_DEL  ---     0.604       R5C8C.C0 to     R5C8C.OFX0 i16/SLICE_169
ROUTE         1     1.050     R5C8C.OFX0 to       R4C6C.B0 n20
CTOF_DEL    ---     0.410       R4C6C.B0 to       R4C6C.F0 SLICE_150
ROUTE         1     0.000       R4C6C.F0 to      R4C6C.DI0 n2046 (to clk)
                  --------
                    7.716   (39.2% logic, 60.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to     R8C10C.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_150:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R4C6C.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 323.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        i2c_pw0_i0_i0  (to clk +)

   Delay:               7.582ns  (75.5% logic, 24.5% route), 2 logic levels.

 Constraint Details:

      7.582ns physical path delay efb/EFBInst_0 to SLICE_122 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 323.277ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     5.316     EFB.WBCLKI to    EFB.WBDATO0 efb/EFBInst_0 (from clk)
ROUTE         4     1.856    EFB.WBDATO0 to       R8C7A.C0 wb_dat_o_0
CTOF_DEL    ---     0.410       R8C7A.C0 to       R8C7A.F0 SLICE_122
ROUTE         1     0.000       R8C7A.F0 to      R8C7A.DI0 n2263 (to clk)
                  --------
                    7.582   (75.5% logic, 24.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R8C7A.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 323.337ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         EFB        Port           efb/EFBInst_0(ASIC)  (from clk +)
   Destination:    FF         Data in        state_FSM_i3  (to clk +)

   Delay:               7.522ns  (72.3% logic, 27.7% route), 3 logic levels.

 Constraint Details:

      7.522ns physical path delay efb/EFBInst_0 to SLICE_140 meets
    331.126ns delay constraint less
      0.134ns skew and
      0.133ns DIN_SET requirement (totaling 330.859ns) by 323.337ns

 Physical Path Details:

      Data path efb/EFBInst_0 to SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
WCLKI2WBDA  ---     4.620     EFB.WBCLKI to    EFB.WBDATO6 efb/EFBInst_0 (from clk)
ROUTE         6     1.729    EFB.WBDATO6 to       R5C7B.A1 wb_dat_o_6
CTOF_DEL    ---     0.410       R5C7B.A1 to       R5C7B.F1 SLICE_131
ROUTE         1     0.353       R5C7B.F1 to       R5C7D.C1 n3
CTOF_DEL    ---     0.410       R5C7D.C1 to       R5C7D.F1 SLICE_140
ROUTE         1     0.000       R5C7D.F1 to      R5C7D.DI1 n3048 (to clk)
                  --------
                    7.522   (72.3% logic, 27.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to efb/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.957        OSC.OSC to     EFB.WBCLKI clk
                  --------
                    2.957   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     2.823        OSC.OSC to      R5C7D.CLK clk
                  --------
                    2.823   (0.0% logic, 100.0% route), 0 logic levels.

Report:  101.163MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 3.020000 MHz ;      |    3.020 MHz|  101.163 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: i_rev_pulse_c   Source: i_rev_pulse.PAD   Loads: 5
   No transfer within this clock domain is found

Clock Domain: i2c1_sclo   Source: efb/EFBInst_0.I2C1SCLO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: i2c1_scli   Source: scl.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk   Source: internal_oscillator.OSC   Loads: 150
   Covered under: FREQUENCY NET "clk" 3.020000 MHz ;

   Data transfers from:
   Clock Domain: i_rev_pulse_c   Source: i_rev_pulse.PAD
      Not reported because source and destination domains are unrelated.


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3026 paths, 1 nets, and 1324 connections (96.15% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Sun Mar 28 23:42:46 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o PulseController_impl1.twr -gui -msgset C:/Users/scott/Documents/PulseController/promote.xml PulseController_impl1.ncd PulseController_impl1.prf 
Design file:     pulsecontroller_impl1.ncd
Preference file: pulsecontroller_impl1.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "clk" 3.020000 MHz (0 errors)</A></LI>            3026 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "clk" 3.020000 MHz ;
            3026 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a1_pulsein/signal_sync0_18  (from clk +)
   Destination:    FF         Data in        a1_pulsein/signal_sync1_19  (to clk +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay SLICE_142 to SLICE_161 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path SLICE_142 to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R9C9B.CLK to       R9C9B.Q1 SLICE_142 (from clk)
ROUTE         1     0.149       R9C9B.Q1 to       R9C9A.M1 a1_pulsein/signal_sync0 (to clk)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R9C9B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_161:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R9C9A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a3_pulsein/signal_sync0_18  (from clk +)
   Destination:    FF         Data in        a3_pulsein/signal_sync1_19  (to clk +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay a3_pulsein/SLICE_232 to a3_pulsein/SLICE_232 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path a3_pulsein/SLICE_232 to a3_pulsein/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R3C11B.CLK to      R3C11B.Q1 a3_pulsein/SLICE_232 (from clk)
ROUTE         1     0.149      R3C11B.Q1 to      R3C11B.M0 a3_pulsein/signal_sync0 (to clk)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a3_pulsein/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to     R3C11B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to a3_pulsein/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to     R3C11B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a4_pulsein/signal_sync0_18  (from clk +)
   Destination:    FF         Data in        a4_pulsein/signal_sync1_19  (to clk +)

   Delay:               0.280ns  (46.8% logic, 53.2% route), 1 logic levels.

 Constraint Details:

      0.280ns physical path delay a4_pulsein/SLICE_234 to a4_pulsein/SLICE_234 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.299ns

 Physical Path Details:

      Data path a4_pulsein/SLICE_234 to a4_pulsein/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131     R7C14C.CLK to      R7C14C.Q1 a4_pulsein/SLICE_234 (from clk)
ROUTE         1     0.149      R7C14C.Q1 to      R7C14C.M0 a4_pulsein/signal_sync0 (to clk)
                  --------
                    0.280   (46.8% logic, 53.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to a4_pulsein/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to     R7C14C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to a4_pulsein/SLICE_234:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to     R7C14C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i1  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i1  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_122 to SLICE_241 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_122 to SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R8C7A.CLK to       R8C7A.Q1 SLICE_122 (from clk)
ROUTE         2     0.151       R8C7A.Q1 to       R8C7B.M0 i2c_pw0_1 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_122:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R8C7A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R8C7B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i5  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i5  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_124 to SLICE_109 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_124 to SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R8C6A.CLK to       R8C6A.Q1 SLICE_124 (from clk)
ROUTE         2     0.151       R8C6A.Q1 to       R8C6C.M1 i2c_pw0_5 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R8C6A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R8C6C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i10  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i10  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_127 to SLICE_246 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_127 to SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R8C5B.CLK to       R8C5B.Q0 SLICE_127 (from clk)
ROUTE         2     0.151       R8C5B.Q0 to       R8C5D.M1 i2c_pw0_10 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R8C5B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R8C5D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw0_i0_i11  (from clk +)
   Destination:    FF         Data in        b0_pw_i0_i11  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_127 to SLICE_246 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_127 to SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R8C5B.CLK to       R8C5B.Q1 SLICE_127 (from clk)
ROUTE         2     0.151       R8C5B.Q1 to       R8C5D.M0 i2c_pw0_11 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_127:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R8C5B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R8C5D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw1_i10  (from clk +)
   Destination:    FF         Data in        b1_pw_i0_i10  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_134 to SLICE_118 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_134 to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R4C9D.CLK to       R4C9D.Q0 SLICE_134 (from clk)
ROUTE         2     0.151       R4C9D.Q0 to       R4C9C.M0 i2c_pw1_10 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R4C9D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R4C9C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_pw1_i12  (from clk +)
   Destination:    FF         Data in        b1_pw_i0_i12  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_135 to SLICE_119 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_135 to SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R4C8D.CLK to       R4C8D.Q0 SLICE_135 (from clk)
ROUTE         2     0.151       R4C8D.Q0 to       R4C8B.M0 i2c_pw1_12 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_135:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R4C8D.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_119:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R4C8B.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              a1_pulsein/pw_i0_i3  (from clk +)
   Destination:    FF         Data in        i2c_pw1_i3  (to clk +)

   Delay:               0.282ns  (46.5% logic, 53.5% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay SLICE_192 to SLICE_130 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.301ns

 Physical Path Details:

      Data path SLICE_192 to SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.131      R4C7C.CLK to       R4C7C.Q0 SLICE_192 (from clk)
ROUTE         2     0.151       R4C7C.Q0 to       R4C7A.M1 a1_pw_3 (to clk)
                  --------
                    0.282   (46.5% logic, 53.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_oscillator to SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R4C7C.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_oscillator to SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       150     1.190        OSC.OSC to      R4C7A.CLK clk
                  --------
                    1.190   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk" 3.020000 MHz ;      |     0.000 ns|     0.299 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: i_rev_pulse_c   Source: i_rev_pulse.PAD   Loads: 5
   No transfer within this clock domain is found

Clock Domain: i2c1_sclo   Source: efb/EFBInst_0.I2C1SCLO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: i2c1_scli   Source: scl.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: clk   Source: internal_oscillator.OSC   Loads: 150
   Covered under: FREQUENCY NET "clk" 3.020000 MHz ;

   Data transfers from:
   Clock Domain: i_rev_pulse_c   Source: i_rev_pulse.PAD
      Not reported because source and destination domains are unrelated.


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 3026 paths, 1 nets, and 1324 connections (96.15% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
