
*** Running vivado
    with args -log TopDesign.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopDesign.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopDesign.tcl -notrace
Command: synth_design -top TopDesign -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 347.641 ; gain = 79.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopDesign' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:50]
INFO: [Synth 8-3491] module 'FSTM' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/FST.vhd:34' bound to instance 'component1' of component 'fstm' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:181]
INFO: [Synth 8-638] synthesizing module 'FSTM' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/FST.vhd:43]
WARNING: [Synth 8-614] signal 'oraingoa' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/FST.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FSTM' (1#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/FST.vhd:43]
INFO: [Synth 8-3491] module 'f_zat' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/f_zat.vhd:36' bound to instance 'component2' of component 'f_zat' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:190]
INFO: [Synth 8-638] synthesizing module 'f_zat' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/f_zat.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'f_zat' (2#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/f_zat.vhd:42]
INFO: [Synth 8-3491] module 'temp' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/temp.vhd:35' bound to instance 'component3' of component 'temp' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:194]
INFO: [Synth 8-638] synthesizing module 'temp' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/temp.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'temp' (3#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/temp.vhd:41]
INFO: [Synth 8-3491] module 'adder_resta' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/adder_resta.vhd:36' bound to instance 'component4' of component 'adder_resta' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:202]
INFO: [Synth 8-638] synthesizing module 'adder_resta' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/adder_resta.vhd:47]
WARNING: [Synth 8-614] signal 'balioa' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/adder_resta.vhd:54]
WARNING: [Synth 8-614] signal 'elementu_d' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/adder_resta.vhd:54]
WARNING: [Synth 8-614] signal 'elementu_i' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/adder_resta.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'adder_resta' (4#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/adder_resta.vhd:47]
INFO: [Synth 8-3491] module 'blink' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/blink.vhd:34' bound to instance 'component5' of component 'blink' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:211]
INFO: [Synth 8-638] synthesizing module 'blink' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/blink.vhd:42]
WARNING: [Synth 8-614] signal 'izquierda' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/blink.vhd:49]
WARNING: [Synth 8-614] signal 'derecha' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/blink.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'blink' (5#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/blink.vhd:42]
INFO: [Synth 8-3491] module 'deco_bin' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/deco_bin.vhd:34' bound to instance 'component6' of component 'deco_bin' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:218]
INFO: [Synth 8-638] synthesizing module 'deco_bin' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/deco_bin.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'deco_bin' (6#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/deco_bin.vhd:40]
INFO: [Synth 8-3491] module 'deco_bin' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/deco_bin.vhd:34' bound to instance 'component7' of component 'deco_bin' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:222]
INFO: [Synth 8-3491] module 'zazpi_seg4' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:34' bound to instance 'component8' of component 'zazpi_seg4' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:227]
INFO: [Synth 8-638] synthesizing module 'zazpi_seg4' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:42]
WARNING: [Synth 8-614] signal 'bin_b_d' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:55]
WARNING: [Synth 8-614] signal 'bin_h_d' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:55]
WARNING: [Synth 8-614] signal 'bin_b_i' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:55]
WARNING: [Synth 8-614] signal 'bin_h_i' is read in the process but is not in the sensitivity list [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'zazpi_seg4' (7#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:42]
INFO: [Synth 8-3491] module 'deco_out' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/deco_out.vhd:34' bound to instance 'component9' of component 'deco_out' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:251]
INFO: [Synth 8-638] synthesizing module 'deco_out' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/deco_out.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'deco_out' (8#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/deco_out.vhd:42]
INFO: [Synth 8-3491] module 'button_debounce' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/button_debounce.vhd:8' bound to instance 'component10' of component 'button_debounce' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:262]
INFO: [Synth 8-638] synthesizing module 'button_debounce' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/button_debounce.vhd:20]
	Parameter COUNTER_SIZE bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debounce' (9#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/button_debounce.vhd:20]
INFO: [Synth 8-3491] module 'button_debounce' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/button_debounce.vhd:8' bound to instance 'component11' of component 'button_debounce' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:269]
INFO: [Synth 8-3491] module 'mux1' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/mux1.vhd:34' bound to instance 'component12' of component 'mux1' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:279]
INFO: [Synth 8-638] synthesizing module 'mux1' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/mux1.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'mux1' (10#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/mux1.vhd:41]
INFO: [Synth 8-3491] module 'UART' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART.vhd:9' bound to instance 'component13' of component 'UART' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:286]
INFO: [Synth 8-638] synthesizing module 'UART' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART.vhd:25]
INFO: [Synth 8-3491] module 'UART_tx' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART_tx.vhd:7' bound to instance 'transmitter' of component 'UART_tx' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART.vhd:49]
INFO: [Synth 8-638] synthesizing module 'UART_tx' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART_tx.vhd:22]
	Parameter BAUD_CLK_TICKS bound to: 868 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART_tx.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'UART_tx' (11#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART_tx.vhd:22]
INFO: [Synth 8-3491] module 'UART_rx' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART_rx.vhd:8' bound to instance 'receiver' of component 'UART_rx' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART.vhd:59]
INFO: [Synth 8-638] synthesizing module 'UART_rx' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART_rx.vhd:22]
	Parameter BAUD_X16_CLK_TICKS bound to: 54 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART_rx.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'UART_rx' (12#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART_rx.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'UART' (13#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/UART.vhd:25]
INFO: [Synth 8-3491] module 'selector' declared at 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/selector.vhd:25' bound to instance 'component14' of component 'selector' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:297]
INFO: [Synth 8-638] synthesizing module 'selector' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/selector.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'selector' (14#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/selector.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'TopDesign' (15#1) [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/TopDesign.vhd:50]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 387.719 ; gain = 119.078
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 387.719 ; gain = 119.078
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/constrs_1/new/constrains.xdc]
Finished Parsing XDC File [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/constrs_1/new/constrains.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/constrs_1/new/constrains.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopDesign_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopDesign_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 688.676 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element kont_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/f_zat.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element kont_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/temp.vhd:50]
INFO: [Synth 8-5544] ROM "izquierda" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'oraingoa_reg' in module 'zazpi_seg4'
WARNING: [Synth 8-6014] Unused sequential element oraingoa_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:50]
INFO: [Synth 8-5544] ROM "anodo" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hurrengoa" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/button_debounce.vhd:63]
INFO: [Synth 8-5546] ROM "baud_rate_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "baud_rate_x16_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_duration_count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "bit_count" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "valor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "valor" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element oraingoa_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element oraingoa_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:50]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
                  bateko |                            00010 |                              001
               hamarreko |                            00100 |                              010
                 ehuneko |                            01000 |                              011
                  milako |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'oraingoa_reg' using encoding 'one-hot' in module 'zazpi_seg4'
WARNING: [Synth 8-6014] Unused sequential element oraingoa_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/zazpi_seg4.vhd:50]
WARNING: [Synth 8-327] inferring latch for variable 'valor_reg' [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/selector.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 4     
	   5 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSTM 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
Module f_zat 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module temp 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module adder_resta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module blink 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module zazpi_seg4 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      7 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module deco_out 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module button_debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module UART_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module UART_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
Module selector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "component13/transmitter/baud_rate_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "component14/valor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "component14/valor" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element component2/kont_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/f_zat.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element component3/kont_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/temp.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element component10/count_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/button_debounce.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element component11/count_reg was removed.  [C:/Users/mikel/Desktop/Demo_completa/Demo_completa.srcs/sources_1/new/button_debounce.vhd:63]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component9/mandar_reg[7] )
INFO: [Synth 8-3886] merging instance 'component9/mandar_reg[6]' (FDPE) to 'component9/mandar_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\component9/mandar_reg[5] )
INFO: [Synth 8-3886] merging instance 'component14/valor_reg[0]' (LDP) to 'component14/valor_reg[5]'
INFO: [Synth 8-3886] merging instance 'component13/transmitter/stored_data_reg[6]' (FDE) to 'component13/transmitter/stored_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'component14/valor_reg[1]' (LDC) to 'component14/valor_reg[6]'
INFO: [Synth 8-3886] merging instance 'component14/valor_reg[3]' (LDC) to 'component14/valor_reg[2]'
INFO: [Synth 8-3886] merging instance 'component14/valor_reg[2]' (LDC) to 'component14/valor_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\component14/valor_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component14/valor_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\component13/transmitter/stored_data_reg[7] )
WARNING: [Synth 8-3332] Sequential element (component14/valor_reg[5]) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (component14/valor_reg[4]) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (component9/mandar_reg[7]) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (component9/mandar_reg[5]) is unused and will be removed from module TopDesign.
WARNING: [Synth 8-3332] Sequential element (component13/transmitter/stored_data_reg[7]) is unused and will be removed from module TopDesign.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------------+---------------+----------------+
|Module Name | RTL Object           | Depth x Width | Implemented As | 
+------------+----------------------+---------------+----------------+
|deco_bin    | amartarra            | 128x7         | LUT            | 
|deco_bin    | batekoa              | 128x7         | LUT            | 
|TopDesign   | component6/amartarra | 128x7         | LUT            | 
|TopDesign   | component6/batekoa   | 128x7         | LUT            | 
|TopDesign   | component7/amartarra | 128x7         | LUT            | 
|TopDesign   | component7/batekoa   | 128x7         | LUT            | 
+------------+----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |    39|
|4     |LUT2   |    60|
|5     |LUT3   |    20|
|6     |LUT4   |    24|
|7     |LUT5   |    35|
|8     |LUT6   |   148|
|9     |MUXF7  |     1|
|10    |FDCE   |    68|
|11    |FDPE   |    12|
|12    |FDRE   |    83|
|13    |FDSE   |    13|
|14    |LDC    |     2|
|15    |IBUF   |     5|
|16    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------+------------------+------+
|      |Instance        |Module            |Cells |
+------+----------------+------------------+------+
|1     |top             |                  |   555|
|2     |  component1    |FSTM              |     8|
|3     |  component10   |button_debounce   |    49|
|4     |  component11   |button_debounce_0 |    50|
|5     |  component13   |UART              |   124|
|6     |    receiver    |UART_rx           |    72|
|7     |    transmitter |UART_tx           |    52|
|8     |  component14   |selector          |     3|
|9     |  component2    |f_zat             |    69|
|10    |  component3    |temp              |    75|
|11    |  component4    |adder_resta       |   118|
|12    |  component5    |blink             |     2|
|13    |  component6    |deco_bin          |    12|
|14    |  component7    |deco_bin_1        |     7|
|15    |  component8    |zazpi_seg4        |    10|
|16    |  component9    |deco_out          |     6|
+------+----------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 688.676 ; gain = 420.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 688.676 ; gain = 119.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 688.676 ; gain = 420.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

88 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:56 . Memory (MB): peak = 688.676 ; gain = 427.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/mikel/Desktop/Demo_completa/Demo_completa.runs/synth_1/TopDesign.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 688.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan  1 20:35:06 2021...
