verilog work "../../../Documents/programs_XIlink/Gates/netgen/synthesis/AND_gate_synthesis.v"
