\hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS}{}\section{N\+XP M\+P\+C8260\+A\+DS}
\label{group__RTEMSBSPsPowerPCMPC8260ADS}\index{NXP MPC8260ADS@{NXP MPC8260ADS}}


N\+XP M\+P\+C8260\+A\+DS Board Support Package.  


\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \mbox{\hyperlink{bsps_2powerpc_2mpc8260ads_2include_2bsp_8h}{bsp.\+h}}
\begin{DoxyCompactList}\small\item\em Global B\+SP definitions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structbcsr}{bcsr}}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS_ga86d4f9aa98431100692e31068070a8df}\label{group__RTEMSBSPsPowerPCMPC8260ADS_ga86d4f9aa98431100692e31068070a8df}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+N\+E\+T\+W\+O\+R\+K\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+N\+A\+ME}~\char`\"{}eth1\char`\"{}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS_gadde0d66aef9442971dde465292ac14e6}\label{group__RTEMSBSPsPowerPCMPC8260ADS_gadde0d66aef9442971dde465292ac14e6}} 
\#define {\bfseries R\+T\+E\+M\+S\+\_\+\+B\+S\+P\+\_\+\+N\+E\+T\+W\+O\+R\+K\+\_\+\+D\+R\+I\+V\+E\+R\+\_\+\+A\+T\+T\+A\+CH}~rtems\+\_\+enet\+\_\+driver\+\_\+attach
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS_ga8c071b01887d0cdf999c9ffbb0db7c00}\label{group__RTEMSBSPsPowerPCMPC8260ADS_ga8c071b01887d0cdf999c9ffbb0db7c00}} 
typedef struct \mbox{\hyperlink{structbcsr}{bcsr}} {\bfseries B\+C\+SR}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS_ga0780e5386bc875c130908f58d337e5d9}\label{group__RTEMSBSPsPowerPCMPC8260ADS_ga0780e5386bc875c130908f58d337e5d9}} 
int {\bfseries rtems\+\_\+enet\+\_\+driver\+\_\+attach} (struct rtems\+\_\+bsdnet\+\_\+ifconfig $\ast$\mbox{\hyperlink{structconfig__s}{config}}, int attaching)
\item 
void $\ast$ \mbox{\hyperlink{group__RTEMSBSPsPowerPCMPC8260ADS_ga301be7085b80c41a9c5887247003c662}{bsp\+\_\+idle\+\_\+thread}} (uintptr\+\_\+t ignored)
\begin{DoxyCompactList}\small\item\em Optimized idle task. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS_ga560ad8614ae03841a10b489f4370bc51}\label{group__RTEMSBSPsPowerPCMPC8260ADS_ga560ad8614ae03841a10b489f4370bc51}} 
void {\bfseries cpu\+\_\+init} (void)
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS_gaf263dd0a3978e2b8bc5dd00a102eb1fb}\label{group__RTEMSBSPsPowerPCMPC8260ADS_gaf263dd0a3978e2b8bc5dd00a102eb1fb}} 
int {\bfseries mbx8xx\+\_\+console\+\_\+get\+\_\+configuration} (void)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS_gabe82908144f34cc81ab790f6ed06886f}\label{group__RTEMSBSPsPowerPCMPC8260ADS_gabe82908144f34cc81ab790f6ed06886f}} 
uint32\+\_\+t {\bfseries bsp\+\_\+serial\+\_\+per\+\_\+sec}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
N\+XP M\+P\+C8260\+A\+DS Board Support Package. 



\subsection{Function Documentation}
\mbox{\Hypertarget{group__RTEMSBSPsPowerPCMPC8260ADS_ga301be7085b80c41a9c5887247003c662}\label{group__RTEMSBSPsPowerPCMPC8260ADS_ga301be7085b80c41a9c5887247003c662}} 
\index{NXP MPC8260ADS@{NXP MPC8260ADS}!bsp\_idle\_thread@{bsp\_idle\_thread}}
\index{bsp\_idle\_thread@{bsp\_idle\_thread}!NXP MPC8260ADS@{NXP MPC8260ADS}}
\subsubsection{\texorpdfstring{bsp\_idle\_thread()}{bsp\_idle\_thread()}}
{\footnotesize\ttfamily void$\ast$ bsp\+\_\+idle\+\_\+thread (\begin{DoxyParamCaption}\item[{uintptr\+\_\+t}]{ignored }\end{DoxyParamCaption})}



Optimized idle task. 

This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S.

This B\+SP provides its own I\+D\+LE thread to override the R\+T\+E\+MS one.

This idle task sets the power mode to idle. This causes the processor clock to be stopped, while on-\/chip peripherals remain active. Any enabled interrupt from a peripheral or an external interrupt source will cause the processor to resume execution.

To enable the idle task use the following in the system configuration\+:


\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <bsp.h>}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_INIT}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#define CONFIGURE\_IDLE\_TASK\_BODY bsp\_idle\_thread}}
\DoxyCodeLine{}
\DoxyCodeLine{\textcolor{preprocessor}{\#include <\mbox{\hyperlink{confdefs_8h}{confdefs.h}}>}}
\end{DoxyCode}


Optimized idle task.

The M\+SR\mbox{[}P\+OW\mbox{]} bit is set to put the C\+PU into the low power mode defined in H\+I\+D0. H\+I\+D0 is set during starup in start.\+S. 