// Seed: 3341509704
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  assign id_2 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output wor id_5,
    output wire id_6,
    output tri1 id_7,
    input tri id_8,
    output uwire id_9,
    input wand id_10
);
  wire id_12;
  assign id_7 = id_2;
  uwire id_13, id_14;
  wire id_15;
  module_0 modCall_1 (
      id_14,
      id_12
  );
  assign id_13 = {1};
  wire id_16, id_17, id_18;
endmodule
