<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Fitter Netlist Optimizations</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Node</TH>
<TH>Action</TH>
<TH>Operation</TH>
<TH>Reason</TH>
<TH>Node Port</TH>
<TH>Node Port Name</TH>
<TH>Destination Node</TH>
<TH>Destination Port</TH>
<TH>Destination Port Name</TH>
</TR>
</thead><tbody><TR >
<TD >clk~inputCLKENA0</TD>
<TD >Created</TD>
<TD >Placement</TD>
<TD >Fitter Periphery Placement</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >reset~inputCLKENA0</TD>
<TD >Created</TD>
<TD >Placement</TD>
<TD >Fitter Periphery Placement</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >finished~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >finished~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[0]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[0]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[1]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[1]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[2]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[2]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[3]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[3]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[4]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[4]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[5]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[5]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[6]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[6]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[7]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[7]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[8]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[8]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[9]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[9]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[10]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[10]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[11]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[11]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[12]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[12]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[13]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[13]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[14]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[14]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[15]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[15]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[16]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[16]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[17]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[17]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[18]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[18]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[19]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[19]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[20]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[20]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[21]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[21]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[22]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[22]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[23]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[23]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[24]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[24]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[25]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[25]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[26]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[26]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[27]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[27]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[28]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[28]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[29]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[29]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[30]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[30]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >result[31]~reg0</TD>
<TD >Packed Register</TD>
<TD >Register Packing</TD>
<TD >Timing optimization</TD>
<TD >Q</TD>
<TD >&nbsp;</TD>
<TD >result[31]~output</TD>
<TD >I</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_D[19][62]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_D[19][62]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_D[21][63]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_D[21][63]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_D[23][63]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_D[23][63]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_D[25][63]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_D[25][63]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_D[31][62]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_D[31][62]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[1][1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[1][1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[4][1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[4][1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[5][4]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[5][4]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[7][12]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[7][12]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[8][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[8][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[8][9]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[8][9]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[8][14]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[8][14]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[8][19]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[8][19]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[8][27]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[8][27]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[11][6]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[11][6]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[11][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[11][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[11][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[11][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[12][3]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[12][3]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[12][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[12][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[12][9]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[12][9]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[12][10]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[12][10]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[12][11]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[12][11]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[14][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[14][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[15][0]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[15][0]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[15][1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[15][1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[15][2]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[15][2]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[15][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[15][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[15][6]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[15][6]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[15][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[15][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[16][4]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[16][4]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[17][16]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[17][16]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[17][17]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[17][17]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[18][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[18][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[18][16]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[18][16]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[19][12]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[19][12]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[20][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[20][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[21][6]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[21][6]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[22][6]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[22][6]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[22][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[22][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[22][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[22][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[22][9]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[22][9]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[22][14]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[22][14]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[24][9]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[24][9]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[26][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[26][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[26][19]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[26][19]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[27][15]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[27][15]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[28][4]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[28][4]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[28][7]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[28][7]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[28][16]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[28][16]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[29][10]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[29][10]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_R[30][17]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_R[30][17]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[3][2]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[3][2]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[4][1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[4][1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[4][2]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[4][2]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[15][4]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[15][4]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[15][12]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[15][12]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[16][2]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[16][2]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[17][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[17][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[19][4]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[19][4]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[20][4]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[20][4]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[20][6]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[20][6]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[22][15]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[22][15]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[27][2]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[27][2]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[27][9]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[27][9]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[28][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[28][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[28][10]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[28][10]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[29][0]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[29][0]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[29][15]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[29][15]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[29][20]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[29][20]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[30][8]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[30][8]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][1]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][1]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][5]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][5]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][9]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][9]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][10]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][10]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][12]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][12]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][14]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][14]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][16]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][16]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][19]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][19]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][21]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][21]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][22]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][22]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][23]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][23]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][24]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][24]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][25]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][25]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][26]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][26]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stage_Z[31][28]</TD>
<TD >Duplicated</TD>
<TD >Router Logic Cell Insertion and Logic Duplication</TD>
<TD >Routability optimization</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
<TD >stage_Z[31][28]~DUPLICATE</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
