digraph data_path {
  ADD_u32_u32_9598_wire [shape=ellipse];
  ADD_u32_u32_9606_wire [shape=ellipse];
  ADD_u32_u32_9614_wire [shape=ellipse];
  ADD_u32_u32_9622_wire [shape=ellipse];
  ADD_u32_u32_9630_wire [shape=ellipse];
  MUX_9653_wire [shape=ellipse];
  MUX_9657_wire [shape=ellipse];
  MUX_9662_wire [shape=ellipse];
  MUX_9667_wire [shape=ellipse];
  MUX_9671_wire [shape=ellipse];
  OR_u64_u64_9658_wire [shape=ellipse];
  OR_u64_u64_9663_wire [shape=ellipse];
  OR_u64_u64_9672_wire [shape=ellipse];
  cnd1_9320_delayed_4_0_9636 [shape=ellipse];
  cnd1_9573 [shape=ellipse];
  cnd2_9324_delayed_4_0_9639 [shape=ellipse];
  cnd2_9578 [shape=ellipse];
  cnd3_9329_delayed_4_0_9642 [shape=ellipse];
  cnd3_9583 [shape=ellipse];
  cnd4_9334_delayed_4_0_9645 [shape=ellipse];
  cnd4_9588 [shape=ellipse];
  cnd5_9338_delayed_4_0_9648 [shape=ellipse];
  cnd5_9593 [shape=ellipse];
  konst_9571_wire_constant [shape=ellipse];
  konst_9576_wire_constant [shape=ellipse];
  konst_9581_wire_constant [shape=ellipse];
  konst_9586_wire_constant [shape=ellipse];
  konst_9591_wire_constant [shape=ellipse];
  konst_9595_wire_constant [shape=ellipse];
  konst_9596_wire_constant [shape=ellipse];
  konst_9599_wire_constant [shape=ellipse];
  konst_9603_wire_constant [shape=ellipse];
  konst_9604_wire_constant [shape=ellipse];
  konst_9607_wire_constant [shape=ellipse];
  konst_9611_wire_constant [shape=ellipse];
  konst_9612_wire_constant [shape=ellipse];
  konst_9615_wire_constant [shape=ellipse];
  konst_9619_wire_constant [shape=ellipse];
  konst_9620_wire_constant [shape=ellipse];
  konst_9623_wire_constant [shape=ellipse];
  konst_9627_wire_constant [shape=ellipse];
  konst_9628_wire_constant [shape=ellipse];
  konst_9631_wire_constant [shape=ellipse];
  konst_9652_wire_constant [shape=ellipse];
  konst_9656_wire_constant [shape=ellipse];
  konst_9661_wire_constant [shape=ellipse];
  konst_9666_wire_constant [shape=ellipse];
  konst_9670_wire_constant [shape=ellipse];
  val1_9601 [shape=ellipse];
  val2_9609 [shape=ellipse];
  val3_9617 [shape=ellipse];
  val4_9625 [shape=ellipse];
  val5_9633 [shape=ellipse];
  ADD_u32_u32_9598_inst [shape=diamond];
address  -> ADD_u32_u32_9598_inst;
konst_9596_wire_constant  -> ADD_u32_u32_9598_inst;
ADD_u32_u32_9598_inst -> ADD_u32_u32_9598_wire;
  ADD_u32_u32_9606_inst [shape=diamond];
address  -> ADD_u32_u32_9606_inst;
konst_9604_wire_constant  -> ADD_u32_u32_9606_inst;
ADD_u32_u32_9606_inst -> ADD_u32_u32_9606_wire;
  ADD_u32_u32_9614_inst [shape=diamond];
address  -> ADD_u32_u32_9614_inst;
konst_9612_wire_constant  -> ADD_u32_u32_9614_inst;
ADD_u32_u32_9614_inst -> ADD_u32_u32_9614_wire;
  ADD_u32_u32_9622_inst [shape=diamond];
address  -> ADD_u32_u32_9622_inst;
konst_9620_wire_constant  -> ADD_u32_u32_9622_inst;
ADD_u32_u32_9622_inst -> ADD_u32_u32_9622_wire;
  ADD_u32_u32_9630_inst [shape=diamond];
address  -> ADD_u32_u32_9630_inst;
konst_9628_wire_constant  -> ADD_u32_u32_9630_inst;
ADD_u32_u32_9630_inst -> ADD_u32_u32_9630_wire;
  EQ_u8_u1_9572_inst [shape=diamond];
index  -> EQ_u8_u1_9572_inst;
konst_9571_wire_constant  -> EQ_u8_u1_9572_inst;
EQ_u8_u1_9572_inst -> cnd1_9573;
  EQ_u8_u1_9577_inst [shape=diamond];
index  -> EQ_u8_u1_9577_inst;
konst_9576_wire_constant  -> EQ_u8_u1_9577_inst;
EQ_u8_u1_9577_inst -> cnd2_9578;
  EQ_u8_u1_9582_inst [shape=diamond];
index  -> EQ_u8_u1_9582_inst;
konst_9581_wire_constant  -> EQ_u8_u1_9582_inst;
EQ_u8_u1_9582_inst -> cnd3_9583;
  EQ_u8_u1_9587_inst [shape=diamond];
index  -> EQ_u8_u1_9587_inst;
konst_9586_wire_constant  -> EQ_u8_u1_9587_inst;
EQ_u8_u1_9587_inst -> cnd4_9588;
  EQ_u8_u1_9592_inst [shape=diamond];
index  -> EQ_u8_u1_9592_inst;
konst_9591_wire_constant  -> EQ_u8_u1_9592_inst;
EQ_u8_u1_9592_inst -> cnd5_9593;
  MUX_9653_inst [shape=diamond];
cnd1_9320_delayed_4_0_9636  -> MUX_9653_inst;
val1_9601  -> MUX_9653_inst;
konst_9652_wire_constant  -> MUX_9653_inst;
MUX_9653_inst -> MUX_9653_wire;
  MUX_9657_inst [shape=diamond];
cnd2_9324_delayed_4_0_9639  -> MUX_9657_inst;
val2_9609  -> MUX_9657_inst;
konst_9656_wire_constant  -> MUX_9657_inst;
MUX_9657_inst -> MUX_9657_wire;
  MUX_9662_inst [shape=diamond];
cnd3_9329_delayed_4_0_9642  -> MUX_9662_inst;
val3_9617  -> MUX_9662_inst;
konst_9661_wire_constant  -> MUX_9662_inst;
MUX_9662_inst -> MUX_9662_wire;
  MUX_9667_inst [shape=diamond];
cnd4_9334_delayed_4_0_9645  -> MUX_9667_inst;
val4_9625  -> MUX_9667_inst;
konst_9666_wire_constant  -> MUX_9667_inst;
MUX_9667_inst -> MUX_9667_wire;
  MUX_9671_inst [shape=diamond];
cnd5_9338_delayed_4_0_9648  -> MUX_9671_inst;
val5_9633  -> MUX_9671_inst;
konst_9670_wire_constant  -> MUX_9671_inst;
MUX_9671_inst -> MUX_9671_wire;
  OR_u64_u64_9658_inst [shape=diamond];
MUX_9653_wire  -> OR_u64_u64_9658_inst;
MUX_9657_wire  -> OR_u64_u64_9658_inst;
OR_u64_u64_9658_inst -> OR_u64_u64_9658_wire;
  OR_u64_u64_9663_inst [shape=diamond];
OR_u64_u64_9658_wire  -> OR_u64_u64_9663_inst;
MUX_9662_wire  -> OR_u64_u64_9663_inst;
OR_u64_u64_9663_inst -> OR_u64_u64_9663_wire;
  OR_u64_u64_9672_inst [shape=diamond];
MUX_9667_wire  -> OR_u64_u64_9672_inst;
MUX_9671_wire  -> OR_u64_u64_9672_inst;
OR_u64_u64_9672_inst -> OR_u64_u64_9672_wire;
  OR_u64_u64_9673_inst [shape=rectangle];
OR_u64_u64_9663_wire  -> OR_u64_u64_9673_inst;
OR_u64_u64_9672_wire  -> OR_u64_u64_9673_inst;
OR_u64_u64_9673_inst -> data;
  W_cnd1_9320_delayed_4_0_9634_inst [shape=rectangle];
cnd1_9573  -> W_cnd1_9320_delayed_4_0_9634_inst;
W_cnd1_9320_delayed_4_0_9634_inst -> cnd1_9320_delayed_4_0_9636;
  W_cnd2_9324_delayed_4_0_9637_inst [shape=rectangle];
cnd2_9578  -> W_cnd2_9324_delayed_4_0_9637_inst;
W_cnd2_9324_delayed_4_0_9637_inst -> cnd2_9324_delayed_4_0_9639;
  W_cnd3_9329_delayed_4_0_9640_inst [shape=rectangle];
cnd3_9583  -> W_cnd3_9329_delayed_4_0_9640_inst;
W_cnd3_9329_delayed_4_0_9640_inst -> cnd3_9329_delayed_4_0_9642;
  W_cnd4_9334_delayed_4_0_9643_inst [shape=rectangle];
cnd4_9588  -> W_cnd4_9334_delayed_4_0_9643_inst;
W_cnd4_9334_delayed_4_0_9643_inst -> cnd4_9334_delayed_4_0_9645;
  W_cnd5_9338_delayed_4_0_9646_inst [shape=rectangle];
cnd5_9593  -> W_cnd5_9338_delayed_4_0_9646_inst;
W_cnd5_9338_delayed_4_0_9646_inst -> cnd5_9338_delayed_4_0_9648;
  call_stmt_9601_call [shape=rectangle];
konst_9595_wire_constant  -> call_stmt_9601_call;
ADD_u32_u32_9598_wire  -> call_stmt_9601_call;
konst_9599_wire_constant  -> call_stmt_9601_call;
call_stmt_9601_call -> val1_9601;
  call_stmt_9609_call [shape=rectangle];
konst_9603_wire_constant  -> call_stmt_9609_call;
ADD_u32_u32_9606_wire  -> call_stmt_9609_call;
konst_9607_wire_constant  -> call_stmt_9609_call;
call_stmt_9609_call -> val2_9609;
  call_stmt_9617_call [shape=rectangle];
konst_9611_wire_constant  -> call_stmt_9617_call;
ADD_u32_u32_9614_wire  -> call_stmt_9617_call;
konst_9615_wire_constant  -> call_stmt_9617_call;
call_stmt_9617_call -> val3_9617;
  call_stmt_9625_call [shape=rectangle];
konst_9619_wire_constant  -> call_stmt_9625_call;
ADD_u32_u32_9622_wire  -> call_stmt_9625_call;
konst_9623_wire_constant  -> call_stmt_9625_call;
call_stmt_9625_call -> val4_9625;
  call_stmt_9633_call [shape=rectangle];
konst_9627_wire_constant  -> call_stmt_9633_call;
ADD_u32_u32_9630_wire  -> call_stmt_9633_call;
konst_9631_wire_constant  -> call_stmt_9633_call;
call_stmt_9633_call -> val5_9633;
}
