// Seed: 3745820635
module module_0 (
    input tri0 id_0,
    input tri  id_1
);
  assign id_3 = !1 & 1;
  wire id_4, id_5;
  if (1) wire id_6;
  else assign id_3 = 'b0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    output wand id_2,
    input tri0 id_3,
    output supply0 id_4,
    output tri1 id_5,
    input wor id_6
);
  assign id_2 = id_0;
  assign id_5 = 1;
  wire id_8;
  module_0(
      id_1, id_0
  );
  wire id_9;
  nand (id_5, id_0, id_6, id_8, id_3, id_1);
endmodule
