\doxysection{Class List}
Here are the classes, structs, unions and interfaces with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{\+\_\+\+\_\+\+D\+M\+A\+\_\+\+Handle\+Type\+Def}} \\*D\+MA handle Structure definition }{\pageref{struct_____d_m_a___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} }{\pageref{struct_____i2_c___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____s_p_i___handle_type_def}{\+\_\+\+\_\+\+S\+P\+I\+\_\+\+Handle\+Type\+Def}} \\*S\+PI handle Structure definition }{\pageref{struct_____s_p_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_____u_a_r_t___handle_type_def}{\+\_\+\+\_\+\+U\+A\+R\+T\+\_\+\+Handle\+Type\+Def}} \\*U\+A\+RT handle Structure definition }{\pageref{struct_____u_a_r_t___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a___b_l_o_c_k___l_i_n_k}{A\+\_\+\+B\+L\+O\+C\+K\+\_\+\+L\+I\+NK}} }{\pageref{struct_a___b_l_o_c_k___l_i_n_k}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___common___type_def}{A\+D\+C\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{struct_a_d_c___common___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_d_c___type_def}{A\+D\+C\+\_\+\+Type\+Def}} \\*Analog to Digital Converter }{\pageref{struct_a_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_a_p_s_r___type}{A\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (A\+P\+SR) }{\pageref{union_a_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_a_r_m___m_p_u___region__t}{A\+R\+M\+\_\+\+M\+P\+U\+\_\+\+Region\+\_\+t}} }{\pageref{struct_a_r_m___m_p_u___region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{C\+A\+N\+\_\+\+F\+I\+F\+O\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network F\+I\+F\+O\+Mail\+Box }{\pageref{struct_c_a_n___f_i_f_o_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{C\+A\+N\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{struct_c_a_n___filter_register___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{C\+A\+N\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{struct_c_a_n___tx_mail_box___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_a_n___type_def}{C\+A\+N\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{struct_c_a_n___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_e_c___type_def}{C\+E\+C\+\_\+\+Type\+Def}} \\*H\+D\+M\+I-\/\+C\+EC }{\pageref{struct_c_e_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{C\+O\+N\+T\+R\+O\+L\+\_\+\+Type}} \\*Union type to access the Control Registers (C\+O\+N\+T\+R\+OL) }{\pageref{union_c_o_n_t_r_o_l___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structcor_co_routine_control_block}{cor\+Co\+Routine\+Control\+Block}} }{\pageref{structcor_co_routine_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_core_debug___type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{struct_core_debug___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_c___type_def}{C\+R\+C\+\_\+\+Type\+Def}} \\*C\+RC calculation unit }{\pageref{struct_c_r_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_c_r_y_p___type_def}{C\+R\+Y\+P\+\_\+\+Type\+Def}} \\*Crypto Processor }{\pageref{struct_c_r_y_p___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_a_c___type_def}{D\+A\+C\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{struct_d_a_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{D\+B\+G\+M\+C\+U\+\_\+\+Type\+Def}} \\*Debug M\+CU }{\pageref{struct_d_b_g_m_c_u___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_c_m_i___type_def}{D\+C\+M\+I\+\_\+\+Type\+Def}} \\*D\+C\+MI }{\pageref{struct_d_c_m_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*D\+F\+S\+DM channel configuration registers }{\pageref{struct_d_f_s_d_m___channel___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{D\+F\+S\+D\+M\+\_\+\+Filter\+\_\+\+Type\+Def}} \\*D\+F\+S\+DM module registers }{\pageref{struct_d_f_s_d_m___filter___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a2_d___type_def}{D\+M\+A2\+D\+\_\+\+Type\+Def}} \\*D\+M\+A2D Controller }{\pageref{struct_d_m_a2_d___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___init_type_def}{D\+M\+A\+\_\+\+Init\+Type\+Def}} \\*D\+MA Configuration Structure definition }{\pageref{struct_d_m_a___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___stream___type_def}{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def}} \\*D\+MA Controller }{\pageref{struct_d_m_a___stream___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_m_a___type_def}{D\+M\+A\+\_\+\+Type\+Def}} }{\pageref{struct_d_m_a___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_s_i___type_def}{D\+S\+I\+\_\+\+Type\+Def}} \\*D\+SI Controller }{\pageref{struct_d_s_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_d_w_t___type}{D\+W\+T\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (D\+WT) }{\pageref{struct_d_w_t___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_t_h___type_def}{E\+T\+H\+\_\+\+Type\+Def}} \\*Ethernet M\+AC }{\pageref{struct_e_t_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_event_group_def__t}{Event\+Group\+Def\+\_\+t}} }{\pageref{struct_event_group_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___config_type_def}{E\+X\+T\+I\+\_\+\+Config\+Type\+Def}} \\*E\+X\+TI Configuration structure definition }{\pageref{struct_e_x_t_i___config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___handle_type_def}{E\+X\+T\+I\+\_\+\+Handle\+Type\+Def}} \\*E\+X\+TI Handle structure definition }{\pageref{struct_e_x_t_i___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_e_x_t_i___type_def}{E\+X\+T\+I\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{struct_e_x_t_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___erase_init_type_def}{F\+L\+A\+S\+H\+\_\+\+Erase\+Init\+Type\+Def}} \\*F\+L\+A\+SH Erase structure definition }{\pageref{struct_f_l_a_s_h___erase_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___o_b_program_init_type_def}{F\+L\+A\+S\+H\+\_\+\+O\+B\+Program\+Init\+Type\+Def}} \\*F\+L\+A\+SH Option Bytes Program structure definition }{\pageref{struct_f_l_a_s_h___o_b_program_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___process_type_def}{F\+L\+A\+S\+H\+\_\+\+Process\+Type\+Def}} \\*F\+L\+A\+SH handle Structure definition }{\pageref{struct_f_l_a_s_h___process_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{F\+L\+A\+S\+H\+\_\+\+Type\+Def}} \\*F\+L\+A\+SH Registers }{\pageref{struct_f_l_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{F\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Memory Controller }{\pageref{struct_f_m_c___bank1___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{F\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank1E }{\pageref{struct_f_m_c___bank1_e___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{F\+M\+C\+\_\+\+Bank3\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank3 }{\pageref{struct_f_m_c___bank3___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_m_c___bank5__6___type_def}{F\+M\+C\+\_\+\+Bank5\+\_\+6\+\_\+\+Type\+Def}} \\*Flexible Memory Controller Bank5\+\_\+6 }{\pageref{struct_f_m_c___bank5__6___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_f_p_u___type}{F\+P\+U\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (F\+PU) }{\pageref{struct_f_p_u___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___init_type_def}{G\+P\+I\+O\+\_\+\+Init\+Type\+Def}} \\*G\+P\+IO Init structure definition ~\newline
 }{\pageref{struct_g_p_i_o___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_g_p_i_o___type_def}{G\+P\+I\+O\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{struct_g_p_i_o___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_s_h___d_i_g_e_s_t___type_def}{H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+S\+T\+\_\+\+Type\+Def}} \\*H\+A\+S\+H\+\_\+\+D\+I\+G\+E\+ST }{\pageref{struct_h_a_s_h___d_i_g_e_s_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_h_a_s_h___type_def}{H\+A\+S\+H\+\_\+\+Type\+Def}} \\*H\+A\+SH }{\pageref{struct_h_a_s_h___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_heap_region}{Heap\+Region}} }{\pageref{struct_heap_region}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} }{\pageref{struct_i2_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{struct_i2_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{union_i_p_s_r___type}{I\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (I\+P\+SR) }{\pageref{union_i_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_t_m___type}{I\+T\+M\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (I\+TM) }{\pageref{struct_i_t_m___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_i_w_d_g___type_def}{I\+W\+D\+G\+\_\+\+Type\+Def}} \\*Independent W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_i_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_j_p_e_g___type_def}{J\+P\+E\+G\+\_\+\+Type\+Def}} \\*J\+P\+EG Codec }{\pageref{struct_j_p_e_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{L\+P\+T\+I\+M\+\_\+\+Type\+Def}} \\*L\+P\+T\+I\+M\+I\+M\+ER }{\pageref{struct_l_p_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_t_d_c___layer___type_def}{L\+T\+D\+C\+\_\+\+Layer\+\_\+\+Type\+Def}} \\*L\+C\+D-\/\+T\+FT Display layer x Controller }{\pageref{struct_l_t_d_c___layer___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_l_t_d_c___type_def}{L\+T\+D\+C\+\_\+\+Type\+Def}} \\*L\+C\+D-\/\+T\+FT Display Controller }{\pageref{struct_l_t_d_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_m_d_i_o_s___type_def}{M\+D\+I\+O\+S\+\_\+\+Type\+Def}} \\*M\+D\+I\+OS }{\pageref{struct_m_d_i_o_s___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_n_v_i_c___type}{N\+V\+I\+C\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (N\+V\+IC) }{\pageref{struct_n_v_i_c___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mail_q__cb}{os\+\_\+mail\+Q\+\_\+cb}} }{\pageref{structos__mail_q__cb}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mail_q__def}{os\+\_\+mail\+Q\+\_\+def}} }{\pageref{structos__mail_q__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__message_q__def}{os\+\_\+message\+Q\+\_\+def}} }{\pageref{structos__message_q__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__mutex__def}{os\+\_\+mutex\+\_\+def}} }{\pageref{structos__mutex__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__pool__cb}{os\+\_\+pool\+\_\+cb}} }{\pageref{structos__pool__cb}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__pool__def}{os\+\_\+pool\+\_\+def}} }{\pageref{structos__pool__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__semaphore__def}{os\+\_\+semaphore\+\_\+def}} }{\pageref{structos__semaphore__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__thread__def}{os\+\_\+thread\+\_\+def}} }{\pageref{structos__thread__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos__timer__def}{os\+\_\+timer\+\_\+def}} }{\pageref{structos__timer__def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structos_event}{os\+Event}} }{\pageref{structos_event}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{P\+W\+R\+\_\+\+P\+V\+D\+Type\+Def}} \\*P\+WR P\+VD configuration structure definition }{\pageref{struct_p_w_r___p_v_d_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_p_w_r___type_def}{P\+W\+R\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{struct_p_w_r___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{Q\+U\+A\+D\+S\+P\+I\+\_\+\+Type\+Def}} \\*Q\+U\+AD Serial Peripheral Interface }{\pageref{struct_q_u_a_d_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_definition}{Queue\+Definition}} }{\pageref{struct_queue_definition}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_queue_pointers}{Queue\+Pointers}} }{\pageref{struct_queue_pointers}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___clk_init_type_def}{R\+C\+C\+\_\+\+Clk\+Init\+Type\+Def}} \\*R\+CC System, A\+HB and A\+PB busses clock configuration structure definition ~\newline
 }{\pageref{struct_r_c_c___clk_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___osc_init_type_def}{R\+C\+C\+\_\+\+Osc\+Init\+Type\+Def}} \\*R\+CC Internal/\+External Oscillator (H\+SE, H\+SI, L\+SE and L\+SI) configuration structure definition ~\newline
 }{\pageref{struct_r_c_c___osc_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___periph_c_l_k_init_type_def}{R\+C\+C\+\_\+\+Periph\+C\+L\+K\+Init\+Type\+Def}} \\*R\+CC extended clocks structure definition }{\pageref{struct_r_c_c___periph_c_l_k_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_i2_s_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+I2\+S\+Init\+Type\+Def}} \\*P\+L\+L\+I2S Clock structure definition }{\pageref{struct_r_c_c___p_l_l_i2_s_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+Init\+Type\+Def}} \\*R\+CC P\+LL configuration structure definition }{\pageref{struct_r_c_c___p_l_l_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___p_l_l_s_a_i_init_type_def}{R\+C\+C\+\_\+\+P\+L\+L\+S\+A\+I\+Init\+Type\+Def}} \\*P\+L\+L\+S\+AI Clock structure definition }{\pageref{struct_r_c_c___p_l_l_s_a_i_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_c_c___type_def}{R\+C\+C\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{struct_r_c_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_n_g___type_def}{R\+N\+G\+\_\+\+Type\+Def}} \\*R\+NG }{\pageref{struct_r_n_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_r_t_c___type_def}{R\+T\+C\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{struct_r_t_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___block___type_def}{S\+A\+I\+\_\+\+Block\+\_\+\+Type\+Def}} }{\pageref{struct_s_a_i___block___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_a_i___type_def}{S\+A\+I\+\_\+\+Type\+Def}} \\*Serial Audio Interface }{\pageref{struct_s_a_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_c_b___type}{S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control Block (S\+CB) }{\pageref{struct_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_cn_s_c_b___type}{S\+Cn\+S\+C\+B\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the S\+CB }{\pageref{struct_s_cn_s_c_b___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{S\+D\+M\+M\+C\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{struct_s_d_m_m_c___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_semaphore_data}{Semaphore\+Data}} }{\pageref{struct_semaphore_data}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_d_i_f_r_x___type_def}{S\+P\+D\+I\+F\+R\+X\+\_\+\+Type\+Def}} \\*S\+P\+D\+I\+F-\/\+RX Interface }{\pageref{struct_s_p_d_i_f_r_x___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___init_type_def}{S\+P\+I\+\_\+\+Init\+Type\+Def}} \\*S\+PI Configuration Structure definition }{\pageref{struct_s_p_i___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i___type_def}{S\+P\+I\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{struct_s_p_i___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_stream_buffer_def__t}{Stream\+Buffer\+Def\+\_\+t}} }{\pageref{struct_stream_buffer_def__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{S\+Y\+S\+C\+F\+G\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{struct_s_y_s_c_f_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_sys_tick___type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{struct_sys_tick___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___base___init_type_def}{T\+I\+M\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*T\+IM Time base Configuration Structure definition }{\pageref{struct_t_i_m___base___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___break_dead_time_config_type_def}{T\+I\+M\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*T\+IM Break input(s) and Dead time configuration Structure definition }{\pageref{struct_t_i_m___break_dead_time_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clear_input_config_type_def}{T\+I\+M\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*T\+IM Clear Input Configuration Handle Structure definition }{\pageref{struct_t_i_m___clear_input_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___clock_config_type_def}{T\+I\+M\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{struct_t_i_m___clock_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___encoder___init_type_def}{T\+I\+M\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*T\+IM Encoder Configuration Structure definition }{\pageref{struct_t_i_m___encoder___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___hall_sensor___init_type_def}{T\+I\+M\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*T\+IM Hall sensor Configuration Structure definition }{\pageref{struct_t_i_m___hall_sensor___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___handle_type_def}{T\+I\+M\+\_\+\+Handle\+Type\+Def}} \\*T\+IM Time Base Handle Structure definition }{\pageref{struct_t_i_m___handle_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___i_c___init_type_def}{T\+I\+M\+\_\+\+I\+C\+\_\+\+Init\+Type\+Def}} \\*T\+IM Input Capture Configuration Structure definition }{\pageref{struct_t_i_m___i_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___master_config_type_def}{T\+I\+M\+\_\+\+Master\+Config\+Type\+Def}} \\*T\+IM Master configuration Structure definition }{\pageref{struct_t_i_m___master_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___o_c___init_type_def}{T\+I\+M\+\_\+\+O\+C\+\_\+\+Init\+Type\+Def}} \\*T\+IM Output Compare Configuration Structure definition }{\pageref{struct_t_i_m___o_c___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___one_pulse___init_type_def}{T\+I\+M\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*T\+IM One Pulse Mode Configuration Structure definition }{\pageref{struct_t_i_m___one_pulse___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___slave_config_type_def}{T\+I\+M\+\_\+\+Slave\+Config\+Type\+Def}} \\*T\+IM Slave configuration Structure definition }{\pageref{struct_t_i_m___slave_config_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_i_m___type_def}{T\+I\+M\+\_\+\+Type\+Def}} \\*T\+IM }{\pageref{struct_t_i_m___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_t_p_i___type}{T\+P\+I\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (T\+PI) }{\pageref{struct_t_p_i___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structtsk_task_control_block}{tsk\+Task\+Control\+Block}} }{\pageref{structtsk_task_control_block}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___adv_feature_init_type_def}{U\+A\+R\+T\+\_\+\+Adv\+Feature\+Init\+Type\+Def}} \\*U\+A\+RT Advanced Features initialization structure definition }{\pageref{struct_u_a_r_t___adv_feature_init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_a_r_t___init_type_def}{U\+A\+R\+T\+\_\+\+Init\+Type\+Def}} \\*U\+A\+RT Init Structure definition }{\pageref{struct_u_a_r_t___init_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{U\+S\+A\+R\+T\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{struct_u_s_a_r_t___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Device\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+device\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___device_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Global\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Core\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___global_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Channel\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___host_channel_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures }{\pageref{struct_u_s_b___o_t_g___host_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+Endpoint\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+I\+N\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register }{\pageref{struct_u_s_b___o_t_g___i_n_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+Endpoint\+Type\+Def}} \\*U\+S\+B\+\_\+\+O\+T\+G\+\_\+\+O\+U\+T\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers }{\pageref{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_w_w_d_g___type_def}{W\+W\+D\+G\+\_\+\+Type\+Def}} \\*Window W\+A\+T\+C\+H\+D\+OG }{\pageref{struct_w_w_d_g___type_def}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t}{x\+L\+I\+ST}} }{\pageref{structx_l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_l_i_s_t___i_t_e_m}{x\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_e_m_o_r_y___r_e_g_i_o_n}{x\+M\+E\+M\+O\+R\+Y\+\_\+\+R\+E\+G\+I\+ON}} }{\pageref{structx_m_e_m_o_r_y___r_e_g_i_o_n}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_m_i_n_i___l_i_s_t___i_t_e_m}{x\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionx_p_s_r___type}{x\+P\+S\+R\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+P\+SR) }{\pageref{unionx_p_s_r___type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}{x\+S\+T\+A\+T\+I\+C\+\_\+\+E\+V\+E\+N\+T\+\_\+\+G\+R\+O\+UP}} }{\pageref{structx_s_t_a_t_i_c___e_v_e_n_t___g_r_o_u_p}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+ST}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}{x\+S\+T\+A\+T\+I\+C\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_s_t_a_t_i_c___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}{x\+S\+T\+A\+T\+I\+C\+\_\+\+M\+I\+N\+I\+\_\+\+L\+I\+S\+T\+\_\+\+I\+T\+EM}} }{\pageref{structx_s_t_a_t_i_c___m_i_n_i___l_i_s_t___i_t_e_m}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___q_u_e_u_e}{x\+S\+T\+A\+T\+I\+C\+\_\+\+Q\+U\+E\+UE}} }{\pageref{structx_s_t_a_t_i_c___q_u_e_u_e}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}{x\+S\+T\+A\+T\+I\+C\+\_\+\+S\+T\+R\+E\+A\+M\+\_\+\+B\+U\+F\+F\+ER}} }{\pageref{structx_s_t_a_t_i_c___s_t_r_e_a_m___b_u_f_f_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_c_b}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+CB}} }{\pageref{structx_s_t_a_t_i_c___t_c_b}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_s_t_a_t_i_c___t_i_m_e_r}{x\+S\+T\+A\+T\+I\+C\+\_\+\+T\+I\+M\+ER}} }{\pageref{structx_s_t_a_t_i_c___t_i_m_e_r}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}{x\+T\+A\+S\+K\+\_\+\+P\+A\+R\+A\+M\+E\+T\+E\+RS}} }{\pageref{structx_t_a_s_k___p_a_r_a_m_e_t_e_r_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_a_s_k___s_t_a_t_u_s}{x\+T\+A\+S\+K\+\_\+\+S\+T\+A\+T\+US}} }{\pageref{structx_t_a_s_k___s_t_a_t_u_s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structx_t_i_m_e___o_u_t}{x\+T\+I\+M\+E\+\_\+\+O\+UT}} }{\pageref{structx_t_i_m_e___o_u_t}}{}
\end{DoxyCompactList}
