# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Anomaly_detection.srcs/sources_1/new/common_types_and_functions.vhd" \
"../../../../Anomaly_detection.srcs/sources_1/new/Transpose.vhd" \
"../../../../Anomaly_detection.srcs/sources_1/new/Correlation.vhd" \
"../../../../Anomaly_detection.srcs/sim_1/new/Correlation_testbench.vhd" \

# Do not sort compile order
nosort
