# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../vga_demo.gen/sources_1/ip/clk_wiz_0" \
"../../../../vga_demo.srcs/sources_1/new/image_gen.sv" \
"../../../../vga_demo.srcs/sim_image_gen/new/sim_image_gen_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
