==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2014.2
Copyright (C) 2014 Xilinx Inc. All rights reserved.

==============================================================

@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file 'BlackScholes_dut.cpp' ... 
@I [HLS-10] Analyzing design file 'mt19937ar.cpp' ... 
@I [HLS-10] Analyzing design file 'CND.cpp' ... 
@I [HLS-10] Analyzing design file 'BlackScholes.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'mod_N' into 'rand_uint32' (mt19937ar.cpp:141) automatically.
@I [XFORM-602] Inlining function 'mod_N_p1' into 'rand_uint32' (mt19937ar.cpp:142) automatically.
@I [XFORM-602] Inlining function 'mod_N_pm' into 'rand_uint32' (mt19937ar.cpp:143) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:504) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:518) automatically.
@I [XFORM-602] Inlining function 'fp_struct<double>::to_ieee' into 'hls::copysign' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls_math.h:254) automatically.
@I [XFORM-602] Inlining function 'hls::copysign' into 'hls::fabs' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/hls_math.h:276) automatically.
@I [XFORM-602] Inlining function 'hls::fabs' into 'fabs' (/proj/buildscratch/builds/2014.2/continuous/20140611121610/src/products/hls/hls_lib/src/lib_hlsm.cpp:134) automatically.
@I [XFORM-602] Inlining function 'fabs' into 'CND' (CND.cpp:21) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (CND.cpp:12:19) to (CND.cpp:38:3) in function 'CND'... converting 3 basic blocks.
@I [XFORM-602] Inlining function 'CND' into 'BlackScholes' (BlackScholes.cpp:43) automatically.
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kk' in region (mt19937ar.cpp:87).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kkp1' in region (mt19937ar.cpp:87).
@I [ANALYSIS-51] Setting 'None' inter dependency for variable 'mt_kkpm' in region (mt19937ar.cpp:87).
@I [HLS-111] Elapsed time: 15.82 seconds; current memory usage: 392 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'dut' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'rand_uint32'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.16 seconds; current memory usage: 393 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 393 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'BlackScholes'.
@I [SCHED-61] Pipelining result: Target II: 8, Final II: 8, Depth: 339.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.74 seconds; current memory usage: 395 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.44 seconds; current memory usage: 398 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.54 seconds; current memory usage: 399 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.26 seconds; current memory usage: 402 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'rand_uint32' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'rand_uint32'.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 402 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'BlackScholes' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'dut_dadd_64ns_64ns_64_5_no_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_dadddsub_64ns_64ns_64_5_no_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'dut_dcmp_64ns_64ns_1_3': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_ddiv_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_dexp_64ns_64ns_64_15_med_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_dlog_64ns_64ns_64_24_med_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_dmul_64ns_64ns_64_6_med_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'dut_drecip_64ns_64ns_64_11': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_dsqrt_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'dut_uitodp_64ns_64_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'BlackScholes'.
@I [HLS-111] Elapsed time: 1.1 seconds; current memory usage: 406 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'dut' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'dut/in_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'dut/out_fifo_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'dut' to 'ap_ctrl_none'.
@W [RTGEN-101] Global scalar 'kk' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'kk_p1' will not be exposed as RTL port.
@W [RTGEN-101] Global scalar 'kk_pm' will not be exposed as RTL port.
@I [RTGEN-100] Finished creating RTL model for 'dut'.
@I [HLS-111] Elapsed time: 2.79 seconds; current memory usage: 417 MB.
@I [RTMG-278] Implementing memory 'rand_uint32_mt_kk_ram' using block RAMs with reset.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'dut'.
@I [WVHDL-304] Generating RTL VHDL for 'dut'.
@I [WVLOG-307] Generating RTL Verilog for 'dut'.
@E [IMPL-38] Design is using Vivado-only core 'FExp/DExp'. Please switch to Vivado flow by passing '-format sysgen' or '-format ip_catalog' to 'export_design' command.
@I [HLS-112] Total elapsed time: 118.328 seconds; peak memory usage: 417 MB.
@I [LIC-101] Checked in feature [HLS]
