

================================================================
== Vivado HLS Report for 'scal'
================================================================
* Date:           Sun Jul 10 16:38:12 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_BIO_NICA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   11|    1|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    0|   10|         5|          -|          -| 0 ~ 2 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     31|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      3|     143|    371|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    128|    -|
|Register         |        -|      -|      18|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      3|     161|    530|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |DLU_fmul_32ns_32ncud_U54  |DLU_fmul_32ns_32ncud  |        0|      3|  143|  321|    0|
    |DLU_mux_94_32_1_1_U55     |DLU_mux_94_32_1_1     |        0|      0|    0|   50|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      3|  143|  371|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln27_fu_110_p2  |     +    |      0|  0|  13|           4|           4|
    |i_fu_100_p2         |     +    |      0|  0|  10|           2|           1|
    |icmp_ln25_fu_95_p2  |   icmp   |      0|  0|   8|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  31|           8|           7|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |G_0_o       |   9|          2|   32|         64|
    |G_1_o       |   9|          2|   32|         64|
    |G_2_o       |   9|          2|   32|         64|
    |G_3_o       |   9|          2|   32|         64|
    |G_4_o       |   9|          2|   32|         64|
    |G_5_o       |   9|          2|   32|         64|
    |G_6_o       |   9|          2|   32|         64|
    |G_7_o       |   9|          2|   32|         64|
    |G_8_o       |   9|          2|   32|         64|
    |ap_NS_fsm   |  38|          7|    1|          7|
    |i_0_reg_76  |   9|          2|    2|          4|
    +------------+----+-----------+-----+-----------+
    |Total       | 128|         27|  291|        587|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |add_ln27_reg_252    |  4|   0|    4|          0|
    |ap_CS_fsm           |  6|   0|    6|          0|
    |i_0_reg_76          |  2|   0|    2|          0|
    |i_reg_247           |  2|   0|    2|          0|
    |trunc_ln27_reg_239  |  4|   0|    4|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 18|   0|   18|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |     scal     | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |     scal     | return value |
|ap_start      |  in |    1| ap_ctrl_hs |     scal     | return value |
|ap_done       | out |    1| ap_ctrl_hs |     scal     | return value |
|ap_idle       | out |    1| ap_ctrl_hs |     scal     | return value |
|ap_ready      | out |    1| ap_ctrl_hs |     scal     | return value |
|n             |  in |    2|   ap_none  |       n      |    scalar    |
|a             |  in |   32|   ap_none  |       a      |    scalar    |
|x_offset      |  in |   64|   ap_none  |   x_offset   |    scalar    |
|G_0_i         |  in |   32|   ap_ovld  |      G_0     |    pointer   |
|G_0_o         | out |   32|   ap_ovld  |      G_0     |    pointer   |
|G_0_o_ap_vld  | out |    1|   ap_ovld  |      G_0     |    pointer   |
|G_1_i         |  in |   32|   ap_ovld  |      G_1     |    pointer   |
|G_1_o         | out |   32|   ap_ovld  |      G_1     |    pointer   |
|G_1_o_ap_vld  | out |    1|   ap_ovld  |      G_1     |    pointer   |
|G_2_i         |  in |   32|   ap_ovld  |      G_2     |    pointer   |
|G_2_o         | out |   32|   ap_ovld  |      G_2     |    pointer   |
|G_2_o_ap_vld  | out |    1|   ap_ovld  |      G_2     |    pointer   |
|G_3_i         |  in |   32|   ap_ovld  |      G_3     |    pointer   |
|G_3_o         | out |   32|   ap_ovld  |      G_3     |    pointer   |
|G_3_o_ap_vld  | out |    1|   ap_ovld  |      G_3     |    pointer   |
|G_4_i         |  in |   32|   ap_ovld  |      G_4     |    pointer   |
|G_4_o         | out |   32|   ap_ovld  |      G_4     |    pointer   |
|G_4_o_ap_vld  | out |    1|   ap_ovld  |      G_4     |    pointer   |
|G_5_i         |  in |   32|   ap_ovld  |      G_5     |    pointer   |
|G_5_o         | out |   32|   ap_ovld  |      G_5     |    pointer   |
|G_5_o_ap_vld  | out |    1|   ap_ovld  |      G_5     |    pointer   |
|G_6_i         |  in |   32|   ap_ovld  |      G_6     |    pointer   |
|G_6_o         | out |   32|   ap_ovld  |      G_6     |    pointer   |
|G_6_o_ap_vld  | out |    1|   ap_ovld  |      G_6     |    pointer   |
|G_7_i         |  in |   32|   ap_ovld  |      G_7     |    pointer   |
|G_7_o         | out |   32|   ap_ovld  |      G_7     |    pointer   |
|G_7_o_ap_vld  | out |    1|   ap_ovld  |      G_7     |    pointer   |
|G_8_i         |  in |   32|   ap_ovld  |      G_8     |    pointer   |
|G_8_o         | out |   32|   ap_ovld  |      G_8     |    pointer   |
|G_8_o_ap_vld  | out |    1|   ap_ovld  |      G_8     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

