<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<DeviceUsageSummary rev="2">
<DesignStatistics TimeStamp="Sat May 20 10:18:48 2017"><group name="MiscellaneousStatistics">
<item name="AGG_BONDED_IO" rev="2">
<attrib name="value" value="16"/></item>
<item name="AGG_IO" rev="2">
<attrib name="value" value="16"/></item>
<item name="AGG_SLICE" rev="2">
<attrib name="value" value="5"/></item>
<item name="NUM_4_INPUT_LUT" rev="2">
<attrib name="value" value="5"/></item>
<item name="NUM_BONDED_IBUF" rev="2">
<attrib name="value" value="2"/></item>
<item name="NUM_BONDED_IOB" rev="2">
<attrib name="value" value="14"/></item>
<item name="NUM_BUFGMUX" rev="2">
<attrib name="value" value="1"/></item>
<item name="NUM_IOB_FF" rev="2">
<attrib name="value" value="4"/></item>
<item name="NUM_IOB_LATCH" rev="2">
<attrib name="value" value="4"/></item>
<item name="NUM_SLICEL" rev="2">
<attrib name="value" value="5"/></item>
<item name="NUM_SLICE_FF" rev="2">
<attrib name="value" value="4"/></item>
<item name="NUM_SLICE_LATCH" rev="2">
<attrib name="value" value="4"/></item>
<item name="Xilinx Core blk_mem_gen_v4_3, Xilinx CORE Generator 12.3" rev="2">
<attrib name="value" value="1"/></item>
</group>
</DesignStatistics>
<CmdHistory>
</CmdHistory>
</DeviceUsageSummary>
