<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>DNN</TopModelName>
        <TargetClockPeriod>30.00</TargetClockPeriod>
        <ClockUncertainty>8.10</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>21.295</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>753</Best-caseLatency>
            <Average-caseLatency>753</Average-caseLatency>
            <Worst-caseLatency>753</Worst-caseLatency>
            <Best-caseRealTimeLatency>22.590 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>22.590 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>22.590 us</Worst-caseRealTimeLatency>
            <Interval-min>754</Interval-min>
            <Interval-max>754</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>40</BRAM_18K>
            <DSP>87</DSP>
            <FF>16687</FF>
            <LUT>20667</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>DNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>DNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>DNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>DNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>DNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>DNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_return</name>
            <Object>DNN</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_address0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_ce0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_r_q0</name>
            <Object>input_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>DNN</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_DNN_Pipeline_1_fu_729</InstName>
                    <ModuleName>DNN_Pipeline_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>729</ID>
                    <BindInstances>empty_84_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_2_fu_735</InstName>
                    <ModuleName>DNN_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>735</ID>
                    <BindInstances>empty_81_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_3_fu_741</InstName>
                    <ModuleName>DNN_Pipeline_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>741</ID>
                    <BindInstances>empty_78_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_4_fu_747</InstName>
                    <ModuleName>DNN_Pipeline_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>747</ID>
                    <BindInstances>empty_76_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_5_fu_753</InstName>
                    <ModuleName>DNN_Pipeline_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>753</ID>
                    <BindInstances>empty_74_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_6_fu_759</InstName>
                    <ModuleName>DNN_Pipeline_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>759</ID>
                    <BindInstances>empty_72_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_7_fu_765</InstName>
                    <ModuleName>DNN_Pipeline_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>765</ID>
                    <BindInstances>empty_70_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_8_fu_771</InstName>
                    <ModuleName>DNN_Pipeline_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>771</ID>
                    <BindInstances>empty_68_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_9_fu_777</InstName>
                    <ModuleName>DNN_Pipeline_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>777</ID>
                    <BindInstances>empty_66_fu_58_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2_fu_783</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>783</ID>
                    <BindInstances>add_ln18_1_fu_114_p2 add_ln18_fu_126_p2 add_ln20_2_fu_174_p2 add_ln20_3_fu_184_p2 add_ln20_1_fu_194_p2 add_ln20_fu_204_p2 add_ln19_fu_215_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4_fu_790</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>790</ID>
                    <BindInstances>empty_fu_326_p2 add_ln24_1_fu_338_p2 add_ln29_2_fu_401_p2 p_mid1_fu_407_p2 add_ln29_3_fu_441_p2 add_ln24_fu_455_p2 add_ln29_4_fu_481_p2 add_ln29_5_fu_495_p2 add_ln29_6_fu_506_p2 add_ln29_7_fu_517_p2 add_ln33_fu_528_p2 add_ln29_fu_534_p2 add_ln29_8_fu_544_p2 add_ln29_9_fu_555_p2 add_ln29_10_fu_566_p2 add_ln29_1_fu_577_p2 add_ln29_11_fu_587_p2 add_ln29_12_fu_598_p2 add_ln29_13_fu_609_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2_fu_796</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>796</ID>
                    <BindInstances>add_ln60_1_fu_215_p2 add_ln60_fu_227_p2 add_ln62_fu_291_p2 add_ln65_fu_302_p2 add_ln65_1_fu_480_p2 add_ln61_fu_365_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3_fu_802</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>802</ID>
                    <BindInstances>add_ln41_1_fu_479_p2 add_ln41_fu_497_p2 p_dup30_fu_578_p2 add_ln50_fu_610_p2 empty_62_fu_630_p2 p_mid136_fu_652_p2 add_ln50_1_fu_723_p2 add_ln47_fu_729_p2 add_ln42_fu_819_p2 conv2_kernel_0_0_U conv2_kernel_0_1_U conv2_kernel_0_2_U conv2_kernel_1_0_U conv2_kernel_1_1_U conv2_kernel_1_2_U conv2_kernel_2_0_U conv2_kernel_2_1_U conv2_kernel_2_2_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_78_1_fu_826</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_78_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>826</ID>
                    <BindInstances>add_ln78_fu_193_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_117_1_fu_832</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_117_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>832</ID>
                    <BindInstances>add_ln117_fu_75_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_126_4_fu_838</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_126_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>838</ID>
                    <BindInstances>add_ln126_fu_591_p2 fc1_weight_0_U fc1_weight_1_U fc1_weight_2_U fc1_weight_3_U fc1_weight_4_U fc1_weight_5_U fc1_weight_6_U fc1_weight_7_U fc1_weight_8_U fc1_weight_9_U fc1_weight_10_U fc1_weight_11_U fc1_weight_12_U fc1_weight_13_U fc1_weight_14_U fc1_weight_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_135_6_fu_893</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_135_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>893</ID>
                    <BindInstances>add_ln135_fu_591_p2 fc2_weight_0_U fc2_weight_1_U fc2_weight_2_U fc2_weight_3_U fc2_weight_4_U fc2_weight_5_U fc2_weight_6_U fc2_weight_7_U fc2_weight_8_U fc2_weight_9_U fc2_weight_10_U fc2_weight_11_U fc2_weight_12_U fc2_weight_13_U fc2_weight_14_U fc2_weight_15_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_143_8_fu_948</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_143_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>948</ID>
                    <BindInstances>add_ln143_fu_455_p2 fexp_32ns_32ns_32_4_full_dsp_1_U234 output_weight_0_U output_weight_1_U output_weight_2_U output_weight_3_U output_weight_4_U output_weight_5_U output_weight_6_U output_weight_7_U output_weight_8_U output_weight_9_U output_weight_10_U output_weight_11_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_150_10_fu_991</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_150_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>991</ID>
                    <BindInstances>add_ln150_fu_86_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_153_11_fu_997</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_153_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>997</ID>
                    <BindInstances>add_ln153_fu_90_p2 fdiv_32ns_32ns_32_7_no_dsp_1_U264</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_DNN_Pipeline_VITIS_LOOP_158_12_fu_1004</InstName>
                    <ModuleName>DNN_Pipeline_VITIS_LOOP_158_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1004</ID>
                    <BindInstances>add_ln158_fu_105_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fmul_32ns_32ns_32_2_max_dsp_1_U283 conv1_output_U fmul_32ns_32ns_32_2_max_dsp_1_U284 fcmp_32ns_32ns_1_2_no_dsp_1_U291 fmul_32ns_32ns_32_2_max_dsp_1_U285 fadd_32ns_32ns_32_3_full_dsp_1_U276 fc1_output_U fc2_output_U fmul_32ns_32ns_32_2_max_dsp_1_U286 fmul_32ns_32ns_32_2_max_dsp_1_U282 fadd_32ns_32ns_32_3_full_dsp_1_U278 fmul_32ns_32ns_32_2_max_dsp_1_U281</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>DNN_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>4.743</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>1.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_84"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_81"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>4.743</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>66</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>64</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>1.920 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_76"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>3.686</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>50</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>14</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>12</TripCount>
                        <Latency>12</Latency>
                        <AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_72"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_70"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_8</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>3.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.360 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.360 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.360 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>10</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_9</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>4.743</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>3.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_58_p2" SOURCE="" URAM="0" VARIABLE="empty_66"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_19_2</Name>
            <Loops>
                <VITIS_LOOP_18_1_VITIS_LOOP_19_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>9.663</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>102</Best-caseLatency>
                    <Average-caseLatency>102</Average-caseLatency>
                    <Worst-caseLatency>102</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.060 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.060 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.060 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>102</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1_VITIS_LOOP_19_2>
                        <Name>VITIS_LOOP_18_1_VITIS_LOOP_19_2</Name>
                        <TripCount>100</TripCount>
                        <Latency>100</Latency>
                        <AbsoluteTimeLatency>3.000 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_18_1_VITIS_LOOP_19_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>182</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_114_p2" SOURCE="DNN.cpp:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_126_p2" SOURCE="DNN.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_174_p2" SOURCE="DNN.cpp:20" URAM="0" VARIABLE="add_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="tadder" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_3_fu_184_p2" SOURCE="DNN.cpp:20" URAM="0" VARIABLE="add_ln20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_194_p2" SOURCE="DNN.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_204_p2" SOURCE="DNN.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_215_p2" SOURCE="DNN.cpp:19" URAM="0" VARIABLE="add_ln19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_24_3_VITIS_LOOP_25_4</Name>
            <Loops>
                <VITIS_LOOP_24_3_VITIS_LOOP_25_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>18.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>96</Best-caseLatency>
                    <Average-caseLatency>96</Average-caseLatency>
                    <Worst-caseLatency>96</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>96</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_24_3_VITIS_LOOP_25_4>
                        <Name>VITIS_LOOP_24_3_VITIS_LOOP_25_4</Name>
                        <TripCount>64</TripCount>
                        <Latency>94</Latency>
                        <AbsoluteTimeLatency>2.820 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_24_3_VITIS_LOOP_25_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1492</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>719</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_326_p2" SOURCE="" URAM="0" VARIABLE="empty"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_338_p2" SOURCE="DNN.cpp:24" URAM="0" VARIABLE="add_ln24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_2_fu_401_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="p_mid1_fu_407_p2" SOURCE="" URAM="0" VARIABLE="p_mid1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_3_fu_441_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_455_p2" SOURCE="DNN.cpp:24" URAM="0" VARIABLE="add_ln24"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_4_fu_481_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_5_fu_495_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_5"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_6_fu_506_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_6"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_7_fu_517_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_7"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_528_p2" SOURCE="DNN.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_fu_534_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_8_fu_544_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_8"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_9_fu_555_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_9"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_10_fu_566_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_1_fu_577_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_11_fu_587_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_11"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_12_fu_598_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_12"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_24_3_VITIS_LOOP_25_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln29_13_fu_609_p2" SOURCE="DNN.cpp:29" URAM="0" VARIABLE="add_ln29_13"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
            <Loops>
                <VITIS_LOOP_60_1_VITIS_LOOP_61_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>11.488</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24</Best-caseLatency>
                    <Average-caseLatency>24</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                        <Name>VITIS_LOOP_60_1_VITIS_LOOP_61_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>22</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_60_1_VITIS_LOOP_61_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>544</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>567</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_215_p2" SOURCE="DNN.cpp:60" URAM="0" VARIABLE="add_ln60_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_227_p2" SOURCE="DNN.cpp:60" URAM="0" VARIABLE="add_ln60"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_291_p2" SOURCE="DNN.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_302_p2" SOURCE="DNN.cpp:65" URAM="0" VARIABLE="add_ln65"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_480_p2" SOURCE="DNN.cpp:65" URAM="0" VARIABLE="add_ln65_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_1_VITIS_LOOP_61_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_365_p2" SOURCE="DNN.cpp:61" URAM="0" VARIABLE="add_ln61"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3</Name>
            <Loops>
                <VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>18.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>96</Best-caseLatency>
                    <Average-caseLatency>96</Average-caseLatency>
                    <Worst-caseLatency>96</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.880 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.880 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.880 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>96</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3>
                        <Name>VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3</Name>
                        <TripCount>64</TripCount>
                        <Latency>94</Latency>
                        <AbsoluteTimeLatency>2.820 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>32</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1561</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>710</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_479_p2" SOURCE="DNN.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_497_p2" SOURCE="DNN.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="p_dup30_fu_578_p2" SOURCE="DNN.cpp:41" URAM="0" VARIABLE="p_dup30"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_610_p2" SOURCE="DNN.cpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_630_p2" SOURCE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="p_mid136_fu_652_p2" SOURCE="DNN.cpp:41" URAM="0" VARIABLE="p_mid136"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_723_p2" SOURCE="DNN.cpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_729_p2" SOURCE="DNN.cpp:47" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1_VITIS_LOOP_42_2_VITIS_LOOP_43_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_819_p2" SOURCE="DNN.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_0_0_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_0_1_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_0_2_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_1_0_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_1_1_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_1_2_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_2_0_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_2_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_2_1_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_2_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="conv2_kernel_2_2_U" SOURCE="" URAM="0" VARIABLE="conv2_kernel_2_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_78_1</Name>
            <Loops>
                <VITIS_LOOP_78_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>10.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>24</Best-caseLatency>
                    <Average-caseLatency>24</Average-caseLatency>
                    <Worst-caseLatency>24</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.720 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.720 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.720 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>24</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_1>
                        <Name>VITIS_LOOP_78_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>22</Latency>
                        <AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_78_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>445</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>434</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_193_p2" SOURCE="DNN.cpp:78" URAM="0" VARIABLE="add_ln78"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_117_1</Name>
            <Loops>
                <VITIS_LOOP_117_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_117_1>
                        <Name>VITIS_LOOP_117_1</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_117_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>61</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_117_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_75_p2" SOURCE="DNN.cpp:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_126_4</Name>
            <Loops>
                <VITIS_LOOP_126_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>18.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>69</Best-caseLatency>
                    <Average-caseLatency>69</Average-caseLatency>
                    <Worst-caseLatency>69</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.070 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.070 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.070 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>69</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_126_4>
                        <Name>VITIS_LOOP_126_4</Name>
                        <TripCount>16</TripCount>
                        <Latency>67</Latency>
                        <AbsoluteTimeLatency>2.010 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>53</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_126_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1747</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>283</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_126_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln126_fu_591_p2" SOURCE="DNN.cpp:126" URAM="0" VARIABLE="add_ln126"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_0_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_1_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_2_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_3_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_4_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_5_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_6_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_7_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_8_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_9_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_10_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_11_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_12_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_13_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_14_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc1_weight_15_U" SOURCE="" URAM="0" VARIABLE="fc1_weight_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_135_6</Name>
            <Loops>
                <VITIS_LOOP_135_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>18.815</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65</Best-caseLatency>
                    <Average-caseLatency>65</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_135_6>
                        <Name>VITIS_LOOP_135_6</Name>
                        <TripCount>12</TripCount>
                        <Latency>63</Latency>
                        <AbsoluteTimeLatency>1.890 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>53</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_135_6>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1745</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>250</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_135_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln135_fu_591_p2" SOURCE="DNN.cpp:135" URAM="0" VARIABLE="add_ln135"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_0_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_1_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_2_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_3_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_4_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_5_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_6_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_7_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_8_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_9_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_10_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_11_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_12_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_13_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_14_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="fc2_weight_15_U" SOURCE="" URAM="0" VARIABLE="fc2_weight_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_143_8</Name>
            <Loops>
                <VITIS_LOOP_143_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>20.884</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>54</Best-caseLatency>
                    <Average-caseLatency>54</Average-caseLatency>
                    <Worst-caseLatency>54</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.620 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.620 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>54</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_143_8>
                        <Name>VITIS_LOOP_143_8</Name>
                        <TripCount>10</TripCount>
                        <Latency>52</Latency>
                        <AbsoluteTimeLatency>1.560 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>44</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_143_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>1487</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1018</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_143_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln143_fu_455_p2" SOURCE="DNN.cpp:143" URAM="0" VARIABLE="add_ln143"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fexp" DSP="7" ID="" IMPL="fulldsp" LATENCY="3" LOOP="VITIS_LOOP_143_8" OPTYPE="fexp" PRAGMA="" RTLNAME="fexp_32ns_32ns_32_4_full_dsp_1_U234" SOURCE="D:/Xilinx/Vitis_HLS/2021.1/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:246" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_0_U" SOURCE="" URAM="0" VARIABLE="output_weight_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_1_U" SOURCE="" URAM="0" VARIABLE="output_weight_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_2_U" SOURCE="" URAM="0" VARIABLE="output_weight_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_3_U" SOURCE="" URAM="0" VARIABLE="output_weight_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_4_U" SOURCE="" URAM="0" VARIABLE="output_weight_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_5_U" SOURCE="" URAM="0" VARIABLE="output_weight_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_6_U" SOURCE="" URAM="0" VARIABLE="output_weight_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_7_U" SOURCE="" URAM="0" VARIABLE="output_weight_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_8_U" SOURCE="" URAM="0" VARIABLE="output_weight_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_9_U" SOURCE="" URAM="0" VARIABLE="output_weight_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_10_U" SOURCE="" URAM="0" VARIABLE="output_weight_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="output_weight_11_U" SOURCE="" URAM="0" VARIABLE="output_weight_11"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_150_10</Name>
            <Loops>
                <VITIS_LOOP_150_10/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>21.137</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>23</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.690 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.690 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.690 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_150_10>
                        <Name>VITIS_LOOP_150_10</Name>
                        <TripCount>10</TripCount>
                        <Latency>21</Latency>
                        <AbsoluteTimeLatency>0.630 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_150_10>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>42</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>101</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_150_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_86_p2" SOURCE="DNN.cpp:150" URAM="0" VARIABLE="add_ln150"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_153_11</Name>
            <Loops>
                <VITIS_LOOP_153_11/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>21.295</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.540 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.540 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_153_11>
                        <Name>VITIS_LOOP_153_11</Name>
                        <TripCount>10</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_153_11>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>92</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_153_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_90_p2" SOURCE="DNN.cpp:153" URAM="0" VARIABLE="add_ln153"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="6" LOOP="VITIS_LOOP_153_11" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_7_no_dsp_1_U264" SOURCE="DNN.cpp:154" URAM="0" VARIABLE="div"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN_Pipeline_VITIS_LOOP_158_12</Name>
            <Loops>
                <VITIS_LOOP_158_12/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>8.695</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_158_12>
                        <Name>VITIS_LOOP_158_12</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>0.330 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_158_12>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>146</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>211</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_158_12" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_105_p2" SOURCE="DNN.cpp:158" URAM="0" VARIABLE="add_ln158"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>DNN</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>30.00</TargetClockPeriod>
                    <ClockUncertainty>8.10</ClockUncertainty>
                    <EstimatedClockPeriod>21.295</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>753</Best-caseLatency>
                    <Average-caseLatency>753</Average-caseLatency>
                    <Worst-caseLatency>753</Worst-caseLatency>
                    <Best-caseRealTimeLatency>22.590 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>22.590 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>22.590 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>754</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>40</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>14</UTIL_BRAM>
                    <DSP>87</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>39</UTIL_DSP>
                    <FF>16687</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>15</UTIL_FF>
                    <LUT>20667</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>38</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="12" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U283" SOURCE="DNN.cpp:16" URAM="0" VARIABLE="temp_input"/>
                <BindNode BINDTYPE="storage" BRAM="12" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="conv1_output_U" SOURCE="DNN.cpp:97" URAM="0" VARIABLE="conv1_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U284" SOURCE="DNN.cpp:98" URAM="0" VARIABLE="pool1_output"/>
                <BindNode BINDTYPE="storage" BRAM="12" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U291" SOURCE="DNN.cpp:99" URAM="0" VARIABLE="conv2_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U285" SOURCE="DNN.cpp:100" URAM="0" VARIABLE="pool2_output_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U276" SOURCE="DNN.cpp:101" URAM="0" VARIABLE="flatten_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fc1_output_U" SOURCE="DNN.cpp:102" URAM="0" VARIABLE="fc1_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="fc2_output_U" SOURCE="DNN.cpp:103" URAM="0" VARIABLE="fc2_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U286" SOURCE="DNN.cpp:104" URAM="0" VARIABLE="temp_output"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U282" SOURCE="DNN.cpp:105" URAM="0" VARIABLE="output"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_3_full_dsp_1_U278" SOURCE="DNN.cpp:98" URAM="0" VARIABLE="pool1_output_addr_write_ln98"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op ram_1wnr" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1wnr" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U281" SOURCE="DNN.cpp:16" URAM="0" VARIABLE="temp_input_addr_write_ln16"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_r_address0" name="input_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_r_ce0" name="input_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_r_q0" name="input_r_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <ReturnValue ReturnValueName="srcType">int</ReturnValue>
    <ReturnValue ReturnValueName="srcSize">32</ReturnValue>
    <ReturnValue ReturnValueName="hwRefs" type="port" interface="ap_return" name="ap_return" usage="data" direction="out"/>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_return" type="data" busTypeName="data" protocol="ap_ctrl_hs" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="ap_return">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_return</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="input_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_r_address0">7</column>
                    <column name="input_r_q0">32</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="ap_return">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, float*</column>
                    <column name="return">out, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="input">input_r_address0, port, offset</column>
                    <column name="input">input_r_ce0, port, </column>
                    <column name="input">input_r_q0, port, </column>
                    <column name="return">ap_return, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

