// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module prime_even (
        ap_clk,
        ap_rst,
        n,
        ap_return
);

parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_true = 1'b1;
parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;

input   ap_clk;
input   ap_rst;
input  [31:0] n;
output  [0:0] ap_return;

wire   [31:0] grp_prime_divides_fu_22_n;
wire   [31:0] grp_prime_divides_fu_22_m;
wire   [0:0] grp_prime_divides_fu_22_ap_return;


prime_divides grp_prime_divides_fu_22(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .n( grp_prime_divides_fu_22_n ),
    .m( grp_prime_divides_fu_22_m ),
    .ap_return( grp_prime_divides_fu_22_ap_return )
);



assign ap_return = grp_prime_divides_fu_22_ap_return;

assign grp_prime_divides_fu_22_m = n;

assign grp_prime_divides_fu_22_n = ap_const_lv32_2;


endmodule //prime_even

