/** ==================================================================
 *  @file   ivahd_cm2_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   IVAHD_CM2
 *
 *  @Filename:    ivahd_cm2_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __IVAHD_CM2_CRED_H
#define __IVAHD_CM2_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance IVAHD_CM2 of component IVAHD_CM2 mapped in MONICA at address 0x4A008F00
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component IVAHD_CM2
     *
     */

    /* 
     *  List of bundle arrays for component IVAHD_CM2
     *
     */

    /* 
     *  List of bundles for component IVAHD_CM2
     *
     */

    /* 
     * List of registers for component IVAHD_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL
 *
 * @BRIEF        This register enables the IVAHD domain power state 
 *               transition. It controls the HW supervised domain power state 
 *               transition between ON-ACTIVE and ON-INACTIVE states. It also 
 *               hold one status bit per clock input of the domain. 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL                      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP
 *
 * @BRIEF        This register controls the static domain depedencies from 
 *               IVAHD domain towards 'target' domains. It is relevant only 
 *               for domain having system initiator(s). 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP                      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_DYNAMICDEP
 *
 * @BRIEF        This register controls the dynamic domain depedencies from 
 *               IVAHD domain towards 'target' domains. It is relevant only 
 *               for domain having OCP master port(s). 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_DYNAMICDEP                     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL
 *
 * @BRIEF        This register manages the IVAHD clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL                  0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL
 *
 * @BRIEF        This register manages the SL2 clocks. 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL                    0x28ul

    /* 
     * List of register bitfields for component IVAHD_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKACTIVITY_IVAHD_ROOT_CLK   
 *
 * @BRIEF        This field indicates the state of the IVAHD_ROOT_CLK clock 
 *               input of the domain. 
 *               [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKACTIVITY_IVAHD_ROOT_CLK BITFIELD(8, 8)
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKACTIVITY_IVAHD_ROOT_CLK__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL   
 *
 * @BRIEF        Controls the clock state transition of the IVAHD clock 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL      BITFIELD(1, 0)
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP__L3_2_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP__L3_2_STATDEP   BITFIELD(6, 6)
#define IVAHD_CM2__CM_IVAHD_STATICDEP__L3_2_STATDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP__L3_1_STATDEP   
 *
 * @BRIEF        Static dependency towards L3_1 clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP__L3_1_STATDEP   BITFIELD(5, 5)
#define IVAHD_CM2__CM_IVAHD_STATICDEP__L3_1_STATDEP__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP__MEMIF_STATDEP   
 *
 * @BRIEF        Static dependency towards MEMIF clock domain - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP__MEMIF_STATDEP  BITFIELD(4, 4)
#define IVAHD_CM2__CM_IVAHD_STATICDEP__MEMIF_STATDEP__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_DYNAMICDEP__L3_2_DYNDEP   
 *
 * @BRIEF        Dynamic dependency towards L3_2 clock domain - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_DYNAMICDEP__L3_2_DYNDEP   BITFIELD(6, 6)
#define IVAHD_CM2__CM_IVAHD_DYNAMICDEP__L3_2_DYNDEP__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__STBYST   
 *
 * @BRIEF        Module standby status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__STBYST     BITFIELD(18, 18)
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__STBYST__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST     BITFIELD(17, 16)
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE BITFIELD(1, 0)
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST   
 *
 * @BRIEF        Module idle status. [warm reset insensitive] - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST       BITFIELD(17, 16)
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__POS  16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE   
 *
 * @BRIEF        Control the way mandatory clocks are managed. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE   BITFIELD(1, 0)
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__POS 0

    /* 
     * List of register bitfields values for component IVAHD_CM2
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKACTIVITY_IVAHD_ROOT_CLK__INACT
 *
 * @BRIEF        Corresponding clock is definitely gated - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKACTIVITY_IVAHD_ROOT_CLK__INACT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKACTIVITY_IVAHD_ROOT_CLK__ACT
 *
 * @BRIEF        Corresponding clock is running or gating/ungating transition 
 *               is on-going - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKACTIVITY_IVAHD_ROOT_CLK__ACT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__NO_SLEEP
 *
 * @BRIEF        NO_SLEEP: Sleep transition cannot be initiated. Wakeup 
 *               transition may however occur. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__NO_SLEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__SW_SLEEP
 *
 * @BRIEF        SW_SLEEP: Start a software forced sleep transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__SW_SLEEP 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__SW_WKUP
 *
 * @BRIEF        SW_WKUP: Start a software forced wake-up transition on the 
 *               domain. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__SW_WKUP 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__HW_AUTO
 *
 * @BRIEF        HW_AUTO: Automatic transition is enabled. Sleep and wakeup 
 *               transition are based upon hardware conditions. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_CLKSTCTRL__CLKTRCTRL__HW_AUTO 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP__L3_2_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP__L3_2_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP__L3_1_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP__L3_1_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP__L3_1_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP__L3_1_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP__MEMIF_STATDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP__MEMIF_STATDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_STATICDEP__MEMIF_STATDEP__ENABLED
 *
 * @BRIEF        Dependency is enabled - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_STATICDEP__MEMIF_STATDEP__ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_DYNAMICDEP__L3_2_DYNDEP__DISABLED
 *
 * @BRIEF        Dependency is disabled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_DYNAMICDEP__L3_2_DYNDEP__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__STBYST__FUNC
 *
 * @BRIEF        Module is functional (not in standby) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__STBYST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__STBYST__STANDBY
 *
 * @BRIEF        Module is in standby - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__STBYST__STANDBY 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_IVAHD_CLKCTRL__MODULEMODE__RESERVED 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__FUNC
 *
 * @BRIEF        Module is fully functional, including OCP - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__FUNC 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__TRANS
 *
 * @BRIEF        Module is performing transition: wakeup, or sleep, or sleep 
 *               abortion - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__TRANS 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__IDLE
 *
 * @BRIEF        Module is in Idle mode (only OCP part). It is functional if 
 *               using separate functional clock - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__IDLE 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__DISABLE
 *
 * @BRIEF        Module is disabled and cannot be accessed - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__IDLEST__DISABLE 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__DISABLED
 *
 * @BRIEF        Module is disable by SW. Any OCP access to module results in 
 *               an error, except if resulting from a module wakeup 
 *               (asynchronous wakeup). - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__AUTO
 *
 * @BRIEF        Module is managed automatically by HW according to clock 
 *               domain transition. A clock domain sleep transition put 
 *               module into idle. A wakeup domain transition put it back 
 *               into function. If CLKTRCTRL=3, any OCP access to module is 
 *               always granted. Module clocks may be gated according to the 
 *               clock domain state. - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__AUTO 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__RESERVED_2
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__RESERVED_2 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__RESERVED
 *
 * @BRIEF        Reserved - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define IVAHD_CM2__CM_IVAHD_SL2_CLKCTRL__MODULEMODE__RESERVED 0x3ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __IVAHD_CM2_CRED_H 
                                                            */
