*****************************************************************

  Device    [CKEB]

  Author    [yqtan]

  Abstract  [The Grid Device CKEB]

  Revision History: 2016/04/29

********************************************************************************/
//grid device started
grid
device CKEB
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config string CP_CLK0_EN = "DISABLE",
        config string CP_CLK1_EN = "DISABLE",
        config string CP_CLK2_EN = "DISABLE",
        config string CP_CLK3_EN = "DISABLE",
        config string CP_CLK4_EN = "DISABLE",
        config string CP_CLK5_EN = "DISABLE",
        config string CP_CLK6_EN = "DISABLE",
        config string CP_CLK7_EN = "DISABLE"
    );
    port
    (
// configuration_body_def_on


    config input SC_CLK0_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK0_EN" */,

    config input SC_CLK1_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK1_EN" */,

    config input SC_CLK2_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK2_EN" */,

    config input SC_CLK3_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK3_EN" */,

    config input SC_CLK4_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK4_EN" */,

    config input SC_CLK5_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK5_EN" */,

    config input SC_CLK6_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK6_EN" */,

    config input SC_CLK7_EN = 1'b0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK7_EN" */,

// configuration_body_def_end

        input CLK_IN[7:0] = 8'b1111_1111,
        output CLK_OUTB[7:0],
        output CLK_OUTT[7:0]
    );
};
//grid device end


/*******************************************************************************

  Device    [CKEB]

  Author    [yqtan]

  Abstract  [The structure netlist of CKEB is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
//grid device structure netlist started

structure netlist of CKEB
{
    routing
    {
        ( CLK_IN[0] --> CLK_OUTB[0] ) = 150;
        ( CLK_IN[0] --> CLK_OUTT[0] ) = 150;
        ( CLK_IN[1] --> CLK_OUTB[1] ) = 150;
        ( CLK_IN[1] --> CLK_OUTT[1] ) = 150;
        ( CLK_IN[2] --> CLK_OUTB[2] ) = 150;
        ( CLK_IN[2] --> CLK_OUTT[2] ) = 150;
        ( CLK_IN[3] --> CLK_OUTB[3] ) = 150;
        ( CLK_IN[3] --> CLK_OUTT[3] ) = 150;
        ( CLK_IN[4] --> CLK_OUTB[4] ) = 150;
        ( CLK_IN[4] --> CLK_OUTT[4] ) = 150;
        ( CLK_IN[5] --> CLK_OUTB[5] ) = 150;
        ( CLK_IN[5] --> CLK_OUTT[5] ) = 150;
        ( CLK_IN[6] --> CLK_OUTB[6] ) = 150;
        ( CLK_IN[6] --> CLK_OUTT[6] ) = 150;
        ( CLK_IN[7] --> CLK_OUTB[7] ) = 150;
        ( CLK_IN[7] --> CLK_OUTT[7] ) = 150;

    }
};
//grid device structure netlist end


//grid device configure body started

configuration cfg of CKEB
{
    if ( CLK_IN[0] --> CLK_OUTB[0] )
    {
        SC_CLK0_EN := 1'b1;
    }

    if ( CLK_IN[0] --> CLK_OUTT[0] )
    {
        SC_CLK0_EN := 1'b1;
    }

    if ( CLK_IN[1] --> CLK_OUTB[1] )
    {
        SC_CLK1_EN := 1'b1;
    }

    if ( CLK_IN[1] --> CLK_OUTT[1] )
    {
        SC_CLK1_EN := 1'b1;
    }

    if ( CLK_IN[2] --> CLK_OUTB[2] )
    {
        SC_CLK2_EN := 1'b1;
    }

    if ( CLK_IN[2] --> CLK_OUTT[2] )
    {
        SC_CLK2_EN := 1'b1;
    }

    if ( CLK_IN[3] --> CLK_OUTB[3] )
    {
        SC_CLK3_EN := 1'b1;
    }

    if ( CLK_IN[3] --> CLK_OUTT[3] )
    {
        SC_CLK3_EN := 1'b1;
    }

    if ( CLK_IN[4] --> CLK_OUTB[4] )
    {
        SC_CLK4_EN := 1'b1;
    }

    if ( CLK_IN[4] --> CLK_OUTT[4] )
    {
        SC_CLK4_EN := 1'b1;
    }

    if ( CLK_IN[5] --> CLK_OUTB[5] )
    {
        SC_CLK5_EN := 1'b1;
    }

    if ( CLK_IN[5] --> CLK_OUTT[5] )
    {
        SC_CLK5_EN := 1'b1;
    }

    if ( CLK_IN[6] --> CLK_OUTB[6] )
    {
        SC_CLK6_EN := 1'b1;
    }

    if ( CLK_IN[6] --> CLK_OUTT[6] )
    {
        SC_CLK6_EN := 1'b1;
    }

    if ( CLK_IN[7] --> CLK_OUTB[7] )
    {
        SC_CLK7_EN := 1'b1;
    }

    if ( CLK_IN[7] --> CLK_OUTT[7] )
    {
        SC_CLK7_EN := 1'b1;
    }

};

//grid device configure body end

