# do run_cpu_tests.do
# 0
# ./test_scripts/results
# testdata/1_addi.hex.txt testdata/2_addiu.hex.txt testdata/9_addu.hex.txt testdata/11_beq.hex.txt testdata/12_bne.hex.txt testdata/16.26_lwsw.hex.txt testdata/16.26_lwsw2.hex.txt testdata/20_sll.hex.txt testdata/22_sltu.hex.txt testdata/25_subu.hex.txt testdata/101_swlwbnebeq.hex.txt testdata/102_regconflict.hex.txt testdata/103_regconflict_detected_2.hex.txt testdata/104_pizza_tower_test.hex.txt
# 14
# 0
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:29:22 on Dec 11,2025
# //  ModelSim PE 10.4c Jul 20 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 685 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:29:29 on Dec 11,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:29:29 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 685 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:29:36 on Dec 11,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:29:36 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 1705 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:29:43 on Dec 11,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:29:43 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 485 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:29:49 on Dec 11,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:29:49 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 685 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:29:55 on Dec 11,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:29:56 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 1095 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:30:03 on Dec 11,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:30:03 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 1285 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:30:09 on Dec 11,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:30:09 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 435 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:30:15 on Dec 11,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:30:16 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 895 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:30:22 on Dec 11,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:30:22 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 1705 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:30:30 on Dec 11,2025, Elapsed time: 0:00:08
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:30:30 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 325 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:30:37 on Dec 11,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:30:37 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 725 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:30:43 on Dec 11,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:30:43 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 245 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# End time: 17:30:50 on Dec 11,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
# vsim -quiet work._246tb_ex10_tb 
# Start time: 17:30:50 on Dec 11,2025
# ** Warning: (vsim-3017) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Too few port connections. Expected 80, found 79.
#    Time: 0 ps  Iteration: 0  Instance: /_246tb_ex10_tb/uut/sccpu File: ./cpupip8.srcs/sources_1/new/cpu.v
# ** Warning: (vsim-3722) ./cpupip8.srcs/sources_1/new/sccomp_dataflow.v(103): [TFMPC] - Missing connection for port 'rt_id_ex'.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
# ** Note: $stop    : ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v(272)
#    Time: 3425 ns  Iteration: 0  Instance: /_246tb_ex10_tb
# Break in Module _246tb_ex10_tb at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# Stopped at ./cpupip8.srcs/sim_1/new/_246tb_ex10_tb.v line 272
# BATCH TEST SUMMARY
# ==================================
# Total tests: 14
# Passed tests: 0
# Failed tests: 14
# Success rate: 0.00%
# ==================================
# file5796290
# End time: 17:30:57 on Dec 11,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 2
