Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/sai-ganesh/projects/posit-fpga/fpga/soc/arria10/ip/qsys_top/qsys_top_pio_1.ip --block-symbol-file --output-directory=/home/sai-ganesh/projects/posit-fpga/fpga/soc/arria10/ip/qsys_top/qsys_top_pio_1 --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys_top_pio_1.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/sai-ganesh/projects/posit-fpga/fpga/soc/arria10/ip/qsys_top/qsys_top_pio_1.ip --synthesis=VERILOG --output-directory=/home/sai-ganesh/projects/posit-fpga/fpga/soc/arria10/ip/qsys_top/qsys_top_pio_1 --family="Arria 10" --part=10AS066N3F40E2SG
Info: qsys_top_pio_1.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys_top_pio_1: "Transforming system: qsys_top_pio_1"
Info: qsys_top_pio_1: "Naming system components in system: qsys_top_pio_1"
Info: qsys_top_pio_1: "Processing generation queue"
Info: qsys_top_pio_1: "Generating: qsys_top_pio_1"
Info: qsys_top_pio_1: "Generating: qsys_top_pio_1_altera_avalon_pio_181_42xbd2q"
Info: pio_1: Starting RTL generation for module 'qsys_top_pio_1_altera_avalon_pio_181_42xbd2q'
Info: pio_1:   Generation command is [exec /home/sai-ganesh/intelFPGA_pro/18.1/quartus/linux64/perl/bin/perl -I /home/sai-ganesh/intelFPGA_pro/18.1/quartus/linux64/perl/lib -I /home/sai-ganesh/intelFPGA_pro/18.1/quartus/sopc_builder/bin/europa -I /home/sai-ganesh/intelFPGA_pro/18.1/quartus/sopc_builder/bin/perl_lib -I /home/sai-ganesh/intelFPGA_pro/18.1/quartus/sopc_builder/bin -I /home/sai-ganesh/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/sai-ganesh/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/sai-ganesh/intelFPGA_pro/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=qsys_top_pio_1_altera_avalon_pio_181_42xbd2q --dir=/tmp/alt8138_5844391680760311574.dir/0002_pio_1_gen/ --quartus_dir=/home/sai-ganesh/intelFPGA_pro/18.1/quartus --verilog --config=/tmp/alt8138_5844391680760311574.dir/0002_pio_1_gen//qsys_top_pio_1_altera_avalon_pio_181_42xbd2q_component_configuration.pl  --do_build_sim=0  ]
Info: pio_1: Done RTL generation for module 'qsys_top_pio_1_altera_avalon_pio_181_42xbd2q'
Info: qsys_top_pio_1: Done "qsys_top_pio_1" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsys_top_pio_1. No files generated.
Info: Finished: Generate IP Core Documentation
