Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.2/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot scanline_buffer_tb_behav --prj /home/jared/Research/vivado_workspace/scanline_buffer/vivado/project_1.sim/sim_1/behav/scanline_buffer_tb.prj xil_defaultlib.scanline_buffer_tb xil_defaultlib.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/scanline_buffer/vivado/project_1.srcs/sources_1/imports/vivado/scanline_buffer_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scanline_buffer_v1_0
INFO: [VRFC 10-165] Analyzing Verilog file "/home/jared/Research/vivado_workspace/scanline_buffer/vivado/project_1.srcs/sources_1/imports/vivado/scanline_buffer_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scanline_buffer_tb
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.scanline_buffer_v1_0
Compiling module xil_defaultlib.scanline_buffer_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot scanline_buffer_tb_behav
