[file:.\..\..\ip\USR_MEM.v]
Enabled=1
[file:.\..\..\ip\EFB_UFM.v]
Enabled=1
[file:.\..\..\src\UFM_WB_top.v]
Enabled=1
[file:.\..\..\sim\UFM_WB_TB.v]
Enabled=1
[file:.\..\..\src\efb_define_def.v]
Enabled=1
[View]
Entity=tb_controller
Architecture=
TopLevelType=3
[file:.\..\..\doc\RD1126\source\ipExpress\USR_MEM.v]
Enabled=1
[file:.\..\..\doc\RD1126\source\ipExpress\EFB_UFM.v]
Enabled=1
[file:.\..\..\doc\RD1126\source\UFM_WB_top.v]
Enabled=1
[file:.\..\..\doc\RD1126\testbench\UFM_WB_TB.v]
Enabled=1
[file:.\..\..\doc\RD1126\source\efb_define_def.v]
Enabled=1
[file:.\..\..\src\HEADER.v]
Enabled=1
[file:.\..\..\src\GPIO.v]
Enabled=1
[file:.\..\..\src\I2C.v]
Enabled=1
[file:.\..\..\src\TOP.v]
Enabled=1
[file:.\..\..\sim\i2c_master_registers.v]
Enabled=1
[file:.\..\..\sim\i2c_master_bit_ctrl.v]
Enabled=1
[file:.\..\..\sim\i2c_master_byte_ctrl.v]
Enabled=1
[file:.\..\..\sim\i2c_master_wb_top.v]
Enabled=1
[file:.\..\..\sim\DELAY.v]
Enabled=1
[file:.\..\..\sim\wb_master.v]
Enabled=1
[file:.\..\..\sim\tb_controller.v]
Enabled=1
[file:.\..\..\sim\i2c_master_defines.v]
Enabled=1
[file:.\..\..\src\efb_top.v]
Enabled=1
