// Seed: 1984713767
module module_0 (
    input tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    input supply1 id_3,
    output wand id_4,
    output wand id_5
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_5 = -1;
  logic id_18, id_19, id_20;
endmodule
module module_1 (
    input wor id_0,
    output logic id_1,
    input supply0 id_2,
    input wire id_3,
    output uwire id_4,
    input tri0 id_5,
    output wor id_6,
    input wire id_7,
    input tri1 id_8,
    output supply1 id_9
);
  always @(posedge (1)) begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_6,
      id_7,
      id_9,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
