xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
xst -intstyle ise -ifn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.xst" -ofn "E:/Workspace/Programmation/Github/Mandelbrot/VHDL/TOP_LEVEL.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Nexys4_Master.ucf -p xc7a100t-csg324-3 TOP_LEVEL.ngc TOP_LEVEL.ngd  
map -intstyle ise -p xc7a100t-csg324-3 -w -logic_opt off -ol high -t 1 -xt 0 -register_duplication off -r 4 -mt off -ir off -pr off -lc off -power off -o TOP_LEVEL_map.ncd TOP_LEVEL.ngd TOP_LEVEL.pcf 
par -w -intstyle ise -ol high -mt off TOP_LEVEL_map.ncd TOP_LEVEL.ncd TOP_LEVEL.pcf 
trce -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml TOP_LEVEL.twx TOP_LEVEL.ncd -o TOP_LEVEL.twr TOP_LEVEL.pcf -ucf Nexys4_Master.ucf 
bitgen -intstyle ise -f TOP_LEVEL.ut TOP_LEVEL.ncd 
