// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="TOP_TOP,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.554000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=8,HLS_SYN_DSP=0,HLS_SYN_FF=1561,HLS_SYN_LUT=3184,HLS_VERSION=2023_2}" *)

module TOP (
        ap_clk,
        ap_rst_n,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        IN_r_TDATA,
        IN_r_TVALID,
        IN_r_TREADY,
        OUT_r_TDATA,
        OUT_r_TVALID,
        OUT_r_TREADY
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;

input   ap_clk;
input   ap_rst_n;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [191:0] IN_r_TDATA;
input   IN_r_TVALID;
output   IN_r_TREADY;
output  [127:0] OUT_r_TDATA;
output   OUT_r_TVALID;
input   OUT_r_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;

 reg    ap_rst_n_inv;
(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    IN_r_TDATA_blk_n;
wire    ap_CS_fsm_state2;
reg    OUT_r_TDATA_blk_n;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state25;
wire   [63:0] outreg_q1;
wire    ap_CS_fsm_state24;
reg   [6:0] trunc_ln26_reg_1317;
wire    ap_CS_fsm_state23;
reg    ap_predicate_pred80_state24;
reg    ap_predicate_pred90_state24;
wire   [63:0] in_inst_fu_490_p1;
reg   [63:0] in_inst_reg_1279;
reg   [63:0] in_rs1_reg_1284;
reg   [63:0] in_rs2_reg_1289;
reg   [4:0] tmp_reg_1294;
reg   [2:0] tmp_7_reg_1299;
reg   [2:0] tmp_5_reg_1306;
reg   [1:0] tmp_s_reg_1312;
wire   [6:0] trunc_ln26_fu_560_p1;
wire   [1:0] trunc_ln219_fu_564_p1;
reg   [1:0] trunc_ln219_reg_1321;
wire    ap_CS_fsm_state8;
wire   [2:0] tmp_43_cast_fu_591_p3;
reg   [2:0] tmp_43_cast_reg_1325;
reg   [2:0] inreg_addr_6_reg_1331;
reg   [2:0] inreg_addr_7_reg_1336;
reg   [2:0] outreg_addr_2_reg_1341;
reg   [2:0] outreg_addr_3_reg_1346;
wire   [2:0] tmp_21_fu_651_p3;
reg   [2:0] tmp_21_reg_1360;
wire   [1:0] grp_fu_475_p4;
reg   [1:0] tmp_38_cast_reg_1365;
wire   [31:0] trunc_ln84_fu_711_p1;
reg   [31:0] trunc_ln84_reg_1370;
wire    ap_CS_fsm_state10;
reg   [31:0] op_0_reg_1375;
wire   [31:0] op_1_fu_725_p1;
reg   [31:0] op_1_reg_1380;
reg   [31:0] op_2_reg_1385;
wire   [1:0] add_ln88_fu_754_p2;
reg   [1:0] add_ln88_reg_1402;
wire    ap_CS_fsm_state11;
wire    grp_gmul_s_fu_455_ap_done;
reg    ap_predicate_op141_call_state11;
wire    grp_gmul_s_fu_460_ap_done;
reg    ap_predicate_op146_call_state11;
wire    grp_gmul_s_fu_465_ap_done;
reg    ap_predicate_op150_call_state11;
wire    grp_gmul_s_fu_470_ap_done;
reg    ap_predicate_op154_call_state11;
reg    ap_block_state11_on_subcall_done;
wire   [31:0] ia_assign_fu_760_p5;
reg   [31:0] ia_assign_reg_1407;
wire   [7:0] trunc_ln59_fu_770_p1;
reg   [7:0] trunc_ln59_reg_1412;
wire   [2:0] add_ln249_fu_985_p2;
reg   [2:0] add_ln249_reg_1417;
wire   [31:0] tempint_1_fu_1020_p5;
reg   [31:0] tempint_1_reg_1425;
wire    ap_CS_fsm_state18;
wire   [31:0] tempint_3_fu_1073_p5;
reg   [31:0] tempint_3_reg_1430;
wire   [31:0] tempint_5_fu_1126_p5;
reg   [31:0] tempint_5_reg_1435;
wire   [31:0] tempint_6_fu_1179_p5;
reg   [31:0] tempint_6_reg_1440;
wire    ap_CS_fsm_state19;
wire   [0:0] icmp_ln256_fu_1206_p2;
reg   [0:0] icmp_ln256_reg_1455;
reg   [2:0] inreg_address0;
reg    inreg_ce0;
reg    inreg_we0;
wire   [63:0] inreg_q0;
reg   [2:0] inreg_address1;
reg    inreg_ce1;
reg    inreg_we1;
wire   [63:0] inreg_q1;
reg   [2:0] outreg_address0;
reg    outreg_ce0;
reg    outreg_we0;
reg   [63:0] outreg_d0;
wire   [63:0] outreg_q0;
reg   [2:0] outreg_address1;
reg    outreg_ce1;
reg    outreg_we1;
reg   [63:0] outreg_d1;
wire    grp_TOP_Pipeline_1_fu_429_ap_start;
wire    grp_TOP_Pipeline_1_fu_429_ap_done;
wire    grp_TOP_Pipeline_1_fu_429_ap_idle;
wire    grp_TOP_Pipeline_1_fu_429_ap_ready;
wire   [31:0] grp_TOP_Pipeline_1_fu_429_ans_2_1_out;
wire    grp_TOP_Pipeline_1_fu_429_ans_2_1_out_ap_vld;
wire   [31:0] grp_TOP_Pipeline_1_fu_429_ans_1_1_out;
wire    grp_TOP_Pipeline_1_fu_429_ans_1_1_out_ap_vld;
wire   [31:0] grp_TOP_Pipeline_1_fu_429_ans_0_1_out;
wire    grp_TOP_Pipeline_1_fu_429_ans_0_1_out_ap_vld;
wire    grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start;
wire    grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_done;
wire    grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_idle;
wire    grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_ready;
wire   [31:0] grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ans_0_out;
wire    grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ans_0_out_ap_vld;
wire    grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start;
wire    grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_done;
wire    grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_idle;
wire    grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_ready;
wire   [2:0] grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_inreg_address0;
wire    grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_inreg_ce0;
wire   [2:0] grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_address0;
wire    grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_ce0;
wire    grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_we0;
wire   [63:0] grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_d0;
wire    grp_gmul_s_fu_455_ap_start;
wire    grp_gmul_s_fu_455_ap_idle;
wire    grp_gmul_s_fu_455_ap_ready;
wire   [31:0] grp_gmul_s_fu_455_ap_return;
wire    grp_gmul_s_fu_460_ap_start;
wire    grp_gmul_s_fu_460_ap_idle;
wire    grp_gmul_s_fu_460_ap_ready;
wire   [31:0] grp_gmul_s_fu_460_ap_return;
wire    grp_gmul_s_fu_465_ap_start;
wire    grp_gmul_s_fu_465_ap_idle;
wire    grp_gmul_s_fu_465_ap_ready;
wire   [31:0] grp_gmul_s_fu_465_ap_return;
wire    grp_gmul_s_fu_470_ap_start;
wire    grp_gmul_s_fu_470_ap_idle;
wire    grp_gmul_s_fu_470_ap_ready;
wire   [31:0] grp_gmul_s_fu_470_ap_return;
reg   [31:0] ans_2_3_reg_322;
wire    ap_CS_fsm_state14;
reg   [31:0] ans_1_3_reg_332;
reg   [31:0] ans_0_3_reg_342;
reg   [1:0] i_reg_352;
reg   [31:0] ans_2_4_reg_364;
wire    ap_CS_fsm_state13;
reg   [31:0] ans_1_4_reg_379;
reg   [31:0] ans_0_4_reg_394;
reg   [63:0] ap_phi_mux_out_data_4_phi_fu_414_p10;
reg   [63:0] out_data_4_reg_409;
wire    ap_CS_fsm_state7;
reg    ap_predicate_pred356_state8;
reg    grp_TOP_Pipeline_1_fu_429_ap_start_reg;
wire    ap_CS_fsm_state9;
reg    grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start_reg;
wire   [0:0] icmp_ln88_fu_748_p2;
wire    ap_CS_fsm_state12;
reg    grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start_reg;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
reg    grp_gmul_s_fu_455_ap_start_reg;
reg    grp_gmul_s_fu_460_ap_start_reg;
reg    grp_gmul_s_fu_465_ap_start_reg;
reg    grp_gmul_s_fu_470_ap_start_reg;
wire   [63:0] zext_ln240_fu_599_p1;
reg    ap_predicate_pred369_state8;
wire   [63:0] tmp_44_cast_fu_611_p1;
wire   [63:0] zext_ln240_1_fu_623_p1;
wire   [63:0] zext_ln241_fu_634_p1;
wire   [63:0] zext_ln236_fu_665_p1;
reg    ap_predicate_pred80_state8;
wire   [63:0] zext_ln237_fu_676_p1;
wire   [63:0] zext_ln227_fu_695_p1;
wire   [63:0] zext_ln228_fu_706_p1;
wire   [63:0] zext_ln249_fu_1192_p1;
wire   [63:0] zext_ln235_fu_1215_p1;
wire    ap_CS_fsm_state22;
reg    ap_predicate_pred80_state23;
wire   [63:0] zext_ln232_fu_1232_p1;
reg    ap_predicate_pred90_state23;
reg   [31:0] ans_0_0_fu_168;
reg   [31:0] ans_1_0_fu_172;
reg   [31:0] ans_2_0_fu_176;
wire    ap_CS_fsm_state17;
wire   [63:0] rt1_fu_775_p3;
wire   [63:0] rt2_fu_783_p3;
wire   [63:0] rt1_1_fu_943_p9;
wire   [63:0] rt2_1_fu_964_p9;
wire   [6:0] mul_ln219_fu_571_p2;
wire   [2:0] grp_fu_544_p0;
wire   [1:0] grp_fu_544_p2;
wire   [2:0] mul_ln219_fu_571_p0;
wire   [4:0] mul_ln219_fu_571_p1;
wire   [2:0] index1_fu_578_p3;
wire   [2:0] tmp_44_fu_605_p2;
wire   [2:0] add_ln240_fu_617_p2;
wire   [2:0] index2_fu_585_p2;
wire   [2:0] add_ln241_fu_628_p2;
wire   [2:0] add_ln236_fu_659_p2;
wire   [2:0] add_ln237_fu_670_p2;
wire   [2:0] tmp_19_fu_681_p3;
wire   [2:0] add_ln227_fu_689_p2;
wire   [2:0] add_ln228_fu_700_p2;
wire   [7:0] tmp_41_fu_913_p4;
wire   [7:0] tmp_34_fu_871_p4;
wire   [7:0] tmp_28_fu_841_p4;
wire   [7:0] out2_fu_811_p4;
wire   [7:0] trunc_ln156_1_fu_905_p1;
wire   [7:0] trunc_ln156_2_fu_909_p1;
wire   [7:0] trunc_ln156_fu_901_p1;
wire   [7:0] out1_fu_807_p1;
wire   [7:0] tmp_43_fu_933_p4;
wire   [7:0] tmp_36_fu_891_p4;
wire   [7:0] tmp_30_fu_861_p4;
wire   [7:0] tmp_24_fu_831_p4;
wire   [7:0] tmp_42_fu_923_p4;
wire   [7:0] tmp_35_fu_881_p4;
wire   [7:0] tmp_29_fu_851_p4;
wire   [7:0] out3_fu_821_p4;
wire   [7:0] tmp_23_fu_1006_p4;
wire   [7:0] trunc_ln118_fu_1016_p1;
wire   [7:0] tmp_22_fu_996_p4;
wire   [7:0] tempint_fu_992_p1;
wire   [7:0] tmp_27_fu_1063_p4;
wire   [7:0] tmp_26_fu_1053_p4;
wire   [7:0] tmp_25_fu_1043_p4;
wire   [7:0] tempint_2_fu_1033_p4;
wire   [7:0] tmp_33_fu_1116_p4;
wire   [7:0] tmp_32_fu_1106_p4;
wire   [7:0] tmp_31_fu_1096_p4;
wire   [7:0] tempint_4_fu_1086_p4;
wire   [7:0] tmp_40_fu_1169_p4;
wire   [7:0] tmp_39_fu_1159_p4;
wire   [7:0] tmp_38_fu_1149_p4;
wire   [7:0] tmp_37_fu_1139_p4;
wire   [2:0] add_ln235_fu_1211_p2;
wire   [2:0] tmp_20_fu_1220_p3;
wire   [2:0] add_ln232_fu_1227_p2;
reg    grp_fu_544_ap_start;
wire    grp_fu_544_ap_done;
reg    grp_fu_544_ce;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
wire    regslice_both_OUT_r_V_data_V_U_apdone_blk;
reg    ap_block_state25;
reg   [24:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_predicate_pred1100_state8;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    regslice_both_IN_r_V_data_V_U_apdone_blk;
wire   [191:0] IN_r_TDATA_int_regslice;
wire    IN_r_TVALID_int_regslice;
reg    IN_r_TREADY_int_regslice;
wire    regslice_both_IN_r_V_data_V_U_ack_in;
wire   [127:0] OUT_r_TDATA_int_regslice;
reg    OUT_r_TVALID_int_regslice;
wire    OUT_r_TREADY_int_regslice;
wire    regslice_both_OUT_r_V_data_V_U_vld_out;
wire   [6:0] mul_ln219_fu_571_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
   ap_CS_fsm = 25'd1;
   grp_TOP_Pipeline_1_fu_429_ap_start_reg = 1'b0;
   grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start_reg = 1'b0;
   grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start_reg = 1'b0;
   grp_gmul_s_fu_455_ap_start_reg = 1'b0;
   grp_gmul_s_fu_460_ap_start_reg = 1'b0;
   grp_gmul_s_fu_465_ap_start_reg = 1'b0;
   grp_gmul_s_fu_470_ap_start_reg = 1'b0;
   ans_0_0_fu_168 = 32'd0;
   ans_1_0_fu_172 = 32'd0;
   ans_2_0_fu_176 = 32'd0;
end

TOP_inreg_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
inreg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(inreg_address0),
    .ce0(inreg_ce0),
    .we0(inreg_we0),
    .d0(in_rs2_reg_1289),
    .q0(inreg_q0),
    .address1(inreg_address1),
    .ce1(inreg_ce1),
    .we1(inreg_we1),
    .d1(in_rs1_reg_1284),
    .q1(inreg_q1)
);

TOP_inreg_RAM_AUTO_1R1W #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
outreg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(outreg_address0),
    .ce0(outreg_ce0),
    .we0(outreg_we0),
    .d0(outreg_d0),
    .q0(outreg_q0),
    .address1(outreg_address1),
    .ce1(outreg_ce1),
    .we1(outreg_we1),
    .d1(outreg_d1),
    .q1(outreg_q1)
);

TOP_TOP_Pipeline_1 grp_TOP_Pipeline_1_fu_429(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TOP_Pipeline_1_fu_429_ap_start),
    .ap_done(grp_TOP_Pipeline_1_fu_429_ap_done),
    .ap_idle(grp_TOP_Pipeline_1_fu_429_ap_idle),
    .ap_ready(grp_TOP_Pipeline_1_fu_429_ap_ready),
    .ans_2_0(ans_2_0_fu_176),
    .ans_1_0(ans_1_0_fu_172),
    .ans_0_0(ans_0_0_fu_168),
    .ans_2_1_out(grp_TOP_Pipeline_1_fu_429_ans_2_1_out),
    .ans_2_1_out_ap_vld(grp_TOP_Pipeline_1_fu_429_ans_2_1_out_ap_vld),
    .ans_1_1_out(grp_TOP_Pipeline_1_fu_429_ans_1_1_out),
    .ans_1_1_out_ap_vld(grp_TOP_Pipeline_1_fu_429_ans_1_1_out_ap_vld),
    .ans_0_1_out(grp_TOP_Pipeline_1_fu_429_ans_0_1_out),
    .ans_0_1_out_ap_vld(grp_TOP_Pipeline_1_fu_429_ans_0_1_out_ap_vld)
);

TOP_TOP_Pipeline_VITIS_LOOP_49_1 grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start),
    .ap_done(grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_done),
    .ap_idle(grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_idle),
    .ap_ready(grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_ready),
    .empty(trunc_ln59_reg_1412),
    .ia_assign(ia_assign_reg_1407),
    .ans_0_out(grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ans_0_out),
    .ans_0_out_ap_vld(grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ans_0_out_ap_vld)
);

TOP_TOP_Pipeline_VITIS_LOOP_28_1 grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start),
    .ap_done(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_done),
    .ap_idle(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_idle),
    .ap_ready(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_ready),
    .zext_ln240(tmp_43_cast_reg_1325),
    .inreg_address0(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_inreg_address0),
    .inreg_ce0(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_inreg_ce0),
    .inreg_q0(inreg_q0),
    .outreg_address0(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_address0),
    .outreg_ce0(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_ce0),
    .outreg_we0(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_we0),
    .outreg_d0(grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_d0)
);

TOP_gmul_s grp_gmul_s_fu_455(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gmul_s_fu_455_ap_start),
    .ap_done(grp_gmul_s_fu_455_ap_done),
    .ap_idle(grp_gmul_s_fu_455_ap_idle),
    .ap_ready(grp_gmul_s_fu_455_ap_ready),
    .ia(tempint_1_reg_1425),
    .ap_return(grp_gmul_s_fu_455_ap_return)
);

TOP_gmul_s grp_gmul_s_fu_460(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gmul_s_fu_460_ap_start),
    .ap_done(grp_gmul_s_fu_460_ap_done),
    .ap_idle(grp_gmul_s_fu_460_ap_idle),
    .ap_ready(grp_gmul_s_fu_460_ap_ready),
    .ia(tempint_3_reg_1430),
    .ap_return(grp_gmul_s_fu_460_ap_return)
);

TOP_gmul_s grp_gmul_s_fu_465(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gmul_s_fu_465_ap_start),
    .ap_done(grp_gmul_s_fu_465_ap_done),
    .ap_idle(grp_gmul_s_fu_465_ap_idle),
    .ap_ready(grp_gmul_s_fu_465_ap_ready),
    .ia(tempint_5_reg_1435),
    .ap_return(grp_gmul_s_fu_465_ap_return)
);

TOP_gmul_s grp_gmul_s_fu_470(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_gmul_s_fu_470_ap_start),
    .ap_done(grp_gmul_s_fu_470_ap_done),
    .ap_idle(grp_gmul_s_fu_470_ap_idle),
    .ap_ready(grp_gmul_s_fu_470_ap_ready),
    .ia(tempint_6_reg_1440),
    .ap_return(grp_gmul_s_fu_470_ap_return)
);

TOP_urem_3ns_3ns_2_7_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_3ns_3ns_2_7_seq_1_U18(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .start(grp_fu_544_ap_start),
    .done(grp_fu_544_ap_done),
    .din0(grp_fu_544_p0),
    .din1(3'd3),
    .ce(grp_fu_544_ce),
    .dout(grp_fu_544_p2)
);

TOP_mul_3ns_5ns_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_3ns_5ns_7_1_1_U19(
    .din0(mul_ln219_fu_571_p0),
    .din1(mul_ln219_fu_571_p1),
    .dout(mul_ln219_fu_571_p2)
);

TOP_mux_3_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_3_2_32_1_1_U20(
    .din0(op_0_reg_1375),
    .din1(op_1_reg_1380),
    .din2(op_2_reg_1385),
    .din3(i_reg_352),
    .dout(ia_assign_fu_760_p5)
);

TOP_regslice_both #(
    .DataWidth( 192 ))
regslice_both_IN_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(IN_r_TDATA),
    .vld_in(IN_r_TVALID),
    .ack_in(regslice_both_IN_r_V_data_V_U_ack_in),
    .data_out(IN_r_TDATA_int_regslice),
    .vld_out(IN_r_TVALID_int_regslice),
    .ack_out(IN_r_TREADY_int_regslice),
    .apdone_blk(regslice_both_IN_r_V_data_V_U_apdone_blk)
);

TOP_regslice_both #(
    .DataWidth( 128 ))
regslice_both_OUT_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(OUT_r_TDATA_int_regslice),
    .vld_in(OUT_r_TVALID_int_regslice),
    .ack_in(OUT_r_TREADY_int_regslice),
    .data_out(OUT_r_TDATA),
    .vld_out(regslice_both_OUT_r_V_data_V_U_vld_out),
    .ack_out(OUT_r_TREADY),
    .apdone_blk(regslice_both_OUT_r_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TOP_Pipeline_1_fu_429_ap_start_reg <= 1'b0;
    end else begin
        if (((trunc_ln26_reg_1317 == 7'd123) & (1'b1 == ap_CS_fsm_state8) & (trunc_ln219_fu_564_p1 == 2'd1))) begin
            grp_TOP_Pipeline_1_fu_429_ap_start_reg <= 1'b1;
        end else if ((grp_TOP_Pipeline_1_fu_429_ap_ready == 1'b1)) begin
            grp_TOP_Pipeline_1_fu_429_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state15)) begin
            grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start_reg <= 1'b1;
        end else if ((grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_ready == 1'b1)) begin
            grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln88_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & (trunc_ln219_reg_1321 == 2'd1))) begin
            grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start_reg <= 1'b1;
        end else if ((grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_ready == 1'b1)) begin
            grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gmul_s_fu_455_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_gmul_s_fu_455_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_s_fu_455_ap_ready == 1'b1)) begin
            grp_gmul_s_fu_455_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gmul_s_fu_460_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_gmul_s_fu_460_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_s_fu_460_ap_ready == 1'b1)) begin
            grp_gmul_s_fu_460_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gmul_s_fu_465_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_gmul_s_fu_465_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_s_fu_465_ap_ready == 1'b1)) begin
            grp_gmul_s_fu_465_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_gmul_s_fu_470_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_gmul_s_fu_470_ap_start_reg <= 1'b1;
        end else if ((grp_gmul_s_fu_470_ap_ready == 1'b1)) begin
            grp_gmul_s_fu_470_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ans_0_3_reg_342 <= ans_0_4_reg_394;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ans_0_3_reg_342 <= grp_TOP_Pipeline_1_fu_429_ans_0_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((i_reg_352 == 2'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        ans_0_4_reg_394 <= grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ans_0_out;
    end else if (((~(i_reg_352 == 2'd1) & ~(i_reg_352 == 2'd0) & (1'b1 == ap_CS_fsm_state13)) | ((i_reg_352 == 2'd1) & (1'b1 == ap_CS_fsm_state13)))) begin
        ans_0_4_reg_394 <= ans_0_3_reg_342;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ans_1_3_reg_332 <= ans_1_4_reg_379;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ans_1_3_reg_332 <= grp_TOP_Pipeline_1_fu_429_ans_1_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((i_reg_352 == 2'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        ans_1_4_reg_379 <= grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ans_0_out;
    end else if (((~(i_reg_352 == 2'd1) & ~(i_reg_352 == 2'd0) & (1'b1 == ap_CS_fsm_state13)) | ((i_reg_352 == 2'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        ans_1_4_reg_379 <= ans_1_3_reg_332;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        ans_2_3_reg_322 <= ans_2_4_reg_364;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        ans_2_3_reg_322 <= grp_TOP_Pipeline_1_fu_429_ans_2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((((i_reg_352 == 2'd1) & (1'b1 == ap_CS_fsm_state13)) | ((i_reg_352 == 2'd0) & (1'b1 == ap_CS_fsm_state13)))) begin
        ans_2_4_reg_364 <= ans_2_3_reg_322;
    end else if ((~(i_reg_352 == 2'd1) & ~(i_reg_352 == 2'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        ans_2_4_reg_364 <= grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ans_0_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        i_reg_352 <= add_ln88_reg_1402;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        i_reg_352 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln26_reg_1317 == 7'd123) & (1'b1 == ap_CS_fsm_state20) & (1'b1 == OUT_r_TREADY_int_regslice))) begin
        out_data_4_reg_409 <= outreg_q0;
    end else if (((ap_predicate_pred356_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        out_data_4_reg_409 <= 64'd0;
    end else if ((((ap_predicate_pred90_state24 == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((ap_predicate_pred80_state24 == 1'b1) & (1'b1 == ap_CS_fsm_state24)))) begin
        out_data_4_reg_409 <= outreg_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln249_reg_1417 <= add_ln249_fu_985_p2;
        ia_assign_reg_1407 <= ia_assign_fu_760_p5;
        trunc_ln59_reg_1412 <= trunc_ln59_fu_770_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done))) begin
        add_ln88_reg_1402 <= add_ln88_fu_754_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln88_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & (trunc_ln219_reg_1321 == 2'd1))) begin
        ans_0_0_fu_168 <= ans_0_3_reg_342;
        ans_1_0_fu_172 <= ans_1_3_reg_332;
        ans_2_0_fu_176 <= ans_2_3_reg_322;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_predicate_pred1100_state8 <= ((trunc_ln26_reg_1317 == 7'd43) | (trunc_ln26_reg_1317 == 7'd91));
        ap_predicate_pred356_state8 <= (trunc_ln26_reg_1317 == 7'd11);
        ap_predicate_pred369_state8 <= (trunc_ln26_reg_1317 == 7'd123);
        ap_predicate_pred80_state8 <= (trunc_ln26_reg_1317 == 7'd91);
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_predicate_pred80_state23 <= (trunc_ln26_reg_1317 == 7'd91);
        ap_predicate_pred90_state23 <= (trunc_ln26_reg_1317 == 7'd43);
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_predicate_pred80_state24 <= (trunc_ln26_reg_1317 == 7'd91);
        ap_predicate_pred90_state24 <= (trunc_ln26_reg_1317 == 7'd43);
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        icmp_ln256_reg_1455 <= icmp_ln256_fu_1206_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        in_inst_reg_1279 <= in_inst_fu_490_p1;
        in_rs1_reg_1284 <= {{IN_r_TDATA_int_regslice[127:64]}};
        in_rs2_reg_1289 <= {{IN_r_TDATA_int_regslice[191:128]}};
        tmp_5_reg_1306 <= {{IN_r_TDATA_int_regslice[31:29]}};
        tmp_7_reg_1299 <= {{IN_r_TDATA_int_regslice[14:12]}};
        tmp_reg_1294 <= {{IN_r_TDATA_int_regslice[11:7]}};
        tmp_s_reg_1312 <= {{IN_r_TDATA_int_regslice[27:26]}};
        trunc_ln26_reg_1317 <= trunc_ln26_fu_560_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        inreg_addr_6_reg_1331[2 : 1] <= zext_ln240_fu_599_p1[2 : 1];
        inreg_addr_7_reg_1336[2 : 1] <= tmp_44_cast_fu_611_p1[2 : 1];
        outreg_addr_2_reg_1341[2 : 1] <= zext_ln240_fu_599_p1[2 : 1];
        outreg_addr_3_reg_1346[2 : 1] <= tmp_44_cast_fu_611_p1[2 : 1];
        tmp_21_reg_1360[2 : 1] <= tmp_21_fu_651_p3[2 : 1];
        tmp_38_cast_reg_1365 <= {{mul_ln219_fu_571_p2[6:5]}};
        tmp_43_cast_reg_1325[2 : 1] <= tmp_43_cast_fu_591_p3[2 : 1];
        trunc_ln219_reg_1321 <= trunc_ln219_fu_564_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        op_0_reg_1375 <= {{inreg_q1[63:32]}};
        op_1_reg_1380 <= op_1_fu_725_p1;
        op_2_reg_1385 <= {{inreg_q0[63:32]}};
        trunc_ln84_reg_1370 <= trunc_ln84_fu_711_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        tempint_1_reg_1425 <= tempint_1_fu_1020_p5;
        tempint_3_reg_1430 <= tempint_3_fu_1073_p5;
        tempint_5_reg_1435 <= tempint_5_fu_1126_p5;
        tempint_6_reg_1440 <= tempint_6_fu_1179_p5;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        IN_r_TDATA_blk_n = IN_r_TVALID_int_regslice;
    end else begin
        IN_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == IN_r_TVALID_int_regslice))) begin
        IN_r_TREADY_int_regslice = 1'b1;
    end else begin
        IN_r_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state20))) begin
        OUT_r_TDATA_blk_n = OUT_r_TREADY_int_regslice;
    end else begin
        OUT_r_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (1'b1 == OUT_r_TREADY_int_regslice))) begin
        OUT_r_TVALID_int_regslice = 1'b1;
    end else begin
        OUT_r_TVALID_int_regslice = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state11_on_subcall_done)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

always @ (*) begin
    if ((grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_done == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == OUT_r_TREADY_int_regslice)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_block_state25) | (1'b0 == OUT_r_TREADY_int_regslice))) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == IN_r_TVALID_int_regslice)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_TOP_Pipeline_1_fu_429_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state25) | (1'b0 == OUT_r_TREADY_int_regslice)) & (icmp_ln256_reg_1455 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln26_reg_1317 == 7'd123) & (1'b1 == ap_CS_fsm_state20))) begin
        ap_phi_mux_out_data_4_phi_fu_414_p10 = outreg_q0;
    end else begin
        ap_phi_mux_out_data_4_phi_fu_414_p10 = out_data_4_reg_409;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state25) | (1'b0 == OUT_r_TREADY_int_regslice)) & (icmp_ln256_reg_1455 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == IN_r_TVALID_int_regslice))) begin
        grp_fu_544_ap_start = 1'b1;
    end else begin
        grp_fu_544_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state8))) begin
        grp_fu_544_ce = 1'b1;
    end else begin
        grp_fu_544_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state9))) begin
        inreg_address0 = inreg_addr_7_reg_1336;
    end else if (((ap_predicate_pred356_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        inreg_address0 = zext_ln228_fu_706_p1;
    end else if (((ap_predicate_pred80_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        inreg_address0 = zext_ln237_fu_676_p1;
    end else if (((ap_predicate_pred369_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        inreg_address0 = zext_ln241_fu_634_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        inreg_address0 = grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_inreg_address0;
    end else begin
        inreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state9))) begin
        inreg_address1 = inreg_addr_6_reg_1331;
    end else if (((ap_predicate_pred356_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        inreg_address1 = zext_ln227_fu_695_p1;
    end else if (((ap_predicate_pred80_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        inreg_address1 = zext_ln236_fu_665_p1;
    end else if (((ap_predicate_pred369_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        inreg_address1 = zext_ln240_1_fu_623_p1;
    end else begin
        inreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((grp_TOP_Pipeline_1_fu_429_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((ap_predicate_pred80_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_pred369_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_pred356_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        inreg_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        inreg_ce0 = grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_inreg_ce0;
    end else begin
        inreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | ((grp_TOP_Pipeline_1_fu_429_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)) | ((ap_predicate_pred80_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_pred369_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_pred356_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        inreg_ce1 = 1'b1;
    end else begin
        inreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred80_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_pred369_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_pred356_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        inreg_we0 = 1'b1;
    end else begin
        inreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_pred80_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_pred369_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | ((ap_predicate_pred356_state8 == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        inreg_we1 = 1'b1;
    end else begin
        inreg_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        outreg_address0 = zext_ln249_fu_1192_p1;
    end else if ((((icmp_ln88_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (trunc_ln219_reg_1321 == 2'd1)) | (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2) & (1'b1 == ap_CS_fsm_state11)))) begin
        outreg_address0 = outreg_addr_3_reg_1346;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        outreg_address0 = grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_address0;
    end else begin
        outreg_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_predicate_pred90_state23 == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        outreg_address1 = zext_ln232_fu_1232_p1;
    end else if (((ap_predicate_pred80_state23 == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        outreg_address1 = zext_ln235_fu_1215_p1;
    end else if ((((icmp_ln88_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (trunc_ln219_reg_1321 == 2'd1)) | (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2) & (1'b1 == ap_CS_fsm_state11)))) begin
        outreg_address1 = outreg_addr_2_reg_1341;
    end else begin
        outreg_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((icmp_ln88_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & (trunc_ln219_reg_1321 == 2'd1)) | (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done)))) begin
        outreg_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        outreg_ce0 = grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_ce0;
    end else begin
        outreg_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln88_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & (trunc_ln219_reg_1321 == 2'd1)) | ((ap_predicate_pred90_state23 == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | ((ap_predicate_pred80_state23 == 1'b1) & (1'b1 == ap_CS_fsm_state23)) | (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done)))) begin
        outreg_ce1 = 1'b1;
    end else begin
        outreg_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        outreg_d0 = rt2_1_fu_964_p9;
    end else if (((icmp_ln88_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (trunc_ln219_reg_1321 == 2'd1))) begin
        outreg_d0 = rt2_fu_783_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        outreg_d0 = grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_d0;
    end else begin
        outreg_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        if ((~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2))) begin
            outreg_d1 = rt1_1_fu_943_p9;
        end else if (((icmp_ln88_fu_748_p2 == 1'd1) & (trunc_ln219_reg_1321 == 2'd1))) begin
            outreg_d1 = rt1_fu_775_p3;
        end else begin
            outreg_d1 = 'bx;
        end
    end else begin
        outreg_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln88_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & (trunc_ln219_reg_1321 == 2'd1)) | (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done)))) begin
        outreg_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        outreg_we0 = grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_outreg_we0;
    end else begin
        outreg_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln88_fu_748_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & (trunc_ln219_reg_1321 == 2'd1)) | (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done)))) begin
        outreg_we1 = 1'b1;
    end else begin
        outreg_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'b1 == IN_r_TVALID_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if ((~(trunc_ln219_fu_564_p1 == 2'd1) & ~(trunc_ln219_fu_564_p1 == 2'd2) & (trunc_ln26_reg_1317 == 7'd123) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else if (((trunc_ln26_reg_1317 == 7'd123) & (1'b1 == ap_CS_fsm_state8) & (trunc_ln219_fu_564_p1 == 2'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if (((trunc_ln26_reg_1317 == 7'd123) & (1'b1 == ap_CS_fsm_state8) & (trunc_ln219_fu_564_p1 == 2'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if (((1'b1 == ap_CS_fsm_state8) & (ap_predicate_pred1100_state8 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((grp_TOP_Pipeline_1_fu_429_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & ((trunc_ln219_reg_1321 == 2'd2) | (~(trunc_ln219_reg_1321 == 2'd1) | (icmp_ln88_fu_748_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if (((icmp_ln88_fu_748_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state11) & (1'b0 == ap_block_state11_on_subcall_done) & (trunc_ln219_reg_1321 == 2'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (1'b1 == OUT_r_TREADY_int_regslice))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state25 : begin
            if ((~((1'b1 == ap_block_state25) | (1'b0 == OUT_r_TREADY_int_regslice)) & (icmp_ln256_reg_1455 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~((1'b1 == ap_block_state25) | (1'b0 == OUT_r_TREADY_int_regslice)) & (icmp_ln256_reg_1455 == 1'd0) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign IN_r_TREADY = regslice_both_IN_r_V_data_V_U_ack_in;

assign OUT_r_TDATA_int_regslice = {{{ap_phi_mux_out_data_4_phi_fu_414_p10}, {59'd0}}, {tmp_reg_1294}};

assign OUT_r_TVALID = regslice_both_OUT_r_V_data_V_U_vld_out;

assign add_ln227_fu_689_p2 = (tmp_19_fu_681_p3 + index1_fu_578_p3);

assign add_ln228_fu_700_p2 = (tmp_19_fu_681_p3 + index2_fu_585_p2);

assign add_ln232_fu_1227_p2 = (tmp_20_fu_1220_p3 + tmp_7_reg_1299);

assign add_ln235_fu_1211_p2 = (tmp_21_reg_1360 + tmp_7_reg_1299);

assign add_ln236_fu_659_p2 = (tmp_21_fu_651_p3 + index1_fu_578_p3);

assign add_ln237_fu_670_p2 = (tmp_21_fu_651_p3 + index2_fu_585_p2);

assign add_ln240_fu_617_p2 = (tmp_43_cast_fu_591_p3 + index1_fu_578_p3);

assign add_ln241_fu_628_p2 = (tmp_43_cast_fu_591_p3 + index2_fu_585_p2);

assign add_ln249_fu_985_p2 = (tmp_43_cast_reg_1325 + tmp_7_reg_1299);

assign add_ln88_fu_754_p2 = (i_reg_352 + 2'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state11_on_subcall_done = (((ap_predicate_op154_call_state11 == 1'b1) & (grp_gmul_s_fu_470_ap_done == 1'b0)) | ((ap_predicate_op150_call_state11 == 1'b1) & (grp_gmul_s_fu_465_ap_done == 1'b0)) | ((ap_predicate_op146_call_state11 == 1'b1) & (grp_gmul_s_fu_460_ap_done == 1'b0)) | ((ap_predicate_op141_call_state11 == 1'b1) & (grp_gmul_s_fu_455_ap_done == 1'b0)));
end

always @ (*) begin
    ap_block_state25 = ((1'b0 == OUT_r_TREADY_int_regslice) | (regslice_both_OUT_r_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_predicate_op141_call_state11 = (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2));
end

always @ (*) begin
    ap_predicate_op146_call_state11 = (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2));
end

always @ (*) begin
    ap_predicate_op150_call_state11 = (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2));
end

always @ (*) begin
    ap_predicate_op154_call_state11 = (~(trunc_ln219_reg_1321 == 2'd1) & ~(trunc_ln219_reg_1321 == 2'd2));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_TOP_Pipeline_1_fu_429_ap_start = grp_TOP_Pipeline_1_fu_429_ap_start_reg;

assign grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start = grp_TOP_Pipeline_VITIS_LOOP_28_1_fu_446_ap_start_reg;

assign grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start = grp_TOP_Pipeline_VITIS_LOOP_49_1_fu_439_ap_start_reg;

assign grp_fu_475_p4 = {{mul_ln219_fu_571_p2[6:5]}};

assign grp_fu_544_p0 = {{IN_r_TDATA_int_regslice[31:29]}};

assign grp_gmul_s_fu_455_ap_start = grp_gmul_s_fu_455_ap_start_reg;

assign grp_gmul_s_fu_460_ap_start = grp_gmul_s_fu_460_ap_start_reg;

assign grp_gmul_s_fu_465_ap_start = grp_gmul_s_fu_465_ap_start_reg;

assign grp_gmul_s_fu_470_ap_start = grp_gmul_s_fu_470_ap_start_reg;

assign icmp_ln256_fu_1206_p2 = ((in_inst_reg_1279 == 64'd0) ? 1'b1 : 1'b0);

assign icmp_ln88_fu_748_p2 = ((i_reg_352 == 2'd3) ? 1'b1 : 1'b0);

assign in_inst_fu_490_p1 = IN_r_TDATA_int_regslice[63:0];

assign index1_fu_578_p3 = {{tmp_s_reg_1312}, {1'd0}};

assign index2_fu_585_p2 = (index1_fu_578_p3 | 3'd1);

assign mul_ln219_fu_571_p0 = mul_ln219_fu_571_p00;

assign mul_ln219_fu_571_p00 = tmp_5_reg_1306;

assign mul_ln219_fu_571_p1 = 7'd11;

assign op_1_fu_725_p1 = inreg_q0[31:0];

assign out1_fu_807_p1 = grp_gmul_s_fu_455_ap_return[7:0];

assign out2_fu_811_p4 = {{grp_gmul_s_fu_455_ap_return[15:8]}};

assign out3_fu_821_p4 = {{grp_gmul_s_fu_455_ap_return[23:16]}};

assign rt1_1_fu_943_p9 = {{{{{{{{tmp_41_fu_913_p4}, {tmp_34_fu_871_p4}}, {tmp_28_fu_841_p4}}, {out2_fu_811_p4}}, {trunc_ln156_1_fu_905_p1}}, {trunc_ln156_2_fu_909_p1}}, {trunc_ln156_fu_901_p1}}, {out1_fu_807_p1}};

assign rt1_fu_775_p3 = {{ans_0_3_reg_342}, {trunc_ln84_reg_1370}};

assign rt2_1_fu_964_p9 = {{{{{{{{tmp_43_fu_933_p4}, {tmp_36_fu_891_p4}}, {tmp_30_fu_861_p4}}, {tmp_24_fu_831_p4}}, {tmp_42_fu_923_p4}}, {tmp_35_fu_881_p4}}, {tmp_29_fu_851_p4}}, {out3_fu_821_p4}};

assign rt2_fu_783_p3 = {{ans_2_3_reg_322}, {ans_1_3_reg_332}};

assign tempint_1_fu_1020_p5 = {{{{tmp_23_fu_1006_p4}, {trunc_ln118_fu_1016_p1}}, {tmp_22_fu_996_p4}}, {tempint_fu_992_p1}};

assign tempint_2_fu_1033_p4 = {{inreg_q1[15:8]}};

assign tempint_3_fu_1073_p5 = {{{{tmp_27_fu_1063_p4}, {tmp_26_fu_1053_p4}}, {tmp_25_fu_1043_p4}}, {tempint_2_fu_1033_p4}};

assign tempint_4_fu_1086_p4 = {{inreg_q1[23:16]}};

assign tempint_5_fu_1126_p5 = {{{{tmp_33_fu_1116_p4}, {tmp_32_fu_1106_p4}}, {tmp_31_fu_1096_p4}}, {tempint_4_fu_1086_p4}};

assign tempint_6_fu_1179_p5 = {{{{tmp_40_fu_1169_p4}, {tmp_39_fu_1159_p4}}, {tmp_38_fu_1149_p4}}, {tmp_37_fu_1139_p4}};

assign tempint_fu_992_p1 = inreg_q1[7:0];

assign tmp_19_fu_681_p3 = {{grp_fu_475_p4}, {1'd0}};

assign tmp_20_fu_1220_p3 = {{tmp_38_cast_reg_1365}, {1'd0}};

assign tmp_21_fu_651_p3 = {{grp_fu_475_p4}, {1'd0}};

assign tmp_22_fu_996_p4 = {{inreg_q1[39:32]}};

assign tmp_23_fu_1006_p4 = {{inreg_q0[39:32]}};

assign tmp_24_fu_831_p4 = {{grp_gmul_s_fu_455_ap_return[31:24]}};

assign tmp_25_fu_1043_p4 = {{inreg_q1[47:40]}};

assign tmp_26_fu_1053_p4 = {{inreg_q0[15:8]}};

assign tmp_27_fu_1063_p4 = {{inreg_q0[47:40]}};

assign tmp_28_fu_841_p4 = {{grp_gmul_s_fu_460_ap_return[15:8]}};

assign tmp_29_fu_851_p4 = {{grp_gmul_s_fu_460_ap_return[23:16]}};

assign tmp_30_fu_861_p4 = {{grp_gmul_s_fu_460_ap_return[31:24]}};

assign tmp_31_fu_1096_p4 = {{inreg_q1[55:48]}};

assign tmp_32_fu_1106_p4 = {{inreg_q0[23:16]}};

assign tmp_33_fu_1116_p4 = {{inreg_q0[55:48]}};

assign tmp_34_fu_871_p4 = {{grp_gmul_s_fu_465_ap_return[15:8]}};

assign tmp_35_fu_881_p4 = {{grp_gmul_s_fu_465_ap_return[23:16]}};

assign tmp_36_fu_891_p4 = {{grp_gmul_s_fu_465_ap_return[31:24]}};

assign tmp_37_fu_1139_p4 = {{inreg_q1[31:24]}};

assign tmp_38_fu_1149_p4 = {{inreg_q1[63:56]}};

assign tmp_39_fu_1159_p4 = {{inreg_q0[31:24]}};

assign tmp_40_fu_1169_p4 = {{inreg_q0[63:56]}};

assign tmp_41_fu_913_p4 = {{grp_gmul_s_fu_470_ap_return[15:8]}};

assign tmp_42_fu_923_p4 = {{grp_gmul_s_fu_470_ap_return[23:16]}};

assign tmp_43_cast_fu_591_p3 = {{grp_fu_475_p4}, {1'd0}};

assign tmp_43_fu_933_p4 = {{grp_gmul_s_fu_470_ap_return[31:24]}};

assign tmp_44_cast_fu_611_p1 = tmp_44_fu_605_p2;

assign tmp_44_fu_605_p2 = (tmp_43_cast_fu_591_p3 | 3'd1);

assign trunc_ln118_fu_1016_p1 = inreg_q0[7:0];

assign trunc_ln156_1_fu_905_p1 = grp_gmul_s_fu_470_ap_return[7:0];

assign trunc_ln156_2_fu_909_p1 = grp_gmul_s_fu_465_ap_return[7:0];

assign trunc_ln156_fu_901_p1 = grp_gmul_s_fu_460_ap_return[7:0];

assign trunc_ln219_fu_564_p1 = grp_fu_544_p2[1:0];

assign trunc_ln26_fu_560_p1 = IN_r_TDATA_int_regslice[6:0];

assign trunc_ln59_fu_770_p1 = ia_assign_fu_760_p5[7:0];

assign trunc_ln84_fu_711_p1 = inreg_q1[31:0];

assign zext_ln227_fu_695_p1 = add_ln227_fu_689_p2;

assign zext_ln228_fu_706_p1 = add_ln228_fu_700_p2;

assign zext_ln232_fu_1232_p1 = add_ln232_fu_1227_p2;

assign zext_ln235_fu_1215_p1 = add_ln235_fu_1211_p2;

assign zext_ln236_fu_665_p1 = add_ln236_fu_659_p2;

assign zext_ln237_fu_676_p1 = add_ln237_fu_670_p2;

assign zext_ln240_1_fu_623_p1 = add_ln240_fu_617_p2;

assign zext_ln240_fu_599_p1 = tmp_43_cast_fu_591_p3;

assign zext_ln241_fu_634_p1 = add_ln241_fu_628_p2;

assign zext_ln249_fu_1192_p1 = add_ln249_reg_1417;

always @ (posedge ap_clk) begin
    tmp_43_cast_reg_1325[0] <= 1'b0;
    inreg_addr_6_reg_1331[0] <= 1'b0;
    inreg_addr_7_reg_1336[0] <= 1'b1;
    outreg_addr_2_reg_1341[0] <= 1'b0;
    outreg_addr_3_reg_1346[0] <= 1'b1;
    tmp_21_reg_1360[0] <= 1'b0;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "TOP_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //TOP

