# Interface
## Host to FPGA
| POS | SIZE | NAME |
| --- | --- | --- |
| 0 | 32bits | RX_HEADER |
| 32 | 32bits | VAROUT32_STEPDIR0_VELOCITY |
| 64 | 32bits | VAROUT32_STEPDIR1_VELOCITY |
| 96 | 32bits | VAROUT32_STEPDIR2_VELOCITY |
| 128 | 1bit | VAROUT1_STEPDIR0_ENABLE |
| 129 | 1bit | VAROUT1_STEPDIR1_ENABLE |
| 130 | 1bit | VAROUT1_STEPDIR2_ENABLE |
| 131 | 1bit | VAROUT1_BITOUT0_BIT |
| 132 | 1bit | VAROUT1_BITOUT1_BIT |

## FPGA to Host
| POS | SIZE | NAME |
| --- | --- | --- |
| 0 | 32bits | TX_HEADER |
| 32 | 32bits | TIMESTAMP |
| 64 | 32bits | VARIN32_STEPDIR0_POSITION |
| 96 | 32bits | VARIN32_STEPDIR1_POSITION |
| 128 | 32bits | VARIN32_STEPDIR2_POSITION |
| 160 | 1bit | VARIN1_BITIN0_BIT |
| 161 | 1bit | VARIN1_BITIN1_BIT |
| 162 | 1bit | VARIN1_BITIN2_BIT |
| 163 | 1bit | VARIN1_BITIN3_BIT |
| 164 | 1bit | VARIN1_BITIN4_BIT |
| 165 | 1bit | VARIN1_BITIN5_BIT |
