Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Feb  9 13:22:29 2021
| Host         : QuitStealingMyPaper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_control_sets_placed.rpt
| Design       : lab1
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              44 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+---------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                   Enable Signal                   |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+---------------------------------------------------+--------------------------------------------------------+------------------+----------------+
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   | video_inst/inst_dvid/shift_blue[7]_i_1_n_0             |                1 |              5 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   | video_inst/inst_dvid/shift_red[7]_i_1_n_0              |                1 |              5 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   | video_inst/inst_dvid/shift_green[7]_i_1_n_0            |                1 |              5 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   | video_inst/inst_dvid/shift_red[9]_i_1_n_0              |                3 |              6 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | video_inst/Inst_vga/Column_Counter/processQ03_out | video_inst/Inst_vga/Column_Counter/processQ[9]_i_1_n_0 |                5 |             10 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 | video_inst/Inst_vga/Row_Counter/processQ03_out    | video_inst/Inst_vga/Row_Counter/processQ[9]_i_1__0_n_0 |                4 |             10 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                   | video_inst/Inst_vga/Column_Counter/SR[0]               |                4 |             12 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out2 |                                                   |                                                        |                4 |             19 |
|  video_inst/mmcm_adv_inst_display_clocks/inst/clk_out1 |                                                   |                                                        |                7 |             25 |
+--------------------------------------------------------+---------------------------------------------------+--------------------------------------------------------+------------------+----------------+


