!PADS-POWERPCB-V9.0-MILS! NETLIST FILE FROM PADS LOGIC V9.3

*PART*
C1 LIBRARY4@package4
Z0/B1 LIBRARY1_1@package1_1
Z0/Y/A1 LIBRARY11_1@package11_1
Z0/Y/A2 LIBRARY11_2@package11_2
Z1/B1 LIBRARY1_1@package1_1
Z1/Y/A1 LIBRARY11_1@package11_1
Z1/Y/A2 LIBRARY11_2@package11_2

*CONNECTION*
*SIGNAL* SUBINST2(0)(0)$NET1
 Z0/B1.2 Z0/Y/A1.2
*SIGNAL* SUBINST2(0)(0)$SUBINST2(0)_SUBINST1$NET1
 Z0/Y/A1.1 Z0/Y/A2.1
*SIGNAL* SUBINST2(1)(1)$NET1
 Z1/B1.2 Z1/Y/A1.2
*SIGNAL* SUBINST2(1)(1)$SUBINST2(1)_SUBINST1$NET1
 Z1/Y/A1.1 Z1/Y/A2.1
*SIGNAL* NET1
 C1.1 Z0/B1.1
 Z0/B1.1 Z1/B1.1
*SIGNAL* NET2
 C1.2 Z0/Y/A2.2
 Z0/Y/A2.2 Z1/Y/A2.2

*END*