From eb0a452958675a86028cc2388f51c8e8d505c69c Mon Sep 17 00:00:00 2001
From: Your Name <Your Email Address>
Date: Mon, 8 Feb 2016 10:46:52 +0200
Subject: [PATCH 1/4] synopsys-gbe-kernel-changes

---
 arch/x86/Kconfig                                   |   14 +
 arch/x86/Makefile                                  |    2 +
 arch/x86/NetIP_SubSystem/Makefile                  |    3 +-
 arch/x86/NetIP_SubSystem/netip_mem_util.c          |  283 +++
 arch/x86/NetIP_SubSystem/netip_subsystem_lld.c     |   42 +-
 arch/x86/avalanche_intd/Makefile                   |   18 +
 arch/x86/avalanche_intd/avalanche_intd.c           |  271 +++
 arch/x86/pal_cppi41/Makefile                       |   28 +
 arch/x86/pal_cppi41/cppi41_hw_mbox_if.h            |  131 ++
 arch/x86/pal_cppi41/cru_ctrl.c                     |  301 ++++
 arch/x86/pal_cppi41/pal_cppi41.c                   |  520 ++++++
 include/linux/avalanche/generic/_tistdtypes.h      |    1 +
 include/linux/avalanche/generic/avalanche_intd.h   |  165 ++
 include/linux/avalanche/generic/avalanche_pp_api.h |   53 +-
 include/linux/avalanche/generic/pal.h              |   89 +
 include/linux/avalanche/generic/pal_cppi41.h       |  572 ++++++
 include/linux/avalanche/generic/pal_defs.h         |  265 +++
 include/linux/avalanche/generic/pal_sys.h          |  230 +++
 include/linux/avalanche/puma7/puma7.h              |  249 +++
 include/linux/avalanche/puma7/puma7_cppi.h         |  103 +-
 .../linux/avalanche/puma7/puma7_cppi_dsgqmgr_q.h   |  126 ++
 .../linux/avalanche/puma7/puma7_cppi_gqmgr0_q.h    | 1842 +++++++++++++++++++
 .../linux/avalanche/puma7/puma7_cppi_gqmgr1_q.h    |  574 ++++++
 .../linux/avalanche/puma7/puma7_cppi_gqmgr2_q.h    |  574 ++++++
 include/linux/avalanche/puma7/puma7_cppi_lqmgr_q.h |   95 +
 include/linux/avalanche/puma7/puma7_cppi_prv.h     | 1891 +++++++++++++++++++-
 .../linux/avalanche/puma7/puma7_cppi_usqmgr_q.h    |  574 ++++++
 include/linux/avalanche/puma7/puma7_cru_ctrl.h     |  125 ++
 include/linux/avalanche/puma7/puma7_interrupts.h   |  180 ++
 include/linux/avalanche/puma7/puma7_pp.h           |  538 ++++++
 .../linux/avalanche/puma7/synopsys_gbe_interface.h |   87 +
 include/linux/netdevice.h                          |   41 +
 include/linux/netip_mem_util.h                     |   36 +
 include/linux/netip_subsystem.h                    |   25 +-
 include/uapi/linux/mii.h                           |    3 +
 35 files changed, 9952 insertions(+), 99 deletions(-)
 create mode 100644 arch/x86/NetIP_SubSystem/netip_mem_util.c
 create mode 100755 arch/x86/avalanche_intd/Makefile
 create mode 100644 arch/x86/avalanche_intd/avalanche_intd.c
 create mode 100755 arch/x86/pal_cppi41/Makefile
 create mode 100644 arch/x86/pal_cppi41/cppi41_hw_mbox_if.h
 create mode 100755 arch/x86/pal_cppi41/cru_ctrl.c
 create mode 100644 arch/x86/pal_cppi41/pal_cppi41.c
 create mode 100644 include/linux/avalanche/generic/avalanche_intd.h
 create mode 100755 include/linux/avalanche/generic/pal.h
 create mode 100644 include/linux/avalanche/generic/pal_cppi41.h
 create mode 100755 include/linux/avalanche/generic/pal_defs.h
 create mode 100755 include/linux/avalanche/generic/pal_sys.h
 create mode 100755 include/linux/avalanche/puma7/puma7.h
 create mode 100755 include/linux/avalanche/puma7/puma7_cppi_dsgqmgr_q.h
 create mode 100755 include/linux/avalanche/puma7/puma7_cppi_gqmgr0_q.h
 create mode 100755 include/linux/avalanche/puma7/puma7_cppi_gqmgr1_q.h
 create mode 100755 include/linux/avalanche/puma7/puma7_cppi_gqmgr2_q.h
 create mode 100755 include/linux/avalanche/puma7/puma7_cppi_lqmgr_q.h
 create mode 100755 include/linux/avalanche/puma7/puma7_cppi_usqmgr_q.h
 create mode 100755 include/linux/avalanche/puma7/puma7_cru_ctrl.h
 create mode 100755 include/linux/avalanche/puma7/puma7_interrupts.h
 create mode 100755 include/linux/avalanche/puma7/puma7_pp.h
 create mode 100755 include/linux/avalanche/puma7/synopsys_gbe_interface.h
 create mode 100644 include/linux/netip_mem_util.h

--- a/arch/x86/Kconfig
+++ b/arch/x86/Kconfig
@@ -469,6 +469,20 @@ menu "Intel Puma7 LitePath Support"
           Offload feature.
 endmenu
 
+config AVALANCHE_INTD_APPCPU
+	bool "avalance intd interrupt controller support for Intel CE2600 platform"
+        depends on X86_PUMA7 || X86_PUMA6
+	default y
+	---help---
+	  This is the avalance intd interrupt controller support for Intel CE2600 platform.
+
+config PAL_CPPI41_APPCPU
+	bool "cppi41 on appcpu support for Intel CE2600 platform"
+        depends on X86_PUMA7 || X86_PUMA6
+	default y
+	---help---
+	  This is the cppi41 on appcpu support for Intel CE2600 platform.
+
 menu  "Intel PUMA7 AVALANCHE support"
     config ARM_AVALANCHE_PDSP_PP
         bool "TI Packet processor support for net-infra structure"
--- a/arch/x86/Makefile
+++ b/arch/x86/Makefile
@@ -178,6 +178,8 @@ core-y += arch/x86/
 drivers-$(CONFIG_MATH_EMULATION) += arch/x86/math-emu/
 drivers-$(CONFIG_PCI)            += arch/x86/pci/
 drivers-$(CONFIG_NET_SUBSYSTEM)  += arch/x86/NetIP_SubSystem/
+drivers-$(CONFIG_AVALANCHE_INTD_APPCPU) += arch/x86/avalanche_intd/
+drivers-$(CONFIG_PAL_CPPI41_APPCPU) += arch/x86/pal_cppi41/
 drivers-$(CONFIG_HW_MUTEXES)     += arch/x86/hw_mutex/
 drivers-$(CONFIG_HW_MAILBOX)     += arch/x86/hw_mailbox/
 
--- a/arch/x86/NetIP_SubSystem/Makefile
+++ b/arch/x86/NetIP_SubSystem/Makefile
@@ -21,4 +21,5 @@ obj-$(CONFIG_NET_SUBSYSTEM) := netip_sub
 netip_subsystem-objs += netip_subsystem_lld.o
 netip_subsystem-objs += netip_subsystem_pm.o
 netip_subsystem-objs += avalanche_intc.o
+netip_subsystem-objs += netip_mem_util.o
 obj-$(CONFIG_NET_SUBSYSTEM_SYSFS) += netip_subsystem_sysfs.o
--- /dev/null
+++ b/arch/x86/NetIP_SubSystem/netip_mem_util.c
@@ -0,0 +1,283 @@
+/*----------------------------------------------------------------------
+ * File Name:      mem_utils.c
+ *----------------------------------------------------------------------
+ This file is provided under a dual BSD/GPLv2 license.  When using or
+ redistributing this file, you may do so under either license.
+
+ GPL LICENSE SUMMARY
+
+ Copyright(c) 2005-2015 Intel Corporation. All rights reserved.
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of version 2 of the GNU General Public License as
+ published by the Free Software Foundation.
+
+ This program is distributed in the hope that it will be useful, but
+ WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ General Public License for more details.
+
+ You should have received a copy of the GNU General Public License
+ along with this program; if not, write to the Free Software
+ Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+ The full GNU General Public License is included in this distribution
+ in the file called LICENSE.GPL.
+
+ Contact Information:
+ Intel Corporation
+
+ 2200 Mission College Blvd.
+ Santa Clara, CA  97052
+
+ BSD LICENSE
+
+ Copyright(c) 2015 Intel Corporation. All rights reserved.
+ All rights reserved.
+
+ Redistribution and use in source and binary forms, with or without
+ modification, are permitted provided that the following conditions
+ are met:
+
+ * Redistributions of source code must retain the above copyright
+ notice, this list of conditions and the following disclaimer.
+ * Redistributions in binary form must reproduce the above copyright
+ notice, this list of conditions and the following disclaimer in
+ the documentation and/or other materials provided with the
+ distribution.
+ * Neither the name of Intel Corporation nor the names of its
+ contributors may be used to endorse or promote products derived
+ from this software without specific prior written permission.
+
+ THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+ A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+ LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+ OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+ */
+#include <linux/kernel.h>
+#include <asm/io.h>
+#include <linux/netip_mem_util.h>
+#include <linux/netip_subsystem.h>
+
+/*************************************************************************/
+/*      Define                                                          */
+/*************************************************************************/
+#define CACHE_LINE_SIZE 64
+
+/* following address are for debug use will be removed in final solution */
+/* After final solution following address range will go in exact map for descriptors in shared memory */
+#define NPCPU_DESCRIPTOR_PHYSICAL_MEM_BASE  0xFC00000
+#define NPCPU_DESCRIPTOR_PHYSICAL_MEM_SIZE  (0xBF00000 - 0x100000)
+void *NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE = NULL;
+
+struct netip_mem_rgion_device {
+    netss_dev_t subdevice;
+    volatile void *virtual_base_address;
+    volatile bool ioremapped;
+    unsigned long arm_start_address;
+    unsigned long arm_end_address;
+    char* name;
+};
+
+static struct netip_mem_rgion_device mem_util_dev[] =
+{
+    {NETSS_DEV_PACKET_PROCESSOR1, NULL, false, 0xF3000000, NULL, "NETSS_DEV_PACKET_PROCESSOR1"},
+    {NETSS_DEV_PACKET_PROCESSOR2, NULL, false, 0xF9000000, NULL, "NETSS_DEV_PACKET_PROCESSOR2"},
+    {NETSS_DEV_GBE, NULL, false, 0xF0318000, NULL, "NETSS_DEV_GBE_GENERAL"},
+    {NETSS_DEV_GBE5, NULL, false, 0xF0314000, NULL, "NETSS_DEV_GBE5"},
+    {NETSS_DEV_GBE4, NULL, false, 0xF0310000, NULL, "NETSS_DEV_GBE4"},
+    {NETSS_DEV_GBE3, NULL, false, 0xF030C000, NULL, "NETSS_DEV_GBE3"},
+    {NETSS_DEV_GBE2, NULL, false, 0xF0308000, NULL, "NETSS_DEV_GBE2"},
+    {NETSS_DEV_GBE1, NULL, false, 0xF0304000, NULL, "NETSS_DEV_GBE1"},
+    {NETSS_DEV_GBE0, NULL, false, 0xF0300000, NULL, "NETSS_DEV_GBE0"},
+    {NETSS_DEV_CLK, NULL, false, 0xF00D0000, NULL, "NETSS_DEV_CLK"},
+};
+
+
+int netip_memmap_init(void)
+{
+    int i, ret = 0;
+    netss_dev_info_t mmio_dev_info;
+
+    if(!netss_driver_ready()) {
+        pr_err("netss driver is not ready!\n");
+        return -1;
+    }
+
+    for (i=0; i < ARRAY_SIZE(mem_util_dev); i++) {
+        if (mem_util_dev[i].ioremapped) {
+            /* Already mapped */
+            continue;
+        }
+        if (netss_device_get_info(mem_util_dev[i].subdevice, &mmio_dev_info)) {
+            pr_err("Get device info failed for region %s\n", mem_util_dev[i].name);
+            ret = -2;
+            continue;
+        }
+
+        mem_util_dev[i].arm_end_address = mem_util_dev[i].arm_start_address + mmio_dev_info.size;
+        mem_util_dev[i].virtual_base_address = ioremap_nocache(mmio_dev_info.base, mmio_dev_info.size);
+        if (mem_util_dev[i].virtual_base_address) {
+                mem_util_dev[i].ioremapped = true;
+        } else {
+            pr_err("ioremap failed for region %s\n", mem_util_dev[i].name);
+            ret = -2;
+        }
+    }
+
+    if (NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE != NULL)
+	return ret;
+
+    NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE = (void *)ioremap_nocache(NPCPU_DESCRIPTOR_PHYSICAL_MEM_BASE, NPCPU_DESCRIPTOR_PHYSICAL_MEM_SIZE);
+    if(!NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE) {
+        pr_err(" NPCPU_VIRTUAL_MEM_BASE IOREMAP  error \n");
+        return -2;
+    }
+
+    return ret;
+}
+EXPORT_SYMBOL(netip_memmap_init);
+
+void netip_memmap_cleanup(void)
+{
+    int i;
+
+    pr_info("cleaningup mapped descriptor memory \n");
+
+    if(NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE)
+    {
+        iounmap(NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE);
+        NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE = NULL;
+    }
+    for (i=0; i < ARRAY_SIZE(mem_util_dev); i++) {
+        if(mem_util_dev[i].ioremapped) {
+            iounmap(mem_util_dev[i].virtual_base_address);
+            mem_util_dev[i].ioremapped = false;
+            mem_util_dev[i].virtual_base_address = NULL;
+        }
+    }
+
+}
+EXPORT_SYMBOL(netip_memmap_cleanup);
+
+void *netip_mmio_to_virtual(unsigned long netip_phys_addr)
+{
+    unsigned long offset = 0;
+    int i;
+
+    for (i=0; i < ARRAY_SIZE(mem_util_dev); i++) {
+
+        if (!mem_util_dev[i].ioremapped)
+            continue;
+
+        if (netip_phys_addr > mem_util_dev[i].arm_end_address)
+            continue;
+
+        if (netip_phys_addr < mem_util_dev[i].arm_start_address)
+            continue;
+
+        offset = netip_phys_addr - mem_util_dev[i].arm_start_address;
+        pr_debug("Physical to virtual called netip_phys_addr=%p virt _addr=%p offset=%x\n", netip_phys_addr, (mem_util_dev[i].virtual_base_address + offset), offset);
+        return (mem_util_dev[i].virtual_base_address + offset);
+    }
+
+    if( (netip_phys_addr >= NPCPU_DESCRIPTOR_PHYSICAL_MEM_BASE) && (netip_phys_addr < (NPCPU_DESCRIPTOR_PHYSICAL_MEM_BASE + NPCPU_DESCRIPTOR_PHYSICAL_MEM_SIZE))) {
+        offset = (netip_phys_addr - NPCPU_DESCRIPTOR_PHYSICAL_MEM_BASE);
+        pr_debug(" netip_phys_addr=%p virt_addr=%p offset=%x\n", netip_phys_addr, (NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE + offset), offset);
+        return (void *)(NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE + offset);
+    }
+
+
+    pr_debug("%s:%d: No region found for 0x%p, return as Kernel map instead\n", __func__, __LINE__, netip_phys_addr);
+    return phys_to_virt(netip_phys_addr);
+}
+EXPORT_SYMBOL(netip_mmio_to_virtual);
+
+void *netip_mmio_to_physical(void* virt_addr)
+{
+    unsigned long offset = 0;
+    int i;
+
+    for (i=0; i < ARRAY_SIZE(mem_util_dev); i++) {
+
+        if (!mem_util_dev[i].ioremapped)
+            continue;
+
+        if (virt_addr > mem_util_dev[i].virtual_base_address + (mem_util_dev[i].arm_end_address - mem_util_dev[i].arm_start_address))
+            continue;
+
+        if (virt_addr < mem_util_dev[i].virtual_base_address)
+            continue;
+
+        offset = virt_addr - mem_util_dev[i].virtual_base_address;
+        pr_debug("Virtual to physical called virtual address=%p phy_addr=%p  offset=%x\n", virt_addr, (mem_util_dev[i].arm_start_address + offset) , offset);
+        return (mem_util_dev[i].arm_start_address + offset);
+    }
+
+    if( (virt_addr >= NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE) && (virt_addr < ((unsigned long)NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE +
+                                                                          (unsigned long)NPCPU_DESCRIPTOR_PHYSICAL_MEM_SIZE))) {
+        offset = (virt_addr - NPCPU_DESCRIPTOR_VIRTUAL_MEM_BASE);
+        pr_debug("virt_addr=%p phys_addr=%p offset=%x\n",virt_addr,(NPCPU_DESCRIPTOR_PHYSICAL_MEM_BASE + offset),offset);
+        return (void*)(NPCPU_DESCRIPTOR_PHYSICAL_MEM_BASE + offset);
+    }
+
+    pr_debug("%s:%d: No region found for 0x%p, return as Kernel map instead\n", __func__, __LINE__, virt_addr);
+    return virt_to_phys(virt_addr);
+}
+EXPORT_SYMBOL(netip_mmio_to_physical);
+
+void cache_flush_buffer(void *bufptr, int size)
+{
+    /*************************************************************************
+     * Make sure we have a valid size.
+     * size is going to be used like an array index so decrement by 1.
+     *************************************************************************/
+    if (size <= 0)
+    {
+        return;
+    }
+    else
+    {
+        size -=1;
+    }
+
+    // Align to cache line boundries by expanding VA range
+    {
+        /* How far is the first byte of the buffer from the beginning of the cache line? */
+        int alignment_fixup = (int)bufptr & (CACHE_LINE_SIZE - 1);
+
+        /* Adjust bufptr to the beginning of the first cache line in the buffer. */
+        bufptr = (void*)((int)bufptr - alignment_fixup);
+
+        /* Adjust size to the end of the last cache line in the buffer. */
+        size += alignment_fixup;
+        pr_debug("Fixup value = %d, Modified Target = %p\n",  alignment_fixup, bufptr);
+    }
+
+    asm(
+            "movl %0, %%edi			#bufptr\n\t"
+            "movl %1, %%ecx 		#size\n\t"
+
+            "mfence\n\t"
+            "next:\n\t"
+            "clflush (%%edi, %%ecx)	#flush the cache line\n\t"
+
+            "subl $64, %%ecx		#decrement size by a cache-line\n\t"
+            "jge next\n\t"
+            "mfence\n\t"
+            :
+            :"g"(bufptr),
+            "g"(size)
+            :"edi", "ecx"
+       );
+
+    return;
+}
+EXPORT_SYMBOL(cache_flush_buffer);
--- a/arch/x86/NetIP_SubSystem/netip_subsystem_lld.c
+++ b/arch/x86/NetIP_SubSystem/netip_subsystem_lld.c
@@ -151,6 +151,35 @@ void netss_interrupt_register(netss_inte
 
 EXPORT_SYMBOL(netss_interrupt_register);
 
+int netss_request_npcpu_irq(int irq_num, char* irq_name, netss_subdevice_irq_func func, void *args)
+{
+    netss_interrupt_info_t irq_info = {.func = func, .args = args};
+
+    NETSS_DBG_PRINT("requesting irq #%d, %s", irq_num, irq_name);
+
+    /* request RX IRQs */
+    /*Check netss driver before requesting RX IRQs */
+    if(!netss_driver_ready())
+    {
+        pr_err("unable to get IRQ from netss netss_driver_ready() failed #%d", irq_num);
+        return -1;
+    }
+
+    irq_info.func = func;
+    irq_info.args = args;
+
+    /* request IRQ from IOSF bridge driver */
+    netss_interrupt_register(NETSS_INTERUPT_ARM11, irq_num, &irq_info);
+    NETSS_DBG_PRINT("IRQ #%d for %s", irq_num, irq_name);
+
+    //TODO: check if need to enable or not
+    /* enabling IRQ at INTC */
+    avalanche_intc_enable_irq(irq_num);
+
+    return 0;
+}
+EXPORT_SYMBOL(netss_request_npcpu_irq);
+
 bool netss_driver_ready(void)
 {
    if(pnetss_drv_data != NULL) {
@@ -162,6 +191,7 @@ bool netss_driver_ready(void)
 
 EXPORT_SYMBOL(netss_driver_ready);
 
+
 int netss_device_get_info(netss_dev_t subdevice, netss_dev_info_t *mmio)
 {
    int ret = -1;
@@ -203,8 +233,43 @@ int netss_device_get_info(netss_dev_t su
          ret = 0;
       break;
       case NETSS_DEV_GBE:
-         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_GBE_MMIO_OFFSET;
-         mmio->size = NETSS_DEV_GBE_MMIO_SIZE;
+         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_GBEG_MMIO_OFFSET;
+         mmio->size = NETSS_DEV_GBEG_MMIO_SIZE;
+         ret = 0;
+      break;
+      case NETSS_DEV_GBE5:
+         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_GBE5_MMIO_OFFSET;
+         mmio->size = NETSS_DEV_GBE5_MMIO_SIZE;
+         ret = 0;
+      break;
+      case NETSS_DEV_GBE4:
+         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_GBE4_MMIO_OFFSET;
+         mmio->size = NETSS_DEV_GBE4_MMIO_SIZE;
+         ret = 0;
+      break;
+      case NETSS_DEV_GBE3:
+         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_GBE3_MMIO_OFFSET;
+         mmio->size = NETSS_DEV_GBE3_MMIO_SIZE;
+         ret = 0;
+      break;
+      case NETSS_DEV_GBE2:
+         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_GBE2_MMIO_OFFSET;
+         mmio->size = NETSS_DEV_GBE2_MMIO_SIZE;
+         ret = 0;
+      break;
+      case NETSS_DEV_GBE1:
+         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_GBE1_MMIO_OFFSET;
+         mmio->size = NETSS_DEV_GBE1_MMIO_SIZE;
+         ret = 0;
+      break;
+      case NETSS_DEV_GBE0:
+         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_GBE0_MMIO_OFFSET;
+         mmio->size = NETSS_DEV_GBE0_MMIO_SIZE;
+         ret = 0;
+      break;
+      case NETSS_DEV_CLK:
+         mmio->base = net_ip_mmios.region1_base + NETSS_DEV_CLK_MMIO_OFFSET;
+         mmio->size = NETSS_DEV_CLK_MMIO_SIZE;
          ret = 0;
       break;
       case NETSS_DEV_CLK_CTRL:
--- /dev/null
+++ b/arch/x86/avalanche_intd/Makefile
@@ -0,0 +1,18 @@
+#
+# Copyright (c) 2011, Intel Corporation and its suppliers.
+#
+# This program is free software; you can redistribute it and/or modify it
+# under the terms and conditions of the GNU General Public License,
+# version 2, as published by the Free Software Foundation.
+#
+# This program is distributed in the hope it will be useful, but WITHOUT
+# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+# more details.
+#
+# You should have received a copy of the GNU General Public License along with
+# this program; if not, write to the Free Software Foundation, Inc.,
+# 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+#
+#
+obj-$(CONFIG_AVALANCHE_INTD_APPCPU) := avalanche_intd.o
--- /dev/null
+++ b/arch/x86/avalanche_intd/avalanche_intd.c
@@ -0,0 +1,271 @@
+/*
+ *
+ * avalanche_intd.h
+ * Description:
+ * interrupt distributor header file
+ *
+ *
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2015 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2008-2015 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+
+/****************/
+/**  Includes  **/
+/****************/
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include <asm/io.h>
+#include <linux/avalanche/generic/avalanche_intd.h>
+#include <linux/avalanche/puma7/puma7.h>
+#include <linux/netip_subsystem.h>
+/***************/
+/**  Defines  **/
+/***************/
+#define INTD_MAX_ENABLE_REGS       ( 32 )
+#define INTD_MAX_STATUS_REGS       ( 32 )
+#define INTD_MAX_POLARITY_REGS     ( 32 )
+#define INTD_MAX_TYPE_REGS         ( 32 )
+#define INTD_MAX_COUNT_REGS        ( 64 )
+#define INTD_MAX_PACER_REGS        ( 50 )
+#define INTD_MAX_VECT_VAL          ( 255 )
+#define INTD_MAX_INTERRUPT_COUNT   ( 255 )
+#define INTD_SET_BIT_0             ( 0x00000001 )
+#define INTD_CLEAR_BIT_0           ( 0xFFFFFFFE )
+
+/*Avalanche Interrupt Distributor registers */
+/*This IO region is in Packet Processor1 region Avalanche Interrupt Distributor registers */
+/**
+ * Interrupts Distributor 1 (INTD1) base address, has 16 ip
+ * interrupts to 12 system interrupts.
+ */
+#define ATOM_INTD1_BASE (0xF3C23000)
+
+/**
+ * INTD0 interrupt0's line in the system interrupt controller
+ * (INTC).
+ */
+#define ATOM_INTD_BASE  (0xF3C22000)
+
+
+/* uncomment to enable debug prints */
+//#define PAL_CPPI4_DBG
+
+#ifdef PAL_CPPI4_DBG
+/* Debug print, also print function name and line number */
+#  define DPRINTK(fmt, args...) printk("%s(%d): " fmt "\n", __FUNCTION__ , __LINE__, ## args)
+#else
+#  define DPRINTK(fmt, args...)
+#endif
+
+/* Error print, also print function name and line number */
+#define EPRINTK(fmt, args...) printk(KERN_ERR "****** %s(%d): " fmt " ******\n", __FUNCTION__ , __LINE__, ## args)
+
+/***************/
+/**  Globals  **/
+/***************/
+
+avalanche_idist_regs_t *intd_regs;
+avalanche_idist_regs_t *intd1_regs;
+
+SOC_HOST_INFO host_info = {
+    .host_num = 0,
+    .max_ip_ints_mapped = (AVALANCHE_IDIST_IP_INT_NUM + AVALANCHE_IDIST1_IP_INT_NUM),
+};
+
+/********************************/
+/**  functions Implementation  **/
+/********************************/
+
+static int __init avalanche_intd_init(void)
+{
+    /* NETSS mmio structure */
+    netss_dev_info_t cppiMemIO_pp1;
+    intd_regs = NULL;
+    intd1_regs = NULL;
+    if(!netss_device_get_info(NETSS_DEV_PACKET_PROCESSOR1, &cppiMemIO_pp1))
+    {
+        DPRINTK("DBG: Physical Address of NETSS_PP_DPIPROXY=%p \n", (cppiMemIO_pp1.base ));
+
+        /*initilize AVALANCHE controller register memory map INTD addresses */
+        intd_regs = (avalanche_idist_regs_t *)ioremap_nocache( (cppiMemIO_pp1.base + (ATOM_INTD_BASE & 0x00FFFFFF)), sizeof(avalanche_idist_regs_t));
+        if(!intd_regs)
+        {
+            EPRINTK("ERROR: could not mapped AVALANCHE_INTD_BASE region in \n");
+            return 1;
+        }
+        DPRINTK("DBG: Physical Address of AVALANCHE_INTD_BASE=%p Virtual address of AVALANCHE_INTD_BASE=%p\n", (cppiMemIO_pp1.base + (ATOM_INTD_BASE & 0x00FFFFFF)), intd_regs);
+        /*initilize AVALANCHE INTD1 controller register memory map addresses */
+        intd1_regs = (avalanche_idist_regs_t *)ioremap_nocache( (cppiMemIO_pp1.base  + (ATOM_INTD1_BASE & 0x00FFFFFF)), sizeof(avalanche_idist_regs_t));
+        if(!intd1_regs)
+        {
+            EPRINTK("ERROR: could not mapped AVALANCHE_INTD1_BASE region in \n");
+            return 1;
+        }
+        DPRINTK("DBG: Physical Address of AVALANCHE_INTD1_BASE=%p Virtual address of AVALANCHE_INTD1_BASE=%p\n", (cppiMemIO_pp1.base + (ATOM_INTD1_BASE & 0x00FFFFFF)), intd1_regs);
+
+    }
+    else
+    {
+        EPRINTK(" netss_get_subdevice_mmio_info() error for PP2 \n");
+    }
+
+
+    /* reading revision registers of INTD and INTD1 */
+    DPRINTK("AVALANCHE_INTD Interrupt distributor revision : %x", be32_to_cpu(intd_regs->idrevr));
+    DPRINTK("AVALANCHE_INTD1 Interrupt distributor revision : %x", be32_to_cpu(intd1_regs->idrevr));
+
+    return 0;
+}
+
+static void __exit avalanche_intd_cleanup(void)
+{
+
+    /* cleanup AVALANCHE INTD addresses */
+
+    if(intd_regs !=  NULL )
+    {
+        iounmap(intd_regs);
+        intd_regs = NULL;
+    }
+
+    /*cleanup AVALANCHE INTD1 addresses */
+    if(intd1_regs !=  NULL )
+    {
+        iounmap(intd1_regs);
+        intd1_regs= NULL;
+    }
+}
+
+int avalanche_intd_get_interrupt_count( unsigned int host_num, unsigned int ip_int_num )
+{
+    DPRINTK("start");
+
+    if( (host_num   == host_info.host_num) &&
+            (ip_int_num <  INTD_MAX_COUNT_REGS )&&
+            (ip_int_num <  host_info.max_ip_ints_mapped ))
+    {
+        unsigned int counter_reg_indx = ip_int_num;
+
+        counter_reg_indx -= (AVALANCHE_IDIST_IP_INT_NUM <= ip_int_num) ? AVALANCHE_IDIST_IP_INT_NUM : 0;
+
+        if (AVALANCHE_IDIST_IP_INT_NUM <= ip_int_num)
+        {
+            return be32_to_cpu(intd1_regs->idcounterr[counter_reg_indx]);
+        }
+
+        return be32_to_cpu(intd_regs->idcounterr[counter_reg_indx]);
+    }
+    DPRINTK("end");
+
+    return (-1);
+}
+EXPORT_SYMBOL(avalanche_intd_get_interrupt_count);
+
+int avalanche_intd_set_interrupt_count(unsigned int host_num, unsigned int ip_int_num, unsigned int count_val)
+{
+    if ((host_num   == host_info.host_num) &&
+        (ip_int_num <  INTD_MAX_COUNT_REGS) &&
+        (ip_int_num <  host_info.max_ip_ints_mapped) &&
+        (count_val  <  INTD_MAX_INTERRUPT_COUNT))
+    {
+        unsigned int counter_reg_indx = ip_int_num;
+
+        counter_reg_indx -= (AVALANCHE_IDIST_IP_INT_NUM <= ip_int_num) ? AVALANCHE_IDIST_IP_INT_NUM : 0;
+
+        if (AVALANCHE_IDIST_IP_INT_NUM < ip_int_num)
+        {
+            intd1_regs->idcounterr[counter_reg_indx] = cpu_to_be32(count_val);
+        }
+        else
+        {
+            intd_regs->idcounterr[counter_reg_indx] = cpu_to_be32(count_val);
+        }
+        return 0;
+    }
+
+    return (-1);
+}
+EXPORT_SYMBOL(avalanche_intd_set_interrupt_count);
+
+int avalanche_intd_write_eoi(unsigned int vect_val)
+{
+    if (vect_val <= INTD_MAX_VECT_VAL)
+    {
+        if (AVALANCHE_IDIST_SYS_INT_NUM <= vect_val)
+        {
+            intd1_regs->ideoir = cpu_to_be32(vect_val - AVALANCHE_IDIST_SYS_INT_NUM);
+        }
+        else
+        {
+            intd_regs->ideoir = cpu_to_be32(vect_val);
+        }
+        return 0;
+    }
+
+    return (-1);
+}
+EXPORT_SYMBOL(avalanche_intd_write_eoi);
+
+module_init(avalanche_intd_init);
+module_exit(avalanche_intd_cleanup);
+
--- /dev/null
+++ b/arch/x86/pal_cppi41/Makefile
@@ -0,0 +1,28 @@
+#
+# Copyright (c) 2011, Intel Corporation and its suppliers.
+#
+# This program is free software; you can redistribute it and/or modify it
+# under the terms and conditions of the GNU General Public License,
+# version 2, as published by the Free Software Foundation.
+#
+# This program is distributed in the hope it will be useful, but WITHOUT
+# ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
+# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
+# more details.
+#
+# You should have received a copy of the GNU General Public License along with
+# this program; if not, write to the Free Software Foundation, Inc.,
+# 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+#
+#
+#       	-I $(INTELCE_LINUX_HEADER_DIR) -I$../include -I$(src)/../include
+
+obj-$(CONFIG_PAL_CPPI41_APPCPU) := pal_cppi41.o
+obj-$(CONFIG_PAL_CPPI41_APPCPU) += cru_ctrl.o
+
+ccflags-y := -Werror \
+		-DCONFIG_X86_AVALANCHE_SOC \
+		-DPUMA7_SOC_TYPE \
+		-DPUMA7_OR_NEWER_SOC_TYPE\
+		-DCONFIG_TI_META_DATA\
+		-DCONFIG_INET_LRO
--- /dev/null
+++ b/arch/x86/pal_cppi41/cppi41_hw_mbox_if.h
@@ -0,0 +1,131 @@
+/*
+ *
+ * cppi41_hw_mbox_if.h
+ * Description:
+ * CPPI access via HW mailbox
+ *
+ *
+ * GPL LICENSE SUMMARY
+ *
+ *  Copyright(c) 2015 Intel Corporation.
+ *
+ *  This program is free software; you can redistribute it and/or modify
+ *  it under the terms of version 2 of the GNU General Public License as
+ *  published by the Free Software Foundation.
+ *
+ *  This program is distributed in the hope that it will be useful, but
+ *  WITHOUT ANY WARRANTY; without even the implied warranty of
+ *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ *  General Public License for more details.
+ *
+ *
+ *  You should have received a copy of the GNU General Public License
+ *  along with this program; if not, write to the Free Software
+ *  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+ *  The full GNU General Public License is included in this distribution
+ *  in the file called LICENSE.GPL.
+ *
+ *  Contact Information:
+ *  Intel Corporation
+ *  2200 Mission College Blvd.
+ *  Santa Clara, CA  97052
+ */
+
+ /************************************************/
+/*                 Structures                   */
+/************************************************/
+#ifndef _PPI41_HW_MBOX_IF_H
+#define  _PPI41_HW_MBOX_IF_H
+
+/*! \enum hw_mbox_Masters_e
+  \brief Enumerate all HW_MBOX Master with MID value.
+  \note name of the Masters is according to HW_MBOX_MASTER_TABLE_AS_ENUM Macro.
+ */
+
+typedef enum npcpu_appcpu_hw_mbox_tags
+{
+    NPCPU_APPCPU_HW_MBOX_MID_INVALID = -1,
+    NPCPU_APPCPU_HW_MBOX_TAG_NET_IP_DRV,
+    NPCPU_APPCPU_HW_MBOX_TAG_PM,
+    NPCPU_APPCPU_HW_MBOX_TAG_CM,
+    NPCPU_APPCPU_HW_MBOX_TAG_RPC,
+    NPCPU_APPCPU_HW_MBOX_TAG_MUX,
+    NPCPU_APPCPU_HW_MBOX_TAG_VLAN,
+    NPCPU_APPCPU_HW_MBOX_TAG_PP,
+    NPCPU_APPCPU_HW_MBOX_TAG_NETDEV,
+    NPCPU_APPCPU_HW_MBOX_TAG_CPPI41_MBX,
+    NPCPU_APPCPU_HW_MBOX_TAG_DATAPIPE_MBX,
+    NPCPU_APPCPU_HW_LAST_ENTRY
+} npcpu_appcpu_hw_mbox_tags_e;
+
+
+
+/* CPPI HW mailbox commands enum */
+typedef enum
+{
+    CPPI41_HWMBOX_CMD_ACC_CH_OPEN = 0           ,    /* Accumulator open command */
+    CPPI41_HWMBOX_CMD_ACC_CH_OPEN_REPLY         ,    /* Accumulator open reply command */
+    CPPI41_HWMBOX_CMD_ACC_CH_CLOSE              ,    /* Accumulator close command */
+    CPPI41_HWMBOX_CMD_GET_REGION_MEM_INFO       ,    /* Descriptors region memory info command */
+    CPPI41_HWMBOX_CMD_GET_REGION_MEM_INFO_REPLY ,    /* Descriptors region memory info reply command */
+    CPPI41_HWMBOX_CMD_FAILED                    ,    /* command processing failed command, use only for reply - the error code is from the type Cppi41HwMboxRetCode_e */
+    CPPI41_HWMBOX_CMD_COUNT
+}Cppi41HwMboxCmd_e;
+
+/* error codes for CPPI41_HWMBOX_CMD_FAILED command */
+typedef enum
+{
+    CPPI41_HWMBOX_RET_CODE_OK = 0,
+    CPPI41_HWMBOX_RET_CODE_UNSUPPORTED_CMD,
+    CPPI41_HWMBOX_RET_CODE_CMD_ERROR,
+    CPPI41_HWMBOX_RET_CODE_COUNT,
+}Cppi41HwMboxRetCode_e;
+
+/* Cppi HW mailbox fail message */
+typedef struct
+{
+    Cppi41HwMboxCmd_e       cmd;        /* command type - must be CPPI41_HWMBOX_CMD_FAILED */
+    Cppi41HwMboxRetCode_e   failCode;   /* fail code */
+} Cppi41HwMboxFailMsg_t;
+
+/* Cppi HW mailbox message to open accumulator channel */
+typedef struct
+{
+    Cppi41HwMboxCmd_e       cmd;        /* command type - must be CPPI41_HWMBOX_CMD_ACC_CH_OPEN  */
+    Cppi4AccumulatorCfg     initCfg;    /* The accumulator channel init configuration */
+} Cppi41HwMboxAccChOpenMsg_t;
+
+/* Cppi HW mailbox response message to open accumulator channel */
+typedef struct
+{
+    Cppi41HwMboxCmd_e   cmd;            /* command type - must be CPPI41_HWMBOX_CMD_ACC_CH_OPEN_REPLY */
+    Ptr                 curPage;        /* Current accumulator page physical address */
+    PAL_Cppi4AccChHnd   accChHnd;       /* handle to accumulator channel handle, this field is mandatory for closing the channel */
+}Cppi41HwMboxAccChOpenReplyMsg_t;
+
+/* Cppi HW mailbox message to close accumulator channel */
+typedef struct
+{
+    Cppi41HwMboxCmd_e   cmd;        /* command type */
+    PAL_Cppi4AccChHnd   accChHnd;   /* The accumulator channel init configuration */
+} Cppi41HwMboxAccChCloseMsg_t;
+
+/* Cppi HW mailbox message to get descriptor region memory info, phyical address and length */
+typedef struct
+{
+    Cppi41HwMboxCmd_e           cmd;    /* command type */
+    //PAL_CPPI_PP_DESC_REGIONs_e  region; /* region number */
+    unsigned int                region; /* region number */
+    Uint32                      qMgr;   /* queue manager */
+} Cppi41HwMboxDescRegionMemInfoGetMsg_t;
+
+/* Cppi HW mailbox message to reply to a get descriptor region memory info message */
+typedef struct
+{
+    Cppi41HwMboxCmd_e   cmd;            /* command type */
+    Ptr                 regionPhyAddr;  /* region memory physical address */
+    Uint32              length;         /* region memory length in bytes */
+} Cppi41HwMboxDescRegionMemInfoReplyMsg_t;
+
+
+#endif
--- /dev/null
+++ b/arch/x86/pal_cppi41/cru_ctrl.c
@@ -0,0 +1,301 @@
+
+/*
+  BSD LICENSE
+
+  Copyright(c) 2011-2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*/
+
+/** \file   cru_ctrl.c (formerly puma6_cru_ctrl.c)
+ *  \brief  PAL reset and power control APIs
+ *          The Clock & Reset unit (CRU) enables power control
+ *          of all the modules and peripherals. Power savings
+ *          can be achieved by disabling modules (clock gating).
+ *
+ *  \author     Intel
+ *
+ *  \version    0.1     Amihay Tabul   		Created
+ */
+
+
+#include <linux/avalanche/generic/pal.h>
+
+#if PUMA7_SOC_TYPE
+#include <linux/avalanche/puma7/puma7.h>
+#include <linux/avalanche/puma7/puma7_cru_ctrl.h>
+#include <linux/avalanche/puma7/puma7_cppi_prv.h>
+#endif
+
+#include <linux/kernel.h>
+#include <linux/module.h>
+#include <linux/fs.h>
+#include <asm/uaccess.h>
+
+/* CRU - Clock and Reset Unit               */
+/* Docsis IP has 33 CRUs                    */
+/* Clock Control registers set memory map:  */
+
+/* Start address 0x000D_0000                */
+/* End address   0x000D_FFFF                */
+#define CRU_MOD_STATE_BASE    (AVALANCHE_CRU_BASE)
+#define CRU_MOD_STATUS_BASE   (CRU_MOD_STATE_BASE + 0x4)
+#define CRU_RSTN_CLK_EN_BASE  (CRU_MOD_STATE_BASE + 0x8) /* should not be used, for debug only */
+
+/* CRU_MOD_STATE register fields */
+/* 31:2 Reserved (R) */
+/* 1:0  MOD_STATE_REG (R/W) */
+#define CRU_MOD_STATE_DISABLED      (0)
+#define CRU_MOD_STATE_SYNC_RST      (1)
+#define CRU_MOD_STATE_CLK_DISABLE   (2)
+#define CRU_MOD_STATE_ENABLE        (3)
+
+/* CRU_MOD_STATUS register fields */
+/* 31:10 Reserved (R) */
+/* 9:6	CRU_CG_EN_1-4 (R) - Module CG status (4 lines) */
+/* 5:2	CRU_RST_N_1-4 (R) - Module resets status (4 lines) */
+/* 1:0	CRU_SM_STATE (R)  - Module State Machine State (same as in CRU_MOD_STATE values) */
+
+/* CRU_RSTN_CLK_EN register fields */
+/* 31:1 Reserved (R) */
+/* 0    CRU_RSTN_CLK_EN_FORCE (R/W) Force module reset and opens the clock gater */
+
+#define CRU_MAX_STATUS_LOOP         (1000)
+
+
+/* Macros to configure the CRU REGs */
+#define CRU_MOD_STATE(cru_num)     *((volatile unsigned int *)(CRU_MOD_STATE_BASE   | ((cru_num)<<4)))
+#define CRU_MOD_STATUS(cru_num)    *((volatile unsigned int *)(CRU_MOD_STATUS_BASE  | ((cru_num)<<4)))
+#define CRU_RSTN_CLK_EN(cru_num)   *((volatile unsigned int *)(CRU_RSTN_CLK_EN_BASE | ((cru_num)<<4)))
+#define CRU_GET_SM_STATE(cru_num)  (be32_to_cpu(CRU_MOD_STATUS(cru_num)) & (0x3)) /* bits 0-1 are the SM_STATE */
+
+#define DEVICE_NAME         "CruCtrl"
+#define DEVICE_MAJOR        23
+
+//extern void avalanche_system_reset(PAL_SYS_SYSTEM_RST_MODE_T mode);
+
+/*****************************************************************************
+ * Reset Control Module.
+ *****************************************************************************/
+/*! \fn void PAL_sysResetCtrl(unsigned int cru_module_id, PAL_SYS_RESET_CTRL_T reset_ctrl)
+    \brief This API is used to assert or de-assert reset for a module. It will block the caller.
+    \param cru_module_id Unique module id to assert/de-assert reset
+    \param reset_ctrl assert/de-assert reset (IN_RESET, OUT_OF_RESET)
+*/
+void PAL_sysResetCtrl(unsigned int cru_module_id, PAL_SYS_RESET_CTRL_T reset_ctrl)
+{
+    PAL_SYS_CRU_MODULE_T module_id = (PAL_SYS_CRU_MODULE_T)(cru_module_id);
+    Uint32 loop_cnt = 0;
+    Uint32 cru_status = CRU_MOD_STATE_DISABLED;
+
+    switch (reset_ctrl)
+    {
+        case IN_RESET:
+        {
+            cru_status = CRU_MOD_STATE_DISABLED;
+            break;
+        }
+        case OUT_OF_RESET:
+        {
+            cru_status = CRU_MOD_STATE_ENABLE;
+            break;
+        }
+        case CLK_DISABLE:
+        {
+            cru_status = CRU_MOD_STATE_CLK_DISABLE;
+            break;
+        }
+        case CLK_ENABLE:
+        {
+            cru_status = CRU_MOD_STATE_SYNC_RST;
+            break;
+        }
+    }
+
+    if (CRU_GET_SM_STATE(module_id) == cru_status)
+    {
+        printk (KERN_NOTICE "CRU %d is allready in CRU state %d [ignore operation]\n",cru_module_id,cru_status);
+        return; /* If the current cru status is the same as the user ask for, we ignore the operation.*/
+    }
+
+    CRU_MOD_STATE(module_id) = cpu_to_be32(cru_status);
+
+    /* Make sure that the CRU module is indeed in the correct ask state (OUT_OF_RESET or IN_RESET or CRU_MOD_STATE_CLK_DISABLE) */
+    /* This loop will block the caller for some time! */
+    do
+    {
+        if (++loop_cnt >= CRU_MAX_STATUS_LOOP)
+        {
+            printk (KERN_CRIT "CRU %d is not functional, current cru status %d !! [loop_cnt=%d ; ask_status=%d]\n",cru_module_id, CRU_GET_SM_STATE(module_id), loop_cnt, reset_ctrl);
+            return;
+        }
+    } while (CRU_GET_SM_STATE(module_id) != cru_status);
+}
+EXPORT_SYMBOL(PAL_sysResetCtrl);
+
+/*! \fn PAL_SYS_RESET_CTRL_T PAL_sysGetResetStatus(unsigned int cru_module_id)
+    \brief This API returns the status reset status of a module
+    \param cru_module_id Unique module id whose reset status has to be read
+    \return Reset assert/de-assert (IN_RESET, OUT_OF_RESET)
+*/
+PAL_SYS_RESET_CTRL_T PAL_sysGetResetStatus(unsigned int cru_module_id)
+{
+    PAL_SYS_CRU_MODULE_T module_id = (PAL_SYS_CRU_MODULE_T)(cru_module_id);
+
+
+    if ( CRU_GET_SM_STATE(module_id) == CRU_MOD_STATE_ENABLE )
+    {
+        return OUT_OF_RESET;
+    }
+    else if (CRU_GET_SM_STATE(module_id) == CRU_MOD_STATE_CLK_DISABLE)
+    {
+        return CLK_DISABLE;
+    }
+    else
+    {
+        return IN_RESET;
+    }
+}
+
+/*! \fn void PAL_sysSystemReset(PAL_SYS_SYSTEM_RST_MODE_T mode)
+    \brief This API is used the reset the system
+    \param mode system reset mode
+*/
+void PAL_sysSystemReset(PAL_SYS_SYSTEM_RST_MODE_T mode)
+{
+    /* This is processor specific so should be implemented in avalanche_misc.c */
+    // avalanche_system_reset(mode);
+}
+
+
+void PAL_sysPowerCtrl(unsigned int power_module,  PAL_SYS_POWER_CTRL_T power_ctrl)
+{
+    return;
+}
+/*! \fn static int PAL_sysCruCtrlOpen ( struct inode *inode , struct file *filp )
+    \brief This API is used for opening the CruCtrl driver
+    \param struct inode *inode , struct file *filp
+*/
+static int PAL_sysCruCtrlOpen ( struct inode *inode , struct file *filp )
+{
+    /* Success */
+    return 0;
+}
+/*! \fn static int PAL_sysCruCtrlRelease ( struct inode *inode , struct file *filp )
+    \brief This function is used for rleasing the CruCtrl driver
+    \param struct inode *inode , struct file *filp
+*/
+static int PAL_sysCruCtrlRelease ( struct inode *inode , struct file *filp )
+{
+    /* Success */
+    return 0;
+}
+
+
+/*! \fn static long PAL_sysCruCtrlIOCTL ( struct file * filp , unsigned int cmd , unsigned long arg )
+    \brief This function is used to ioctl the CruCtrl driver
+    \param struct file * filp , unsigned int cmd , unsigned long arg
+*/
+static long PAL_sysCruCtrlIOCTL ( struct file * filp , unsigned int cmd , unsigned long arg )
+{
+#if 0
+    void __user *p = (void __user *)arg;
+    switch ( cmd )
+    {
+    case TIOCUARTINRESET:/*Disable the CRU clock*/
+        {
+            unsigned int val;
+            if(get_user(val,(int *)p))
+            {
+                printk(KERN_ERR "Failed in get_user\n");
+                return -EFAULT;
+            }
+            PAL_sysResetCtrl(val,CLK_DISABLE);
+        }
+        break;
+    case TIOCUARTOUTOFRESET:/*Enable the CRU*/
+        {
+        unsigned int val;
+        if(get_user(val,(int *)p))
+        {
+            printk(KERN_ERR "Failed in get_user\n");
+            return -EFAULT;
+        }
+        PAL_sysResetCtrl(val,OUT_OF_RESET);
+        }
+        break;
+    }
+#endif
+    return 0;
+}
+
+/* Structure that declares the usual file */
+/* Access functions */
+static struct file_operations fops =
+{
+    .open            = PAL_sysCruCtrlOpen    ,
+    .release         = PAL_sysCruCtrlRelease   ,
+    .unlocked_ioctl  = PAL_sysCruCtrlIOCTL   ,
+};
+/*! \fn static int __init PAL_sysCruCtrl_init(void)
+    \brief This function is used for init the CruCtrl driver
+    \param none
+*/
+static int __init PAL_sysCruCtrl_init(void)
+{
+    printk ( KERN_INFO "Initializing Cru Control  module\n");
+    /* Registering device */
+    if (register_chrdev ( DEVICE_MAJOR, DEVICE_NAME , &fops ) < 0 )
+    {
+
+        printk ( KERN_WARNING "memory: cannot obtain major number %d\n", DEVICE_MAJOR );
+        return -EIO;
+    }
+    return 0;
+
+}
+/*! \fn static int __init PAL_sysCruCtrl_init(void)
+    \brief This function is used for exit the CruCtrl driver
+    \param none
+*/
+static void __exit PAL_sysCru_exit(void)
+{
+    /* Freeing the major number */
+    unregister_chrdev ( DEVICE_MAJOR , DEVICE_NAME );
+    printk ( KERN_INFO "Removing Cru Control module\n");
+}
+
+
+/* Declaration of the init and exit functions */
+module_init ( PAL_sysCruCtrl_init );
+module_exit ( PAL_sysCru_exit );
+
+
+MODULE_AUTHOR ("Intel Corporation");
+MODULE_LICENSE ("GPL");
+MODULE_DESCRIPTION ("Cable Modem Cru Control");
--- /dev/null
+++ b/arch/x86/pal_cppi41/pal_cppi41.c
@@ -0,0 +1,520 @@
+/*
+ *
+ * pal_cppi41.c
+ * Description:
+ * see below
+ *
+ This file is provided under a dual BSD/GPLv2 license.  When using or
+ redistributing this file, you may do so under either license.
+
+ GPL LICENSE SUMMARY
+
+ Copyright(c) 2015 Intel Corporation.
+
+ This program is free software; you can redistribute it and/or modify
+ it under the terms of version 2 of the GNU General Public License as
+ published by the Free Software Foundation.
+
+ This program is distributed in the hope that it will be useful, but
+ WITHOUT ANY WARRANTY; without even the implied warranty of
+ MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ General Public License for more details.
+
+ You should have received a copy of the GNU General Public License
+ along with this program; if not, write to the Free Software
+ Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+ The full GNU General Public License is included in this distribution
+ in the file called LICENSE.GPL.
+
+
+ Contact Information:
+ Intel Corporation
+ 2200 Mission College Blvd.
+ Santa Clara, CA  97052
+
+ BSD LICENSE
+
+ Copyright(c) 2015 Intel Corporation. All rights reserved.
+
+ Redistribution and use in source and binary forms, with or without
+ modification, are permitted provided that the following conditions
+ are met:
+
+ * Redistributions of source code must retain the above copyright
+ notice, this list of conditions and the following disclaimer.
+
+ * Redistributions in binary form must reproduce the above copyright
+ notice, this list of conditions and the following disclaimer in
+ the documentation and/or other materials provided with the
+ distribution.
+
+ * Neither the name of Intel Corporation nor the names of its
+ contributors may be used to endorse or promote products derived
+ from this software without specific prior written permission.
+
+ THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+ "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+ LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+ A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+ OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+ SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+ LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+ DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+ THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+ (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+ OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+**/
+
+/**
+ * \file pal_cppi41.c
+ * \brief PAL CPPI 4 Source file, contains the minimum PAL
+ *  implementation for NPCPU APPCPU datapipe.
+ *
+ *
+ */
+
+/****************/
+/**  Includes  **/
+/****************/
+#include <linux/module.h>
+#include <linux/kernel.h>
+#include <linux/init.h>
+#include<linux/slab.h>
+#include <asm/io.h>
+#include <asm/byteorder.h>
+#include <linux/avalanche/generic/pal_cppi41.h>
+#include <linux/avalanche/puma7/puma7.h>
+#include <linux/avalanche/puma7/puma7_cppi_prv.h>
+
+#include "cppi41_hw_mbox_if.h"
+#include <linux/hw_mailbox.h>
+/***************/
+/**  Defines  **/
+/***************/
+/* uncomment to enable debug prints */
+//#define PAL_CPPI4_DBG
+
+#ifdef PAL_CPPI4_DBG
+/* Debug print, also print function name and line number */
+#  define DPRINTK(fmt, args...) printk("%s(%d): " fmt "\n", __FUNCTION__ , __LINE__, ## args)
+#else
+#  define DPRINTK(fmt, args...)
+#endif
+
+#ifdef PAL_CPPI4_DBG
+#define ACCUM_CH_PARAM_DEBUG(initCfg)  printk("\n accChanNum=%d\n\
+        mode=%d\nqMg=%d\n qNum=%d \n pacingTickCnt=%d \n list.istBase=%p\n\
+        list.axPageEntry=%d\n list.acingMode=%d\n list.tallAvoidance=%d\n\
+        list.istCountMode=%d\n list.istEntrySize=%d\n list.axPageCnt=%d\n\
+        monitor.pktCountThresh=%d\n monitor.pacingMode=%d \n",\
+        initCfg.accChanNum, initCfg.mode, initCfg.queue.qMgr,\
+        initCfg.queue.qNum,initCfg.pacingTickCnt,initCfg.list.listBase\
+        ,initCfg.list.maxPageEntry,initCfg.list.pacingMode,\
+        initCfg.list.stallAvoidance,initCfg.list.listCountMode,\
+        initCfg.list.listEntrySize,initCfg.list.maxPageCnt,\
+        initCfg.monitor.pktCountThresh,initCfg.monitor.pacingMode)
+#else
+#define ACCUM_CH_PARAM_DEBUG(initCfg)
+#endif
+
+
+/* Error print, also print function name and line number */
+#define EPRINTK(fmt, args...) printk(KERN_ERR "****** %s(%d): " fmt " ******\n", __FUNCTION__ , __LINE__, ## args)
+
+#define QUEUE_MNG_TO_QUEUE_STAT_OFFSET                      (0x10000)
+#define QUEUE_NUMBER_TO_QUEUE_ADDR_SHIFT                    (sizeof(CSL_Queue_Mgmt_Regs) / 4)
+#define QUEUE_NUM_TO_QUEUE_BASE_ADDR(qMgr_base, qNum)       ((qMgr_base) + ((qNum) << QUEUE_NUMBER_TO_QUEUE_ADDR_SHIFT))
+
+/***************/
+/**  Globals  **/
+/***************/
+unsigned int qMgrs_qMngBase [PAL_CPPI41_NUM_QUEUE_MGR] = { 0 };     /* queue manager's queue management base */
+unsigned int qMgrs_qStatBase[PAL_CPPI41_NUM_QUEUE_MGR] = { 0 };     /* queue manager's queue stats base */
+
+
+/***************************************/
+/*  enum for endianness conversion    **/
+/**************************************/
+typedef enum
+{
+    DataPipeBig,
+    DataPipeLittle
+}dataPipeEndianNess_e;
+
+/*ADP accumulator HW Mailbox message format*/
+/*******************************************/
+/* ------------------------------------
+ * |header including Opcode -4bytes   |
+ * |----------------------------------|
+ * |Cppi4AccumulatorCfg    56 bytes   |
+ * |                                  |
+ * |                                  |
+ * |                                  |
+ * |                                  |
+ * |----------------------------------|
+ * | Current page (curPage).          |
+ * |           4bytes                 |
+ * |----------------------------------|
+ * | general purpose field            |
+ * | from ATOM->ARM: PAL_Handle       |
+ * | from ARM->ATOM: npcpu address    |
+ * |                                  |
+ * |           4bytes                 |
+ * |----------------------------------|
+ *-----------------------------------*/
+/***************************************/
+
+
+
+/*********************************/
+/**  local Functions declaration  **/
+/*********************************/
+static bool  PAL_cppiChangeEndianness( Cppi41HwMboxAccChOpenMsg_t *destCfgData, dataPipeEndianNess_e datapipe_endian);
+
+/*********************************/
+/**  Functions Implementations  **/
+/*********************************/
+
+PAL_Handle PAL_cppi4Init(unsigned int qMgr1Base, unsigned int qMgr2Base)
+{
+    DPRINTK("qMgr1Base = 0x%08x, qMgr2Base = 0x%08x", qMgr1Base, qMgr2Base);
+
+    if (!qMgr1Base || !qMgr2Base) {
+        EPRINTK("Cannot initiate with NULL addresses");
+        return NULL;
+    }
+
+
+
+    qMgrs_qMngBase [PAL_CPPI_PP_QMGR_G1] = (unsigned long)(qMgr1Base);
+    qMgrs_qStatBase[PAL_CPPI_PP_QMGR_G1] = (unsigned long)(qMgr1Base) + QUEUE_MNG_TO_QUEUE_STAT_OFFSET;
+    qMgrs_qMngBase [PAL_CPPI_PP_QMGR_G2] = (unsigned long)(qMgr2Base);
+    qMgrs_qStatBase[PAL_CPPI_PP_QMGR_G2] = (unsigned long)(qMgr2Base) + QUEUE_MNG_TO_QUEUE_STAT_OFFSET;
+
+    DPRINTK("qMgrs_qMngBase[PAL_CPPI_PP_QMGR_G1] = 0x%08x, qMgrs_qStatBase[PAL_CPPI_PP_QMGR_G1] = 0x%08x",
+            qMgrs_qMngBase[PAL_CPPI_PP_QMGR_G1], qMgrs_qStatBase[PAL_CPPI_PP_QMGR_G1]);
+    DPRINTK("qMgrs_qMngBase[PAL_CPPI_PP_QMGR_G2] = 0x%08x, qMgrs_qStatBase[PAL_CPPI_PP_QMGR_G2] = 0x%08x",
+            qMgrs_qMngBase[PAL_CPPI_PP_QMGR_G2], qMgrs_qStatBase[PAL_CPPI_PP_QMGR_G2]);
+
+    return NULL;
+}
+EXPORT_SYMBOL(PAL_cppi4Init);
+
+int PAL_cppi4Exit(PAL_Handle hnd, void *param)
+{
+    DPRINTK(" cleanup... qMgr1Base = 0x%08x, qMgr2Base = 0x%08x",\
+    qMgrs_qMngBase[PAL_CPPI_PP_QMGR_G1], qMgrs_qMngBase[PAL_CPPI_PP_QMGR_G2]);
+    if( qMgrs_qMngBase[PAL_CPPI_PP_QMGR_G1] != (unsigned int)NULL )
+    {
+        DPRINTK("unmap will be done in datapipe exit");
+    }
+    if(  qMgrs_qMngBase[PAL_CPPI_PP_QMGR_G2] != (unsigned int)NULL )
+    {
+        DPRINTK("unmap will be done in datapipe exit");
+    }
+    return 0;
+}
+EXPORT_SYMBOL(PAL_cppi4Exit);
+
+PAL_Cppi4QueueHnd PAL_cppi4QueueOpen(PAL_Handle hnd, Cppi4Queue  queue)
+{
+    PAL_Cppi4QueueHnd qHnd;
+    if (!qMgrs_qMngBase[queue.qMgr])
+    {
+        EPRINTK("PAL is not initialized, first call init function");
+        return NULL;
+    }
+    qHnd = (PAL_Cppi4QueueHnd *) QUEUE_NUM_TO_QUEUE_BASE_ADDR(qMgrs_qMngBase[queue.qMgr], queue.qNum);
+    DPRINTK("Open queue G%d.%d, qHnd = %p", queue.qMgr, queue.qNum, qHnd);
+
+    return qHnd;
+}
+EXPORT_SYMBOL(PAL_cppi4QueueOpen);
+
+int PAL_cppi4QueueClose(PAL_Handle hnd, PAL_Cppi4QueueHnd qHnd)
+{
+    DPRINTK("Close queue %p", qHnd);
+    return 0;
+}
+EXPORT_SYMBOL(PAL_cppi4QueueClose);
+
+int PAL_cppi4QueuePush(PAL_Cppi4QueueHnd hnd, void *dAddr, unsigned int dSize, unsigned int pSize)
+{
+    volatile unsigned int tmp;
+    CSL_Queue_Mgmt_Regs *qRegs;
+    Cppi4HostDescLinux *desc;
+
+    qRegs = (CSL_Queue_Mgmt_Regs *) hnd;
+    desc = (Cppi4HostDescLinux *) dAddr;
+    tmp = (dSize << QMGR_QUEUE_N_REG_D_DESCSZ_SHIFT) & QMGR_QUEUE_N_REG_D_DESCSZ_MASK;
+    tmp|= ((volatile unsigned int)dAddr & QMGR_QUEUE_N_REG_D_DESC_ADDR_MASK);
+
+    DPRINTK("Pushing desc %p to queue 0x%08x", dAddr, IO_VIRT2PHY(qRegs));
+
+   /* handle associated with ADP0 Queue */
+#ifdef DEBUG_PAL_CPPI
+    if(((int)hnd & 0xFFFF) == 0x1b30)
+    {
+        DPRINTK("%s: Qhandle=%p Desc=%p\n", __FUNCTION__, hnd, desc);
+    }
+#endif
+
+    /* refered from NPCPU pal_cpp:  Similar logic here what is there in NPCPU side */
+    /* qRegs->Queue_Reg_C = cpu_to_be32(pSize); */
+
+/* Swap endianness*/
+    qRegs->Queue_Reg_D = cpu_to_be32(tmp);
+
+    return 0;
+}
+EXPORT_SYMBOL(PAL_cppi4QueuePush);
+
+PAL_Cppi4BD *PAL_cppi4QueuePop(PAL_Cppi4QueueHnd hnd)
+{
+    PAL_Cppi4BD *bd;
+
+    CSL_Queue_Mgmt_Regs *qRegs = (CSL_Queue_Mgmt_Regs *) hnd;
+
+    bd = (PAL_Cppi4BD *)( (be32_to_cpu(qRegs->Queue_Reg_D)) & QMGR_QUEUE_N_REG_D_DESC_ADDR_MASK);
+
+    DPRINTK("Popped desc %p from queue 0x%08x", bd, netip_mmio_to_physical(qRegs));
+    return bd;
+}
+EXPORT_SYMBOL(PAL_cppi4QueuePop);
+
+int PAL_cppi4QueueGetEntryCount(PAL_Handle hnd, Cppi4Queue queue, unsigned int *entryCount)
+{
+    CSL_Queue_Status_Regs *qStatRegs;
+    qStatRegs = (CSL_Queue_Status_Regs *) QUEUE_NUM_TO_QUEUE_BASE_ADDR(qMgrs_qStatBase[queue.qMgr], queue.qNum);
+    DPRINTK("qStatRegs = 0x%08x", IO_VIRT2PHY(qStatRegs));
+    *entryCount = be32_to_cpu(qStatRegs->Queue_Status_Reg_A);
+
+    return 0;
+}
+EXPORT_SYMBOL(PAL_cppi4QueueGetEntryCount);
+
+static bool  PAL_cppiChangeEndianness( Cppi41HwMboxAccChOpenMsg_t *destCfgData, dataPipeEndianNess_e datapipe_endian )
+{
+    if( !destCfgData )
+    {
+        EPRINTK(" null pointer reference ");
+        return false;
+    }
+    if( (datapipe_endian != DataPipeBig) && (datapipe_endian != DataPipeLittle) )
+    {
+        EPRINTK(" Endianness value pass in datapipe is not correct ");
+        return false;
+    }
+
+    if(datapipe_endian == DataPipeBig)
+    {
+        (*destCfgData).initCfg.accChanNum               =   cpu_to_be32((*destCfgData).initCfg.accChanNum);
+        (*destCfgData).initCfg.mode                     =   cpu_to_be32((*destCfgData).initCfg.mode);
+        (*destCfgData).initCfg.queue.qMgr               =   cpu_to_be32((*destCfgData).initCfg.queue.qMgr);
+        (*destCfgData).initCfg.queue.qNum               =   cpu_to_be32((*destCfgData).initCfg.queue.qNum);
+        (*destCfgData).initCfg.pacingTickCnt            =   cpu_to_be32((*destCfgData).initCfg.pacingTickCnt);
+        (*destCfgData).initCfg.list.listBase            =   (void *)cpu_to_be32((unsigned int)(*destCfgData).initCfg.list.listBase);
+        (*destCfgData).initCfg.list.maxPageEntry        =   cpu_to_be32((*destCfgData).initCfg.list.maxPageEntry);
+        (*destCfgData).initCfg.list.pacingMode          =   cpu_to_be32((*destCfgData).initCfg.list.pacingMode);
+        (*destCfgData).initCfg.list.stallAvoidance      =   cpu_to_be32((*destCfgData).initCfg.list.stallAvoidance);
+        (*destCfgData).initCfg.list.listCountMode       =   cpu_to_be32((*destCfgData).initCfg.list.listCountMode);
+        (*destCfgData).initCfg.list.listEntrySize       =   cpu_to_be32((*destCfgData).initCfg.list.listEntrySize);
+        (*destCfgData).initCfg.list.maxPageCnt          =   cpu_to_be32((*destCfgData).initCfg.list.maxPageCnt);
+        (*destCfgData).initCfg.monitor.pktCountThresh   =   cpu_to_be32((*destCfgData).initCfg.monitor.pktCountThresh);
+        (*destCfgData).initCfg.monitor.pacingMode       =   cpu_to_be32((*destCfgData).initCfg.monitor.pacingMode);
+    }
+    if(datapipe_endian == DataPipeLittle)
+    {
+        (*destCfgData).initCfg.accChanNum               =   be32_to_cpu((*destCfgData).initCfg.accChanNum);
+        (*destCfgData).initCfg.mode                     =   be32_to_cpu((*destCfgData).initCfg.mode);
+        (*destCfgData).initCfg.queue.qMgr               =   be32_to_cpu((*destCfgData).initCfg.queue.qMgr);
+        (*destCfgData).initCfg.queue.qNum               =   be32_to_cpu((*destCfgData).initCfg.queue.qNum);
+        (*destCfgData).initCfg.pacingTickCnt            =   be32_to_cpu((*destCfgData).initCfg.pacingTickCnt);
+        (*destCfgData).initCfg.list.listBase            =   (void *)be32_to_cpu((*destCfgData).initCfg.list.listBase);
+        (*destCfgData).initCfg.list.maxPageEntry        =   be32_to_cpu((*destCfgData).initCfg.list.maxPageEntry);
+        (*destCfgData).initCfg.list.pacingMode          =   be32_to_cpu((*destCfgData).initCfg.list.pacingMode);
+        (*destCfgData).initCfg.list.stallAvoidance      =   be32_to_cpu((*destCfgData).initCfg.list.stallAvoidance);
+        (*destCfgData).initCfg.list.listCountMode       =   be32_to_cpu((*destCfgData).initCfg.list.listCountMode);
+        (*destCfgData).initCfg.list.listEntrySize       =   be32_to_cpu((*destCfgData).initCfg.list.listEntrySize);
+        (*destCfgData).initCfg.list.maxPageCnt          =   be32_to_cpu((*destCfgData).initCfg.list.maxPageCnt);
+        (*destCfgData).initCfg.monitor.pktCountThresh   =   be32_to_cpu((*destCfgData).initCfg.monitor.pktCountThresh);
+        (*destCfgData).initCfg.monitor.pacingMode       =   be32_to_cpu((*destCfgData).initCfg.monitor.pacingMode);
+    }
+    return true;
+}
+
+/* Following API will use HW mailbox provide Accumulator fuctionalities */
+PAL_Cppi4AccChHnd PAL_cppi4AccChOpen(PAL_Handle hnd, Cppi4AccumulatorCfg* accCfg)
+{
+
+    /*Return pointer to the caller */
+    PAL_Cppi4AccChObj *accChObj;
+    /* transport message over HW_MBOX */
+    Cppi41HwMboxAccChOpenMsg_t  openAccChObj;
+    /* local temporary varaibles */
+    Cppi41HwMboxAccChOpenReplyMsg_t* tmp;
+    unsigned long tmpPtr;
+    /* transport message over HW_MBOX */
+    /* Return length of HW mailbox Op-Code channle */
+    Uint32 dataLen = sizeof(Cppi41HwMboxAccChOpenMsg_t);
+    if(!accCfg)
+    {
+        EPRINTK("NULL pointer reference.");
+        return NULL;
+    }
+
+    /* kmalloc returns cache line aligned memory unless you are debugging the slab allocator (2.6.18) */
+    accChObj = (PAL_Cppi4AccChObj *)kzalloc(sizeof(PAL_Cppi4AccChObj) ,GFP_KERNEL);
+    if(!accChObj)
+    {
+        EPRINTK("could not allocate memeory for local accumulator ojbect");
+        return NULL;
+    }
+
+    /*copy accCfg data to accumulator channel onject */
+    if(!accCfg->list.listBase)
+    {
+
+        EPRINTK("NULL pointer reference. for accCfg.list.base");
+        return NULL;
+    }
+
+    /* Copy datapipe accumulator init paramters into the message container */
+    memcpy(&openAccChObj.initCfg, accCfg, sizeof(Cppi4AccumulatorCfg));
+    DPRINTK(" Virtual  list.listBase=%p, address received=%p before sending to HWMbox.\n",  openAccChObj.initCfg.list.listBase,  accCfg->list.listBase );
+
+    /* APPCPU virtual address need to converted to Physical address before sending to HW mailbox */
+    tmpPtr = (unsigned long)virt_to_phys(openAccChObj.initCfg.list.listBase);
+    openAccChObj.initCfg.list.listBase = (void*)tmpPtr;
+    DPRINTK(" Physical  list.listBase=%p, Original address received=%p before sending to HWMbox.\n",  openAccChObj.initCfg.list.listBase,  accCfg->list.listBase );
+
+    /* hardware mailbox implementation to open accumulator channel goes here */
+    if(hwMbox_isReady())
+    {
+        EPRINTK("HW mailbox isn't ready yet.");
+        kfree(accChObj);
+        return NULL;
+    }
+     ACCUM_CH_PARAM_DEBUG(openAccChObj.initCfg);
+    /* need to convert data from cpu_to_be(); */
+    if(!PAL_cppiChangeEndianness(&openAccChObj, DataPipeBig))
+    {
+        EPRINTK("data conversion fo endianness failed");
+        kfree(accChObj);
+        return NULL;
+    }
+
+    /* need to send accumulator handler as well  though we are not using it right now but incase needed in future */
+    /*  will receive back Object address in SendReplyOp() at npcpuAddress variable */
+     openAccChObj.cmd = cpu_to_be32(CPPI41_HWMBOX_CMD_ACC_CH_OPEN);
+     ACCUM_CH_PARAM_DEBUG(openAccChObj.initCfg);
+    /* send a message to NP-CPU and expect a 64 byte reply back using SendReplyOp()*/
+    DPRINTK(" size of data length=%d.", sizeof(Cppi41HwMboxAccChOpenMsg_t));
+    if(hwMbox_sendOpcode(HW_MBOX_MASTER_NP_CPU, NPCPU_APPCPU_HW_MBOX_TAG_CPPI41_MBX , (uint8_t *)&openAccChObj, sizeof(Cppi41HwMboxAccChOpenMsg_t) , sizeof(Cppi41HwMboxAccChOpenMsg_t) , &dataLen))
+    {
+        EPRINTK("HW mailbox hwMbox_sendOpcode failed.");
+        kfree(accChObj);
+        return NULL;
+    }
+    if(dataLen != sizeof(Cppi41HwMboxAccChOpenReplyMsg_t))
+    {
+        EPRINTK("HW mailbox hwMbox_sendOpcode reply wasnt of desire length Cppi41HwMboxAccChOpenReplyMsg=%d dataLen=%d ",sizeof(Cppi41HwMboxAccChOpenReplyMsg_t), dataLen);
+        kfree(accChObj);
+        return NULL;
+    }
+
+    DPRINTK("HW mailbox adpHwMboxmessageObj.msgData.initCfg.list.listBase before Endian change=%p.", openAccChObj.initCfg.list.listBase);
+    /* need to conver data from be_to_cpu(); */
+
+    DPRINTK("HW mailbox Received adpHwMboxmessageObj.msgData.initCfg.list.listBase after Endian change=%p.", openAccChObj.initCfg.list.listBase);
+    DPRINTK("HW mailbox called to  accumulator open successful.");
+    /* copy HW_Mbox message to kmalloced object for return */
+    DPRINTK("data length=%d.",dataLen );
+    memcpy(accChObj, accCfg, sizeof(Cppi4AccumulatorCfg));
+    tmp = (Cppi41HwMboxAccChOpenReplyMsg_t *) &openAccChObj;
+    accChObj->curPage = be32_to_cpu( tmp->curPage);
+    DPRINTK("curPage=%d.", accChObj->curPage );
+    accChObj->npcpuAddress = (unsigned int)tmp->accChHnd;
+    DPRINTK("npcpuAddress=%d.", accChObj->npcpuAddress );
+
+    DPRINTK("HW mailbox Received accChObj->initCfg.list.listBase after phys_to_virt=%p.", accChObj->initCfg.list.listBase);
+
+    return (PAL_Cppi4AccChHnd)accChObj;
+}
+EXPORT_SYMBOL(PAL_cppi4AccChOpen);
+
+int PAL_cppi4AccChClose(PAL_Cppi4AccChHnd hnd, void *closeArgs)
+{
+    /* local pointer to free */
+    PAL_Cppi4AccChObj *accChObj;
+    /* transport message over HW_MBOX */
+    Cppi41HwMboxAccChCloseMsg_t adpHwMboxmessageObj;
+    Uint32 dataLen = sizeof(Cppi41HwMboxAccChCloseMsg_t);
+
+    if(!hnd)
+    {
+        EPRINTK("NULL pointer reference.");
+        return false;
+    }
+
+    accChObj = (PAL_Cppi4AccChObj *)hnd;
+    /*copy PAL_Cppi4AccChObj data to accumulator channel onject */
+    /* convert data since CPPI need ch_num for accumulator close  */
+    adpHwMboxmessageObj.accChHnd =  (void *)accChObj->npcpuAddress;
+    DPRINTK("npcpuAddress=%d.", accChObj->npcpuAddress );
+
+    adpHwMboxmessageObj.cmd = cpu_to_be32(CPPI41_HWMBOX_CMD_ACC_CH_CLOSE);
+    /* send a message to NP-CPU and expect to pointer get free in NPCPUaddress space make sure correct poiter by reply*/
+    if(hwMbox_sendOpcode(HW_MBOX_MASTER_NP_CPU,NPCPU_APPCPU_HW_MBOX_TAG_CPPI41_MBX, (uint8_t *)&adpHwMboxmessageObj, sizeof(Cppi41HwMboxAccChCloseMsg_t), sizeof(Cppi41HwMboxAccChCloseMsg_t), &dataLen))
+    {
+        EPRINTK("HW mailbox hwMbox_sendOpcode failed.");
+        return false;
+    }
+    /* free local onject which was created in Open call */
+    kfree(accChObj);
+    /* hardware mailbox implementation to close accumulator channel goes here */
+    DPRINTK("HW mailbox called to free accumulator channel successful.");
+    return true;
+}
+EXPORT_SYMBOL(PAL_cppi4AccChClose);
+
+void* PAL_cppi4AccChGetNextList(PAL_Cppi4AccChHnd hnd)
+{
+    PAL_Cppi4AccChObj *accChObj = (PAL_Cppi4AccChObj *) hnd;
+    Cppi4AccumulatorCfg* initCfg = &accChObj->initCfg;
+    Ptr ret = 0;
+
+    if(initCfg->mode) return NULL; /* no lists in monitor mode */
+
+    /* data available at base + (current page * number of entries per page * size of each entry) */
+    DPRINTK("accChObj->curPage= %d initCfg->list.listBase=%p initCfg->list.maxPageEntry=%d initCfg->list.listEntrySize=%d \n",
+    accChObj->curPage,initCfg->list.listBase,initCfg->list.maxPageEntry,initCfg->list.listEntrySize );
+    ret = initCfg->list.listBase + (accChObj->curPage * initCfg->list.maxPageEntry * (initCfg->list.listEntrySize + 1) * sizeof(Uint32));
+
+    /* cache flush of list page */
+    PAL_CPPI4_CACHE_INVALIDATE(ret, initCfg->list.maxPageEntry * (initCfg->list.listEntrySize + 1) * sizeof(Uint32));
+
+    accChObj->curPage++;
+    DPRINTK("****accChObj->curPage= %d \n",  accChObj->curPage );
+    if(accChObj->curPage >= initCfg->list.maxPageCnt)
+    {
+        accChObj->curPage = 0;
+    }
+    return ret;
+}
+EXPORT_SYMBOL(PAL_cppi4AccChGetNextList);
+
+static int __init pal_cppi41_init(void)
+{
+	DPRINTK("pal_cppi41_init\n");
+	return 0;
+}
+
+static void __exit pal_cppi41_exit(void)
+{
+	DPRINTK("pal_cppi41_exit\n");
+}
+
+module_init(pal_cppi41_init);
+module_exit(pal_cppi41_exit);
+
--- a/include/linux/avalanche/generic/_tistdtypes.h
+++ b/include/linux/avalanche/generic/_tistdtypes.h
@@ -31,6 +31,7 @@
 
 */
 
+#include <linux/types.h>
 /** \file   _tistdtypes.h
     \brief  TI Standard defines for primitive "C" types only
 
--- /dev/null
+++ b/include/linux/avalanche/generic/avalanche_intd.h
@@ -0,0 +1,165 @@
+/*
+ *
+ * avalanche_intd.h
+ * Description:
+ * interrupt distributor header file
+ *
+ *
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2015 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2015 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+#ifndef _AVALANCHE_INTD_H
+#define _AVALANCHE_INTD_H
+
+#define AVALANCHE_MAX_HOSTS_PER_SOC         (10)
+#define ALALANCHE_INTD_MAX_INTS_SUPPORTED   (1024)
+
+#define AVALANCHE_IDIST_IP_INT_NUM          (32)
+#define AVALANCHE_IDIST1_IP_INT_NUM         (16)
+#define AVALANCHE_IDIST_SYS_INT_NUM         (16)
+#define AVALANCHE_IDIST1_SYS_INT_NUM        (12)
+#ifndef NUM_INTS_PER_REG
+#define NUM_INTS_PER_REG                    (32)
+#endif
+
+/*
+ * Interrupt Distributor relies on the below structure for SoC related
+ * information
+ */
+
+/* NOTE:
+ *      Do name the structure instances for the following structures as
+ *      as SOC_HOST_INFO as "host_info" and AVALANCHE_SOC_INFO as "soc_info"
+ *      as these are been reffered by interrupt distributor code.
+ */
+typedef struct avalanche_intd_host_info
+{
+    unsigned int host_num;
+    unsigned int max_ip_ints_mapped;
+}SOC_HOST_INFO;
+
+
+/* NOTE: Read INTD as Interrupt Distributor */
+typedef struct avalanche_idist_pcer_regs
+{
+  volatile unsigned int idpparamr;      /* INTD Pacer Parameter Register */
+  volatile unsigned int idpdecr;        /* INTD Pacer decerement Register */
+}IDIST_PACER_REGS;
+
+typedef struct avalanche_idist_regs    /* Avalanche Interrupt Distributor registers */
+{
+    volatile unsigned int idrevr;           /* INTD Revision Reg                */
+    volatile unsigned int idcntrlr;         /* INTD Control Reg                 */
+    volatile unsigned int unused1[2];       /* 0x08                             */
+    volatile unsigned int ideoir;           /* INTD End Of Interrupt (EOI) Reg  */
+    volatile unsigned int ideoiintvr;       /* INTD EOI Interrupt Vector Reg    */
+    volatile unsigned int unused2[2];       /* 0x18  to 0x1C                    */
+    volatile unsigned int idpprer;          /* INTD Pacer Prescale  Reg         */
+    volatile unsigned int unused4[3];       /* 0x24  to 0x2C                    */
+    IDIST_PACER_REGS  idpacer[26];          /* INTD pacer Reg                   */
+    volatile unsigned int idenbsr[32];      /* INTD Enabler  set Reg            */
+    volatile unsigned int idenbcr[32];      /* INTD Enabler Clear Reg           */
+    volatile unsigned int idstasr[32];      /* INTD Status  Set  Reg            */
+    volatile unsigned int idstacr[32];      /* INTD Status Clear  Reg           */
+    volatile unsigned int idcounterr[32];   /* INTD Counter  Reg                */
+    volatile unsigned int idpolr[32];       /* INTD polarity Reg                */
+    volatile unsigned int idtypr[32];       /* INTD type Reg                    */
+    volatile unsigned int idintvr[32];      /* INTD Interrupt Vector Reg        */
+}avalanche_idist_regs_t;
+
+/**
+ * Write to end of interrupt register
+ *
+ * @param vect_val the system interrupt number
+ *
+ * @return int 0 on success
+ */
+int avalanche_intd_write_eoi(unsigned int vect_val);
+
+/**
+ * Get interrupts count for specified ip interrupt.
+ *
+ * @param host_num should be 0 always.
+ * @param ip_int_num ip interrupt number.
+ *
+ * @return int interrupt count on success, -1 to indicate
+ *         failure.
+ */
+int avalanche_intd_get_interrupt_count(unsigned int host_num, unsigned int ip_int_num);
+
+/**
+ * Set interrupt count for specified ip interrupt, writing to
+ * interrupt count register will decerement the count value by
+ * the value written.
+ *
+ * @param host_num should always be 0.
+ * @param ip_int_num ip interrupt number.
+ * @param count_val count value to write to interrupt count
+ *                  register.
+ *
+ * @return int 0 on success.
+ */
+int avalanche_intd_set_interrupt_count(unsigned int host_num, unsigned int ip_int_num, unsigned int count_val);
+
+
+#endif /* _AVALANCHE_INTD_H */
+
--- a/include/linux/avalanche/generic/avalanche_pp_api.h
+++ b/include/linux/avalanche/generic/avalanche_pp_api.h
@@ -34,14 +34,6 @@
 
 #ifdef __KERNEL__
 
-#ifdef  CONFIG_ARM_AVALANCHE_PDSP_PP
- #define PUMA7_SOC_TYPE 1
- #define PUMA7_OR_NEWER_SOC_TYPE 1
-#else
- #define PUMA7_SOC_TYPE 0
- #define PUMA7_OR_NEWER_SOC_TYPE 0
-#endif
-#define PUMA6_SOC_TYPE 0
 #if PUMA6_SOC_TYPE
 #include <asm-arm/arch-avalanche/puma6/puma6_cppi_prv.h>
 #endif
@@ -51,8 +43,8 @@
 #endif
 
 #else
-#if PUMA6_SOC_TYPE
 #include <puma_autoconf.h>
+#if PUMA6_SOC_TYPE
 #include <puma6_cppi_prv.h>
 #endif
 #if PUMA7_SOC_TYPE
@@ -1489,7 +1481,7 @@ extern AVALANCHE_PP_RET_e   avalanche_pp
 extern AVALANCHE_PP_RET_e   avalanche_pp_get_stats_session          ( Uint32 session_handle, AVALANCHE_PP_SESSION_STATS_t* ptr_session_stats );
 extern AVALANCHE_PP_RET_e   avalanche_pp_get_stats_vpid             ( Uint8  vpid_handle, AVALANCHE_PP_VPID_STATS_t* ptr_vpid_stats );
 extern AVALANCHE_PP_RET_e   avalanche_pp_get_stats_global           ( AVALANCHE_PP_GLOBAL_STATS_t* ptr_stats );
-extern AVALANCHE_PP_RET_e   avalanche_pp_reset_stats_globa          ( void );
+extern AVALANCHE_PP_RET_e   avalanche_pp_reset_stats_global          ( void );
 
 #ifdef CONFIG_WIFI_MESH_TUNNEL
 
--- /dev/null
+++ b/include/linux/avalanche/generic/pal.h
@@ -0,0 +1,89 @@
+/*
+ *
+ * pal.h
+ * Description:
+ * see below
+ *
+ *
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2008-2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2008-2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+
+/** \file   pal.h
+    \brief  Platform Include file
+
+    This file includes all platform abstraction related headers.
+
+
+    \author     PSP Architecture Team
+    \version    1.0
+ */
+
+#ifndef _PAL_H_
+#define _PAL_H_
+
+#include "pal_defs.h"   /* Platform definitions - basic types - includes "_tistdtypes.h" */
+#include <linux/avalanche/puma7/puma7.h>
+#include <linux/avalanche/generic/avalanche_intd.h>
+#include <linux/avalanche/generic/avalanche_intc.h>
+#include <linux/avalanche/generic/pal_sys.h>
+#endif /* _PAL_H_ */
--- /dev/null
+++ b/include/linux/avalanche/generic/pal_cppi41.h
@@ -0,0 +1,572 @@
+/*
+ *
+ * pal_cppi41.h
+ * Description:
+ * see below
+ *
+ *
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2015 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2015 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+/** \file   pal_cppi41.h
+ *  \brief PAL CPPI4.1 header file
+ *  This file is minimized CPPI4.1 PAL header file to be
+ *  included the datapipe driver which use CPPI4.1.
+ *  This file is compliant to the PSP Framework 1.0 definitions
+ *  and prototypes.
+ *
+ *  \author Idan Emergi
+ */
+
+#ifndef __PAL_CPPI4_H__
+#define __PAL_CPPI4_H__
+
+#include <linux/avalanche/generic/_tistdtypes.h>
+#include <asm/io.h>
+
+/**
+ * General PAL defines
+ */
+#define PAL_CPPI_TESTS 0
+
+typedef volatile unsigned int CSL_Reg32;                    /* 32bit register */
+//#define PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE           (64)
+
+/* convert cppi descriptor size tp descriptor hint */
+#define PAL_CPPI4_DESCSIZE_2_QMGRSIZE(size)                 ((size - 24) / 4)
+
+
+/**
+ * Accumulator PDSP list entry types
+ */
+#define PAL_CPPI41_ACC_ENTRY_TYPE_D                         (0)
+#define PAL_CPPI41_ACC_ENTRY_TYPE_CD                        (1)
+#define PAL_CPPI41_ACC_ENTRY_TYPE_ABCD                      (2)
+
+
+/**
+ * PAL Handles
+ */
+/* The PAL layer handle */
+typedef void* PAL_Handle;
+/* Accumulator PDSP channel handle, return from open accumulator channel */
+typedef void* PAL_Cppi4AccChHnd;
+/* CPPI Queue handle, return from open queue, used for push/pop/close queue operations */
+typedef void* PAL_Cppi4QueueHnd;
+/* The PAL CPPI4 Buffer descriptor type */
+typedef unsigned int PAL_Cppi4BD;
+#define CPPI41_EM_DESCINFO_DTYPE_SHIFT     30
+#define CPPI41_EM_DESCINFO_DTYPE_MASK      (0x3u<<CPPI41_EM_DESCINFO_DTYPE_SHIFT)
+#define CPPI41_EM_DESCINFO_DTYPE_EMB       0
+#define CPPI41_EM_DESCINFO_SLOTCNT_SHIFT   27
+#define CPPI41_EM_DESCINFO_SLOTCNT_MASK    (0x7u<<CPPI41_EM_DESCINFO_SLOTCNT_SHIFT)
+#define CPPI41_EM_DESCINFO_PSWSIZE_SHIFT   22
+#define CPPI41_EM_DESCINFO_PSWSIZE_MASK    (0x1Fu<<CPPI41_EM_DESCINFO_PSWSIZE_SHIFT)
+#define CPPI41_EM_DESCINFO_PKTLEN_SHIFT    0
+#define CPPI41_EM_DESCINFO_PKTLEN_MASK     (0x003FFFFFu<<CPPI41_EM_DESCINFO_PKTLEN_SHIFT)
+
+#define CPPI41_EM_TAGINFO_SRCPORT_SHIFT    27
+#define CPPI41_EM_TAGINFO_SRCPORT_MASK     (0x1Fu<<CPPI41_EM_TAGINFO_SRCPORT_SHIFT)
+#define CPPI41_EM_TAGINFO_SRCCHN_SHIFT     21
+#define CPPI41_EM_TAGINFO_SRCCHN_MASK      (0x3Fu<<CPPI41_EM_TAGINFO_SRCCHN_SHIFT)
+#define CPPI41_EM_TAGINFO_SRCSUBCHN_SHIFT  16
+#define CPPI41_EM_TAGINFO_SRCSUBCHN_MASK   (0x1Fu<<CPPI41_EM_TAGINFO_SRCSUBCHN_SHIFT)
+#define CPPI41_EM_TAGINFO_DSTTAG_SHIFT     0
+#define CPPI41_EM_TAGINFO_DSTTAG_MASK      (0xFFFFu<<CPPI41_EM_TAGINFO_DSTTAG_SHIFT)
+
+#define CPPI41_EM_PKTINFO_PKTERROR_SHIFT    31
+#define CPPI41_EM_PKTINFO_PKTERROR_MASK    (1u<<CPPI41_EM_PKTINFO_PKTERROR_SHIFT)
+
+#define CPPI41_EM_PKTINFO_PKTTYPE_SHIFT     26
+#define CPPI41_EM_PKTINFO_PKTTYPE_MASK     (0x1Fu<<CPPI41_EM_PKTINFO_PKTTYPE_SHIFT)
+#define CPPI41_EM_PKTINFO_PKTTYPE_ATMAAL5           0
+#define CPPI41_EM_PKTINFO_PKTTYPE_ATMNULLAAL        1
+#define CPPI41_EM_PKTINFO_PKTTYPE_ATMOAM            2
+#define CPPI41_EM_PKTINFO_PKTTYPE_ATMTRANSPARENT    3
+#define CPPI41_EM_PKTINFO_PKTTYPE_EFM               4
+#define CPPI41_EM_PKTINFO_PKTTYPE_USB               5
+#define CPPI41_EM_PKTINFO_PKTTYPE_GENERIC           6
+#define CPPI41_EM_PKTINFO_PKTTYPE_ETH               7
+
+
+#define CPPI41_EM_PKTINFO_EOPIDX_SHIFT     20
+#define CPPI41_EM_PKTINFO_EOPIDX_MASK      (0x7u<<CPPI41_EM_PKTINFO_EOPIDX_SHIFT)
+#define CPPI41_EM_PKTINFO_PROTSPEC_SHIFT   16
+#define CPPI41_EM_PKTINFO_PROTSPEC_MASK    (0xFu<<CPPI41_EM_PKTINFO_PROTSPEC_SHIFT)
+#define CPPI41_EM_PKTINFO_RETPOLICY_SHIFT  15
+#define CPPI41_EM_PKTINFO_RETPOLICY_MASK   (1u<<CPPI41_EM_PKTINFO_RETPOLICY_SHIFT)
+#define CPPI41_EM_PKTINFO_ONCHIP_SHIFT     14
+#define CPPI41_EM_PKTINFO_ONCHIP_MASK      (1u<<CPPI41_EM_PKTINFO_ONCHIP_SHIFT)
+#define CPPI41_EM_PKTINFO_RETQMGR_SHIFT    12
+#define CPPI41_EM_PKTINFO_RETQMGR_MASK     (0x3u<<CPPI41_EM_PKTINFO_RETQMGR_SHIFT)
+#define CPPI41_EM_PKTINFO_RETQ_SHIFT       0
+#define CPPI41_EM_PKTINFO_RETQ_MASK        (0x7FFu<<CPPI41_EM_PKTINFO_RETQ_SHIFT)
+
+#define CPPI41_EM_BUF_VALID_SHIFT          31
+#define CPPI41_EM_BUF_VALID_MASK           (1u << CPPI41_EM_BUF_VALID_SHIFT)
+#define CPPI41_EM_BUF_MGR_SHIFT            29
+#define CPPI41_EM_BUF_MGR_MASK             (0x3u << CPPI41_EM_BUF_MGR_SHIFT)
+#define CPPI41_EM_BUF_POOL_SHIFT           24
+#define CPPI41_EM_BUF_POOL_MASK            (0x1Fu << CPPI41_EM_BUF_POOL_SHIFT)
+#define CPPI41_EM_BUF_BUFFLEN_MASK         (0x3FFFFFu)
+
+
+/* Commonly used values */
+#define CPPI41_EM_DESCINFO_SLOTCNT_MYCNT        ((EMSLOTCNT-1u)<<CPPI41_EM_DESCINFO_SLOTCNT_SHIFT)
+#define CPPI41_EM_DESCINFO_SLOTCNT_PP           ((EMSLOTCNT_PP-1u)<<CPPI41_EM_DESCINFO_SLOTCNT_SHIFT)
+#define CPPI41_EM_DESCINFO_SLOTCNT_MPEG         ((EMSLOTCNT-1u)<<CPPI41_EM_DESCINFO_SLOTCNT_SHIFT)
+#define CPPI41_EM_DESCINFO_SLOTCNT_MPEG_ENCAP   ((EMSLOTCNT_EXT-1u)<<CPPI41_EM_DESCINFO_SLOTCNT_SHIFT)
+#define CPPI41_EM_DESCINFO_DTYPE_EMBEDDED       (0u<<CPPI41_EM_DESCINFO_DTYPE_SHIFT)
+#define CPPI41_EM_PKTINFO_RETPOLICY_RETURN      (1u<<CPPI41_EM_PKTINFO_RETPOLICY_SHIFT)
+
+/**
+ * \brief CPPI4.1 Host descriptor structure.
+ *
+ * The CPPI4.1 Host descriptor structure is defined here to enable its
+ * reuse across various driver modules. The PAL CPPI (much like the
+ * underlying hardware) does not use the descriptor structre internally
+ * for any of its operations.
+ */
+typedef struct {
+	Uint32 descInfo;     /**< Desc type, proto specific word cnt, pkt len (valid only in Host PD)*/
+	Uint32 tagInfo;      /**< Source tag (31:16), Dest Tag (15:0) (valid only in Host PD)*/
+	Uint32 pktInfo;      /**< pkt err state, type, proto flags, return info, desc location */
+	Uint32 buffLen;      /**< Number of valid data bytes in the buffer */
+	Uint32 bufPtr;       /**< Pointer to the buffer associated with this descriptor */
+	Ptr nextBDPtr;       /**< Pointer to the next buffer descriptor */
+	Uint32 orgBuffLen;   /**< Original buffer size */
+	Uint32 orgBufPtr;    /**< Original buffer pointer */
+	Uint32 netInfoWord0; /**< Network stack private communications info (valid only in Host PD) */
+	Uint32 netInfoWord1; /**< Network stack private communications info (valid only in Host PD) */
+
+} Cppi4HostDesc;
+
+typedef struct
+{
+	Cppi4HostDesc       hw;         /* The Hardware Descriptor */
+	int                 psi[5];     /* protocol specific information for fw  */
+	struct sk_buff*     skb;        /* The data pointer virtual address */
+}Cppi4HostDescLinux;
+
+#define PAL_CPPI4_HOSTDESC_DESC_TYPE_SHIFT      27
+#define PAL_CPPI4_HOSTDESC_DESC_TYPE_MASK       (0x1F << PAL_CPPI4_HOSTDESC_DESC_TYPE_SHIFT)
+#define PAL_CPPI4_HOSTDESC_DESC_TYPE_HOST       16
+
+#define PAL_CPPI4_HOSTDESC_PROT_WORD_CNT_SHIFT  22
+#define PAL_CPPI4_HOSTDESC_PROT_WORD_CNT_MASK   (0x1F << PAL_CPPI4_HOSTDESC_PROT_WORD_CNT_SHIFT)
+
+#define PAL_CPPI4_HOSTDESC_PKT_LEN_SHIFT        0
+#define PAL_CPPI4_HOSTDESC_PKT_LEN_MASK         (0x1FFFFF << PAL_CPPI4_HOSTDESC_PKT_LEN_SHIFT)
+
+#define PAL_CPPI4_HOSTDESC_PKT_ERR_SHIFT        31
+#define PAL_CPPI4_HOSTDESC_PKT_ERR_MASK         (0x1 << PAL_CPPI4_HOSTDESC_PKT_ERR_SHIFT)
+#define PAL_CPPI4_HOSTDESC_PKT_ERR_NOERR        0
+#define PAL_CPPI4_HOSTDESC_PKT_ERR_ERR          1
+
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_SHIFT       26
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_MASK        (0x1F << PAL_CPPI4_HOSTDESC_PKT_TYPE_SHIFT)
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_ATMAAL5             0
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_ATMNULLAAL          1
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_ATMOAM              2
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_ATMTRANSPARENT      3
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_EFM                 4
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_USB                 5
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_GENERIC             6
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_ETH                 7
+#define PAL_CPPI4_HOSTDESC_PKT_TYPE_MPEG                8
+
+#define PAL_CPPI4_HOSTDESC_PKT_RETPLCY_SHIFT    15
+#define PAL_CPPI4_HOSTDESC_PKT_RETPLCY_MASK     (0x1 << PAL_CPPI4_HOSTDESC_PKT_RETPLCY_SHIFT)
+#define PAL_CPPI4_HOSTDESC_PKT_RETPLCY_LINKED   0
+#define PAL_CPPI4_HOSTDESC_PKT_RETPLCY_UNLINKED 1
+
+#define PAL_CPPI4_HOSTDESC_DESC_LOC_SHIFT       14
+#define PAL_CPPI4_HOSTDESC_DESC_LOC_MASK        (0x1 << PAL_CPPI4_HOSTDESC_DESCLOC_SHIFT)
+#define PAL_CPPI4_HOSTDESC_DESC_LOC_OFFCHIP     0
+#define PAL_CPPI4_HOSTDESC_DESC_LOC_ONCHIP      1
+
+#define PAL_CPPI4_HOSTDESC_PKT_RETQMGR_SHIFT    12
+#define PAL_CPPI4_HOSTDESC_PKT_RETQMGR_MASK     (0x3 << PAL_CPPI4_HOSTDESC_PKT_RETQMGR_SHIFT)
+#define PAL_CPPI4_HOSTDESC_PKT_RETQNUM_SHIFT    0
+#define PAL_CPPI4_HOSTDESC_PKT_RETQNUM_MASK     (0xFFF << PAL_CPPI4_HOSTDESC_PKT_RETQNUM_SHIFT)
+
+#define PAL_CPPI4_HOSTDESC_NETINFW0_DIVERT_FLAG_MASK    0x80
+#define PAL_CPPI4_HOSTDESC_NETINFW0_DO_NOT_DISCARD      0x80000000
+#if PUMA7_OR_NEWER_SOC_TYPE
+#define PAL_CPPI4_HOSTDESC_NETINFW0_SESSION_VALID       0x00000001
+#define PAL_CPPI4_HOSTDESC_NETINFW0_PTID_FLAG_MASK      0x40000000
+#endif
+
+
+
+/**
+ * The Queue Tuple
+ * The basic queue tuple in CPPI 4.1 used across alldata
+ * structures where a definition of a queue is required.
+ */
+typedef struct
+{
+    unsigned int qMgr;    /* The queue manager number */
+    unsigned int qNum;    /* The queue number */
+} Cppi4Queue;
+
+/**
+ * \brief Queue Manager queue management region
+ *
+ * The structure instance variable points to CPPI4 queue management
+ * register space in  SOC memory map directly.
+ * This is a template only, no memory is ever allocated for this!
+ *
+ */
+typedef volatile struct
+{
+    CSL_Reg32 Queue_Reg_A;
+    CSL_Reg32 Queue_Reg_B;
+    CSL_Reg32 Queue_Reg_C;
+    CSL_Reg32 Queue_Reg_D;
+
+} CSL_Queue_Mgmt_Regs;
+
+/**
+ * \brief Queue Manager queue status region
+ *
+ * The structure instance variable points to CPPI4 queue status
+ * register space in  SOC memory map directly.
+ * This is a template only, no memory is ever allocated for this!
+ *
+ */
+typedef volatile struct
+{
+    CSL_Reg32 Queue_Status_Reg_A;
+    CSL_Reg32 Queue_Status_Reg_B;
+    CSL_Reg32 Queue_Status_Reg_C;
+    CSL_Reg32 Reserved;
+
+} CSL_Queue_Status_Regs;
+
+#define QMGR_QUEUE_N_REG_C_PKTSZ_SHIFT                  (0)
+#define QMGR_QUEUE_N_REG_C_PKTSZ_MASK                   (0x3FFF << QMGR_QUEUE_N_REG_C_PKTSZ_SHIFT)
+
+#define QMGR_QUEUE_N_REG_D_DESCSZ_SHIFT                 (0)
+#define QMGR_QUEUE_N_REG_D_DESCSZ_MASK                  (0x1F << QMGR_QUEUE_N_REG_D_DESCSZ_SHIFT)
+#define QMGR_QUEUE_N_REG_D_DESC_ADDR_SHIFT              (5)
+#define QMGR_QUEUE_N_REG_D_DESC_ADDR_MASK               (0x7FFFFFF << QMGR_QUEUE_N_REG_D_DESC_ADDR_SHIFT)
+
+/**
+ * \brief Accumulator list mode configuration
+ *
+ * In the list mode accumulator pops a given queue and populates a list in memory
+ * with the queue elements. Once done it raises an interrupt based on the pacing criteria.
+ *
+ * This structure defines the accumulator channel configuration when it is used
+ * in the list mode. This structure is embedded as part of the ::Cppi4AccumulatorCfg
+ * structure.
+ */
+typedef struct
+{
+    void          *listBase;        /**< The descriptor list base. */
+    unsigned int  maxPageEntry;     /**< Maximum number of entries per page */
+    unsigned int  pacingMode;       /**< Interrupt pacing mode: <BR>
+                                         0 => None. Interrupt on entry threshold count. <BR>
+                                         1 => Time delay since last interrupt. <BR>
+                                         2 => delay since first new packet <BR>
+                                         3 => delay since last new packet */
+    unsigned int  stallAvoidance;   /**< 0 => Do not hold off interrupts to avoid a stall. <BR>
+                                         1 => Hold off passing the final list page to the host when the host is congested <BR>
+                                         and additional packet descriptors can be appended to the current list. */
+    unsigned int  listCountMode;    /**< 0 => NULL Terminate Mode - The last list entry is used to store a NULL pointer record <BR>
+                                         (NULL terminator) to mark the end of list. <BR>
+                                         1 => Entry Count Mode - The first list entry is used to store the total list entry count <BR>
+                                         (not including the length entry). */
+    unsigned int listEntrySize;     /**< Type of descriptor information required in the list. <BR>
+                                         0 => Reg D only (4 bytes), <BR>
+                                         1 => Reg C & D (8 bytes) <BR>
+                                         2 => Reg A, B, C, D */
+    unsigned int maxPageCnt;        /**< Number of ping/pong pages. Valid values 2 or 3 */
+
+} Cppi4AccListCfg;
+
+/**
+ * \brief Accumulator monitor mode configuration
+ *
+ * In the monitor mode accumulator only monitors a given queue to see if it has elements enqueued.
+ * If the queue has reached the given element count it raises an interrupt based on the pacing criteria.
+ *
+ * This structure defines the accumulator channel configuration when it is used
+ * in monitor mode. This structure is embedded as part of the ::Cppi4AccumulatorCfg
+ * structure.
+ */
+typedef struct
+{
+    unsigned int  pktCountThresh; /**< The packet count threshold */
+    unsigned int  pacingMode;     /**< Interrupt pacing mode: <BR>
+                                          0 => None. Interrupt on entry threshold count. <BR>
+                                          1 => Time delay since count threshold reached. <BR> */
+} Cppi4AccMonitorCfg;
+
+/**
+ * \brief Accumulator channel configuration
+ *
+ * This defines the accumulator channel properties for a given host mode Tx/Rx channel
+ * An instance of this structure will be part of the channel initial configuration
+ * structure. This structure makes sense only for host mode channels.
+ */
+typedef struct
+{
+    unsigned int  accChanNum;         /**< Accumulator channel number */
+    unsigned int  mode;               /**<    0 => list mode
+                                              1 => monitor mode */
+    Cppi4Queue    queue;              /**< The queue to monitor */
+
+    unsigned int  pacingTickCnt;      /**< Number of 25us timer ticks to delay interrupt */
+
+    Cppi4AccListCfg   list;           /**< Normal mode configuration */
+    Cppi4AccMonitorCfg  monitor;      /**< Monitor mode configuration */
+
+} Cppi4AccumulatorCfg;
+
+/**
+ *  \brief CPPI4 PAL Accumulator Channel object used to transport message over HWMbox
+ *
+ *  CPPI4 PAL layer Object - encapsulates all bookeeping and data structures for
+ *  CPPI4 PAL
+ */
+typedef struct PAL_Cppi4AccChObj_t
+{
+    Cppi4AccumulatorCfg initCfg;         /**< The accumulator channel init configuration */
+    Uint32 curPage;                     /**< Current accumulator page. */
+    Uint32 npcpuAddress;              /**< to make it 64-bytes for cache line flush.*/
+
+} PAL_Cppi4AccChObj;
+
+
+
+#ifdef __KERNEL__
+
+/* convert DDR physical address to DDR virtual address */
+#define PAL_CPPI4_PHYS_2_VIRT(addr)                        (netip_mmio_to_virtual((unsigned long)addr))  /* X86 implementation here */
+/* convert DDR virtual address to DDR physical address */
+#define PAL_CPPI4_VIRT_2_PHYS(addr)                        (netip_mmio_to_physical((unsigned long)addr))  /* X86 implementation here */
+/* force writing to HW */
+#define PAL_CPPI4_CACHE_WRITEBACK(addr, size)          cache_flush_buffer(addr, size)     /* X86 cache writeback implementation here */
+/* force reading from HW and not from cache */
+#define PAL_CPPI4_CACHE_WRITEBACK_INVALIDATE(addr, size)  cache_flush_buffer(addr, size)   /* X86 cache invalidate implementation here */
+#define PAL_CPPI4_CACHE_INVALIDATE(addr, size)  cache_flush_buffer(addr, size)   /* X86 cache invalidate implementation here */
+
+/**
+ *  \brief PAL CPPI4.1 Initialization.
+ *
+ *  This function initializes the CPPI4.1 PAL layer.
+ *  configure queue managers 1&2 queues base address.
+ *
+ *  \param qMgr1Base [in] - queue manager 1 queues base address.
+ *  \param qMgr2Base [in] - queue manager 2 queues base address.
+ *  \param qMgr2BaseVirt [in] - queue manager 2 queues virtual base address.
+ *  \param qMgr2BaseVirt [in] - queue manager 2 queues virtual base address.
+ *
+ *  @return 0 on success, non zero value otherwise.
+ */
+PAL_Handle PAL_cppi4Init(unsigned int qMgr1Base, unsigned int qMgr2Base);
+
+/**
+ *  \brief PAL CPPI4.1 de-initialization.
+ *
+ *  @return 0 on success, non zero value otherwise.
+ */
+int PAL_cppi4Exit(PAL_Handle hnd, void *param);
+
+
+/**
+ *  \brief PAL CPPI4.1 Queue Open
+ *
+ *  This function configures and opens a specified Queue.
+ *
+ *  @param  hnd   [IN] - Handle to the PAL Layer.
+ *  @param  queue [IN] - The queue to open.
+ *
+ *  @return a valid ::PAL_Cppi4QueueHnd on success and NULL on
+ *          failure.
+ */
+PAL_Cppi4QueueHnd PAL_cppi4QueueOpen(PAL_Handle hnd, Cppi4Queue  queue);
+
+/**
+ * \brief CPPI4.1 Queue Close
+ *  closes a specified Queue when the last time it is called.
+ *  For every other call it decrements the reference to the queue object.
+ *  Actually it does nothing on APPCPU.
+ *
+ * @param hnd NULL
+ * @param qHnd queue handle returned from queue open
+ *
+ * @return 0 on success or non zero value otherwise .
+ */
+int PAL_cppi4QueueClose(PAL_Handle hnd, PAL_Cppi4QueueHnd qHnd);
+
+/**
+ *  \brief CPPI4.1 Queue Push
+ *
+ *  This function is called to queue a descriptor onto a queue.
+ *
+ *  @param  hnd Handle to the Queue (PAL_Cppi4QueueHnd).
+ *  @param  dAddr descriptor physical address.
+ *  @param  dSize descriptor size.
+ *  @param  pSize packet size.
+ *
+ *  \note pSize parameter is optional. Pass NULL in case not required.
+ *
+ *  @return a valid PAL_Cppi4QueueHnd on success and NULL on
+ *          failure.
+ */
+int PAL_cppi4QueuePush(PAL_Cppi4QueueHnd hnd, void *dAddr, unsigned int dSize, unsigned int pSize);
+
+/**
+ *  \brief CPPI4.1 Queue Pop
+ *
+ *  This function is called to pop descriptor from specific
+ *  queue.
+ *
+ *  @param  hnd Handle to the Queue (PAL_Cppi4QueueHnd).
+ *
+ *  @return Buffer descriptor physical address.
+ */
+PAL_Cppi4BD *PAL_cppi4QueuePop(PAL_Cppi4QueueHnd hnd);
+
+/**
+ *  \brief CPPI4.1 Queue Get Entries Count
+ *
+ *  This function is called to get the number of descriptors in
+ *  a queue.
+ *
+ *  @param  hnd PAL handle returned from a previous
+ *              PAL_cppi4Init() call
+ *  @param  queue Handle to the Queue (PAL_Cppi4QueueHnd).
+ *  @param  entryCount [out] Number of entries in queue.
+ *
+ *  @return 0 on succuss, non zero value otherwise.
+ */
+int PAL_cppi4QueueGetEntryCount(PAL_Handle hnd, Cppi4Queue queue, unsigned int *entryCount);
+
+/**
+ *  \brief PAL CPPI 4.1 accumulator channel setup.
+ *
+ * Sets up an accumulator channel to monitor a queue.
+ *
+ *  @param  hnd PAL handle
+ *  @param  accCfg Pointer to the accumulator configuration
+ *                  structure.
+ *
+ *  @return pointer to a valid handle (PAL_Cppi4AccChHnd) on
+ *          success, NULL otherwise.
+ */
+PAL_Cppi4AccChHnd PAL_cppi4AccChOpen(PAL_Handle hnd, Cppi4AccumulatorCfg* accCfg);
+
+/**
+ *  \brief PAL CPPI 4.1 accumulator channel teardown.
+ *
+ *  Stop an accumulator channel from monitoring a queue.
+ *
+ *  @param  hnd Accumulator handle (::PAL_Cppi4AccChHnd)
+ *  @param  closeArgs For future extension. Pass NULL for now.
+ *
+ *  @return 0 on success, non zero value otherwise.
+ */
+int PAL_cppi4AccChClose(PAL_Cppi4AccChHnd hnd, void *closeArgs);
+
+/**
+ *  \brief PAL CPPI 4.1 get transmit channel accumulator page.
+ *
+ *  This function returns pointer to the next page that the accumulator would have populated with
+ *  BD list.
+ *
+ *  \note This function does not have information on whether the page it is returning has <B> really </B>
+ *  been populated by accumulator. This information should be available to the driver using the
+ *  INTD count register. It is the responsibility of the driver to call this function when it is sure that
+ *  the accumulator is finished with updating a new page.
+ *
+ *  @param  hnd Accumulator channel handle (PAL_Cppi4AccChHnd).
+ *
+ *  @return Valid pointer (virtual address) to list page on success, NULL otherwise.
+ */
+void* PAL_cppi4AccChGetNextList(PAL_Cppi4AccChHnd hnd);
+
+/* Following API will use NPCPU-APPCPU Shared memory to provide Accumulator fuctionalities */
+/**
+ *  \brief PAL CPPI 4.1 accumulator channel setup using shared memory.
+ *
+ * Sets up an accumulator channel to monitor a queue.
+ *
+ *  @param  hnd PAL handle
+ *  @param  accCfg Pointer to the accumulator configuration
+ *                  structure.
+ *  @param SharedMemoryBase addres.
+ *  @param accListPageSize size of accumulator page.
+ *
+ *  @return pointer to a valid handle (PAL_Cppi4AccChHnd) on
+ *          success, NULL otherwise.
+ */
+PAL_Cppi4AccChHnd PAL_cppi4AccChOpenSharedMemory(PAL_Handle hnd, Cppi4AccumulatorCfg* accCfg, unsigned long SharedMemoryBase, unsigned long accListPageSize);
+
+
+#endif /* __KERNEL__ */
+
+#endif /* __PAL_CPPI4_H__ */
+
--- /dev/null
+++ b/include/linux/avalanche/generic/pal_defs.h
@@ -0,0 +1,265 @@
+/*
+ *
+ * pal_defs.h
+ * Description:
+ * see below
+ *
+ *
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2008-2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2008-2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+
+/** \file   pal_defs.h
+    \brief  Generic Platform Abstraction header file
+
+    This file defines macros and data types generic across PAL services.
+
+
+    \author     PSP Architecture Team
+    \version    1.0
+ */
+
+#ifndef __PAL_DEFS_H__
+#define __PAL_DEFS_H__
+
+/* Import the TI standard primitive "C" types defines */
+#include "_tistdtypes.h"
+
+/**
+ * \defgroup PALDefines PAL Defines
+ *
+ *  PAL Generic Defines - used by all modules using PAL services
+ *  (including Drivers)
+ */
+/*@{*/
+
+/* PAL Result - return value of a function  */
+typedef Int             PAL_Result;
+
+/* Type Macros */
+#define PAL_False       ((Bool)0)
+#define PAL_True        ((Bool)1)
+
+/* General Macros */
+#define PAL_MAX(a,b)    ((a) > (b) ? (a) : (b))
+#define PAL_MIN(a,b)    ((a) < (b) ? (a) : (b))
+
+/* Array Dimension */
+#define PAL_DIM(array)  (sizeof(array)/sizeof(array[0]))
+
+/* Endianness */
+
+#define PAL_MK_UINT16(high8,low8)                               \
+    ((Uint16)( ((Uint16)(high8) << 8) | (Uint16)(low8) ))
+
+#define PAL_UINT16_LOW8(a)                                      \
+    ((Uint8)((a) & 0x00FF))
+
+#define PAL_UINT16_HIGH8(a)                                     \
+    ((Uint8)(((a) >> 8) & 0x00FF))
+
+#define PAL_MK_UINT32(high16,low16)                             \
+    ((Uint32)( ((Uint32)(high16) << 16) | (Uint32)(low16) ))
+
+#define PAL_MK_UINT32_FROM8S(high8,med_high8,med_low8,low8)     \
+    PAL_MK_UINT32(PAL_MK_UINT16(high8,med_high8), PAL_MK_UINT16(med_low8, low8))
+
+#define PAL_UINT32_LOW16(u32)                                   \
+    ((Uint16)((u32) & 0xFFFF))
+
+#define PAL_UINT32_HIGH16(u32)                                  \
+    ((Uint16)(((u32) >> 16) & 0xFFFF))
+
+#define PAL_UINT32_LOW8(u32)                                    \
+    ((Uint8)((u32) & 0x00FF))
+
+#define PAL_UINT32_MED_LOW8(u32)                                \
+    ((Uint8)(((u32) >> 8) & 0xFF))
+
+#define PAL_UINT32_MED_HIGH8(u32)                               \
+    ((Uint8)(((u32) >> 16) & 0xFF))
+
+#define PAL_UINT32_HIGH8(u32)                                   \
+    ((Uint8)(((u32) >> 24) & 0xFF))
+
+#define PAL_SWAP_UINT16(w)      \
+    (PAL_MK_UINT16(PAL_UINT16_LOW8(w), PAL_UINT16_HIGH8(w)))
+
+#define PAL_SWAP_UINT32(u32)                \
+    (PAL_MK_UINT32_FROM8S(                  \
+        PAL_UINT32_LOW8(u32),               \
+        PAL_UINT32_MED_LOW8(u32),           \
+        PAL_UINT32_MED_HIGH8(u32),          \
+        PAL_UINT32_HIGH8(u32)))
+
+/** Endian Utility Macros
+ * PAL_UINT16_LE(w) converts a Little-Endian 16bit word to current endian word
+ * PAL_UINT16_BE(w) converts a Big-Endian 16bit word to current endian word
+ * PAL_UINT32_LE(d) converts a Little-Endian 32bit dword to current endian dword
+ * PAL_UINT32_BE(d) converts a Big-Endian 32bit dword to current endian dword
+ */
+
+#ifdef PAL_NATIVE_ENDIAN_BIG
+/* Native CPU accesses to memory locations are big-endian style */
+#define PAL_UINT16_LE(w)    PAL_SWAP_UINT16(w)
+#define PAL_UINT16_BE(w)    (w)
+#define PAL_UINT32_LE(d)    PAL_SWAP_UINT32(d)
+#define PAL_UINT32_BE(d)    (d)
+
+#else
+/* Native CPU accesses to memory locations are little-endian style */
+#define PAL_UINT16_LE(w)    (w)
+#define PAL_UINT16_BE(w)    PAL_SWAP_UINT16(w)
+#define PAL_UINT32_LE(d)    (d)
+#define PAL_UINT32_BE(d)    PAL_SWAP_UINT32(d)
+
+#endif /* Endian switch */
+
+/**
+ * \defgroup PALErrorCodes PAL Error Codes
+ *
+ * PAL Error code bit fields follow a standard format. This format is used by
+ * all PAL components, Services and Device Drivers.
+ *
+ * The following bitfield diagram depicts the PAL error code format:
+ * \n
+ * |<----------------32----------------->|
+ * \n
+ * |1(A)| 3(B) |  4(C) |    8(D)   |   8(E)  |   8(F)  |
+ * - A - MSB - Set if Error / 0 if Success
+ * - B - Error level - 0=Informational, 1=Warning, 2=Minor, 3=Major, 4=Critical
+ * - C - PSP Architecture Component - 0=Reserved, 1=CSL, 2=Driver, 3=PAL, 4=SRV etc
+ * - D - Device specific - eg Instance Id of DDC
+ * - E,F - Error number - based upon implementation.
+ */
+
+/*@{*/
+
+/** Error severity levels  */
+#define PAL_INFO                (0)
+#define PAL_WARNING             (1)
+#define PAL_MINOR_ERROR         (2)
+#define PAL_MAJOR_ERROR         (3)
+#define PAL_CRITICAL_ERROR      (4)
+
+/** PAL Error Sources (PSP Architectural Components) */
+#define PAL_ERROR_SRC_CSL       (0)
+#define PAL_ERROR_SRC_DRV       (1)
+#define PAL_ERROR_SRC_PAL       (2)
+#define PAL_ERROR_SRC_SRV       (3)
+
+#define PAL_ERROR_FLAG          (0x80000000)    /**< PAL Error occured sentinel flag */
+
+/** Successful Return Code for PAL_Result */
+
+#define PAL_SOK                 (0x0)
+
+/**
+ * \note PAL Error bit manipulation masks and shift values
+ */
+#define PAL_ERROR_SEVERITY_SHIFT    (28)
+#define PAL_ERROR_SEVERITY_MASK     (0x70000000)
+
+#define PAL_ERROR_SRC_SHIFT         (24)
+#define PAL_ERROR_SRC_MASK          (0x0F000000)
+
+#define PAL_ERROR_QUAL_SHIFT        16
+#define PAL_ERROR_QUAL_MASK         (0x00FF0000)
+
+#define PAL_ERROR_NUM_SHIFT         (0)
+#define PAL_ERROR_NUM_MASK          (0x0000FFFF)
+
+/**
+ * \brief PAL_ERROR() macro composes a final 32bit error code per the
+ * above described format. It inputs the severity, source of error,
+ * source qualifier and the specific error number of interest
+ *
+ * \sa PAL_ERROR_CSLSTATUS()
+ */
+#define PAL_ERROR(severity, src, qual, num) \
+    ( PAL_ERROR_FLAG | \
+      (PAL_ERROR_SEVERITY_MASK & (severity << PAL_ERROR_SEVERITY_SHIFT)) | \
+    (PAL_ERROR_SRC_MASK & (src << PAL_ERROR_SRC_SHIFT)) | \
+    (PAL_ERROR_QUAL_MASK & (qual << PAL_ERROR_QUAL_SHIFT)) | \
+    (PAL_ERROR_NUM_MASK & (num << PAL_ERROR_NUM_SHIFT)))
+
+/**
+ * \brief The following 4 macros allow to extract relevant portions of
+ * the 32bit PAL error code.
+ */
+#define PAL_ERROR_NUM(code)         ((code & PAL_ERROR_NUM_MASK) >> PAL_ERROR_NUM_SHIFT)
+#define PAL_ERROR_QUAL(code)        ((code & PAL_ERROR_QUAL_MASK) >> PAL_ERROR_QUAL_SHIFT)
+#define PAL_ERROR_SRC(code)         ((code & PAL_ERROR_SRC_MASK) >> PAL_ERROR_SRC_SHIFT)
+#define PAL_ERROR_SEVERITY(code)    ((code & PAL_ERROR_SEVERITY_MASK) >> PAL_ERROR_SEVERITY_SHIFT)
+
+/**
+ * \brief   PAL_ERROR_CSLSTATUS() macros constructs a fully embodied
+ *      32bit PAL error code, given a 16bit CSL_Status number
+ * \note    CSL Errors are always ascribed severity level MAJOR.
+ */
+#define PAL_ERROR_CSLSTATUS(cslerr) \
+    PAL_ERROR(PAL_MAJOR_ERROR, PAL_ERROR_SRC_CSL, 0, (cslerr & 0x7F))
+
+/*@}*/
+/*@}*/
+
+#endif /* __PAL_DEFS_H__ */
--- /dev/null
+++ b/include/linux/avalanche/generic/pal_sys.h
@@ -0,0 +1,230 @@
+/*
+ *
+ * pal_sys.h
+ * Description:
+ * see below
+ *
+ *
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2008-2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2008-2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+
+/** \file   pal_sys.h
+    \brief  PAL SoC level API header file
+
+    This file defines data types and services (macros as well as functions)
+    that are applicable to the abstracted h/w system (SoC/Board).
+
+
+    \author     PSP Architecture Team
+    \version    1.0
+ */
+
+#ifndef __PAL_SYS_H__
+#define __PAL_SYS_H__
+
+#define BOARD_TYPE_UNKNOWN 0xFF
+/*****************************************************************************
+ * Reset Control Module
+ *****************************************************************************/
+
+typedef enum PAL_SYS_RESET_CTRL_tag
+{
+    IN_RESET        = 0,
+    OUT_OF_RESET,
+    CLK_DISABLE,
+    CLK_ENABLE
+} PAL_SYS_RESET_CTRL_T;
+
+typedef enum PAL_SYS_SYSTEM_RST_MODE_tag
+{
+    RESET_SOC_WITH_MEMCTRL      = 1,    /* SW0 bit in SWRCR register */
+    RESET_SOC_WITHOUT_MEMCTRL   = 2     /* SW1 bit in SWRCR register */
+} PAL_SYS_SYSTEM_RST_MODE_T;
+
+typedef enum PAL_SYS_SYSTEM_RESET_STATUS_tag
+{
+    HARDWARE_RESET = 0,		/**< Power On Reset */
+    SOFTWARE_RESET0,   		/**< External Warm Reset*/
+    WATCHDOG_RESET,			/**< Maximum Reset - this could be from watchdog or emulation */
+	SOFTWARE_RESET1,		/**< System/Chip Reset */
+	RST_STAT_END
+} PAL_SYS_SYSTEM_RESET_STATUS_T;
+
+void PAL_sysResetCtrl(unsigned int reset_module,PAL_SYS_RESET_CTRL_T reset_ctrl);
+PAL_SYS_RESET_CTRL_T PAL_sysGetResetStatus(unsigned int reset_module);
+void PAL_sysSystemReset(PAL_SYS_SYSTEM_RST_MODE_T mode);
+
+typedef void (*REMOTE_VLYNQ_DEV_RESET_CTRL_FN)(unsigned int reset_module,
+                                               PAL_SYS_RESET_CTRL_T reset_ctrl);
+
+
+/*****************************************************************************
+ * Power Control Module
+ *****************************************************************************/
+/** \enum PAL_SYS_POWER_CTRL_tag
+	\brief Enum for power control states
+	\TODO Move this to pal_sys.h
+*/
+typedef enum PAL_SYS_POWER_CTRL_tag
+{
+	/* these enums below are used for modules alone */
+	PSC_SW_RST_DISABLE=0,	/**< Completely OFF (IN RESET) state - reset asserted and clock gated */
+	PSC_SYNC_RESET,			/**< Sync reset - reset asserted and clock running */
+	PSC_DISABLE, 			/**< Low power mode - Reset deasserted and clock gated */
+	PSC_ENABLE,				/**< Completely ON (OUT OF RESET) state - reset deasserted and clock running */
+
+	/* These enums should be used only for domains or from pal_sysPowerCtrl.c */
+    POWER_CTRL_POWER_UP,		/**< Power On */
+    POWER_CTRL_POWER_DOWN,			/**< Power Off */
+} PAL_SYS_POWER_CTRL_T;
+
+
+typedef enum PAL_SYS_SYSTEM_POWER_MODE_tag
+{
+    GLOBAL_POWER_MODE_RUN       = 0,    /* All system is up */
+    GLOBAL_POWER_MODE_IDLE,             /* MIPS is power down, all peripherals working */
+    GLOBAL_POWER_MODE_STANDBY,          /* Chip in power down, but clock to ADSKL subsystem is running */
+    GLOBAL_POWER_MODE_POWER_DOWN        /* Total chip is powered down */
+} PAL_SYS_SYSTEM_POWER_MODE_T;
+
+void PAL_sysPowerCtrl(unsigned int power_module,  PAL_SYS_POWER_CTRL_T power_ctrl);
+
+/*****************************************************************************
+ * Wakeup Control
+ *****************************************************************************/
+
+typedef enum PAL_SYS_WAKEUP_INTERRUPT_tag
+{
+    WAKEUP_INT0 = 1,
+    WAKEUP_INT1 = 2,
+    WAKEUP_INT2 = 4,
+    WAKEUP_INT3 = 8
+} PAL_SYS_WAKEUP_INTERRUPT_T;
+
+typedef enum PAL_SYS_WAKEUP_CTRL_tag
+{
+    WAKEUP_DISABLED = 0,
+    WAKEUP_ENABLED
+} PAL_SYS_WAKEUP_CTRL_T;
+
+typedef enum PAL_SYS_WAKEUP_POLARITY_tag
+{
+    WAKEUP_ACTIVE_HIGH = 0,
+    WAKEUP_ACTIVE_LOW
+} PAL_SYS_WAKEUP_POLARITY_T;
+
+
+/*****************************************************************************
+ * GPIO Control
+ *****************************************************************************/
+
+typedef enum PAL_SYS_GPIO_PIN_MODE_tag
+{
+    FUNCTIONAL_PIN = 0,
+    GPIO_PIN = 1
+} PAL_SYS_GPIO_PIN_MODE_T;
+
+typedef enum PAL_SYS_GPIO_PIN_DIRECTION_tag
+{
+    GPIO_OUTPUT_PIN = 0,
+    GPIO_INPUT_PIN = 1
+
+} PAL_SYS_GPIO_PIN_DIRECTION_T;
+
+typedef enum { GPIO_FALSE, GPIO_TRUE } PAL_SYS_GPIO_BOOL_T;
+
+typedef enum
+{
+    GPIO_PIN_DISABLE = 0,
+    GPIO_PIN_ENABLE
+}PAL_SYS_GPIO_PIN_STATUS_T;
+
+typedef enum
+{
+    GPIO_PIN_LOW = 0,
+    GPIO_PIN_HIGH
+}PAL_SYS_GPIO_PIN_POLARITY_T;
+
+/*****************************************************************************
+ * MISC
+ *****************************************************************************/
+
+unsigned int PAL_sysGetChipVersionInfo(void);
+
+typedef struct module_info {
+        Uint32 version;
+        Uint32 base_addr;
+} MOD_INFO_T;
+
+#if defined (CONFIG_MACH_PUMA5)
+typedef struct board_info {
+        MOD_INFO_T modules[MAX_MODULES];
+}BOARD_INFO_T;
+
+extern BOARD_INFO_T soc[];
+
+PAL_Result PAL_sysProbeAndPrep(Uint32 version, Uint32 base_addr, void *param);
+PAL_Result avalanche_device_prepare(Uint32 module_id, Uint32 base_addr, BOARD_ID board_variant, void *param);
+#endif
+
+#endif
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7.h
@@ -0,0 +1,249 @@
+/*
+ *
+ * puma7.h
+ * Description:
+ * puma7 parent header file, has all macros related to H/W
+ *
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014-2015 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+
+#ifndef _PUMA7_H
+#define _PUMA7_H
+#define AVALANCHE_SOC_NAME         "PUMA7"
+#include <linux/avalanche/puma7/puma7_interrupts.h>
+
+#define IO_PHY2VIRT(addr)              (netip_mmio_to_virtual((unsigned long)addr))   /* X86 implementation here */
+/* convert hardware virtual address to hardware physical address */
+#define IO_VIRT2PHY(addr)             (netip_mmio_to_physical((unsigned long)addr))   /* X86 implementation here */
+
+#define AVALANCHE_GBE0_ADDR                         ((0xF0300000))
+#define AVALANCHE_GBE1_ADDR                         ((0xF0304000))
+#define AVALANCHE_GBE2_ADDR                         ((0xF0308000))
+#define AVALANCHE_GBE3_ADDR                         ((0xF030C000))
+#define AVALANCHE_GBE4_ADDR                         ((0xF0310000))
+#define AVALANCHE_GBE5_ADDR                         ((0xF0314000))
+
+#define AVALANCHE_PFI_REGS                          (IO_ADDRESS(0xF0210000))
+#define AVALANCHE_PFI_WIN_REGS                      (IO_ADDRESS(0xF0210400))
+#define AVALANCHE_GBE0                              (IO_ADDRESS(AVALANCHE_GBE0_ADDR))
+#define AVALANCHE_GBE1                              (IO_ADDRESS(AVALANCHE_GBE1_ADDR))
+#define AVALANCHE_GBE2                              (IO_ADDRESS(AVALANCHE_GBE2_ADDR))
+#define AVALANCHE_GBE3                              (IO_ADDRESS(AVALANCHE_GBE3_ADDR))
+#define AVALANCHE_GBE4                              (IO_ADDRESS(AVALANCHE_GBE4_ADDR))
+#define AVALANCHE_GBE5                              (IO_ADDRESS(AVALANCHE_GBE5_ADDR))
+#define AVALANCHE_GBE_GENERAL                       (IO_ADDRESS(0xF0318000))
+#define AVALANCHE_GBE_INT_CTRL_0                    (IO_ADDRESS(0xF031A000))
+#define AVALANCHE_GBE_INT_CTRL_1                    (IO_ADDRESS(0xF031A400))
+#define AVALANCHE_PHY_SLAVE                         (IO_ADDRESS(0xF0500000))
+
+#define AVALANCHE_CRU_BASE                          (IO_ADDRESS(0xF00D0000))
+/**
+ * Interrupts Distributor 0 (INTD0) base address, has 32 ip
+ * interrupts to 16 system interrupts.
+ */
+/******************************************************************************************/
+/* follopwing Macros are moved into .c file and global varable */
+/******************************************************************************************/
+
+#define AVALANCHE_INTD_BASE_INT                 24 // SRTR_INTD16, srtr_intr_16
+/**
+  INTD1 interrupt0's line in the system interrupt controller (INTC).
+  */
+#define AVALANCHE_INTD1_BASE_INT                40 // SRTR_INTD16, srtr_intr_16
+
+/**
+ * Convert INTD0 interrupt to INTC interrupt line.
+ */
+#define MAP_INTD_TO_INTC(intv)                  ((intv) + AVALANCHE_INTD_BASE_INT)
+/**
+ * Convert INTD1 interrupt to INTC interrupt line.
+ */
+#define MAP_INTD1_TO_INTC(intv)                 ((intv) + AVALANCHE_INTD1_BASE_INT)
+#if 0
+/**
+ * Packet Processor Queue Managers
+ */
+typedef enum PAL_CPPI_PP_QMGRs
+{
+    PAL_CPPI_PP_QMGR_G0,
+    PAL_CPPI_PP_QMGR_G1,
+    PAL_CPPI_PP_QMGR_G2,
+    PAL_CPPI_PP_QMGR_LOCAL,
+    PAL_CPPI41_NUM_QUEUE_MGR
+}PAL_CPPI_PP_QMGRs_e;
+
+/**
+ * Accumulator PDSP channels
+ */
+/*
++-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+|A|c|c|u|m|u|l|a|t|o|r| |C|h|a|n|n|e|l|s|
++-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+*/
+/* following varabled are refered from  arm SDK include\asm-arm\arch-avalanche\puma7\puma7_cppi_prv.h file */
+
+typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD0_CHANNELS
+{
+    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE,
+        PAL_CPPI_PP_HOST2PP_TX_COMPLETE_LOW_INTD0_ACC_CH_NUM = PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE,   // 0
+        PAL_CPPI_PP_HOST2PP_TX_COMPLETE_HIGH_INTD0_ACC_CH_NUM,                                                      // 1
+    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_LAST = PAL_CPPI_PP_HOST2PP_TX_COMPLETE_HIGH_INTD0_ACC_CH_NUM,
+
+    PAL_CPPI_PP_MoCA_RX_INTD0_ACC_CH_NUM,                                                                           // 2
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_3,                                                                        // 3
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_4,                                                                        // 4
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_5,                                                                        // 5
+    PAL_CPPI_PP_SGMII0_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 6
+    PAL_CPPI_PP_SGMII0_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 7
+    PAL_CPPI_PP_SGMII1_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 8
+    PAL_CPPI_PP_SGMII1_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 9
+    PAL_CPPI_PP_RGMII0_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 10
+    PAL_CPPI_PP_RGMII0_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 11
+    PAL_CPPI_PP_RGMII1_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 12
+    PAL_CPPI_PP_RGMII1_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 13
+    PAL_CPPI_PP_ATOM_RX_LOW_INTD0_ACC_CH_NUM,                                                                       // 14
+    PAL_CPPI_PP_ATOM_RX_HIGH_INTD0_ACC_CH_NUM,                                                                      // 15
+    PAL_CPPI_PP_DOCSIS_RX_MGMT_INTD0_ACC_CH_NUM,                                                                    // 16
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_17,                                                                       // 17
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_18,                                                                       // 18
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_19,                                                                       // 19
+    PAL_CPPI_PP_DOCSIS_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 20
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_21,                                                                       // 21
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_22,                                                                       // 22
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_23,                                                                       // 23
+    PAL_CPPI_PP_DOCSIS_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 24
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_25,                                                                       // 25
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_26,                                                                       // 26
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_27,                                                                       // 27
+    PAL_CPPI_PP_VOICE_RX_INTD0_ACC_CH_NUM,                                                                         // 28
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_29,                                                                       // 29
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_30,                                                                       // 30
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_31,                                                                       // 31
+    PAL_CPPI_PP_INTD0_ACCUMULATOR_MAX_CHANNELS
+}PAL_CPPI_PP_ACCUMULATOR_INTD0_CHANNELS_e;
+
+typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD1_CHANNELS
+{
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_0,                                                                        // 0
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_1,                                                                        // 1
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_2,                                                                        // 2
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_3,                                                                        // 3
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_4,                                                                        // 4
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_5,                                                                        // 5
+    PAL_CPPI_PP_WiFi_RX_LOW_INTD1_ACC_CH_NUM,                                                                       // 6
+    PAL_CPPI_PP_WiFi_RX_HIGH_INTD1_ACC_CH_NUM,                                                                      // 7
+    PAL_CPPI_PP_NP2APP_RX_INTD1_ACC_CH_NUM,                                                                         // 8
+    PAL_CPPI_PP_NP2APP_TX_COMPLETE_INTD1_ACC_CH_NUM,                                                                // 9
+    PAL_CPPI_PP_APP2NP_RX_INTD1_ACC_CH_NUM,                                                                         // 10
+    PAL_CPPI_PP_APP2NP_TX_COMPLETE_INTD1_ACC_CH_NUM,                                                                // 11
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_12,                                                                       // 12
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_13,                                                                       // 13
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_14,                                                                       // 14
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_15,                                                                       // 15
+    PAL_CPPI_PP_INTD1_ACCUMULATOR_MAX_CHANNELS
+}PAL_CPPI_PP_ACCUMULATOR_INTD1_CHANNELS_e;
+
+/**
+ * Accumulator PDSP interrupts vectors, these interrupt are the
+ * outputs of the INTDs
+ */
+typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD0_INTERRUPT_VECTORS
+{
+    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_INTV_NUM,                                                             // 0
+    PAL_CPPI_PP_MoCA_RX_INTD0_ACC_INTV_NUM,                                                                         // 1
+    PAL_CPPI_PP_SGMII0_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 2
+    PAL_CPPI_PP_SGMII0_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 3
+    PAL_CPPI_PP_SGMII1_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 4
+    PAL_CPPI_PP_SGMII1_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 5
+    PAL_CPPI_PP_RGMII0_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 6
+    PAL_CPPI_PP_RGMII0_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 7
+    PAL_CPPI_PP_RGMII1_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 8
+    PAL_CPPI_PP_RGMII1_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 9
+    PAL_CPPI_PP_ATOM_LOW_RX_INTD0_ACC_INTV_NUM,                                                                     // 10
+    PAL_CPPI_PP_ATOM_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                    // 11
+    PAL_CPPI_PP_DOCSIS_RX_MGMT_INTD0_ACC_INTV_NUM,                                                                  // 12
+    PAL_CPPI_PP_DOCSIS_RX_LOW_INTD0_ACC_INTV_NUM,                                                                   // 13
+    PAL_CPPI_PP_DOCSIS_RX_HIGH_INTD0_ACC_INTV_NUM,                                                                  // 14
+    PAL_CPPI_PP_VOICE_RX_INTD0_INTV_NUM,                                                                            // 15
+    PAL_CPPI_PP_ACCUMULATOR_INTD0_MAX_INTERRUPT_VECTORS
+}PAL_CPPI_PP_ACCUMULATOR_INTERRUPT_VECTORS_e;
+
+typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD1_INTERRUPT_VECTORS
+{
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_0,                                                                      // 0
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_1,                                                                      // 1
+    PAL_CPPI_PP_WiFi_RX_LOW_INTD1_ACC_INTV_NUM,                                                                     // 2
+    PAL_CPPI_PP_WiFi_RX_HIGH_INTD1_ACC_INTV_NUM,                                                                    // 3
+    PAL_CPPI_PP_NP2APP_RX_INTD1_ACC_INTV_NUM,                                                                       // 4
+    PAL_CPPI_PP_NP2APP_TX_COMPLETE_INTD1_ACC_INTV_NUM,                                                              // 5
+    PAL_CPPI_PP_APP2NP_RX_INTD1_ACC_INTV_NUM,                                                                       // 6
+    PAL_CPPI_PP_APP2NP_TX_COMPLETE_INTD1_ACC_INTV_NUM,                                                              // 7
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_8,                                                                      // 8
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_9,                                                                      // 9
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_10,                                                                     // 10
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_11,                                                                     // 11
+    PAL_CPPI_PP_ACCUMULATOR_INTD1_MAX_INTERRUPT_VECTORS
+}PAL_CPPI_PP_ACCUMULATOR_INTD1_INTERRUPT_VECTORS_e;
+#endif
+#endif /*_PUMA7_H */
+
--- a/include/linux/avalanche/puma7/puma7_cppi.h
+++ b/include/linux/avalanche/puma7/puma7_cppi.h
@@ -5,25 +5,25 @@
  * File containing CPPI configurations for each driver.
  * Put into a single file to (hopefully) avoid configuration
  * clashes.
- 
+
 
   GPL LICENSE SUMMARY
 
   Copyright(c) 2014-2016 Intel Corporation.
 
-  This program is free software; you can redistribute it and/or modify 
+  This program is free software; you can redistribute it and/or modify
   it under the terms of version 2 of the GNU General Public License as
   published by the Free Software Foundation.
 
-  This program is distributed in the hope that it will be useful, but 
-  WITHOUT ANY WARRANTY; without even the implied warranty of 
-  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU 
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
   General Public License for more details.
 
-  You should have received a copy of the GNU General Public License 
-  along with this program; if not, write to the Free Software 
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
   Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
-  The full GNU General Public License is included in this distribution 
+  The full GNU General Public License is included in this distribution
   in the file called LICENSE.GPL.
 
 
@@ -38,6 +38,56 @@
 #ifndef __PUMA7_CPPI_H__
 #define __PUMA7_CPPI_H__
 
-//This empty file is here just to track histrory.
+#include "puma7_cppi_prv.h"
+
+//#define PAL_CPPI4_CACHE_INVALIDATE(addr, size)              dma_cache_inv ((unsigned long)(addr), (size))
+//#define PAL_CPPI4_CACHE_WRITEBACK(addr, size)               dma_cache_wback ((unsigned long)(addr), (size))
+//#define PAL_CPPI4_CACHE_WRITEBACK_INVALIDATE(addr, size)    dma_cache_wback_inv ((unsigned long)(addr), (size))
+
+extern int Puma_DOCSIS_CPPI_Init(void);
+extern int Puma_FCC_CPPI_Init(void);
+
+extern Uint8 *PalCppiPpLqmgrNames[PAL_CPPI_PP_QMGR_LOCAL_TOTAL_Q_COUNT];
+extern Uint8 *PalCppiPpGqmgr0Names[PAL_CPPI_PP_QMGR_G0_TOTAL_Q_COUNT];
+extern Uint8 *PalCppiPpGqmgr1Names[PAL_CPPI_PP_QMGR_G1_TOTAL_Q_COUNT];
+extern Uint8 *PalCppiPpGqmgr2Names[PAL_CPPI_PP_QMGR_G2_TOTAL_Q_COUNT];
+extern Uint8 *PalCppiDsg0qmgrNames[PAL_CPPI_DSG_QMGR_TOTAL_Q_COUNT];
+extern Uint8 *PalCppiDsg1qmgrNames[PAL_CPPI_DSG_QMGR_TOTAL_Q_COUNT];
+extern Uint8 *PalCppiDsg2qmgrNames[PAL_CPPI_DSG_QMGR_TOTAL_Q_COUNT];
+
+#define PAL_CPPI_QMGR_SHIFT      12
+#define PAL_CPPI_QMGR_MASK       0x3
+#define PAL_CPPI_QNUM_MASK       0xFFF
+
+#define PAL_CPPI_PP_QMGR_GET_Q_NAME(qMgr, qNum)                         \
+    ((qMgr) == PAL_CPPI_PP_QMGR_G0 ? PalCppiPpGqmgr0Names[(qNum)] :     \
+    ((qMgr) == PAL_CPPI_PP_QMGR_G1 ? PalCppiPpGqmgr1Names[(qNum)] :     \
+    ((qMgr) == PAL_CPPI_PP_QMGR_G2 ? PalCppiPpGqmgr2Names[(qNum)] : PalCppiPpLqmgrNames[(qNum)])))
+
+#define PAL_CPPI_PP_GET_QMGR(qMgrNum)       (((qMgrNum) >> PAL_CPPI_QMGR_SHIFT) & PAL_CPPI_QMGR_MASK)
+#define PAL_CPPI_PP_GET_QNUM(qMgrNum)       ((qMgrNum) & PAL_CPPI_QNUM_MASK)
+#define PAL_CPPI_PP_GET_QNAME(qMgrNum)      PAL_CPPI_PP_QMGR_GET_Q_NAME(PAL_CPPI_PP_GET_QMGR(qMgrNum), PAL_CPPI_PP_GET_QNUM(qMgrNum))
+
+
+#define PAL_CPPI_DSG_QMGR_GET_Q_NAME(qMgr, qNum)                            \
+    ((qMgr) == PAL_CPPI_OFDM0_QUEUE_MGR ? PalCppiDsg0qmgrNames[(qNum)] :     \
+    ((qMgr) == PAL_CPPI_OFDM1_QUEUE_MGR ? PalCppiDsg1qmgrNames[(qNum)] : PalCppiDsg2qmgrNames[(qNum)]))
+
+#define PAL_CPPI_DSG_GET_QNAME(qMgrNum)     PAL_CPPI_DSG_QMGR_GET_Q_NAME((((qMgrNum) >> PAL_CPPI_QMGR_SHIFT) & PAL_CPPI_QMGR_MASK), ((qMgrNum) & PAL_CPPI_QNUM_MASK))
+
+
+/***********************************/
+/* Backward compatible definitions */
+/***********************************/
+// The following defines are to prevent many #ifdef in the code due to name convention change in P7
+#define PAL_CPPI41_SR_QMGR_TOTAL_Q_COUNT                    PAL_CPPI_PP_QMGR_G0_TOTAL_Q_COUNT   /* This is the Qmgr with the maximum number of queues */
+#define PAL_CPPI41_SR_QPDSP_QOS_Q_LAST                      PAL_CPPI_PP_QMGR_G1_QOS_Q_LAST
+#define PAL_CPPI41_SR_QPDSP_QOS_Q_BASE                      PAL_CPPI_PP_QMGR_G1_QOS_Q_BASE
+#define PAL_CPPI41_SR_DOCSIS_TX_QPDSP_QOS_Q_BASE            PAL_CPPI_PP_QMGR_G1_QOS_US_Q_BASE
+#define PAL_CPPI41_SR_DOCSIS_TX_QPDSP_QOS_Q_LAST            PAL_CPPI_PP_QMGR_G1_QOS_US_Q_LAST
+
+#define PAL_CPPI41_SR_DOCSIS_MGMT_RX_FD_HOST_DESC_SIZE      PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE
+#define PAL_CPPI41_SR_DOCSIS_MGMT_TX_FD_HOST_DESC_SIZE      PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE
+#define PAL_CPPI41_SR_DOCSIS_MGMT_TX_FD_HOST_BUFF_SIZE      PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_BUFF_SIZE
 
 #endif /* __PUMA7_CPPI_H__ */
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_cppi_dsgqmgr_q.h
@@ -0,0 +1,126 @@
+/*
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+  Contact Information:
+    Intel Corporation
+    2200 Mission College Blvd.
+    Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*/
+
+#define PAL_CPPI_DSG_QMGR_Q_LIST                                                                           \
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_0)                                      /* PAL_CPPI_DSG_QMGR_Q_0 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_1)                                      /* PAL_CPPI_DSG_QMGR_Q_1 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_2)                                      /* PAL_CPPI_DSG_QMGR_Q_2 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_3)                                      /* PAL_CPPI_DSG_QMGR_Q_3 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_4)                                      /* PAL_CPPI_DSG_QMGR_Q_4 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_5)                                      /* PAL_CPPI_DSG_QMGR_Q_5 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_6)                                      /* PAL_CPPI_DSG_QMGR_Q_6 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_7)                                      /* PAL_CPPI_DSG_QMGR_Q_7 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_8)                                      /* PAL_CPPI_DSG_QMGR_Q_8 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_9)                                      /* PAL_CPPI_DSG_QMGR_Q_9 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_10)                                     /* PAL_CPPI_DSG_QMGR_Q_10 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_11)                                     /* PAL_CPPI_DSG_QMGR_Q_11 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_12)                                     /* PAL_CPPI_DSG_QMGR_Q_12 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_13)                                     /* PAL_CPPI_DSG_QMGR_Q_13 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_14)                                     /* PAL_CPPI_DSG_QMGR_Q_14 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_15)                                     /* PAL_CPPI_DSG_QMGR_Q_15 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_CoP_Q_NUM)                                /* PAL_CPPI_DSG_QMGR_Q_16 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_17)                                     /* PAL_CPPI_DSG_QMGR_Q_17 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_18)                                     /* PAL_CPPI_DSG_QMGR_Q_18 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_19)                                     /* PAL_CPPI_DSG_QMGR_Q_19 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_20)                                     /* PAL_CPPI_DSG_QMGR_Q_20 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_21)                                     /* PAL_CPPI_DSG_QMGR_Q_21 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_22)                                     /* PAL_CPPI_DSG_QMGR_Q_22 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_23)                                     /* PAL_CPPI_DSG_QMGR_Q_23 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_24)                                     /* PAL_CPPI_DSG_QMGR_Q_24 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_25)                                     /* PAL_CPPI_DSG_QMGR_Q_25 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_26)                                     /* PAL_CPPI_DSG_QMGR_Q_26 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_27)                                     /* PAL_CPPI_DSG_QMGR_Q_27 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_28)                                     /* PAL_CPPI_DSG_QMGR_Q_28 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_29)                                     /* PAL_CPPI_DSG_QMGR_Q_29 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_30)                                     /* PAL_CPPI_DSG_QMGR_Q_30 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_31)                                     /* PAL_CPPI_DSG_QMGR_Q_31 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_32)                                     /* PAL_CPPI_DSG_QMGR_Q_32 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_33)                                     /* PAL_CPPI_DSG_QMGR_Q_33 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_34)                                     /* PAL_CPPI_DSG_QMGR_Q_34 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_35)                                     /* PAL_CPPI_DSG_QMGR_Q_35 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_36)                                     /* PAL_CPPI_DSG_QMGR_Q_36 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_37)                                     /* PAL_CPPI_DSG_QMGR_Q_37 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_38)                                     /* PAL_CPPI_DSG_QMGR_Q_38 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_39)                                     /* PAL_CPPI_DSG_QMGR_Q_39 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_40)                                     /* PAL_CPPI_DSG_QMGR_Q_40 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_41)                                     /* PAL_CPPI_DSG_QMGR_Q_41 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_42)                                     /* PAL_CPPI_DSG_QMGR_Q_42 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_43)                                     /* PAL_CPPI_DSG_QMGR_Q_43 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_44)                                     /* PAL_CPPI_DSG_QMGR_Q_44 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_45)                                     /* PAL_CPPI_DSG_QMGR_Q_45 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_46)                                     /* PAL_CPPI_DSG_QMGR_Q_46 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_47)                                     /* PAL_CPPI_DSG_QMGR_Q_47 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_48)                                     /* PAL_CPPI_DSG_QMGR_Q_48 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_49)                                     /* PAL_CPPI_DSG_QMGR_Q_49 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_50)                                     /* PAL_CPPI_DSG_QMGR_Q_50 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_51)                                     /* PAL_CPPI_DSG_QMGR_Q_51 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_52)                                     /* PAL_CPPI_DSG_QMGR_Q_52 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_53)                                     /* PAL_CPPI_DSG_QMGR_Q_53 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_54)                                     /* PAL_CPPI_DSG_QMGR_Q_54 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_55)                                     /* PAL_CPPI_DSG_QMGR_Q_55 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_56)                                     /* PAL_CPPI_DSG_QMGR_Q_56 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_57)                                     /* PAL_CPPI_DSG_QMGR_Q_57 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_FD_EMB_Q_NUM)                             /* PAL_CPPI_DSG_QMGR_Q_58 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_TEARDOWN_Q_NUM)                           /* PAL_CPPI_DSG_QMGR_Q_59 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_60)                                     /* PAL_CPPI_DSG_QMGR_Q_60 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_61)                                     /* PAL_CPPI_DSG_QMGR_Q_61 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_62)                                     /* PAL_CPPI_DSG_QMGR_Q_62 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_63)                                     /* PAL_CPPI_DSG_QMGR_Q_63 */
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_cppi_gqmgr0_q.h
@@ -0,0 +1,1842 @@
+/*
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+  Contact Information:
+    Intel Corporation
+    2200 Mission College Blvd.
+    Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*/
+
+#define PAL_CPPI_PP_QMGR_G0_Q_LIST                                                                                        \
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q0 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q1 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q2 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q3 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q4 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q5 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q6 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q7 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q8 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q9 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q10 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q11 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q12 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q13 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q14 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q15 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q16 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q17 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q18 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q19 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q20 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q21 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q22 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q23 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q24 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q25 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q26 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q27 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q28 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q29 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q30 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q31 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q32 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q33 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q34 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q35 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q36 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q37 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q38 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q39 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q40 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q41 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q42 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q43 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q44 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q45 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q46 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q47 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q48 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q49 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q50 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q51 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q52 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q53 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q54 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q55 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q56 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q57 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q58 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q59 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q60 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q61 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q62 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q63 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q64 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q65 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q66 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q67 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q68 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q69 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q70 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q71 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q72 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q73 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q74 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q75 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q76 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q77 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q78 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q79 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q80 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q81 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q82 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q83 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q84 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q85 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q86 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q87 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q88 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q89 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q90 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q91 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q92 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q93 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q94 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q95 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q96 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q97 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q98 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q99 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q100 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q101 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q102 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q103 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q104 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q105 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q106 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q107 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q108 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q109 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q110 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q111 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q112 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q113 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q114 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q115 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q116 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q117 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q118 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q119 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q120 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q121 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q122 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q123 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q124 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q125 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q126 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q127 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q128 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q129 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q130 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q131 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q132 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q133 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q134 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q135 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q136 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q137 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q138 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q139 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q140 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q141 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q142 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q143 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q144 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q145 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q146 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q147 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q148 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q149 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q150 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q151 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q152 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q153 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q154 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q155 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q156 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q157 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q158 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q159 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q160 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q161 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q162 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q163 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q164 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q165 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q166 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q167 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q168 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q169 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q170 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q171 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q172 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q173 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q174 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q175 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q176 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q177 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q178 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q179 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q180 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q181 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q182 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q183 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q184 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q185 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q186 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q187 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q188 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q189 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q190 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q191 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q192 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q193 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q194 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q195 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q196 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q197 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q198 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q199 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q200 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q201 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q202 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q203 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q204 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q205 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q206 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q207 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q208 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q209 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q210 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q211 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q212 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q213 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q214 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q215 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q216 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q217 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q218 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q219 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q220 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q221 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q222 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q223 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q224 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q225 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q226 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q227 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q228 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q229 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q230 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q231 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q232 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q233 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q234 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q235 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q236 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q237 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q238 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q239 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q240 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q241 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q242 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q243 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q244 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q245 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q246 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q247 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q248 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q249 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q250 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q251 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q252 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q253 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q254 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q255 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q256 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q257 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q258 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q259 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q260 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q261 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q262 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q263 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q264 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q265 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q266 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q267 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q268 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q269 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q270 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q271 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q272 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q273 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q274 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q275 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q276 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q277 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q278 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q279 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q280 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q281 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q282 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q283 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q284 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q285 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q286 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q287 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q288 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q289 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q290 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q291 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q292 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q293 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q294 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q295 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q296 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q297 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q298 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q299 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q300 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q301 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q302 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q303 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q304 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q305 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q306 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q307 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q308 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q309 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q310 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q311 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q312 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q313 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q314 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q315 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q316 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q317 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q318 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q319 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q320 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q321 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q322 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q323 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q324 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q325 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q326 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q327 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q328 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q329 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q330 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q331 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q332 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q333 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q334 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q335 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q336 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q337 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q338 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q339 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q340 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q341 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q342 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q343 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q344 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q345 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q346 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q347 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q348 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q349 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q350 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q351 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q352 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q353 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q354 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q355 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q356 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q357 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q358 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q359 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q360 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q361 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q362 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q363 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q364 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q365 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q366 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q367 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q368 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q369 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q370 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q371 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q372 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q373 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q374 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q375 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q376 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q377 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q378 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q379 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q380 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q381 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q382 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q383 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q384 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q385 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q386 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q387 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q388 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q389 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q390 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q391 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q392 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q393 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q394 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q395 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q396 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q397 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q398 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q399 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q400 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q401 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q402 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q403 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q404 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q405 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q406 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q407 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q408 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q409 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q410 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q411 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q412 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q413 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q414 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q415 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q416 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q417 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q418 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q419 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q420 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q421 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q422 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q423 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q424 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q425 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q426 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q427 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q428 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q429 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q430 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q431 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q432 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q433 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q434 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q435 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q436 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q437 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q438 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q439 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q440 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q441 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q442 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q443 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q444 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q445 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q446 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q447 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q448 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q449 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q450 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q451 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q452 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q453 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q454 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q455 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q456 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q457 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q458 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q459 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q460 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q461 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q462 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q463 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q464 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q465 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q466 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q467 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q468 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q469 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q470 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q471 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q472 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q473 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q474 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q475 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q476 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q477 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q478 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q479 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q480 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q481 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q482 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q483 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q484 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q485 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q486 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q487 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q488 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q489 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q490 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q491 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q492 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q493 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q494 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q495 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q496 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q497 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q498 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q499 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q500 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q501 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q502 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q503 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q504 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q505 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q506 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q507 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q508 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q509 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q510 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q511 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q512 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q513 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q514 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q515 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q516 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q517 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q518 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q519 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q520 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q521 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q522 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q523 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q524 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q525 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q526 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q527 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q528 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q529 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q530 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q531 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q532 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q533 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q534 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q535 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q536 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q537 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q538 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q539 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q540 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q541 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q542 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q543 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q544 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q545 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q546 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q547 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q548 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q549 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q550 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q551 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q552 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q553 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q554 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q555 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q556 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q557 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q558 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q559 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q560 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q561 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q562 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q563 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q564 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q565 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q566 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q567 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q568 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q569 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q570 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q571 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q572 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q573 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q574 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q575 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q576 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q577 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q578 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q579 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q580 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q581 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q582 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q583 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q584 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q585 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q586 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q587 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q588 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q589 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q590 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q591 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q592 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q593 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q594 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q595 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q596 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q597 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q598 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q599 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q600 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q601 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q602 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q603 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q604 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q605 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q606 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q607 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q608 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q609 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q610 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q611 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q612 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q613 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q614 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q615 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q616 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q617 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q618 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q619 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q620 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q621 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q622 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q623 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q624 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q625 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q626 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q627 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q628 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q629 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q630 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q631 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q632 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q633 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q634 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q635 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q636 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q637 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q638 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q639 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q640 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q641 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q642 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q643 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q644 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q645 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q646 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q647 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q648 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q649 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q650 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q651 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q652 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q653 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q654 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q655 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q656 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q657 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q658 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q659 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q660 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q661 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q662 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q663 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q664 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q665 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q666 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q667 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q668 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q669 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q670 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q671 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q672 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q673 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q674 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q675 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q676 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q677 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q678 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q679 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q680 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q681 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q682 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q683 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q684 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q685 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q686 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q687 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q688 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q689 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q690 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q691 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q692 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q693 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q694 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q695 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q696 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q697 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q698 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q699 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q700 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q701 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q702 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q703 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q704 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q705 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q706 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q707 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q708 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q709 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q710 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q711 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q712 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q713 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q714 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q715 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q716 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q717 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q718 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q719 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q720 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q721 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q722 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q723 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q724 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q725 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q726 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q727 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q728 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q729 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q730 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q731 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q732 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q733 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q734 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q735 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q736 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q737 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q738 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q739 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q740 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q741 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q742 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q743 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q744 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q745 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q746 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q747 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q748 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q749 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q750 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q751 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q752 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q753 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q754 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q755 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q756 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q757 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q758 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q759 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q760 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q761 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q762 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q763 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q764 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q765 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q766 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q767 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q768 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q769 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q770 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q771 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q772 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q773 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q774 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q775 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q776 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q777 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q778 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q779 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q780 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q781 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q782 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q783 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q784 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q785 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q786 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q787 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q788 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q789 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q790 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q791 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q792 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q793 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q794 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q795 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q796 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q797 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q798 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q799 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q800 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q801 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q802 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q803 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q804 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q805 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q806 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q807 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q808 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q809 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q810 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q811 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q812 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q813 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q814 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q815 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q816 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q817 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q818 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q819 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q820 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q821 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q822 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q823 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q824 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q825 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q826 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q827 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q828 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q829 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q830 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q831 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q832 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q833 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q834 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q835 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q836 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q837 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q838 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q839 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q840 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q841 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q842 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q843 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q844 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q845 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q846 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q847 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q848 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q849 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q850 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q851 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q852 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q853 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q854 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q855 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q856 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q857 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q858 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q859 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q860 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q861 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q862 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q863 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q864 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q865 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q866 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q867 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q868 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q869 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q870 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q871 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q872 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q873 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q874 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q875 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q876 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q877 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q878 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q879 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q880 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q881 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q882 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q883 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q884 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q885 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q886 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q887 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q888 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q889 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q890 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q891 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q892 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q893 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q894 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q895 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q896 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q897 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q898 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q899 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q900 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q901 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q902 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q903 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q904 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q905 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q906 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q907 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q908 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q909 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q910 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q911 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q912 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q913 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q914 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q915 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q916 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q917 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q918 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q919 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q920 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q921 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q922 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q923 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q924 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q925 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q926 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q927 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q928 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q929 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q930 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q931 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q932 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q933 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q934 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q935 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q936 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q937 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q938 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q939 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q940 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q941 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q942 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q943 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q944 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q945 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q946 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q947 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q948 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q949 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q950 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q951 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q952 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q953 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q954 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q955 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q956 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q957 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q958 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q959 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q960 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q961 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q962 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q963 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q964 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q965 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q966 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q967 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q968 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q969 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q970 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q971 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q972 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q973 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q974 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q975 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q976 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q977 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q978 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q979 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q980 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q981 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q982 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q983 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q984 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q985 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q986 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q987 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q988 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q989 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q990 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q991 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q992 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q993 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q994 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q995 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q996 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q997 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q998 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q999 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1000 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1001 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1002 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1003 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1004 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1005 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1006 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1007 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1008 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1009 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1010 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1011 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1012 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1013 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1014 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1015 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1016 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1017 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1018 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1019 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1020 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1021 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1022 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1023 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1024 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1025 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1026 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1027 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1028 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1029 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1030 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1031 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1032 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1033 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1034 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1035 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1036 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1037 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1038 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1039 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1040 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1041 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1042 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1043 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1044 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1045 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1046 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1047 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1048 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1049 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1050 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1051 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1052 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1053 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1054 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1055 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1056 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1057 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1058 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1059 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1060 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1061 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1062 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1063 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1064 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1065 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1066 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1067 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1068 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1069 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1070 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1071 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1072 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1073 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1074 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1075 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1076 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1077 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1078 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1079 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1080 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1081 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1082 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1083 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1084 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1085 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1086 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1087 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1088 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1089 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1090 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1091 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1092 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1093 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1094 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1095 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1096 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1097 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1098 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1099 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1100 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1101 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1102 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1103 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1104 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1105 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1106 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1107 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1108 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1109 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1110 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1111 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1112 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1113 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1114 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1115 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1116 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1117 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1118 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1119 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1120 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1121 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1122 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1123 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1124 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1125 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1126 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1127 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1128 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1129 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1130 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1131 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1132 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1133 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1134 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1135 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1136 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1137 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1138 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1139 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1140 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1141 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1142 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1143 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1144 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1145 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1146 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1147 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1148 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1149 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1150 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1151 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1152 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1153 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1154 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1155 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1156 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1157 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1158 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1159 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1160 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1161 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1162 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1163 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1164 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1165 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1166 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1167 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1168 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1169 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1170 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1171 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1172 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1173 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1174 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1175 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1176 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1177 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1178 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1179 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1180 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1181 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1182 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1183 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1184 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1185 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1186 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1187 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1188 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1189 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1190 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1191 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1192 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1193 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1194 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1195 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1196 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1197 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1198 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1199 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1200 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1201 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1202 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1203 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1204 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1205 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1206 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1207 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1208 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1209 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1210 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1211 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1212 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1213 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1214 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1215 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1216 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1217 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1218 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1219 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1220 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1221 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1222 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1223 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1224 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1225 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1226 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1227 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1228 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1229 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1230 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1231 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1232 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1233 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1234 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1235 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1236 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1237 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1238 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1239 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1240 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1241 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1242 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1243 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1244 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1245 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1246 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1247 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1248 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1249 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1250 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1251 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1252 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1253 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1254 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1255 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1256 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1257 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1258 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1259 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1260 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1261 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1262 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1263 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1264 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1265 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1266 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1267 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1268 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1269 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1270 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1271 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1272 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1273 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1274 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1275 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1276 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1277 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1278 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1279 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1280 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1281 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1282 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1283 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1284 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1285 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1286 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1287 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1288 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1289 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1290 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1291 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1292 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1293 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1294 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1295 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1296 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1297 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1298 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1299 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1300 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1301 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1302 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1303 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1304 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1305 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1306 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1307 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1308 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1309 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1310 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1311 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1312 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1313 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1314 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1315 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1316 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1317 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1318 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1319 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1320 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1321 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1322 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1323 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1324 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1325 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1326 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1327 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1328 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1329 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1330 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1331 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1332 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1333 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1334 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1335 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1336 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1337 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1338 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1339 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1340 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1341 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1342 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1343 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1344 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1345 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1346 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1347 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1348 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1349 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1350 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1351 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1352 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1353 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1354 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1355 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1356 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1357 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1358 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1359 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1360 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1361 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1362 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1363 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1364 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1365 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1366 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1367 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1368 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1369 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1370 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1371 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1372 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1373 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1374 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1375 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1376 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1377 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1378 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1379 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1380 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1381 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1382 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1383 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1384 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1385 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1386 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1387 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1388 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1389 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1390 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1391 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1392 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1393 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1394 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1395 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1396 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1397 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1398 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1399 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1400 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1401 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1402 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1403 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1404 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1405 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1406 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1407 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1408 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1409 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1410 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1411 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1412 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1413 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1414 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1415 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1416 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1417 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1418 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1419 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1420 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1421 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1422 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1423 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1424 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1425 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1426 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1427 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1428 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1429 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1430 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1431 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1432 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1433 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1434 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1435 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1436 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1437 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1438 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1439 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1440 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1441 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1442 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1443 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1444 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1445 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1446 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1447 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1448 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1449 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1450 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1451 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1452 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1453 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1454 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1455 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1456 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1457 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1458 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1459 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1460 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1461 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1462 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1463 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1464 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1465 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1466 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1467 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1468 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1469 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1470 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1471 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1472 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1473 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1474 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1475 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1476 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1477 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1478 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1479 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1480 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1481 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1482 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1483 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1484 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1485 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1486 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1487 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1488 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1489 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1490 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1491 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1492 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1493 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1494 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1495 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1496 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1497 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1498 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1499 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1500 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1501 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1502 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1503 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1504 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1505 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1506 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1507 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1508 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1509 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1510 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1511 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1512 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1513 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1514 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1515 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1516 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1517 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1518 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1519 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1520 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1521 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1522 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1523 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1524 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1525 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1526 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1527 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1528 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1529 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1530 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1531 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1532 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1533 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1534 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1535 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1536 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1537 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1538 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1539 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1540 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1541 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1542 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1543 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1544 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1545 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1546 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1547 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1548 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1549 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1550 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1551 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1552 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1553 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1554 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1555 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1556 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1557 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1558 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1559 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1560 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1561 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1562 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1563 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1564 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1565 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1566 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1567 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1568 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1569 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1570 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1571 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1572 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1573 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1574 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1575 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1576 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1577 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1578 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1579 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1580 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1581 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1582 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1583 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1584 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1585 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1586 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1587 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1588 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1589 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1590 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1591 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1592 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1593 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1594 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1595 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1596 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1597 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1598 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1599 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1600 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1601 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1602 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1603 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1604 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1605 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1606 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1607 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1608 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1609 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1610 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1611 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1612 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1613 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1614 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1615 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1616 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1617 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1618 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1619 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1620 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1621 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1622 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1623 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1624 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1625 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1626 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1627 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1628 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1629 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1630 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1631 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1632 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1633 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1634 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1635 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1636 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1637 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1638 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1639 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1640 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1641 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1642 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1643 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1644 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1645 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1646 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1647 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1648 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1649 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1650 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1651 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1652 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1653 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1654 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1655 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1656 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1657 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1658 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1659 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1660 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1661 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1662 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1663 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1664 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1665 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1666 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1667 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1668 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1669 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1670 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1671 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1672 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1673 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1674 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1675 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1676 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1677 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1678 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1679 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1680 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1681 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1682 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1683 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1684 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1685 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1686 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1687 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1688 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1689 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1690 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1691 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1692 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1693 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1694 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1695 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1696 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1697 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1698 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1699 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1700 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1701 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1702 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1703 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1704 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1705 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1706 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1707 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1708 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1709 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1710 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1711 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1712 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1713 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1714 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1715 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1716 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1717 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1718 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1719 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1720 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1721 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1722 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1723 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1724 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1725 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1726 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1727 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER1_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G0_Q1728 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER1_MED_LOW_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G0_Q1729 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER1_MED_HI_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G0_Q1730 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER1_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G0_Q1731 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER2_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G0_Q1732 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER2_MED_LOW_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G0_Q1733 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER2_MED_HI_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G0_Q1734 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER2_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G0_Q1735 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_MODIFIER_LOW_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G0_Q1736 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_MODIFIER_MED_LOW_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G0_Q1737 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_MODIFIER_MED_HI_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G0_Q1738 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_MODIFIER_HI_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G0_Q1739 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_RECYCLER_LOW_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G0_Q1740 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_RECYCLER_HI_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G0_Q1741 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q0)                                               /* PAL_CPPI_PP_QMGR_G0_Q1742 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q1)                                               /* PAL_CPPI_PP_QMGR_G0_Q1743 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q2)                                               /* PAL_CPPI_PP_QMGR_G0_Q1744 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q3)                                               /* PAL_CPPI_PP_QMGR_G0_Q1745 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q4)                                               /* PAL_CPPI_PP_QMGR_G0_Q1746 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q5)                                               /* PAL_CPPI_PP_QMGR_G0_Q1747 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q6)                                               /* PAL_CPPI_PP_QMGR_G0_Q1748 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q7)                                               /* PAL_CPPI_PP_QMGR_G0_Q1749 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q8)                                               /* PAL_CPPI_PP_QMGR_G0_Q1750 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q9)                                               /* PAL_CPPI_PP_QMGR_G0_Q1751 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q10)                                              /* PAL_CPPI_PP_QMGR_G0_Q1752 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q11)                                              /* PAL_CPPI_PP_QMGR_G0_Q1753 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q12)                                              /* PAL_CPPI_PP_QMGR_G0_Q1754 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q13)                                              /* PAL_CPPI_PP_QMGR_G0_Q1755 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q14)                                              /* PAL_CPPI_PP_QMGR_G0_Q1756 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q15)                                              /* PAL_CPPI_PP_QMGR_G0_Q1757 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_SESSION_CACHE_LOW_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G0_Q1758 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_SESSION_CACHE_MED_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G0_Q1759 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_SESSION_CACHE_MED_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G0_Q1760 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_SESSION_CACHE_HI_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G0_Q1761 */
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
+
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_cppi_gqmgr1_q.h
@@ -0,0 +1,574 @@
+/*
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+  Contact Information:
+    Intel Corporation
+    2200 Mission College Blvd.
+    Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*/
+
+#define PAL_CPPI_PP_QMGR_G1_Q_LIST                                                                                        \
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER0_US_BE0_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q0 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER0_US_BE0_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q1 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER1_US_BE1_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q2 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER1_US_BE1_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q3 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER2_US_BE2_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q4 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER2_US_BE2_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q5 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER3_US_BE3_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q6 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER3_US_BE3_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q7 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER4_US_BE4_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q8 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER4_US_BE4_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q9 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER5_US_BE5_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q10 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER5_US_BE5_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q11 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER6_US_BE6_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q12 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER6_US_BE6_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q13 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER7_US_BE7_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q14 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER7_US_BE7_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q15 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER8_US_BE8_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q16 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER8_US_BE8_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q17 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER9_US_BE9_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q18 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER9_US_BE9_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q19 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER10_US_BE10_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q20 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER10_US_BE10_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q21 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER11_US_BE11_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q22 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER11_US_BE11_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q23 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER12_US_BE12_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q24 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER12_US_BE12_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q25 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER13_US_BE13_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q26 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER13_US_BE13_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q27 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER14_US_BE14_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q28 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER14_US_BE14_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q29 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER15_US_BE15_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q30 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER15_US_BE15_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q31 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER16_MoCA_LOW_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q32 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER16_MoCA_MED_LOW_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q33 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER16_MoCA_MED_HI_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q34 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER16_MoCA_HI_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G1_Q35 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER17_ATOM_LOW_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q36 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER17_ATOM_MED_LOW_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q37 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER17_ATOM_MED_HI_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q38 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER17_ATOM_HI_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G1_Q39 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER18_RGMII0_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q40 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER18_RGMII0_MED_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q41 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER18_RGMII0_MED_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q42 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER18_RGMII0_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q43 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER19_RGMII1_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q44 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER19_RGMII1_MED_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q45 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER19_RGMII1_MED_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q46 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER19_RGMII1_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q47 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER20_SGMII0_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q48 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER20_SGMII0_MED_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q49 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER20_SGMII0_MED_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q50 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER20_SGMII0_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q51 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER21_SGMII1_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q52 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER21_SGMII1_MED_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q53 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER21_SGMII1_MED_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q54 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER21_SGMII1_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q55 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER22_WiFi_PORT0_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q56 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER22_WiFi_PORT0_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q57 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER22_WiFi_PORT0_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q58 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER22_WiFi_PORT0_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q59 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER23_WiFi_PORT1_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q60 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER23_WiFi_PORT1_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q61 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER23_WiFi_PORT1_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q62 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER23_WiFi_PORT1_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q63 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER24_WiFi_PORT2_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q64 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER24_WiFi_PORT2_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q65 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER24_WiFi_PORT2_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q66 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER24_WiFi_PORT2_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q67 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER25_WiFi_PORT3_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q68 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER25_WiFi_PORT3_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q69 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER25_WiFi_PORT3_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q70 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER25_WiFi_PORT3_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q71 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER26_WiFi_PORT4_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q72 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER26_WiFi_PORT4_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q73 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER26_WiFi_PORT4_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q74 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER26_WiFi_PORT4_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q75 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER27_WiFi_PORT5_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q76 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER27_WiFi_PORT5_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q77 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER27_WiFi_PORT5_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q78 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER27_WiFi_PORT5_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q79 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER28_WiFi_PORT6_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q80 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER28_WiFi_PORT6_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q81 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER28_WiFi_PORT6_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q82 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER28_WiFi_PORT6_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q83 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER29_WiFi_PORT7_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q84 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER29_WiFi_PORT7_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q85 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER29_WiFi_PORT7_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q86 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER29_WiFi_PORT7_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q87 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER30_WiFi_PORT8_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q88 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER30_WiFi_PORT8_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q89 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER30_WiFi_PORT8_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q90 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER30_WiFi_PORT8_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q91 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER31_WiFi_PORT9_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q92 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER31_WiFi_PORT9_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q93 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER31_WiFi_PORT9_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q94 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER31_WiFi_PORT9_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q95 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER32_WiFi_PORT10_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q96 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER32_WiFi_PORT10_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q97 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER32_WiFi_PORT10_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q98 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER32_WiFi_PORT10_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q99 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER33_WiFi_PORT11_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q100 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER33_WiFi_PORT11_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q101 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER33_WiFi_PORT11_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q102 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER33_WiFi_PORT11_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q103 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER34_WiFi_PORT12_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q104 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER34_WiFi_PORT12_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q105 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER34_WiFi_PORT12_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q106 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER34_WiFi_PORT12_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q107 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER35_WiFi_PORT13_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q108 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER35_WiFi_PORT13_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q109 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER35_WiFi_PORT13_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q110 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER35_WiFi_PORT13_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q111 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER36_WiFi_PORT14_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q112 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER36_WiFi_PORT14_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q113 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER36_WiFi_PORT14_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q114 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER36_WiFi_PORT14_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q115 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER37_WiFi_PORT15_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q116 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER37_WiFi_PORT15_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q117 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER37_WiFi_PORT15_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q118 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER37_WiFi_PORT15_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q119 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q120)                                               /* PAL_CPPI_PP_QMGR_G1_Q120 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q121)                                               /* PAL_CPPI_PP_QMGR_G1_Q121 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q122)                                               /* PAL_CPPI_PP_QMGR_G1_Q122 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q123)                                               /* PAL_CPPI_PP_QMGR_G1_Q123 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q124)                                               /* PAL_CPPI_PP_QMGR_G1_Q124 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q125)                                               /* PAL_CPPI_PP_QMGR_G1_Q125 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q126)                                               /* PAL_CPPI_PP_QMGR_G1_Q126 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q127)                                               /* PAL_CPPI_PP_QMGR_G1_Q127 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q128)                                               /* PAL_CPPI_PP_QMGR_G1_Q128 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q129)                                               /* PAL_CPPI_PP_QMGR_G1_Q129 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q130)                                               /* PAL_CPPI_PP_QMGR_G1_Q130 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q131)                                               /* PAL_CPPI_PP_QMGR_G1_Q131 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q132)                                               /* PAL_CPPI_PP_QMGR_G1_Q132 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q133)                                               /* PAL_CPPI_PP_QMGR_G1_Q133 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q134)                                               /* PAL_CPPI_PP_QMGR_G1_Q134 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q135)                                               /* PAL_CPPI_PP_QMGR_G1_Q135 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q136)                                               /* PAL_CPPI_PP_QMGR_G1_Q136 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q137)                                               /* PAL_CPPI_PP_QMGR_G1_Q137 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q138)                                               /* PAL_CPPI_PP_QMGR_G1_Q138 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q139)                                               /* PAL_CPPI_PP_QMGR_G1_Q139 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q140)                                               /* PAL_CPPI_PP_QMGR_G1_Q140 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q141)                                               /* PAL_CPPI_PP_QMGR_G1_Q141 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q142)                                               /* PAL_CPPI_PP_QMGR_G1_Q142 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q143)                                               /* PAL_CPPI_PP_QMGR_G1_Q143 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q144)                                               /* PAL_CPPI_PP_QMGR_G1_Q144 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q145)                                               /* PAL_CPPI_PP_QMGR_G1_Q145 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q146)                                               /* PAL_CPPI_PP_QMGR_G1_Q146 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q147)                                               /* PAL_CPPI_PP_QMGR_G1_Q147 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q148)                                               /* PAL_CPPI_PP_QMGR_G1_Q148 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q149)                                               /* PAL_CPPI_PP_QMGR_G1_Q149 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q150)                                               /* PAL_CPPI_PP_QMGR_G1_Q150 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q151)                                               /* PAL_CPPI_PP_QMGR_G1_Q151 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q152)                                               /* PAL_CPPI_PP_QMGR_G1_Q152 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q153)                                               /* PAL_CPPI_PP_QMGR_G1_Q153 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q154)                                               /* PAL_CPPI_PP_QMGR_G1_Q154 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q155)                                               /* PAL_CPPI_PP_QMGR_G1_Q155 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q156)                                               /* PAL_CPPI_PP_QMGR_G1_Q156 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q157)                                               /* PAL_CPPI_PP_QMGR_G1_Q157 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q158)                                               /* PAL_CPPI_PP_QMGR_G1_Q158 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q159)                                               /* PAL_CPPI_PP_QMGR_G1_Q159 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q160)                                               /* PAL_CPPI_PP_QMGR_G1_Q160 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q161)                                               /* PAL_CPPI_PP_QMGR_G1_Q161 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q162)                                               /* PAL_CPPI_PP_QMGR_G1_Q162 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q163)                                               /* PAL_CPPI_PP_QMGR_G1_Q163 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q164)                                               /* PAL_CPPI_PP_QMGR_G1_Q164 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q165)                                               /* PAL_CPPI_PP_QMGR_G1_Q165 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q166)                                               /* PAL_CPPI_PP_QMGR_G1_Q166 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q167)                                               /* PAL_CPPI_PP_QMGR_G1_Q167 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q168)                                               /* PAL_CPPI_PP_QMGR_G1_Q168 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q169)                                               /* PAL_CPPI_PP_QMGR_G1_Q169 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q170)                                               /* PAL_CPPI_PP_QMGR_G1_Q170 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q171)                                               /* PAL_CPPI_PP_QMGR_G1_Q171 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q172)                                               /* PAL_CPPI_PP_QMGR_G1_Q172 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q173)                                               /* PAL_CPPI_PP_QMGR_G1_Q173 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q174)                                               /* PAL_CPPI_PP_QMGR_G1_Q174 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q175)                                               /* PAL_CPPI_PP_QMGR_G1_Q175 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q176)                                               /* PAL_CPPI_PP_QMGR_G1_Q176 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q177)                                               /* PAL_CPPI_PP_QMGR_G1_Q177 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q178)                                               /* PAL_CPPI_PP_QMGR_G1_Q178 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q179)                                               /* PAL_CPPI_PP_QMGR_G1_Q179 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q180)                                               /* PAL_CPPI_PP_QMGR_G1_Q180 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q181)                                               /* PAL_CPPI_PP_QMGR_G1_Q181 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q182)                                               /* PAL_CPPI_PP_QMGR_G1_Q182 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q183)                                               /* PAL_CPPI_PP_QMGR_G1_Q183 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q184)                                               /* PAL_CPPI_PP_QMGR_G1_Q184 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q185)                                               /* PAL_CPPI_PP_QMGR_G1_Q185 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q186)                                               /* PAL_CPPI_PP_QMGR_G1_Q186 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q187)                                               /* PAL_CPPI_PP_QMGR_G1_Q187 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q188)                                               /* PAL_CPPI_PP_QMGR_G1_Q188 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q189)                                               /* PAL_CPPI_PP_QMGR_G1_Q189 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q190)                                               /* PAL_CPPI_PP_QMGR_G1_Q190 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q191)                                               /* PAL_CPPI_PP_QMGR_G1_Q191 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q192)                                               /* PAL_CPPI_PP_QMGR_G1_Q192 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q193)                                               /* PAL_CPPI_PP_QMGR_G1_Q193 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q194)                                               /* PAL_CPPI_PP_QMGR_G1_Q194 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q195)                                               /* PAL_CPPI_PP_QMGR_G1_Q195 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q196)                                               /* PAL_CPPI_PP_QMGR_G1_Q196 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q197)                                               /* PAL_CPPI_PP_QMGR_G1_Q197 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q198)                                               /* PAL_CPPI_PP_QMGR_G1_Q198 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q199)                                               /* PAL_CPPI_PP_QMGR_G1_Q199 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q200)                                               /* PAL_CPPI_PP_QMGR_G1_Q200 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q201)                                               /* PAL_CPPI_PP_QMGR_G1_Q201 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q202)                                               /* PAL_CPPI_PP_QMGR_G1_Q202 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q203)                                               /* PAL_CPPI_PP_QMGR_G1_Q203 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q204)                                               /* PAL_CPPI_PP_QMGR_G1_Q204 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q205)                                               /* PAL_CPPI_PP_QMGR_G1_Q205 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q206)                                               /* PAL_CPPI_PP_QMGR_G1_Q206 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q207)                                               /* PAL_CPPI_PP_QMGR_G1_Q207 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q208)                                               /* PAL_CPPI_PP_QMGR_G1_Q208 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q209)                                               /* PAL_CPPI_PP_QMGR_G1_Q209 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q210)                                               /* PAL_CPPI_PP_QMGR_G1_Q210 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q211)                                               /* PAL_CPPI_PP_QMGR_G1_Q211 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q212)                                               /* PAL_CPPI_PP_QMGR_G1_Q212 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q213)                                               /* PAL_CPPI_PP_QMGR_G1_Q213 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q214)                                               /* PAL_CPPI_PP_QMGR_G1_Q214 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q215)                                               /* PAL_CPPI_PP_QMGR_G1_Q215 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q216)                                               /* PAL_CPPI_PP_QMGR_G1_Q216 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q217)                                               /* PAL_CPPI_PP_QMGR_G1_Q217 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q218)                                               /* PAL_CPPI_PP_QMGR_G1_Q218 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q219)                                               /* PAL_CPPI_PP_QMGR_G1_Q219 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q220)                                               /* PAL_CPPI_PP_QMGR_G1_Q220 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q221)                                               /* PAL_CPPI_PP_QMGR_G1_Q221 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q222)                                               /* PAL_CPPI_PP_QMGR_G1_Q222 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q223)                                               /* PAL_CPPI_PP_QMGR_G1_Q223 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q224)                                               /* PAL_CPPI_PP_QMGR_G1_Q224 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q225)                                               /* PAL_CPPI_PP_QMGR_G1_Q225 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q226)                                               /* PAL_CPPI_PP_QMGR_G1_Q226 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q227)                                               /* PAL_CPPI_PP_QMGR_G1_Q227 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q228)                                               /* PAL_CPPI_PP_QMGR_G1_Q228 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q229)                                               /* PAL_CPPI_PP_QMGR_G1_Q229 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q230)                                               /* PAL_CPPI_PP_QMGR_G1_Q230 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q231)                                               /* PAL_CPPI_PP_QMGR_G1_Q231 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q232)                                               /* PAL_CPPI_PP_QMGR_G1_Q232 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q233)                                               /* PAL_CPPI_PP_QMGR_G1_Q233 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q234)                                               /* PAL_CPPI_PP_QMGR_G1_Q234 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q235)                                               /* PAL_CPPI_PP_QMGR_G1_Q235 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q236)                                               /* PAL_CPPI_PP_QMGR_G1_Q236 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q237)                                               /* PAL_CPPI_PP_QMGR_G1_Q237 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q238)                                               /* PAL_CPPI_PP_QMGR_G1_Q238 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q239)                                               /* PAL_CPPI_PP_QMGR_G1_Q239 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q240)                                               /* PAL_CPPI_PP_QMGR_G1_Q240 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q241)                                               /* PAL_CPPI_PP_QMGR_G1_Q241 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q242)                                               /* PAL_CPPI_PP_QMGR_G1_Q242 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q243)                                               /* PAL_CPPI_PP_QMGR_G1_Q243 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q244)                                               /* PAL_CPPI_PP_QMGR_G1_Q244 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q245)                                               /* PAL_CPPI_PP_QMGR_G1_Q245 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q246)                                               /* PAL_CPPI_PP_QMGR_G1_Q246 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q247)                                               /* PAL_CPPI_PP_QMGR_G1_Q247 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q248)                                               /* PAL_CPPI_PP_QMGR_G1_Q248 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q249)                                               /* PAL_CPPI_PP_QMGR_G1_Q249 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q250)                                               /* PAL_CPPI_PP_QMGR_G1_Q250 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q251)                                               /* PAL_CPPI_PP_QMGR_G1_Q251 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q252)                                               /* PAL_CPPI_PP_QMGR_G1_Q252 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q253)                                               /* PAL_CPPI_PP_QMGR_G1_Q253 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q254)                                               /* PAL_CPPI_PP_QMGR_G1_Q254 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q255)                                               /* PAL_CPPI_PP_QMGR_G1_Q255 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RECYCLER_LOW_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q256 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RECYCLER_HI_Q_NUM)                                      /* PAL_CPPI_PP_QMGR_G1_Q257 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_TX_HI_Q_NUM)                                       /* PAL_CPPI_PP_QMGR_G1_Q258 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_TX_LOW_Q_NUM)                                      /* PAL_CPPI_PP_QMGR_G1_Q259 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_ATOM_TX_HI_Q_NUM)                                       /* PAL_CPPI_PP_QMGR_G1_Q260 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_ATOM_TX_LOW_Q_NUM)                                      /* PAL_CPPI_PP_QMGR_G1_Q261 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_MGMT_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G1_Q262 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_VOICE_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q263 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE0_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q264 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE1_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q265 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE2_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q266 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE3_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q267 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE4_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q268 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE5_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q269 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE6_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q270 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE7_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q271 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE8_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q272 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE9_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q273 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE10_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q274 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE11_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q275 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE12_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q276 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE13_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q277 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE14_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q278 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE15_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q279 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE0_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q280 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE1_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q281 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE2_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q282 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE3_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q283 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE4_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q284 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE5_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q285 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE6_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q286 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE7_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q287 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE8_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q288 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE9_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q289 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE10_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q290 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE11_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q291 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE12_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q292 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE13_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q293 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE14_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q294 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE15_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q295 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q296)                                                   /* PAL_CPPI_PP_QMGR_G1_Q296 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q297)                                                   /* PAL_CPPI_PP_QMGR_G1_Q297 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q298)                                                   /* PAL_CPPI_PP_QMGR_G1_Q298 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q299)                                                   /* PAL_CPPI_PP_QMGR_G1_Q299 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q300)                                                   /* PAL_CPPI_PP_QMGR_G1_Q300 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q301)                                                   /* PAL_CPPI_PP_QMGR_G1_Q301 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q302)                                                   /* PAL_CPPI_PP_QMGR_G1_Q302 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q303)                                                   /* PAL_CPPI_PP_QMGR_G1_Q303 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q304)                                                   /* PAL_CPPI_PP_QMGR_G1_Q304 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q305)                                                   /* PAL_CPPI_PP_QMGR_G1_Q305 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q306)                                                   /* PAL_CPPI_PP_QMGR_G1_Q306 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q307)                                                   /* PAL_CPPI_PP_QMGR_G1_Q307 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q308)                                                   /* PAL_CPPI_PP_QMGR_G1_Q308 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_FW_MONO_FD_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q309 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_DOCSIS_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q310 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_DOCSIS_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q311 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_DOCSIS_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q312 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_DOCSIS_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q313 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_MoCA_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q314 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_MoCA_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q315 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_ATOM_LOW_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q316 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_ATOM_LOW_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q317 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_ATOM_HI_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q318 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_ATOM_HI_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q319 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_RGMII0_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q320 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII0_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q321 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_RGMII0_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q322 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII0_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q323 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_RGMII1_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q324 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII1_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q325 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_RGMII1_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q326 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII1_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q327 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_SGMII0_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q328 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII0_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q329 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_SGMII0_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q330 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII0_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q331 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_SGMII1_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q332 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII1_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q333 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_SGMII1_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q334 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII1_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q335 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_WiFi_LOW_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q336 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_WiFi_LOW_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q337 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_WiFi_HI_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q338 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_WiFi_HI_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q339 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_15_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q340 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_15_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q341 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_16_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q342 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_16_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q343 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_VOICE_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q344 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_VOICE_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q345 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_NP2APP_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q346 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_NP2APP_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q347 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_APP2NP_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q348 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_APP2NP_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q349 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_20_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q350 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_20_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q351 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_21_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q352 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_21_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q353 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_22_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q354 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_22_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q355 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_23_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q356 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_23_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q357 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_HOST2PP_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q358 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_HOST2PP_LOW_Q_NUM)               /* PAL_CPPI_PP_QMGR_G1_Q359 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_HOST2PP_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q360 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_HOST2PP_HI_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q361 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_2_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q362 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_2_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q363 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_3_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q364 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_3_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q365 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_4_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q366 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_4_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q367 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_5_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q368 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_5_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q369 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_6_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q370 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_6_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q371 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_7_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q372 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_7_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q373 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_8_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q374 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_8_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q375 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_9_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q376 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_9_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q377 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_10_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q378 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_10_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q379 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_11_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q380 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_11_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q381 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_12_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q382 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_12_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q383 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_13_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q384 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_13_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q385 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_14_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q386 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_14_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q387 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_15_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q388 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_15_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q389 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_16_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q390 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_16_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q391 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_17_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q392 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_17_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q393 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_18_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q394 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_18_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q395 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_19_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q396 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_19_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q397 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_20_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q398 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_20_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q399 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_21_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q400 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_21_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q401 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_22_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q402 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_22_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q403 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_23_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q404 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_23_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q405 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SGMII0_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q406 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SGMII0_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q407 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SGMII1_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q408 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SGMII1_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q409 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RGMII0_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q410 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RGMII0_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q411 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RGMII1_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q412 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RGMII1_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q413 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_COP_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q414 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_COP_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q415 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q0)                                    /* PAL_CPPI_PP_QMGR_G1_Q416 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q1)                                    /* PAL_CPPI_PP_QMGR_G1_Q417 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q2)                                    /* PAL_CPPI_PP_QMGR_G1_Q418 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q3)                                    /* PAL_CPPI_PP_QMGR_G1_Q419 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q4)                                    /* PAL_CPPI_PP_QMGR_G1_Q420 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q5)                                    /* PAL_CPPI_PP_QMGR_G1_Q421 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q6)                                    /* PAL_CPPI_PP_QMGR_G1_Q422 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q7)                                    /* PAL_CPPI_PP_QMGR_G1_Q423 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q0)                                          /* PAL_CPPI_PP_QMGR_G1_Q424 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q1)                                          /* PAL_CPPI_PP_QMGR_G1_Q425 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q2)                                          /* PAL_CPPI_PP_QMGR_G1_Q426 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q3)                                          /* PAL_CPPI_PP_QMGR_G1_Q427 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q4)                                          /* PAL_CPPI_PP_QMGR_G1_Q428 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q5)                                          /* PAL_CPPI_PP_QMGR_G1_Q429 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q6)                                          /* PAL_CPPI_PP_QMGR_G1_Q430 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q7)                                          /* PAL_CPPI_PP_QMGR_G1_Q431 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q0)                                          /* PAL_CPPI_PP_QMGR_G1_Q432 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q1)                                          /* PAL_CPPI_PP_QMGR_G1_Q433 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q2)                                          /* PAL_CPPI_PP_QMGR_G1_Q434 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q3)                                          /* PAL_CPPI_PP_QMGR_G1_Q435 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q4)                                          /* PAL_CPPI_PP_QMGR_G1_Q436 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q5)                                          /* PAL_CPPI_PP_QMGR_G1_Q437 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q6)                                          /* PAL_CPPI_PP_QMGR_G1_Q438 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q7)                                          /* PAL_CPPI_PP_QMGR_G1_Q439 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q0)                                               /* PAL_CPPI_PP_QMGR_G1_Q440 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q1)                                               /* PAL_CPPI_PP_QMGR_G1_Q441 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q2)                                               /* PAL_CPPI_PP_QMGR_G1_Q442 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q3)                                               /* PAL_CPPI_PP_QMGR_G1_Q443 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q4)                                               /* PAL_CPPI_PP_QMGR_G1_Q444 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q5)                                               /* PAL_CPPI_PP_QMGR_G1_Q445 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q6)                                               /* PAL_CPPI_PP_QMGR_G1_Q446 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q7)                                               /* PAL_CPPI_PP_QMGR_G1_Q447 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q8)                                               /* PAL_CPPI_PP_QMGR_G1_Q448 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q9)                                               /* PAL_CPPI_PP_QMGR_G1_Q449 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q10)                                              /* PAL_CPPI_PP_QMGR_G1_Q450 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q11)                                              /* PAL_CPPI_PP_QMGR_G1_Q451 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q12)                                              /* PAL_CPPI_PP_QMGR_G1_Q452 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q13)                                              /* PAL_CPPI_PP_QMGR_G1_Q453 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q14)                                              /* PAL_CPPI_PP_QMGR_G1_Q454 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q15)                                              /* PAL_CPPI_PP_QMGR_G1_Q455 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q16)                                              /* PAL_CPPI_PP_QMGR_G1_Q456 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q17)                                              /* PAL_CPPI_PP_QMGR_G1_Q457 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q18)                                              /* PAL_CPPI_PP_QMGR_G1_Q458 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q19)                                              /* PAL_CPPI_PP_QMGR_G1_Q459 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q20)                                              /* PAL_CPPI_PP_QMGR_G1_Q460 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q21)                                              /* PAL_CPPI_PP_QMGR_G1_Q461 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q22)                                              /* PAL_CPPI_PP_QMGR_G1_Q462 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q23)                                              /* PAL_CPPI_PP_QMGR_G1_Q463 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q24)                                              /* PAL_CPPI_PP_QMGR_G1_Q464 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q25)                                              /* PAL_CPPI_PP_QMGR_G1_Q465 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q26)                                              /* PAL_CPPI_PP_QMGR_G1_Q466 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q27)                                              /* PAL_CPPI_PP_QMGR_G1_Q467 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q28)                                              /* PAL_CPPI_PP_QMGR_G1_Q468 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q29)                                              /* PAL_CPPI_PP_QMGR_G1_Q469 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q30)                                              /* PAL_CPPI_PP_QMGR_G1_Q470 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q31)                                              /* PAL_CPPI_PP_QMGR_G1_Q471 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q32)                                              /* PAL_CPPI_PP_QMGR_G1_Q472 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q33)                                              /* PAL_CPPI_PP_QMGR_G1_Q473 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q34)                                              /* PAL_CPPI_PP_QMGR_G1_Q474 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q35)                                              /* PAL_CPPI_PP_QMGR_G1_Q475 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q36)                                              /* PAL_CPPI_PP_QMGR_G1_Q476 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q37)                                              /* PAL_CPPI_PP_QMGR_G1_Q477 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q38)                                              /* PAL_CPPI_PP_QMGR_G1_Q478 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q39)                                              /* PAL_CPPI_PP_QMGR_G1_Q479 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q40)                                              /* PAL_CPPI_PP_QMGR_G1_Q480 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q41)                                              /* PAL_CPPI_PP_QMGR_G1_Q481 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q42)                                              /* PAL_CPPI_PP_QMGR_G1_Q482 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q43)                                              /* PAL_CPPI_PP_QMGR_G1_Q483 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q44)                                              /* PAL_CPPI_PP_QMGR_G1_Q484 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q45)                                              /* PAL_CPPI_PP_QMGR_G1_Q485 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q46)                                              /* PAL_CPPI_PP_QMGR_G1_Q486 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q47)                                              /* PAL_CPPI_PP_QMGR_G1_Q487 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q48)                                              /* PAL_CPPI_PP_QMGR_G1_Q488 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q49)                                              /* PAL_CPPI_PP_QMGR_G1_Q489 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q50)                                              /* PAL_CPPI_PP_QMGR_G1_Q490 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q51)                                              /* PAL_CPPI_PP_QMGR_G1_Q491 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q52)                                              /* PAL_CPPI_PP_QMGR_G1_Q492 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q53)                                              /* PAL_CPPI_PP_QMGR_G1_Q493 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q54)                                              /* PAL_CPPI_PP_QMGR_G1_Q494 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q55)                                              /* PAL_CPPI_PP_QMGR_G1_Q495 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q56)                                              /* PAL_CPPI_PP_QMGR_G1_Q496 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q57)                                              /* PAL_CPPI_PP_QMGR_G1_Q497 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q58)                                              /* PAL_CPPI_PP_QMGR_G1_Q498 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q59)                                              /* PAL_CPPI_PP_QMGR_G1_Q499 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q60)                                              /* PAL_CPPI_PP_QMGR_G1_Q500 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q61)                                              /* PAL_CPPI_PP_QMGR_G1_Q501 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q62)                                              /* PAL_CPPI_PP_QMGR_G1_Q502 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q63)                                              /* PAL_CPPI_PP_QMGR_G1_Q503 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q0)                                           /* PAL_CPPI_PP_QMGR_G1_Q504 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q1)                                           /* PAL_CPPI_PP_QMGR_G1_Q505 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q2)                                           /* PAL_CPPI_PP_QMGR_G1_Q506 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q3)                                           /* PAL_CPPI_PP_QMGR_G1_Q507 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q4)                                           /* PAL_CPPI_PP_QMGR_G1_Q508 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q5)                                           /* PAL_CPPI_PP_QMGR_G1_Q509 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q6)                                           /* PAL_CPPI_PP_QMGR_G1_Q510 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q7)                                           /* PAL_CPPI_PP_QMGR_G1_Q511 */
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_cppi_gqmgr2_q.h
@@ -0,0 +1,574 @@
+/*
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+  Contact Information:
+    Intel Corporation
+    2200 Mission College Blvd.
+    Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*/
+
+#define PAL_CPPI_PP_QMGR_G2_Q_LIST                                                                                        \
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q0 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_MED_LOW_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q1 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_MED_HI_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G2_Q2 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q3 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_Q4)                                        /* PAL_CPPI_PP_QMGR_G2_Q4 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_Q5)                                        /* PAL_CPPI_PP_QMGR_G2_Q5 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_Q6)                                        /* PAL_CPPI_PP_QMGR_G2_Q6 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_Q7)                                        /* PAL_CPPI_PP_QMGR_G2_Q7 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_TX_COMPLETE_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q8 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_HI_TX_COMPLETE_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G2_Q9 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_NP2APP_RX_COMPLETE_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q10 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_APP2NP_RX_COMPLETE_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q11 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_NP2APP_TX_COMPLETE_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q12 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_APP2NP_TX_COMPLETE_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q13 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_VOICE_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G2_Q14 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_FCC_FORWARDING_Q_NUM)                /* PAL_CPPI_PP_QMGR_G2_Q15 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_DOCSIS_MGMT_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G2_Q16 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_DOCSIS_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q17 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_DOCSIS_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q18 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_MoCA_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G2_Q19 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_ATOM_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G2_Q20 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_ATOM_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q21 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII0_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q22 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII0_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q23 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII1_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q24 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII1_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q25 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII0_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q26 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII0_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q27 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII1_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q28 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII1_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q29 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_WiFi_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G2_Q30 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_WiFi_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q31 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q0)                                          /* PAL_CPPI_PP_QMGR_G2_Q32 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q1)                                          /* PAL_CPPI_PP_QMGR_G2_Q33 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q2)                                          /* PAL_CPPI_PP_QMGR_G2_Q34 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q3)                                          /* PAL_CPPI_PP_QMGR_G2_Q35 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q4)                                          /* PAL_CPPI_PP_QMGR_G2_Q36 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q5)                                          /* PAL_CPPI_PP_QMGR_G2_Q37 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q6)                                          /* PAL_CPPI_PP_QMGR_G2_Q38 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q7)                                          /* PAL_CPPI_PP_QMGR_G2_Q39 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q8)                                          /* PAL_CPPI_PP_QMGR_G2_Q40 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q9)                                          /* PAL_CPPI_PP_QMGR_G2_Q41 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q10)                                         /* PAL_CPPI_PP_QMGR_G2_Q42 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q11)                                         /* PAL_CPPI_PP_QMGR_G2_Q43 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q12)                                         /* PAL_CPPI_PP_QMGR_G2_Q44 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q13)                                         /* PAL_CPPI_PP_QMGR_G2_Q45 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q14)                                         /* PAL_CPPI_PP_QMGR_G2_Q46 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q15)                                         /* PAL_CPPI_PP_QMGR_G2_Q47 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q0)                                         /* PAL_CPPI_PP_QMGR_G2_Q48 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q1)                                         /* PAL_CPPI_PP_QMGR_G2_Q49 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q2)                                         /* PAL_CPPI_PP_QMGR_G2_Q50 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q3)                                         /* PAL_CPPI_PP_QMGR_G2_Q51 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q4)                                         /* PAL_CPPI_PP_QMGR_G2_Q52 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q5)                                         /* PAL_CPPI_PP_QMGR_G2_Q53 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q6)                                         /* PAL_CPPI_PP_QMGR_G2_Q54 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q7)                                         /* PAL_CPPI_PP_QMGR_G2_Q55 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q0)                                           /* PAL_CPPI_PP_QMGR_G2_Q56 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q1)                                           /* PAL_CPPI_PP_QMGR_G2_Q57 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q2)                                           /* PAL_CPPI_PP_QMGR_G2_Q58 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q3)                                           /* PAL_CPPI_PP_QMGR_G2_Q59 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q4)                                           /* PAL_CPPI_PP_QMGR_G2_Q60 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q5)                                           /* PAL_CPPI_PP_QMGR_G2_Q61 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q6)                                           /* PAL_CPPI_PP_QMGR_G2_Q62 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q7)                                           /* PAL_CPPI_PP_QMGR_G2_Q63 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PHY_Q_NUM)                                            /* PAL_CPPI_PP_QMGR_G2_Q64 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q65)                                                  /* PAL_CPPI_PP_QMGR_G2_Q65 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q66)                                                  /* PAL_CPPI_PP_QMGR_G2_Q66 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q67)                                                  /* PAL_CPPI_PP_QMGR_G2_Q67 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q68)                                                  /* PAL_CPPI_PP_QMGR_G2_Q68 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q69)                                                  /* PAL_CPPI_PP_QMGR_G2_Q69 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q70)                                                  /* PAL_CPPI_PP_QMGR_G2_Q70 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q71)                                                  /* PAL_CPPI_PP_QMGR_G2_Q71 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q72)                                                  /* PAL_CPPI_PP_QMGR_G2_Q72 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q73)                                                  /* PAL_CPPI_PP_QMGR_G2_Q73 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q74)                                                  /* PAL_CPPI_PP_QMGR_G2_Q74 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q75)                                                  /* PAL_CPPI_PP_QMGR_G2_Q75 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q76)                                                  /* PAL_CPPI_PP_QMGR_G2_Q76 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q77)                                                  /* PAL_CPPI_PP_QMGR_G2_Q77 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q78)                                                  /* PAL_CPPI_PP_QMGR_G2_Q78 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q79)                                                  /* PAL_CPPI_PP_QMGR_G2_Q79 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q80)                                                  /* PAL_CPPI_PP_QMGR_G2_Q80 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q81)                                                  /* PAL_CPPI_PP_QMGR_G2_Q81 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q82)                                                  /* PAL_CPPI_PP_QMGR_G2_Q82 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q83)                                                  /* PAL_CPPI_PP_QMGR_G2_Q83 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q84)                                                  /* PAL_CPPI_PP_QMGR_G2_Q84 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q85)                                                  /* PAL_CPPI_PP_QMGR_G2_Q85 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q86)                                                  /* PAL_CPPI_PP_QMGR_G2_Q86 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q87)                                                  /* PAL_CPPI_PP_QMGR_G2_Q87 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q88)                                                  /* PAL_CPPI_PP_QMGR_G2_Q88 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q89)                                                  /* PAL_CPPI_PP_QMGR_G2_Q89 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q90)                                                  /* PAL_CPPI_PP_QMGR_G2_Q90 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q91)                                                  /* PAL_CPPI_PP_QMGR_G2_Q91 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q92)                                                  /* PAL_CPPI_PP_QMGR_G2_Q92 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q93)                                                  /* PAL_CPPI_PP_QMGR_G2_Q93 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q94)                                                  /* PAL_CPPI_PP_QMGR_G2_Q94 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q95)                                                  /* PAL_CPPI_PP_QMGR_G2_Q95 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q96)                                                  /* PAL_CPPI_PP_QMGR_G2_Q96 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q97)                                                  /* PAL_CPPI_PP_QMGR_G2_Q97 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_LOW_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q98 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_MED_LOW_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G2_Q99 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_MED_HI_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G2_Q100 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_HI_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G2_Q101 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_CYCLE2_LOW_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G2_Q102 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_CYCLE2_MED_LOW_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q103 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_CYCLE2_MED_HI_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q104 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_CYCLE2_HI_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q105 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q0)                                     /* PAL_CPPI_PP_QMGR_G2_Q106 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q1)                                     /* PAL_CPPI_PP_QMGR_G2_Q107 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q2)                                     /* PAL_CPPI_PP_QMGR_G2_Q108 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q3)                                     /* PAL_CPPI_PP_QMGR_G2_Q109 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q4)                                     /* PAL_CPPI_PP_QMGR_G2_Q110 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q5)                                     /* PAL_CPPI_PP_QMGR_G2_Q111 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q6)                                     /* PAL_CPPI_PP_QMGR_G2_Q112 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q7)                                     /* PAL_CPPI_PP_QMGR_G2_Q113 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_0_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q114 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_0_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q115 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_1_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q116 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_1_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q117 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_2_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q118 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_2_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q119 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_3_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q120 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_3_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q121 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_4_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q122 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_4_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q123 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_5_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q124 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_5_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q125 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_6_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q126 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_6_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q127 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_7_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q128 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_7_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q129 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_8_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q130 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_8_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q131 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_9_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q132 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_9_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q133 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_10_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q134 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_10_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q135 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_11_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q136 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_11_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q137 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_12_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q138 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_12_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q139 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_13_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q140 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_13_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q141 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_14_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q142 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_14_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q143 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_15_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q144 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_15_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q145 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_16_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q146 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_16_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q147 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_17_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q148 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_17_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q149 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_18_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q150 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_18_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q151 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_19_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q152 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_19_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q153 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_20_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q154 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_20_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q155 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_21_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q156 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_21_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q157 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_22_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q158 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_22_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q159 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_23_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q160 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_23_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q161 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TurboDOX_LOW_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G2_Q162 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TurboDOX_MED_LOW_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G2_Q163 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TurboDOX_MED_HI_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q164 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TurboDOX_HI_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G2_Q165 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q0)                         /* PAL_CPPI_PP_QMGR_G2_Q166 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q1)                         /* PAL_CPPI_PP_QMGR_G2_Q167 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q2)                         /* PAL_CPPI_PP_QMGR_G2_Q168 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q3)                         /* PAL_CPPI_PP_QMGR_G2_Q169 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q4)                         /* PAL_CPPI_PP_QMGR_G2_Q170 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q5)                         /* PAL_CPPI_PP_QMGR_G2_Q171 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q6)                         /* PAL_CPPI_PP_QMGR_G2_Q172 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q7)                         /* PAL_CPPI_PP_QMGR_G2_Q173 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q0)                                         /* PAL_CPPI_PP_QMGR_G2_Q174 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q1)                                         /* PAL_CPPI_PP_QMGR_G2_Q175 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q2)                                         /* PAL_CPPI_PP_QMGR_G2_Q176 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q3)                                         /* PAL_CPPI_PP_QMGR_G2_Q177 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q4)                                         /* PAL_CPPI_PP_QMGR_G2_Q178 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q5)                                         /* PAL_CPPI_PP_QMGR_G2_Q179 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q6)                                         /* PAL_CPPI_PP_QMGR_G2_Q180 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q7)                                         /* PAL_CPPI_PP_QMGR_G2_Q181 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q8)                                         /* PAL_CPPI_PP_QMGR_G2_Q182 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q9)                                         /* PAL_CPPI_PP_QMGR_G2_Q183 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q10)                                        /* PAL_CPPI_PP_QMGR_G2_Q184 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q11)                                        /* PAL_CPPI_PP_QMGR_G2_Q185 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q12)                                        /* PAL_CPPI_PP_QMGR_G2_Q186 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q13)                                        /* PAL_CPPI_PP_QMGR_G2_Q187 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q14)                                        /* PAL_CPPI_PP_QMGR_G2_Q188 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q15)                                        /* PAL_CPPI_PP_QMGR_G2_Q189 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q16)                                        /* PAL_CPPI_PP_QMGR_G2_Q190 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q17)                                        /* PAL_CPPI_PP_QMGR_G2_Q191 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q18)                                        /* PAL_CPPI_PP_QMGR_G2_Q192 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q19)                                        /* PAL_CPPI_PP_QMGR_G2_Q193 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q20)                                        /* PAL_CPPI_PP_QMGR_G2_Q194 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q21)                                        /* PAL_CPPI_PP_QMGR_G2_Q195 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q22)                                        /* PAL_CPPI_PP_QMGR_G2_Q196 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q23)                                        /* PAL_CPPI_PP_QMGR_G2_Q197 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q24)                                        /* PAL_CPPI_PP_QMGR_G2_Q198 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q25)                                        /* PAL_CPPI_PP_QMGR_G2_Q199 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q26)                                        /* PAL_CPPI_PP_QMGR_G2_Q200 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q27)                                        /* PAL_CPPI_PP_QMGR_G2_Q201 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q28)                                        /* PAL_CPPI_PP_QMGR_G2_Q202 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q29)                                        /* PAL_CPPI_PP_QMGR_G2_Q203 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q30)                                        /* PAL_CPPI_PP_QMGR_G2_Q204 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q31)                                        /* PAL_CPPI_PP_QMGR_G2_Q205 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE0_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q206 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE0_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q207 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE1_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q208 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE1_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q209 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE2_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q210 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE2_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q211 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE3_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q212 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE3_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q213 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE4_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q214 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE4_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q215 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE5_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q216 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE5_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q217 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE6_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q218 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE6_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q219 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE7_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q220 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE7_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q221 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE8_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q222 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE8_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q223 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE9_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q224 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE9_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q225 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE10_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q226 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE10_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q227 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE11_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q228 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE11_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q229 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE12_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q230 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE12_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q231 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE13_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q232 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE13_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q233 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE14_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q234 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE14_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q235 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE15_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q236 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE15_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q237 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q32)                                         /* PAL_CPPI_PP_QMGR_G2_Q238 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q33)                                         /* PAL_CPPI_PP_QMGR_G2_Q239 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q34)                                         /* PAL_CPPI_PP_QMGR_G2_Q240 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q35)                                         /* PAL_CPPI_PP_QMGR_G2_Q241 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q36)                                         /* PAL_CPPI_PP_QMGR_G2_Q242 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q37)                                         /* PAL_CPPI_PP_QMGR_G2_Q243 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q38)                                         /* PAL_CPPI_PP_QMGR_G2_Q244 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q39)                                         /* PAL_CPPI_PP_QMGR_G2_Q245 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q40)                                         /* PAL_CPPI_PP_QMGR_G2_Q246 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q41)                                         /* PAL_CPPI_PP_QMGR_G2_Q247 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q42)                                         /* PAL_CPPI_PP_QMGR_G2_Q248 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q43)                                         /* PAL_CPPI_PP_QMGR_G2_Q249 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q44)                                         /* PAL_CPPI_PP_QMGR_G2_Q250 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q45)                                         /* PAL_CPPI_PP_QMGR_G2_Q251 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q46)                                         /* PAL_CPPI_PP_QMGR_G2_Q252 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q47)                                         /* PAL_CPPI_PP_QMGR_G2_Q253 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q48)                                         /* PAL_CPPI_PP_QMGR_G2_Q254 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q49)                                         /* PAL_CPPI_PP_QMGR_G2_Q255 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q50)                                         /* PAL_CPPI_PP_QMGR_G2_Q256 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q51)                                         /* PAL_CPPI_PP_QMGR_G2_Q257 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q52)                                         /* PAL_CPPI_PP_QMGR_G2_Q258 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q53)                                         /* PAL_CPPI_PP_QMGR_G2_Q259 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q54)                                         /* PAL_CPPI_PP_QMGR_G2_Q260 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q55)                                         /* PAL_CPPI_PP_QMGR_G2_Q261 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q56)                                         /* PAL_CPPI_PP_QMGR_G2_Q262 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q57)                                         /* PAL_CPPI_PP_QMGR_G2_Q263 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q58)                                         /* PAL_CPPI_PP_QMGR_G2_Q264 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q59)                                         /* PAL_CPPI_PP_QMGR_G2_Q265 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q60)                                         /* PAL_CPPI_PP_QMGR_G2_Q266 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q61)                                         /* PAL_CPPI_PP_QMGR_G2_Q267 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q62)                                         /* PAL_CPPI_PP_QMGR_G2_Q268 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q63)                                         /* PAL_CPPI_PP_QMGR_G2_Q269 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_TX_QNUM)                                    /* PAL_CPPI_PP_QMGR_G2_Q270 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_Q1)                                         /* PAL_CPPI_PP_QMGR_G2_Q271 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_Q2)                                         /* PAL_CPPI_PP_QMGR_G2_Q272 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_Q3)                                         /* PAL_CPPI_PP_QMGR_G2_Q273 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q274)                                                 /* PAL_CPPI_PP_QMGR_G2_Q274 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q275)                                                 /* PAL_CPPI_PP_QMGR_G2_Q275 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q276)                                                 /* PAL_CPPI_PP_QMGR_G2_Q276 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q277)                                                 /* PAL_CPPI_PP_QMGR_G2_Q277 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q278)                                                 /* PAL_CPPI_PP_QMGR_G2_Q278 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q279)                                                 /* PAL_CPPI_PP_QMGR_G2_Q279 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q280)                                                 /* PAL_CPPI_PP_QMGR_G2_Q280 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q281)                                                 /* PAL_CPPI_PP_QMGR_G2_Q281 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q282)                                                 /* PAL_CPPI_PP_QMGR_G2_Q282 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q283)                                                 /* PAL_CPPI_PP_QMGR_G2_Q283 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q284)                                                 /* PAL_CPPI_PP_QMGR_G2_Q284 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q285)                                                 /* PAL_CPPI_PP_QMGR_G2_Q285 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q286)                                                 /* PAL_CPPI_PP_QMGR_G2_Q286 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q287)                                                 /* PAL_CPPI_PP_QMGR_G2_Q287 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q288)                                                 /* PAL_CPPI_PP_QMGR_G2_Q288 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q289)                                                 /* PAL_CPPI_PP_QMGR_G2_Q289 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q290)                                                 /* PAL_CPPI_PP_QMGR_G2_Q290 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q291)                                                 /* PAL_CPPI_PP_QMGR_G2_Q291 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q292)                                                 /* PAL_CPPI_PP_QMGR_G2_Q292 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RECYCLER_LOW_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G2_Q293 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RECYCLER_HI_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G2_Q294 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q0)                                            /* PAL_CPPI_PP_QMGR_G2_Q295 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q0)                                        /* PAL_CPPI_PP_QMGR_G2_Q296 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q1)                                            /* PAL_CPPI_PP_QMGR_G2_Q297 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q1)                                        /* PAL_CPPI_PP_QMGR_G2_Q298 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q2)                                            /* PAL_CPPI_PP_QMGR_G2_Q299 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q2)                                        /* PAL_CPPI_PP_QMGR_G2_Q300 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q3)                                            /* PAL_CPPI_PP_QMGR_G2_Q301 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q3)                                        /* PAL_CPPI_PP_QMGR_G2_Q302 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q4)                                            /* PAL_CPPI_PP_QMGR_G2_Q303 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q4)                                        /* PAL_CPPI_PP_QMGR_G2_Q304 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q5)                                            /* PAL_CPPI_PP_QMGR_G2_Q305 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q5)                                        /* PAL_CPPI_PP_QMGR_G2_Q306 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q6)                                            /* PAL_CPPI_PP_QMGR_G2_Q307 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q6)                                        /* PAL_CPPI_PP_QMGR_G2_Q308 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q7)                                            /* PAL_CPPI_PP_QMGR_G2_Q309 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q7)                                        /* PAL_CPPI_PP_QMGR_G2_Q310 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q311)                                                 /* PAL_CPPI_PP_QMGR_G2_Q311 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q312)                                                 /* PAL_CPPI_PP_QMGR_G2_Q312 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q313)                                                 /* PAL_CPPI_PP_QMGR_G2_Q313 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q314)                                                 /* PAL_CPPI_PP_QMGR_G2_Q314 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q315)                                                 /* PAL_CPPI_PP_QMGR_G2_Q315 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q316)                                                 /* PAL_CPPI_PP_QMGR_G2_Q316 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q317)                                                 /* PAL_CPPI_PP_QMGR_G2_Q317 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q318)                                                 /* PAL_CPPI_PP_QMGR_G2_Q318 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q319)                                                 /* PAL_CPPI_PP_QMGR_G2_Q319 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q320)                                                 /* PAL_CPPI_PP_QMGR_G2_Q320 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q321)                                                 /* PAL_CPPI_PP_QMGR_G2_Q321 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q322)                                                 /* PAL_CPPI_PP_QMGR_G2_Q322 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q323)                                                 /* PAL_CPPI_PP_QMGR_G2_Q323 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q324)                                                 /* PAL_CPPI_PP_QMGR_G2_Q324 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q325)                                                 /* PAL_CPPI_PP_QMGR_G2_Q325 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q326)                                                 /* PAL_CPPI_PP_QMGR_G2_Q326 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_0_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q327 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_0_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q328 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_1_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q329 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_1_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q330 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_2_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q331 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_2_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q332 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_3_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q333 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_3_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q334 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_4_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q335 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_4_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q336 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_5_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q337 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_5_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q338 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_6_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q339 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_6_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q340 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_7_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q341 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_7_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q342 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q343)                                                 /* PAL_CPPI_PP_QMGR_G2_Q343 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PP_EVENTS_Q0)                                         /* PAL_CPPI_PP_QMGR_G2_Q344 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PP_EVENTS_Q1)                                         /* PAL_CPPI_PP_QMGR_G2_Q345 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PP_EVENTS_Q2)                                         /* PAL_CPPI_PP_QMGR_G2_Q346 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PP_EVENTS_Q3)                                         /* PAL_CPPI_PP_QMGR_G2_Q347 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q0)                                   /* PAL_CPPI_PP_QMGR_G2_Q348 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q1)                                   /* PAL_CPPI_PP_QMGR_G2_Q349 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q2)                                   /* PAL_CPPI_PP_QMGR_G2_Q350 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q3)                                   /* PAL_CPPI_PP_QMGR_G2_Q351 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q4)                                   /* PAL_CPPI_PP_QMGR_G2_Q352 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q5)                                   /* PAL_CPPI_PP_QMGR_G2_Q353 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q6)                                   /* PAL_CPPI_PP_QMGR_G2_Q354 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q7)                                   /* PAL_CPPI_PP_QMGR_G2_Q355 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q8)                                   /* PAL_CPPI_PP_QMGR_G2_Q356 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q9)                                   /* PAL_CPPI_PP_QMGR_G2_Q357 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q10)                                  /* PAL_CPPI_PP_QMGR_G2_Q358 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q11)                                  /* PAL_CPPI_PP_QMGR_G2_Q359 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q12)                                  /* PAL_CPPI_PP_QMGR_G2_Q360 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q13)                                  /* PAL_CPPI_PP_QMGR_G2_Q361 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q14)                                  /* PAL_CPPI_PP_QMGR_G2_Q362 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q15)                                  /* PAL_CPPI_PP_QMGR_G2_Q363 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q16)                                  /* PAL_CPPI_PP_QMGR_G2_Q364 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q17)                                  /* PAL_CPPI_PP_QMGR_G2_Q365 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q18)                                  /* PAL_CPPI_PP_QMGR_G2_Q366 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q19)                                  /* PAL_CPPI_PP_QMGR_G2_Q367 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q20)                                  /* PAL_CPPI_PP_QMGR_G2_Q368 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q21)                                  /* PAL_CPPI_PP_QMGR_G2_Q369 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q22)                                  /* PAL_CPPI_PP_QMGR_G2_Q370 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q23)                                  /* PAL_CPPI_PP_QMGR_G2_Q371 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q24)                                  /* PAL_CPPI_PP_QMGR_G2_Q372 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q25)                                  /* PAL_CPPI_PP_QMGR_G2_Q373 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q26)                                  /* PAL_CPPI_PP_QMGR_G2_Q374 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q27)                                  /* PAL_CPPI_PP_QMGR_G2_Q375 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q28)                                  /* PAL_CPPI_PP_QMGR_G2_Q376 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q29)                                  /* PAL_CPPI_PP_QMGR_G2_Q377 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q30)                                  /* PAL_CPPI_PP_QMGR_G2_Q378 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q31)                                  /* PAL_CPPI_PP_QMGR_G2_Q379 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q32)                                  /* PAL_CPPI_PP_QMGR_G2_Q380 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q33)                                  /* PAL_CPPI_PP_QMGR_G2_Q381 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q34)                                  /* PAL_CPPI_PP_QMGR_G2_Q382 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q35)                                  /* PAL_CPPI_PP_QMGR_G2_Q383 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q36)                                  /* PAL_CPPI_PP_QMGR_G2_Q384 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q37)                                  /* PAL_CPPI_PP_QMGR_G2_Q385 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q38)                                  /* PAL_CPPI_PP_QMGR_G2_Q386 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q39)                                  /* PAL_CPPI_PP_QMGR_G2_Q387 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q40)                                  /* PAL_CPPI_PP_QMGR_G2_Q388 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q41)                                  /* PAL_CPPI_PP_QMGR_G2_Q389 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q42)                                  /* PAL_CPPI_PP_QMGR_G2_Q390 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q43)                                  /* PAL_CPPI_PP_QMGR_G2_Q391 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q44)                                  /* PAL_CPPI_PP_QMGR_G2_Q392 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q45)                                  /* PAL_CPPI_PP_QMGR_G2_Q393 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q46)                                  /* PAL_CPPI_PP_QMGR_G2_Q394 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q47)                                  /* PAL_CPPI_PP_QMGR_G2_Q395 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q48)                                  /* PAL_CPPI_PP_QMGR_G2_Q396 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q49)                                  /* PAL_CPPI_PP_QMGR_G2_Q397 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q50)                                  /* PAL_CPPI_PP_QMGR_G2_Q398 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q51)                                  /* PAL_CPPI_PP_QMGR_G2_Q399 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q52)                                  /* PAL_CPPI_PP_QMGR_G2_Q400 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q53)                                  /* PAL_CPPI_PP_QMGR_G2_Q401 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q54)                                  /* PAL_CPPI_PP_QMGR_G2_Q402 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q55)                                  /* PAL_CPPI_PP_QMGR_G2_Q403 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q56)                                  /* PAL_CPPI_PP_QMGR_G2_Q404 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q57)                                  /* PAL_CPPI_PP_QMGR_G2_Q405 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q58)                                  /* PAL_CPPI_PP_QMGR_G2_Q406 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q59)                                  /* PAL_CPPI_PP_QMGR_G2_Q407 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q60)                                  /* PAL_CPPI_PP_QMGR_G2_Q408 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q61)                                  /* PAL_CPPI_PP_QMGR_G2_Q409 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q62)                                  /* PAL_CPPI_PP_QMGR_G2_Q410 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q63)                                  /* PAL_CPPI_PP_QMGR_G2_Q411 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q412)                                                 /* PAL_CPPI_PP_QMGR_G2_Q412 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q413)                                                 /* PAL_CPPI_PP_QMGR_G2_Q413 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q414)                                                 /* PAL_CPPI_PP_QMGR_G2_Q414 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q415)                                                 /* PAL_CPPI_PP_QMGR_G2_Q415 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q416)                                                 /* PAL_CPPI_PP_QMGR_G2_Q416 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q417)                                                 /* PAL_CPPI_PP_QMGR_G2_Q417 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q418)                                                 /* PAL_CPPI_PP_QMGR_G2_Q418 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q419)                                                 /* PAL_CPPI_PP_QMGR_G2_Q419 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_MONOLITHIC_FD_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G2_Q420 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_FORWARDING_FD_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G2_Q421 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_STREAMING_FD_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G2_Q422 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_LOW_INFRA_HOST_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q423 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q424 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q425 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_HI_INFRA_HOST_FD_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G2_Q426 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q427 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q428 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q429 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q430 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_WiFi_HI_INFRA_HOST_FD_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G2_Q431 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_NP2APP_HOST_FD_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q432 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_NP2APP_INFRA_PPINFO_HOST_FD_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q433 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_NP2APP_INFRA_DATA_HOST_FD_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G2_Q434 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_APP2NP_HOST_FD_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q435 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_APP2NP_INFRA_PPINFO_HOST_FD_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q436 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_APP2NP_INFRA_DATA_HOST_FD_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G2_Q437 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q15)                                          /* PAL_CPPI_PP_QMGR_G2_Q438 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q16)                                          /* PAL_CPPI_PP_QMGR_G2_Q439 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q17)                                          /* PAL_CPPI_PP_QMGR_G2_Q440 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q18)                                          /* PAL_CPPI_PP_QMGR_G2_Q441 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_TX_MGMT_HOST_FD_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G2_Q442 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_HOST_FD_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q443 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_HI_HOST_FD_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q444 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q22)                                          /* PAL_CPPI_PP_QMGR_G2_Q445 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q23)                                          /* PAL_CPPI_PP_QMGR_G2_Q446 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_PACKET_RAM_SHORT_RX_LOW_EMB_FD_Q_NUM)          /* PAL_CPPI_PP_QMGR_G2_Q447 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_PACKET_RAM_LONG_RX_LOW_EMB_FD_Q_NUM)           /* PAL_CPPI_PP_QMGR_G2_Q448 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_DDR_SHORT_RX_LOW)                              /* PAL_CPPI_PP_QMGR_G2_Q449 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_DDR_LONG_RX_LOW)                               /* PAL_CPPI_PP_QMGR_G2_Q450 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_DDR_XLONG_RX_LOW)                              /* PAL_CPPI_PP_QMGR_G2_Q451 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_DESC_PACKET_RAM_BUFF_DDR_RX_LOW_EMB_FD_Q_NUM)  /* PAL_CPPI_PP_QMGR_G2_Q452 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_PACKET_RAM_SHORT_RX_LOW_EMB_FD_Q_NUM)          /* PAL_CPPI_PP_QMGR_G2_Q453 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_PACKET_RAM_LONG_RX_LOW_EMB_FD_Q_NUM)           /* PAL_CPPI_PP_QMGR_G2_Q454 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_RX_HI_EMB_FD_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q455 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_RX_MGMT_HOST_FD_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G2_Q456 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MoCA_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)                /* PAL_CPPI_PP_QMGR_G2_Q457 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MoCA_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q458 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MoCA_DDR_SHORT_RX_EMB_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q459 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MoCA_DDR_LONG_RX_EMB_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q460 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)                /* PAL_CPPI_PP_QMGR_G2_Q461 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q462 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_DDR_SHORT_RX_EMB_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q463 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q464 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G2_Q465 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q466 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q467 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_DDR_SHORT_RX_EMB_FD_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q468 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G2_Q469 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q470 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q471 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q472 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_DDR_SHORT_RX_EMB_FD_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q473 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G2_Q474 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q475 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q476 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q477 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_DDR_SHORT_RX_EMB_FD_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q478 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G2_Q479 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q480 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q481 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q482 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_DDR_SHORT_RX_EMB_FD_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q483 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G2_Q484 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q485 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_INFRA_LOW_EMB_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q486 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_INFRA_HIGH_EMB_FD_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G2_Q487 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_WIFI_RX_LOW_EMB_FD_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q488 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_WIFI_RX_HIGH_EMB_FD_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q489 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_RX_EMB_FD_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q490 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_INFRA_RX_EMB_FD_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G2_Q491 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q45)                                           /* PAL_CPPI_PP_QMGR_G2_Q492 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q46)                                           /* PAL_CPPI_PP_QMGR_G2_Q493 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q47)                                           /* PAL_CPPI_PP_QMGR_G2_Q494 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q48)                                           /* PAL_CPPI_PP_QMGR_G2_Q495 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q49)                                           /* PAL_CPPI_PP_QMGR_G2_Q496 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q50)                                           /* PAL_CPPI_PP_QMGR_G2_Q497 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q51)                                           /* PAL_CPPI_PP_QMGR_G2_Q498 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q52)                                           /* PAL_CPPI_PP_QMGR_G2_Q499 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q53)                                           /* PAL_CPPI_PP_QMGR_G2_Q500 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q54)                                           /* PAL_CPPI_PP_QMGR_G2_Q501 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q55)                                           /* PAL_CPPI_PP_QMGR_G2_Q502 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q56)                                           /* PAL_CPPI_PP_QMGR_G2_Q503 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q57)                                           /* PAL_CPPI_PP_QMGR_G2_Q504 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q58)                                           /* PAL_CPPI_PP_QMGR_G2_Q505 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q59)                                           /* PAL_CPPI_PP_QMGR_G2_Q506 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q60)                                           /* PAL_CPPI_PP_QMGR_G2_Q507 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q61)                                           /* PAL_CPPI_PP_QMGR_G2_Q508 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q62)                                           /* PAL_CPPI_PP_QMGR_G2_Q509 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TEARDOWN_FD_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G2_Q510 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q511)                                                 /* PAL_CPPI_PP_QMGR_G2_Q511 */
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_cppi_lqmgr_q.h
@@ -0,0 +1,95 @@
+/*
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+  Contact Information:
+    Intel Corporation
+    2200 Mission College Blvd.
+    Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*/
+
+#define PAL_CPPI_PP_QMGR_LOCAL_Q_LIST                                                                                     \
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER1_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q0 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER1_MED_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_LOCAL_Q1 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER1_MED_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_LOCAL_Q2 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER1_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_LOCAL_Q3 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER2_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q4 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER2_MED_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_LOCAL_Q5 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER2_MED_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_LOCAL_Q6 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER2_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_LOCAL_Q7 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_MODIFIER_LOW_Q_NUM)                             /* PAL_CPPI_PP_QMGR_LOCAL_Q8 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_MODIFIER_MED_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_LOCAL_Q9 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_MODIFIER_MED_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q10 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_MODIFIER_HI_Q_NUM)                              /* PAL_CPPI_PP_QMGR_LOCAL_Q11 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RECYCLER_LOW_Q_NUM)                             /* PAL_CPPI_PP_QMGR_LOCAL_Q12 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RECYCLER_HI_Q_NUM)                              /* PAL_CPPI_PP_QMGR_LOCAL_Q13 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_SESSION_CACHE_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_LOCAL_Q14 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_SESSION_CACHE_MED_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_LOCAL_Q15 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_SESSION_CACHE_MED_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_LOCAL_Q16 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_SESSION_CACHE_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_LOCAL_Q17 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_TurboDOX_LOW_Q_NUM)                             /* PAL_CPPI_PP_QMGR_LOCAL_Q18 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_TurboDOX_MED_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_LOCAL_Q19 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_TurboDOX_MED_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q20 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_TurboDOX_HI_Q_NUM)                              /* PAL_CPPI_PP_QMGR_LOCAL_Q21 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q22 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_MED_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_LOCAL_Q23 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_MED_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_LOCAL_Q24 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_LOCAL_Q25 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_Q26)                                /* PAL_CPPI_PP_QMGR_LOCAL_Q26 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_Q27)                                /* PAL_CPPI_PP_QMGR_LOCAL_Q27 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_Q28)                                /* PAL_CPPI_PP_QMGR_LOCAL_Q28 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_Q29)                                /* PAL_CPPI_PP_QMGR_LOCAL_Q29 */\
+PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_PP_INTERNAL_EMB_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_LOCAL_Q30 */
+
+
--- a/include/linux/avalanche/puma7/puma7_cppi_prv.h
+++ b/include/linux/avalanche/puma7/puma7_cppi_prv.h
@@ -27,9 +27,1871 @@
 
 */
 
+#ifdef __KERNEL__
+#include <generated/autoconf.h>
+#endif
+#include "puma7_cppi_lqmgr_q.h"
+#include "puma7_cppi_gqmgr0_q.h"
+#include "puma7_cppi_gqmgr1_q.h"
+#include "puma7_cppi_gqmgr2_q.h"
+#include "puma7_cppi_dsgqmgr_q.h"
+#include "puma7_cppi_usqmgr_q.h"
+#include <linux/netip_mem_util.h>
+
 #ifndef PUMA7_CPPI_PRV_H
 #define PUMA7_CPPI_PRV_H
-//Just for to track history.
+
+#define IO_ADDRESS(addr) ((unsigned long)netip_mmio_to_virtual(addr))
+
+/**********************************************************************************************************************
+
+ #######  ##     ## ######## ##     ## ########    ##     ##    ###    ##    ##    ###     ######   ######## ########
+##     ## ##     ## ##       ##     ## ##          ###   ###   ## ##   ###   ##   ## ##   ##    ##  ##       ##     ##
+##     ## ##     ## ##       ##     ## ##          #### ####  ##   ##  ####  ##  ##   ##  ##        ##       ##     ##
+##     ## ##     ## ######   ##     ## ######      ## ### ## ##     ## ## ## ## ##     ## ##   #### ######   ########
+##  ## ## ##     ## ##       ##     ## ##          ##     ## ######### ##  #### ######### ##    ##  ##       ##   ##
+##    ##  ##     ## ##       ##     ## ##          ##     ## ##     ## ##   ### ##     ## ##    ##  ##       ##    ##
+ ##### ##  #######  ########  #######  ########    ##     ## ##     ## ##    ## ##     ##  ######   ######## ##     ##
+
+**********************************************************************************************************************/
+#undef PAL_CPPI_QMGR_Q_ADD
+#define PAL_CPPI_QMGR_Q_ADD(qNumber)       qNumber,
+
+/*
++-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+|P|P| |Q|u|e|u|e| |M|a|n|a|g|e|r|s|
++-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+*/
+typedef enum PAL_CPPI_PP_QMGRs
+{
+    PAL_CPPI_PP_QMGR_G0,
+    PAL_CPPI_PP_QMGR_G1,
+    PAL_CPPI_PP_QMGR_G2,
+    PAL_CPPI_PP_QMGR_LOCAL,
+    PAL_CPPI41_NUM_QUEUE_MGR                                                                        /* PP has the maximum number of queue managers */
+}PAL_CPPI_PP_QMGRs_e;
+
+/*
++-+-+ +-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
+|P|P| |L|o|c|a|l| |Q|u|e|u|e| |M|a|n|a|g|e|r| |Q|u|e|u|e|s|
++-+-+ +-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
+*/
+
+#define PAL_CPPI_PP_QMGR_LOCAL_REGS_BASE            (IO_ADDRESS(0xF3480000))
+#define PAL_CPPI_PP_QMGR_LOCAL_DESC_BASE            (IO_ADDRESS(0xF3490000))
+#define PAL_CPPI_PP_QMGR_LOCAL_QUEUES_BASE          (IO_ADDRESS(0xF34A0000))
+#define PAL_CPPI_PP_QMGR_LOCAL_Q_STATS_BASE         (IO_ADDRESS(0xF34B0000))
+#define PAL_CPPI_PP_QMGR_LOCAL_LINKING_RAM_BASE     (0xF34C0000)
+#define PAL_CPPI_PP_QMGR_LOCAL_LINKING_RAM_SIZE     512
+
+
+typedef enum PAL_CPPI_PP_QMGR_LOCAL_Qs
+{
+    PAL_CPPI_PP_QMGR_LOCAL_Q_LIST
+    PAL_CPPI_PP_QMGR_LOCAL_TOTAL_Q_COUNT
+}PAL_CPPI_PP_QMGR_LOCAL_Qs_e;
+
+
+/*
++-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
+|P|P| |G|l|o|b|a|l|0| |Q|u|e|u|e| |M|a|n|a|g|e|r| |Q|u|e|u|e|s|
++-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
+*/
+
+
+#define PAL_CPPI_PP_QMGR_G0_REGS_BASE                               (IO_ADDRESS(0xF9100000))
+#define PAL_CPPI_PP_QMGR_G0_DESC_BASE                               (IO_ADDRESS(0xF9110000))
+#define PAL_CPPI_PP_QMGR_G0_QUEUES_BASE                             (IO_ADDRESS(0xF9120000))
+#define PAL_CPPI_PP_QMGR_G0_Q_STATS_BASE                            (IO_ADDRESS(0xF9130000))
+#define PAL_CPPI_PP_QMGR_GLOBAL_LINKING_RAM_BASE                    (0xF9140000)
+#ifdef CONFIG_MACH_PUMA7_FPGA
+#ifdef CONFIG_MACH_PUMA7_FPGA_PP
+#define PAL_CPPI_PP_QMGR_GLOBAL_LINKING_RAM_SIZE                    16*1024
+#else
+#define PAL_CPPI_PP_QMGR_GLOBAL_LINKING_RAM_SIZE                    512
 #endif
+#else
+#define PAL_CPPI_PP_QMGR_GLOBAL_LINKING_RAM_SIZE                    ((64*1024)-1)
+#endif
+#define PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_BUFF_SIZE                   2048
+
+typedef enum PAL_CPPI_PP_QMGR_G0_Qs
+{
+    PAL_CPPI_PP_QMGR_G0_Q_LIST
+    PAL_CPPI_PP_QMGR_G0_TOTAL_Q_COUNT
+}PAL_CPPI_PP_QMGR_G0_Qs_e;
+
+
+/*
++-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
+|P|P| |G|l|o|b|a|l|1| |Q|u|e|u|e| |M|a|n|a|g|e|r| |Q|u|e|u|e|s|
++-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
+*/
+
+#define PAL_CPPI_PP_QMGR_G1_REGS_BASE               (IO_ADDRESS(0xF9300000))
+#define PAL_CPPI_PP_QMGR_G1_DESC_BASE               (IO_ADDRESS(0xF9310000))
+#define PAL_CPPI_PP_QMGR_G1_QUEUES_BASE             (IO_ADDRESS(0xF9320000))
+#define PAL_CPPI_PP_QMGR_G1_Q_STATS_BASE            (IO_ADDRESS(0xF9330000))
+#define PAL_CPPI_PP_QMGR_G1_Q_PROXY_BASE            (IO_ADDRESS(0xF9360000))
+
+typedef enum PAL_CPPI_PP_QMGR_G1_Qs
+{
+    PAL_CPPI_PP_QMGR_G1_Q_LIST
+    PAL_CPPI_PP_QMGR_G1_TOTAL_Q_COUNT
+}PAL_CPPI_PP_QMGR_G1_Qs_e;
+
+#define PAL_CPPI_PP_QMGR_G1_QOS_Q_BASE              PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER0_US_BE0_LOW_Q_NUM
+#define PAL_CPPI_PP_QMGR_G1_QOS_Q_LAST              PAL_CPPI_PP_QMGR_G1_QOS_Q255
+
+/*
++-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
+|P|P| |G|l|o|b|a|l|2| |Q|u|e|u|e| |M|a|n|a|g|e|r| |Q|u|e|u|e|s|
++-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
+*/
+
+#define PAL_CPPI_PP_QMGR_G2_REGS_BASE               (IO_ADDRESS(0xF9380000))
+#define PAL_CPPI_PP_QMGR_G2_DESC_BASE               (IO_ADDRESS(0xF9390000))
+#define PAL_CPPI_PP_QMGR_G2_QUEUES_BASE             (IO_ADDRESS(0xF93A0000))
+#define PAL_CPPI_PP_QMGR_G2_Q_STATS_BASE            (IO_ADDRESS(0xF93B0000))
+#define PAL_CPPI_PP_QMGR_G2_Q_PROXY_BASE            (IO_ADDRESS(0xF93E0000))
+
+typedef enum PAL_CPPI_PP_QMGR_G2_Qs
+{
+    PAL_CPPI_PP_QMGR_G2_Q_LIST
+    PAL_CPPI_PP_QMGR_G2_TOTAL_Q_COUNT
+}PAL_CPPI_PP_QMGR_G2_Qs_e;
+
+
+/*
++-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+|D|S|G| |Q|u|e|u|e| |M|a|n|a|g|e|r|s|
++-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+*/
+
+typedef enum PAL_CPPI_DSG_QUEUE_MNGRS
+{
+    PAL_CPPI_OFDM0_QUEUE_MGR,                        /* OFDM0  */
+    PAL_CPPI_OFDM1_QUEUE_MGR,                        /* OFDM1  */
+    PAL_CPPI_SC_QAM0_QUEUE_MGR,                      /* SC-QAM */
+    PAL_CPPI_DSG_NUM_QUEUE_MGR
+}PAL_CPPI_DSG_QUEUE_MNGRS_e;
+
+/* DSGs Common Queue Manager Info */
+#define PAL_CPPI_DS_DSG_FD_EMB_DESC_SIZE                        128     /* Descriptor Size in Bytes */
+#define PAL_CPPI_DSG_DESC_RAM_INTERNAL_ADDRESS                  0x40000
+#define PAL_CPPI_DSG_QUEUE_MGR_LINKING_RAM_INTERNAL_ADDRESS     0x45000
+
+/* OFDM0 DSG Queue Manager Info */
+#define PAL_CPPI_OFDM0_QUEUE_MGR_QUEUES_BASE            (IO_ADDRESS(0xF2160000))
+#define PAL_CPPI_OFDM0_QUEUE_MGR_REGS_BASE              (IO_ADDRESS(0xF2162000))
+#define PAL_CPPI_OFDM0_QUEUE_MGR_DESC_BASE              (IO_ADDRESS(0xF2163000))
+#define PAL_CPPI_OFDM0_QUEUE_MGR_Q_STATS_BASE           (IO_ADDRESS(0xF2164000))
+#define PAL_CPPI_OFDM0_DESC_RAM_BASE                    (IO_ADDRESS(0xF2100000 + PAL_CPPI_DSG_DESC_RAM_INTERNAL_ADDRESS))
+#define PAL_CPPI_OFDM0_QUEUE_MGR_LINKING_RAM_SIZE        128    /* Linkning RAM descriptors capacity */
+#define PAL_CPPI_OFDM0_FD_EMB_DESC_COUNT                 64     /* Descriptors RAM descriptors capacity */
+
+/* OFDM1 DSG Queue Manager Info */
+#define PAL_CPPI_OFDM1_QUEUE_MGR_QUEUES_BASE            (IO_ADDRESS(0xF21E0000))
+#define PAL_CPPI_OFDM1_QUEUE_MGR_REGS_BASE              (IO_ADDRESS(0xF21E2000))
+#define PAL_CPPI_OFDM1_QUEUE_MGR_DESC_BASE              (IO_ADDRESS(0xF21E3000))
+#define PAL_CPPI_OFDM1_QUEUE_MGR_Q_STATS_BASE           (IO_ADDRESS(0xF21E4000))
+#define PAL_CPPI_OFDM1_DESC_RAM_BASE                    (IO_ADDRESS(0xF2180000 + PAL_CPPI_DSG_DESC_RAM_INTERNAL_ADDRESS))
+#define PAL_CPPI_OFDM1_QUEUE_MGR_LINKING_RAM_SIZE        128    /* Linkning RAM descriptors capacity */
+#define PAL_CPPI_OFDM1_FD_EMB_DESC_COUNT                 64     /* Descriptors RAM descriptors capacity */
+
+/* SC-QAM0 DSG Queue Manager Info */
+#define PAL_CPPI_SC_QAM0_QUEUE_MGR_QUEUES_BASE          (IO_ADDRESS(0xF2060000))
+#define PAL_CPPI_SC_QAM0_QUEUE_MGR_REGS_BASE            (IO_ADDRESS(0xF2062000))
+#define PAL_CPPI_SC_QAM0_QUEUE_MGR_DESC_BASE            (IO_ADDRESS(0xF2063000))
+#define PAL_CPPI_SC_QAM0_QUEUE_MGR_Q_STATS_BASE         (IO_ADDRESS(0xF2064000))
+#define PAL_CPPI_SC_QAM0_DESC_RAM_BASE                  (IO_ADDRESS(0xF2000000 + PAL_CPPI_DSG_DESC_RAM_INTERNAL_ADDRESS))
+#define PAL_CPPI_SC_QAM0_QUEUE_MGR_LINKING_RAM_SIZE      256    /* Linkning RAM descriptors capacity */
+#define PAL_CPPI_SC_QAM0_FD_EMB_DESC_COUNT               128    /* Descriptors RAM descriptors capacity */
+
+
+typedef enum PAL_CPPI_DSG_QMGR_Qs
+{
+    PAL_CPPI_DSG_QMGR_Q_LIST
+    PAL_CPPI_DSG_QMGR_TOTAL_Q_COUNT
+}PAL_CPPI_DSG_QMGR_Qs_e;
+
+
+/*
++-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+
+|U|S| |Q|u|e|u|e| |M|a|n|a|g|e|r|
++-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+
+*/
+
+typedef enum PAL_CPPI_MAC_US_QMGRs
+{
+    PAL_CPPI_MAC_US_QMGR_DOCSIS = 3
+}
+PAL_CPPI_MAC_US_QMGRs_e;
+
+#define PAL_CPPI_MAC_US_QMGR_REGS_BASE              (IO_ADDRESS(0xF2500000))
+#define PAL_CPPI_MAC_US_QMGR_DESC_BASE              (IO_ADDRESS(0xF2530000))
+#define PAL_CPPI_MAC_US_QMGR_QUEUES_BASE            (IO_ADDRESS(0xF2510000))
+#define PAL_CPPI_MAC_US_QMGR_Q_STATS_BASE           (IO_ADDRESS(0xF2520000))
+#define PAL_CPPI_MAC_US_QMGR_LINKING_RAM_BASE       (IO_ADDRESS(0xF2580000))
+#define PAL_CPPI_MAC_US_QMGR_LINKING_RAM_SIZE       (8*1024)
+
+typedef enum PAL_CPPI_MAC_US_QMGR_Qs
+{
+    PAL_CPPI_MAC_US_QMGR_DOCSIS_Q_LIST
+    PAL_CPPI_MAC_US_QMGR_TOTAL_Q_COUNT
+}
+PAL_CPPI_MAC_US_QMGR_Qs_e;
+
+#define PAL_CPPI_MAC_US_DESC_SIZE_MONO              128
+#define PAL_CPPI_MAC_US_DESC_SIZE_EMB               32
+
+#define PAL_CPPI_MAC_US_PRE_PROC_MONOLITIC_BASE     (IO_ADDRESS(0xF3FA0000))
+#define PAL_CPPI_MAC_US_PRE_PROC_MONOLITIC_COUNT    64
+#define PAL_CPPI_MAC_US_TX_MONOLITIC_BASE           (IO_ADDRESS(0xF2864000))
+#define PAL_CPPI_MAC_US_TX_MONOLITIC_COUNT          24
+#define PAL_CPPI_MAC_US_DLS_MONOLITIC_COUNT          8
+#define PAL_CPPI_MAC_US_TX_EMB_BASE                 (IO_ADDRESS(0xF2740000))
+#define PAL_CPPI_MAC_US_TX_EMB_COUNT                (3*1024)
+
+/**********************************************************************************************************************
+
+ #######   ######  ##     ##  #######  ##    ##
+##     ## ##    ## ###   ### ##     ## ###   ##
+##     ## ##       #### #### ##     ## ####  ##
+##     ##  ######  ## ### ## ##     ## ## ## ##
+##  ## ##       ## ##     ## ##     ## ##  ####
+##    ##  ##    ## ##     ## ##     ## ##   ###
+ ##### ##  ######  ##     ##  #######  ##    ##
+
+**********************************************************************************************************************/
+
+typedef enum PAL_CPPI_PP_QSMON_MGRs
+{
+    PAL_CPPI_PP_QSMON_MGR0,
+    PAL_CPPI_PP_QSMON_MGR1,
+    PAL_CPPI_PP_QSMON_MGR2,
+    PAL_CPPI_PP_QSMON_MGR3,
+    PAL_CPPI_PP_QSMON_MGR4,
+    PAL_CPPI_PP_BSMON_MGR,
+    PAL_CPPI_PP_NUM_QSMON_MGRs
+}PAL_CPPI_PP_QSMON_MGRs_e;
+
+#define PAL_CPPI_QSMON_MAX_THREADS                  32
+#define PAL_CPPI_QSMON_THREADS_PER_DMA              6
+#define PAL_CPPI_QSMON_SHARED_QUEUES_THRESHOLD      (9)  /* 3 for DSGs, 5 for GMIIs, 1 for MoCA */
+#define PAL_CPPI_QSMON_DOCSIS_ONLY_THRESHOLD        (3)  /* 3 for DSGs */
+#define PAL_CPPI_QSMON_PRIVATE_THRESHOLD            (1)
+#define PAL_CPPI_QSMON_DIRECTION_UP                 0
+#define PAL_CPPI_QSMON_DIRECTION_DOWN               1
+
+#define PAL_CPPI_QSMON_0_CTRL_REGS_BASE             (IO_ADDRESS(0xF9188300))
+#define PAL_CPPI_QSMON_0_CONFIG_REGS_BASE           (IO_ADDRESS(0xF9188400))
+#define PAL_CPPI_QSMON_0_STATUS_REGS_BASE           (IO_ADDRESS(0xF9188500))
+
+#define PAL_CPPI_QSMON_1_CTRL_REGS_BASE             (IO_ADDRESS(0xF9350000))
+#define PAL_CPPI_QSMON_1_CONFIG_REGS_BASE           (IO_ADDRESS(0xF9350100))
+#define PAL_CPPI_QSMON_1_STATUS_REGS_BASE           (IO_ADDRESS(0xF9350200))
+
+#define PAL_CPPI_QSMON_2_CTRL_REGS_BASE             (IO_ADDRESS(0xF93D0000))
+#define PAL_CPPI_QSMON_2_CONFIG_REGS_BASE           (IO_ADDRESS(0xF93D0100))
+#define PAL_CPPI_QSMON_2_STATUS_REGS_BASE           (IO_ADDRESS(0xF93D0200))
+
+#define PAL_CPPI_QSMON_3_CTRL_REGS_BASE             (IO_ADDRESS(0xF93D0400))
+#define PAL_CPPI_QSMON_3_CONFIG_REGS_BASE           (IO_ADDRESS(0xF93D0500))
+#define PAL_CPPI_QSMON_3_STATUS_REGS_BASE           (IO_ADDRESS(0xF93D0600))
+
+typedef enum PAL_CPPI_PP_QSMON_3_THREADs
+{
+    PAL_CPPI_PP_QSMON_3_THREAD_0_RGMII1_CH_0,
+    PAL_CPPI_PP_QSMON_3_THREAD_1_RGMII1_CH_1,
+    PAL_CPPI_PP_QSMON_3_THREAD_2_RGMII1_CH_2,
+    PAL_CPPI_PP_QSMON_3_THREAD_3_RGMII1_CH_4,
+    PAL_CPPI_PP_QSMON_3_THREAD_4_RGMII1_CH_5,
+    PAL_CPPI_PP_QSMON_3_THREAD_5_RGMII1_CH_6,
+
+    PAL_CPPI_PP_QSMON_3_THREAD_6_ATOM_CH_0,
+    PAL_CPPI_PP_QSMON_3_THREAD_7_ATOM_CH_1,
+    PAL_CPPI_PP_QSMON_3_THREAD_8_ATOM_CH_2,
+    PAL_CPPI_PP_QSMON_3_THREAD_9_ATOM_CH_4,
+    PAL_CPPI_PP_QSMON_3_THREAD_10_ATOM_CH_5,
+    PAL_CPPI_PP_QSMON_3_THREAD_11_ATOM_CH_6,
+
+    PAL_CPPI_PP_QSMON_3_THREAD_12_MoCA_CH_0,
+    PAL_CPPI_PP_QSMON_3_THREAD_13_MoCA_CH_1,
+    PAL_CPPI_PP_QSMON_3_THREAD_14_MoCA_CH_2,
+    PAL_CPPI_PP_QSMON_3_THREAD_15_MoCA_CH_4,
+    PAL_CPPI_PP_QSMON_3_THREAD_16_MoCA_CH_5,
+    PAL_CPPI_PP_QSMON_3_THREAD_17_MoCA_CH_6,
+
+    PAL_CPPI_PP_QSMON_3_THREAD_18_RGMII0_CH_0,
+    PAL_CPPI_PP_QSMON_3_THREAD_19_RGMII0_CH_1,
+    PAL_CPPI_PP_QSMON_3_THREAD_20_RGMII0_CH_2,
+    PAL_CPPI_PP_QSMON_3_THREAD_21_RGMII0_CH_4,
+    PAL_CPPI_PP_QSMON_3_THREAD_22_RGMII0_CH_5,
+    PAL_CPPI_PP_QSMON_3_THREAD_23_RGMII0_CH_6,
+
+    PAL_CPPI_PP_QSMON_3_THREAD_24_SGMII1_CH_0,
+    PAL_CPPI_PP_QSMON_3_THREAD_25_SGMII1_CH_1,
+    PAL_CPPI_PP_QSMON_3_THREAD_26_SGMII1_CH_2,
+    PAL_CPPI_PP_QSMON_3_THREAD_27_SGMII1_CH_4,
+    PAL_CPPI_PP_QSMON_3_THREAD_28_SGMII1_CH_5,
+    PAL_CPPI_PP_QSMON_3_THREAD_29_SGMII1_CH_6,
+
+    PAL_CPPI_PP_QSMON_3_THREAD_30_UNUSED,
+    PAL_CPPI_PP_QSMON_3_THREAD_31_UNUSED,
+}PAL_CPPI_PP_QSMON_3_THREADs_e;
+
+
+#define PAL_CPPI_QSMON_4_CTRL_REGS_BASE             (IO_ADDRESS(0xF93D0700))
+#define PAL_CPPI_QSMON_4_CONFIG_REGS_BASE           (IO_ADDRESS(0xF93D0800))
+#define PAL_CPPI_QSMON_4_STATUS_REGS_BASE           (IO_ADDRESS(0xF93D0900))
+
+typedef enum PAL_CPPI_PP_QSMON_4_THREADs
+{
+    PAL_CPPI_PP_QSMON_4_THREAD_0_SGMII0_CH_0,
+    PAL_CPPI_PP_QSMON_4_THREAD_1_SGMII0_CH_1,
+    PAL_CPPI_PP_QSMON_4_THREAD_2_SGMII0_CH_2,
+    PAL_CPPI_PP_QSMON_4_THREAD_3_SGMII0_CH_4,
+    PAL_CPPI_PP_QSMON_4_THREAD_4_SGMII0_CH_5,
+    PAL_CPPI_PP_QSMON_4_THREAD_5_SGMII0_CH_6,
+
+    PAL_CPPI_PP_QSMON_4_THREAD_6_SCQAM0_CH_0,
+    PAL_CPPI_PP_QSMON_4_THREAD_7_SCQAM0_CH_1,
+    PAL_CPPI_PP_QSMON_4_THREAD_8_SCQAM0_CH_2,
+    PAL_CPPI_PP_QSMON_4_THREAD_9_SCQAM0_CH_4,
+    PAL_CPPI_PP_QSMON_4_THREAD_10_SCQAM0_CH_5,
+    PAL_CPPI_PP_QSMON_4_THREAD_11_SCQAM0_CH_6,
+
+    PAL_CPPI_PP_QSMON_4_THREAD_12_OFDM1_CH_0,
+    PAL_CPPI_PP_QSMON_4_THREAD_13_OFDM1_CH_1,
+    PAL_CPPI_PP_QSMON_4_THREAD_14_OFDM1_CH_2,
+    PAL_CPPI_PP_QSMON_4_THREAD_15_OFDM1_CH_4,
+    PAL_CPPI_PP_QSMON_4_THREAD_16_OFDM1_CH_5,
+    PAL_CPPI_PP_QSMON_4_THREAD_17_OFDM1_CH_6,
+
+    PAL_CPPI_PP_QSMON_4_THREAD_18_OFDM0_CH_0,
+    PAL_CPPI_PP_QSMON_4_THREAD_19_OFDM0_CH_1,
+    PAL_CPPI_PP_QSMON_4_THREAD_20_OFDM0_CH_2,
+    PAL_CPPI_PP_QSMON_4_THREAD_21_OFDM0_CH_4,
+    PAL_CPPI_PP_QSMON_4_THREAD_22_OFDM0_CH_5,
+    PAL_CPPI_PP_QSMON_4_THREAD_23_OFDM0_CH_6,
+
+    PAL_CPPI_PP_QSMON_4_THREAD_24_UNUSED,
+    PAL_CPPI_PP_QSMON_4_THREAD_25_UNUSED,
+    PAL_CPPI_PP_QSMON_4_THREAD_26_UNUSED,
+    PAL_CPPI_PP_QSMON_4_THREAD_27_UNUSED,
+    PAL_CPPI_PP_QSMON_4_THREAD_28_UNUSED,
+    PAL_CPPI_PP_QSMON_4_THREAD_29_UNUSED,
+    PAL_CPPI_PP_QSMON_4_THREAD_30_UNUSED,
+    PAL_CPPI_PP_QSMON_4_THREAD_31_UNUSED,
+}PAL_CPPI_PP_QSMON_4_THREADs_e;
+
+
+#define PAL_CPPI_BSMON_CTRL_REGS_BASE               (IO_ADDRESS(0xF9188000))
+#define PAL_CPPI_BSMON_CONFIG_REGS_BASE             (IO_ADDRESS(0xF9188100))
+#define PAL_CPPI_BSMON_STATUS_REGS_BASE             (IO_ADDRESS(0xF9188200))
 
+
+/**********************************************************************************************************************
+
+########  ########  ######   ######     ########  ########  ######   ####  #######  ##    ##  ######
+##     ## ##       ##    ## ##    ##    ##     ## ##       ##    ##   ##  ##     ## ###   ## ##    ##
+##     ## ##       ##       ##          ##     ## ##       ##         ##  ##     ## ####  ## ##
+##     ## ######    ######  ##          ########  ######   ##   ####  ##  ##     ## ## ## ##  ######
+##     ## ##             ## ##          ##   ##   ##       ##    ##   ##  ##     ## ##  ####       ##
+##     ## ##       ##    ## ##    ##    ##    ##  ##       ##    ##   ##  ##     ## ##   ### ##    ##
+########  ########  ######   ######     ##     ## ########  ######   ####  #######  ##    ##  ######
+
+**********************************************************************************************************************/
+
+/*
++-+-+-+-+-+ +-+-+-+-+ +-+-+-+-+-+-+
+|L|o|c|a|l| |D|e|s|c| |R|e|g|i|o|n|
++-+-+-+-+-+ +-+-+-+-+ +-+-+-+-+-+-+
+*/
+
+#define PAL_CPPI_PP_INTERNAL_EMB_LOCAL_DESC_REGION      0
+
+#define PAL_CPPI_PP_QMGR_LOCAL_PREFETCH_FD_BASE                         (IO_ADDRESS(0xF3500000))
+#define PAL_CPPI_PP_QMGR_LOCAL_PREFETCH_FD_DESC_COUNT                   64
+#define PAL_CPPI_PP_QMGR_LOCAL_PREFETCH_FD_DESC_SIZE                    512
+
+
+/*
++-+-+-+-+-+-+ +-+-+-+-+ +-+-+-+-+-+-+
+|G|l|o|b|a|l| |D|e|s|c| |R|e|g|i|o|n|
++-+-+-+-+-+-+ +-+-+-+-+ +-+-+-+-+-+-+
+*/
+
+typedef enum PAL_CPPI_PP_DESC_REGIONs
+{
+    PAL_CPPI_PP_RX_SHORT_NON_DOCSIS_INFRA_GLOBAL_DESC_REGION,           // 0
+    PAL_CPPI_PP_RX_LONG_RX_XL_DOCSIS_GLOBAL_DESC_REGION,                // 1
+    PAL_CPPI_PP_WIFI_GLOBAL_DESC_REGION,                                // 2
+    PAL_CPPI_PP_DESC_REGION3,                                           // 3
+    PAL_CPPI_PP_DESC_REGION4,                                           // 4
+    PAL_CPPI_PP_DESC_REGION5,                                           // 5
+    PAL_CPPI_PP_DESC_REGION6,                                           // 6
+    PAL_CPPI_PP_DESC_REGION7,                                           // 7
+    PAL_CPPI_PP_TEARDOWN_GLOBAL_DESC_REGION,                            // 8
+    PAL_CPPI_PP_VOICE_GLOBAL_DESC_REGION,                               // 9
+
+    // On-Chip regions...
+    PAL_CPPI_PP_INTERNAL_EMB_GLOBAL_DESC_REGION,                        // 10
+    PAL_CPPI_PP_FCC_MONOLITHIC_GLOBAL_DESC_REGION,                      // 11
+    PAL_CPPI_PP_FCC_FORWARDING_GLOBAL_DESC_REGION,                      // 12
+    PAL_CPPI_PP_FCC_STREAMING_GLOBAL_DESC_REGION,                       // 13
+    PAL_CPPI_PP_US_FW_MONO_DESC_REGION,                                 // 14
+    PAL_CPPI_PP_PACKET_RAM_GLOBAL_DESC_REGION,                          // 15
+
+    PAL_CPPI41_MAX_DESC_REGIONS
+}PAL_CPPI_PP_DESC_REGIONs_e;
+
+
+
+/* Descriptors information - count, size and base address if internal */
+#define PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE                                           64
+#define PAL_CPPI_PP_START_OF_PACKET_OFFSET                                                  128
+
+#define PAL_CPPI_PP_PACKET_RAM_SHARED_FD_BASE                                               (IO_ADDRESS(0xF9060000))
+#ifdef CONFIG_MACH_PUMA7_FPGA
+#define PAL_CPPI_PP_PACKET_RAM_SHARED_FD_DESC_COUNT                                         96
+#else
+#define PAL_CPPI_PP_PACKET_RAM_SHARED_FD_DESC_COUNT                                         1088
+#endif
+
+#ifdef CONFIG_MACH_PUMA7_FPGA
+#define PAL_CPPI_PP_RX_LOW_SHORT_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                        0
+#define PAL_CPPI_PP_RX_LOW_SHORT_SHARED_DDR_EMB_FD_DESC_COUNT                               64
+#define PAL_CPPI_PP_RX_LOW_LONG_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                         0
+#define PAL_CPPI_PP_RX_LOW_LONG_SHARED_DDR_EMB_FD_DESC_COUNT                                64
+#else
+#define PAL_CPPI_PP_RX_LOW_SHORT_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                        0
+#define PAL_CPPI_PP_RX_LOW_SHORT_SHARED_DDR_EMB_FD_DESC_COUNT                               (12 * 1024)
+#define PAL_CPPI_PP_RX_LOW_LONG_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                         0
+#define PAL_CPPI_PP_RX_LOW_LONG_SHARED_DDR_EMB_FD_DESC_COUNT                                (12 * 1024)
+#endif
+#define PAL_CPPI_PP_RX_LOW_XLONG_SHARED_DDR_EMB_FD_DESC_COUNT                               64
+
+#ifdef CONFIG_MACH_PUMA7_FPGA
+#define PAL_CPPI_PP_SHARED_LOW_INFRA_HOST_FD_DESC_COUNT                                     64
+#else
+#define PAL_CPPI_PP_SHARED_LOW_INFRA_HOST_FD_DESC_COUNT                                     512
+#endif
+
+
+#define PAL_CPPI_PP_DOCSIS_LOW_INFRA_HOST_FD_DESC_COUNT                                     128
+#define PAL_CPPI_PP_DOCSIS_HI_INFRA_HOST_FD_DESC_COUNT                                      64
+#define PAL_CPPI_PP_DOCSIS_RX_MGMT_HOST_FD_DESC_COUNT                                       64
+#define PAL_CPPI_PP_DOCSIS_TX_MGMT_HOST_FD_DESC_COUNT                                       64
+
+#ifdef CONFIG_MACH_PUMA7_FPGA
+#define PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                0
+#define PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT  0
+#define PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 0
+#define PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT   0
+#define PAL_CPPI_PP_DOCSIS_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
+#else
+#define PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                0
+#define PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT  0
+#define PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 0
+#define PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT   0
+#define PAL_CPPI_PP_DOCSIS_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            256
+#endif
+
+#ifdef CONFIG_MACH_PUMA7_FPGA
+#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_BASE                                                  (IO_ADDRESS(0xF3E40900))
+#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_DESC_COUNT                                            64
+#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_DESC_SIZE                                             256
+#define PAL_CPPI_PP_FCC_FORWARDING_FD_BASE                                                  (IO_ADDRESS(0xF3E48900))
+#define PAL_CPPI_PP_FCC_FORWARDING_FD_DESC_COUNT                                            64
+#define PAL_CPPI_PP_FCC_FORWARDING_FD_DESC_SIZE                                             64
+#define PAL_CPPI_PP_FCC_STREAMING_FD_BASE                                                   (IO_ADDRESS(0xF3E49900))
+#define PAL_CPPI_PP_FCC_STREAMING_FD_DESC_COUNT                                             64
+#define PAL_CPPI_PP_FCC_STREAMING_FD_DESC_SIZE                                              32
+#define PAL_CPPI_PP_FCC_TX_CH_COUNT                                                         8
+#else
+#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_BASE                                                  (IO_ADDRESS(0xF3E40900))
+#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_DESC_COUNT                                            128
+#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_DESC_SIZE                                             256
+#define PAL_CPPI_PP_FCC_FORWARDING_FD_BASE                                                  (IO_ADDRESS(0xF3E48900))
+#define PAL_CPPI_PP_FCC_FORWARDING_FD_DESC_COUNT                                            64
+#define PAL_CPPI_PP_FCC_FORWARDING_FD_DESC_SIZE                                             64
+#define PAL_CPPI_PP_FCC_STREAMING_FD_BASE                                                   (IO_ADDRESS(0xF3E49900))
+#define PAL_CPPI_PP_FCC_STREAMING_FD_DESC_COUNT                                             256
+#define PAL_CPPI_PP_FCC_STREAMING_FD_DESC_SIZE                                              32
+#define PAL_CPPI_PP_FCC_TX_CH_COUNT                                                         8
+#endif
+
+#define PAL_CPPI_PP_US_FW_MONO_FD_BASE                                                      (IO_ADDRESS(0xF3FA0000))
+#define PAL_CPPI_PP_US_FW_MONO_FD_DESC_COUNT                                                64
+#define PAL_CPPI_PP_US_FW_MONO_FD_DESC_SIZE                                                 128
+
+#define PAL_CPPI_PP_ATOM_HI_INFRA_HOST_FD_DESC_COUNT                                        32
+#define PAL_CPPI_PP_RGMII0_HI_INFRA_HOST_FD_DESC_COUNT                                      32
+#define PAL_CPPI_PP_RGMII1_HI_INFRA_HOST_FD_DESC_COUNT                                      32
+#define PAL_CPPI_PP_SGMII0_HI_INFRA_HOST_FD_DESC_COUNT                                      32
+#define PAL_CPPI_PP_SGMII1_HI_INFRA_HOST_FD_DESC_COUNT                                      32
+#define PAL_CPPI_PP_WiFi_HI_INFRA_HOST_FD_DESC_COUNT                                        32
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  64
+#define PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         64
+#define PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   8
+#define PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          128
+#else
+#define PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  4
+#define PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         2
+#define PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   4
+#define PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          2
+#endif
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  64
+#define PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         64
+#define PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   8
+#define PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          128
+#define PAL_CPPI_PP_ATOM_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                              64
+#else
+#define PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  4
+#define PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         64
+#define PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   4
+#define PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          128
+#define PAL_CPPI_PP_ATOM_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                              64
+#endif
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                64
+#define PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
+#define PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 8
+#define PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
+#define PAL_CPPI_PP_RGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
+
+#else
+#define PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                12
+#define PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
+#define PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
+#define PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
+#define PAL_CPPI_PP_RGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
 #endif
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                32
+#define PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
+#define PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
+#define PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
+#define PAL_CPPI_PP_RGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
+#else
+#define PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                12
+#define PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
+#define PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
+#define PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
+#define PAL_CPPI_PP_RGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
+#endif
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                32
+#define PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
+#define PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
+#define PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
+#define PAL_CPPI_PP_SGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
+#else
+#define PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                28
+#define PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
+#define PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
+#define PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
+#define PAL_CPPI_PP_SGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
+#endif
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                256
+#define PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
+#define PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 28
+#define PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
+#define PAL_CPPI_PP_SGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
+#else
+#define PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                4
+#define PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
+#define PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
+#define PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
+#define PAL_CPPI_PP_SGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
+#endif
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_WiFi_RX_LOW_EMB_FD_DESC_COUNT                                           (4 * 1024)
+#define PAL_CPPI_PP_WiFi_RX_HIGH_EMB_FD_DESC_COUNT                                          64
+#else
+#define PAL_CPPI_PP_WiFi_RX_LOW_EMB_FD_DESC_COUNT                                           64
+#define PAL_CPPI_PP_WiFi_RX_HIGH_EMB_FD_DESC_COUNT                                          64
+#endif
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_HOST2PP_LOW_HOST_FD_DESC_COUNT                                          512
+#define PAL_CPPI_PP_HOST2PP_HI_HOST_FD_DESC_COUNT                                           64
+#define PAL_CPPI_PP_HOST2PP_LOW_INFRA_EMB_FD_DESC_COUNT                                     512
+#define PAL_CPPI_PP_HOST2PP_HI_INFRA_EMB_FD_DESC_COUNT                                      64
+#else
+#define PAL_CPPI_PP_HOST2PP_LOW_HOST_FD_DESC_COUNT                                          64
+#define PAL_CPPI_PP_HOST2PP_HI_HOST_FD_DESC_COUNT                                           64
+#define PAL_CPPI_PP_HOST2PP_LOW_INFRA_EMB_FD_DESC_COUNT                                     64
+#define PAL_CPPI_PP_HOST2PP_HI_INFRA_EMB_FD_DESC_COUNT                                      64
+#endif
+
+
+#ifdef CONFIG_MACH_PUMA7_BOARD
+#define PAL_CPPI_PP_NP2APP_HOST_FD_DESC_COUNT                                               256
+#define PAL_CPPI_PP_NP2APP_INFRA_PPINFO_HOST_FD_DESC_COUNT                                  128
+#define PAL_CPPI_PP_NP2APP_INFRA_DATA_HOST_FD_DESC_COUNT                                    128
+#define PAL_CPPI_PP_APP2NP_HOST_FD_DESC_COUNT                                               256
+#define PAL_CPPI_PP_APP2NP_INFRA_PPINFO_HOST_FD_DESC_COUNT                                  128
+#define PAL_CPPI_PP_APP2NP_INFRA_DATA_HOST_FD_DESC_COUNT                                    128
+#else
+#define PAL_CPPI_PP_NP2APP_HOST_FD_DESC_COUNT                                               64
+#define PAL_CPPI_PP_NP2APP_INFRA_PPINFO_HOST_FD_DESC_COUNT                                  32
+#define PAL_CPPI_PP_NP2APP_INFRA_DATA_HOST_FD_DESC_COUNT                                    32
+#define PAL_CPPI_PP_APP2NP_HOST_FD_DESC_COUNT                                               64
+#define PAL_CPPI_PP_APP2NP_INFRA_PPINFO_HOST_FD_DESC_COUNT                                  32
+#define PAL_CPPI_PP_APP2NP_INFRA_DATA_HOST_FD_DESC_COUNT                                    32
+#endif
+
+#define PAL_CPPI_PP_VOICE_DSP_RX_EMB_FD_DESC_COUNT                                          128
+#define PAL_CPPI_PP_VOICE_INFRA_RX_EMB_FD_DESC_COUNT                                        128
+
+
+#define PAL_CPPI_DSG_FD_EMB_DESC_REGION             0
+
+
+/**********************************************************************************************************************
+
+########  ##     ## ######## ######## ######## ########     ##     ##    ###    ##    ##    ###     ######   ######## ########
+##     ## ##     ## ##       ##       ##       ##     ##    ###   ###   ## ##   ###   ##   ## ##   ##    ##  ##       ##     ##
+##     ## ##     ## ##       ##       ##       ##     ##    #### ####  ##   ##  ####  ##  ##   ##  ##        ##       ##     ##
+########  ##     ## ######   ######   ######   ########     ## ### ## ##     ## ## ## ## ##     ## ##   #### ######   ########
+##     ## ##     ## ##       ##       ##       ##   ##      ##     ## ######### ##  #### ######### ##    ##  ##       ##   ##
+##     ## ##     ## ##       ##       ##       ##    ##     ##     ## ##     ## ##   ### ##     ## ##    ##  ##       ##    ##
+########   #######  ##       ##       ######## ##     ##    ##     ## ##     ## ##    ## ##     ##  ######   ######## ##     ##
+
+**********************************************************************************************************************/
+
+/*
++-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+
+|P|P| |B|u|f|f|e|r| |M|a|n|a|g|e|r|
++-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+
+*/
+
+#define PAL_CPPI_PP_BUF_MGR                     0
+#define PAL_CPPI_PP_BUF_MGR_BASE                (IO_ADDRESS(0xF9180000))
+
+typedef enum PAL_CPPI_PP_BUFFER_POOLs
+{
+    PAL_CPPI_PP_BUFFER_POOL0,
+
+    PAL_CPPI_PP_SHARED_RX_LOW_512B_BUFFER_POOL = PAL_CPPI_PP_BUFFER_POOL0,
+    PAL_CPPI_PP_SHARED_RX_LOW_2KB_BUFFER_POOL,
+    PAL_CPPI_PP_SHARED_RX_LOW_4KB_BUFFER_POOL,
+    PAL_CPPI_PP_SHARED_RX_HIGH_BUFFER_POOL,
+    PAL_CPPI_PP_BUFFER_POOL4,
+    PAL_CPPI_PP_BUFFER_POOL5,
+    PAL_CPPI_PP_BUFFER_POOL6,
+    PAL_CPPI_PP_BUFFER_POOL7,
+    PAL_CPPI_PP_BUFFER_POOL8,
+    PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_POOL,
+    PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_POOL,
+    PAL_CPPI_PP_VOICE_DSP_BUFFER_POOL,
+
+    PAL_CPPI41_BMGR_MAX_POOLS
+}PAL_CPPI_PP_BUFFER_POOLs_e;
+
+
+#define PAL_CPPI_PP_SHARED_RX_LOW_512B_BUFFER_COUNT                 PAL_CPPI_PP_RX_LOW_SHORT_SHARED_DDR_EMB_FD_DESC_COUNT                               +   \
+                                                                    PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT  +   \
+                                                                    PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         +   \
+                                                                    PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         +   \
+                                                                    PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       +   \
+                                                                    PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       +   \
+                                                                    PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       +   \
+                                                                    PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT
+#define PAL_CPPI_PP_SHARED_RX_LOW_512B_BUFFER_SIZE                  512
+#define PAL_CPPI_PP_SHARED_RX_LOW_512B_BUFFER_REF_CNT               0
+
+#define PAL_CPPI_PP_SHARED_RX_LOW_2KB_BUFFER_COUNT                  PAL_CPPI_PP_RX_LOW_LONG_SHARED_DDR_EMB_FD_DESC_COUNT                                +   \
+                                                                    PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT   +   \
+                                                                    PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          +   \
+                                                                    PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          +   \
+                                                                    PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        +   \
+                                                                    PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        +   \
+                                                                    PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        +   \
+                                                                    PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        +   \
+                                                                    PAL_CPPI_PP_HOST2PP_LOW_INFRA_EMB_FD_DESC_COUNT                                     +   \
+                                                                    PAL_CPPI_PP_HOST2PP_HI_INFRA_EMB_FD_DESC_COUNT
+#define PAL_CPPI_PP_SHARED_RX_LOW_2KB_BUFFER_SIZE                   (2 * 1024)
+#define PAL_CPPI_PP_SHARED_RX_LOW_2KB_BUFFER_REF_CNT                0
+
+#define PAL_CPPI_PP_SHARED_RX_LOW_4KB_BUFFER_COUNT                  PAL_CPPI_PP_RX_LOW_XLONG_SHARED_DDR_EMB_FD_DESC_COUNT
+#define PAL_CPPI_PP_SHARED_RX_LOW_4KB_BUFFER_SIZE                   (4 * 1024)
+#define PAL_CPPI_PP_SHARED_RX_LOW_4KB_BUFFER_REF_CNT                0
+
+#define PAL_CPPI_PP_SHARED_RX_HIGH_BUFFER_COUNT                     PAL_CPPI_PP_DOCSIS_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            +   \
+                                                                    PAL_CPPI_PP_ATOM_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                              +   \
+                                                                    PAL_CPPI_PP_RGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            +   \
+                                                                    PAL_CPPI_PP_RGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            +   \
+                                                                    PAL_CPPI_PP_SGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            +   \
+                                                                    PAL_CPPI_PP_SGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT
+#define PAL_CPPI_PP_SHARED_RX_HIGH_BUFFER_SIZE                      (2 * 1024)
+#define PAL_CPPI_PP_SHARED_RX_HIGH_BUFFER_REF_CNT                   0
+
+#define PAL_CPPI_PP_BUFFER_POOL4_COUNT                              0
+#define PAL_CPPI_PP_BUFFER_POOL4_SIZE                               0
+#define PAL_CPPI_PP_BUFFER_POOL4_REF_CNT                            0
+
+#define PAL_CPPI_PP_BUFFER_POOL5_COUNT                              0
+#define PAL_CPPI_PP_BUFFER_POOL5_SIZE                               0
+#define PAL_CPPI_PP_BUFFER_POOL5_REF_CNT                            0
+
+#define PAL_CPPI_PP_BUFFER_POOL6_COUNT                              0
+#define PAL_CPPI_PP_BUFFER_POOL6_SIZE                               0
+#define PAL_CPPI_PP_BUFFER_POOL6_REF_CNT                            0
+
+#define PAL_CPPI_PP_BUFFER_POOL7_COUNT                              0
+#define PAL_CPPI_PP_BUFFER_POOL7_SIZE                               0
+#define PAL_CPPI_PP_BUFFER_POOL7_REF_CNT                            0
+
+#define PAL_CPPI_PP_BUFFER_POOL8_COUNT                              0
+#define PAL_CPPI_PP_BUFFER_POOL8_SIZE                               0
+#define PAL_CPPI_PP_BUFFER_POOL8_REF_CNT                            0
+
+#define PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_COUNT                    PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                +   \
+                                                                    PAL_CPPI_PP_RX_LOW_SHORT_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                        +   \
+                                                                    PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  +   \
+                                                                    PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  +   \
+                                                                    PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                +   \
+                                                                    PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                +   \
+                                                                    PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                +   \
+                                                                    PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT
+#define PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_SIZE                     512
+#define PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_REF_CNT                  0
+#define PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_BASE                     0xF9020000
+
+#define PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_COUNT                     PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 +   \
+                                                                    PAL_CPPI_PP_RX_LOW_LONG_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                         +   \
+                                                                    PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   +   \
+                                                                    PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   +   \
+                                                                    PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 +   \
+                                                                    PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 +   \
+                                                                    PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 +   \
+                                                                    PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT
+#define PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_SIZE                      (2 * 1024)
+#define PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_REF_CNT                   0
+#define PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_BASE                      0xF9000000
+
+#define PAL_CPPI_PP_VOICE_DSP_BUFFER_COUNT                          512
+#define PAL_CPPI_PP_VOICE_DSP_BUFFER_SIZE                           1024
+#define PAL_CPPI_PP_VOICE_DSP_BUFFER_REF_CNT                        0
+
+
+
+
+/*
++-+-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+|D|S|G| |B|u|f|f|e|r| |M|a|n|a|g|e|r|s|
++-+-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+*/
+
+typedef enum PAL_CPPI_DSG_BUF_MNGRS
+{
+    PAL_CPPI_OFDM0_BUF_MGR,                          /* OFDM0  */
+    PAL_CPPI_OFDM1_BUF_MGR,                          /* OFDM1  */
+    PAL_CPPI_SC_QAM0_BUF_MGR,                        /* SC-QAM */
+}
+PAL_CPPI_DSG_BUF_MNGRS_e;
+
+#define PAL_CPPI_OFDM0_BUF_MGR_BASE                                 (IO_ADDRESS(0xF2168000))
+#define PAL_CPPI_OFDM1_BUF_MGR_BASE                                 (IO_ADDRESS(0xF21E8000))
+#define PAL_CPPI_SC_QAM0_BUF_MGR_BASE                               (IO_ADDRESS(0xF2068000))
+
+/* OFDM0 DSG Buffer Pool Info */
+#define PAL_CPPI_OFDM0_BUFFER_POOL00                                0
+#define PAL_CPPI_OFDM0_BUFFER_POOL00_BUF_COUNT                      128
+#define PAL_CPPI_OFDM0_BUFFER_RAM_INTERNAL_ADDRESS                  0x20000
+
+/* OFDM1 DSG Buffer Pool Info */
+#define PAL_CPPI_OFDM1_BUFFER_POOL00                                0
+#define PAL_CPPI_OFDM1_BUFFER_POOL00_BUF_COUNT                      128
+#define PAL_CPPI_OFDM1_BUFFER_RAM_INTERNAL_ADDRESS                  0x20000
+
+/* SC-QAMs DSG Buffer Pool Info */
+#define PAL_CPPI_SC_QAM0_BUFFER_POOL00                              0
+#define PAL_CPPI_SC_QAM0_BUFFER_POOL00_BUF_COUNT                    256
+#define PAL_CPPI_SC_QAM0_BUFFER_RAM_INTERNAL_ADDRESS                0x20000
+
+/* DSGs Common Buffer Pool Info */
+#define PAL_CPPI_DS_DSG_BUFFER_POOL00_BUF_SIZE                      512
+#define PAL_CPPI_DS_DSG_BUFFER_POOL00_REF_CNT                       0
+
+/*
++-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+
+|U|S| |B|u|f|f|e|r| |M|a|n|a|g|e|r|
++-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+
+*/
+
+#define PAL_CPPI_MAC_US_BUF_MGR                 3
+#define PAL_CPPI41_NUM_BUF_MGR                  (PAL_CPPI_MAC_US_BUF_MGR + 1)           /* DSG domain has the maximum number of buffer managers */
+
+#define PAL_CPPI_MAC_US_BUF_MGR_BASE            (IO_ADDRESS(0xF2540000))
+
+typedef enum PAL_CPPI_MAC_US_BUFFER_POOLs
+{
+    PAL_CPPI_MAC_US_BUFFER_POOL0,
+
+    PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_POOL = PAL_CPPI_MAC_US_BUFFER_POOL0
+}
+PAL_CPPI_MAC_US_BUFFER_POOLs_e;
+
+
+#ifdef CONFIG_MACH_PUMA7_FPGA_US
+#define PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_COUNT                  256
+#else
+#define PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_COUNT                  (3 * 1024)
+#endif
+#define PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_SIZE                   2048
+#define PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_REF_CNT                1
+
+
+
+/**********************************************************************************************************************
+
+########  ##     ##    ###        ######  ##     ##    ###    ##    ## ##    ## ######## ##        ######
+##     ## ###   ###   ## ##      ##    ## ##     ##   ## ##   ###   ## ###   ## ##       ##       ##    ##
+##     ## #### ####  ##   ##     ##       ##     ##  ##   ##  ####  ## ####  ## ##       ##       ##
+##     ## ## ### ## ##     ##    ##       ######### ##     ## ## ## ## ## ## ## ######   ##        ######
+##     ## ##     ## #########    ##       ##     ## ######### ##  #### ##  #### ##       ##             ##
+##     ## ##     ## ##     ##    ##    ## ##     ## ##     ## ##   ### ##   ### ##       ##       ##    ##
+########  ##     ## ##     ##     ######  ##     ## ##     ## ##    ## ##    ## ######## ########  ######
+
+**********************************************************************************************************************/
+
+/*
++-+-+ +-+-+-+-+
+|P|P| |D|M|A|s|
++-+-+ +-+-+-+-+
+*/
+
+typedef enum PAL_CPPI_PP_DMA_BLOCKS
+{
+    PAL_CPPI_PP_DMA00_OFDM0_RX,
+    PAL_CPPI_PP_DMA01_OFDM1_RX,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX,
+    PAL_CPPI_PP_DMA03_SGMII0_RX,
+    PAL_CPPI_PP_DMA04_SGMII1_RX,
+    PAL_CPPI_PP_DMA05_RGMII0_RX,
+    PAL_CPPI_PP_DMA06_MoCA_RX_TX,
+    PAL_CPPI_PP_DMA07_ATOM_RX_TX,
+    PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX,
+    PAL_CPPI_PP_DMA09_INFRA_RX_TX,
+    PAL_CPPI_PP_DMA10_INFRA_RX_TX,
+    PAL_CPPI_PP_DMA11_INFRA_RX_TX,
+    PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX,
+    PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX,
+    PAL_CPPI_PP_DMA14_SGMII0_TX,
+    PAL_CPPI_PP_DMA15_SGMII1_TX,
+    PAL_CPPI_PP_DMA16_RGMII0_TX,
+    PAL_CPPI_PP_DMA17_UNUSED,
+    PAL_CPPI_PP_DMA18_UNUSED,
+    PAL_CPPI_PP_DMA19_UNUSED,
+    PAL_CPPI_PP_DMA20_UNUSED,
+    PAL_CPPI_PP_DMA21_US_COP_RX,
+    PAL_CPPI_PP_DMA22_US_COP_TX,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_TX,
+
+    PAL_CPPI41_NUM_DMA_BLOCK
+
+}PAL_CPPI_PP_DMA_BLOCKS_e;
+
+
+// PAL_CPPI_PP_DMA00_OFDM0_RX
+#define PAL_CPPI_PP_DMA00_OFDM0_RX_CH_CFG_BASE          (IO_ADDRESS(0xF3900000))
+#define PAL_CPPI_PP_DMA00_OFDM0_RX_GLOBAL_CTRL_BASE     (IO_ADDRESS(0xF3901000))
+#define PAL_CPPI_PP_DMA00_OFDM0_RX_SCHEDULER_BASE       (IO_ADDRESS(0xF3901020))
+#define PAL_CPPI_PP_DMA00_OFDM0_RX_RAL_CFG_BASE         (IO_ADDRESS(0xF3940018))
+typedef enum PAL_CPPI_PP_DMA00_OFDM0_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_512B_DESC_PACKET_RAM_BUFF_DDR,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_2KB_DESC_PACKET_RAM_BUFF_DDR,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_HIGH_DDR,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_MGMT_DDR,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_PLC_EM,       /* PLC Energy Management */
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_FCC_DDR,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_13,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_14,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_15,
+    PAL_CPPI_PP_DMA00_OFDM0_RX_CHANNELS_NUM
+} PAL_CPPI_PP_DMA00_OFDM0_RX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA01_OFDM1_RX
+#define PAL_CPPI_PP_DMA01_OFDM1_RX_CH_CFG_BASE          (IO_ADDRESS(0xF3902000))
+#define PAL_CPPI_PP_DMA01_OFDM1_RX_GLOBAL_CTRL_BASE     (IO_ADDRESS(0xF3903000))
+#define PAL_CPPI_PP_DMA01_OFDM1_RX_SCHEDULER_BASE       (IO_ADDRESS(0xF3903020))
+#define PAL_CPPI_PP_DMA01_OFDM1_RX_RAL_CFG_BASE         (IO_ADDRESS(0xF394001C))
+typedef enum PAL_CPPI_PP_DMA01_OFDM1_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_512B_DESC_PACKET_RAM_BUFF_DDR,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_2KB_DESC_PACKET_RAM_BUFF_DDR,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_HIGH_DDR,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_MGMT_DDR,
+    PAL_CPPI_PP_DMA00_OFDM1_RX_CH_PLC_EM,       /* PLC Energy Management */
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_FCC_DDR,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_13,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_14,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_15,
+    PAL_CPPI_PP_DMA01_OFDM1_RX_CHANNELS_NUM
+} PAL_CPPI_PP_DMA01_OFDM1_RX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA02_SC_QAM_RX
+#define PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_CFG_BASE         (IO_ADDRESS(0xF3904000))
+#define PAL_CPPI_PP_DMA02_SC_QAM_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF3905000))
+#define PAL_CPPI_PP_DMA02_SC_QAM_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF3905020))
+#define PAL_CPPI_PP_DMA02_SC_QAM_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF3940020))
+typedef enum PAL_CPPI_PP_DMA02_SC_QAM_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_512B_DESC_PACKET_RAM_BUFF_DDR,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_2KB_DESC_PACKET_RAM_BUFF_DDR,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_HIGH_DDR,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_MGMT_DDR,
+    PAL_CPPI_PP_DMA00_SC_QAM_RX_CH_PLC_EM,      /* to be align with OFDM DMAs */
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_FCC_DDR,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_13,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_14,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_15,
+    PAL_CPPI_PP_DMA02_SC_QAM_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA02_SC_QAM_RX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA03_SGMII0_RX
+#define PAL_CPPI_PP_DMA03_SGMII0_RX_CH_CFG_BASE         (IO_ADDRESS(0xF3906000))
+#define PAL_CPPI_PP_DMA03_SGMII0_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF3907000))
+#define PAL_CPPI_PP_DMA03_SGMII0_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF3907020))
+#define PAL_CPPI_PP_DMA03_SGMII0_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF3940024))
+typedef enum PAL_CPPI_PP_DMA03_SGMII0_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_512B_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_2KB_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_HIGH_DDR,
+    PAL_CPPI_PP_DMA03_SGMII0_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA03_SGMII0_RX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA04_SGMII1_RX
+#define PAL_CPPI_PP_DMA04_SGMII1_RX_CH_CFG_BASE         (IO_ADDRESS(0xF3908000))
+#define PAL_CPPI_PP_DMA04_SGMII1_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF3909000))
+#define PAL_CPPI_PP_DMA04_SGMII1_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF3909020))
+#define PAL_CPPI_PP_DMA04_SGMII1_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF3940028))
+typedef enum PAL_CPPI_PP_DMA04_SGMII1_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_512B_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_2KB_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_HIGH_DDR,
+    PAL_CPPI_PP_DMA04_SGMII1_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA04_SGMII1_RX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA05_RGMII0_RX
+#define PAL_CPPI_PP_DMA05_RGMII0_RX_CH_CFG_BASE         (IO_ADDRESS(0xF390A000))
+#define PAL_CPPI_PP_DMA05_RGMII0_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF390B000))
+#define PAL_CPPI_PP_DMA05_RGMII0_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF390B020))
+#define PAL_CPPI_PP_DMA05_RGMII0_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF394002C))
+typedef enum PAL_CPPI_PP_DMA05_RGMII0_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_512B_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_2KB_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_HIGH_DDR,
+    PAL_CPPI_PP_DMA05_RGMII0_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA05_RGMII0_RX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA06_MoCA_RX_TX
+#define PAL_CPPI_PP_DMA06_MoCA_RX_TX_CH_CFG_BASE        (IO_ADDRESS(0xF390C000))
+#define PAL_CPPI_PP_DMA06_MoCA_RX_TX_GLOBAL_CTRL_BASE   (IO_ADDRESS(0xF390D000))
+#define PAL_CPPI_PP_DMA06_MoCA_RX_TX_SCHEDULER_BASE     (IO_ADDRESS(0xF390D020))
+#define PAL_CPPI_PP_DMA06_MoCA_RX_RAL_CFG_BASE          (IO_ADDRESS(0xF3940030))
+#define PAL_CPPI_PP_DMA06_MoCA_RX_CMD1                  (IO_ADDRESS(0xf3940008))
+#define PAL_CPPI_PP_DMA06_MoCA_RX_CFG0                  (IO_ADDRESS(0xf394000c))
+#define PAL_CPPI_PP_DMA06_MoCA_RX_CFG1                  (IO_ADDRESS(0xf3940010))
+
+// PAL_CPPI_PP_DMA06_MoCA_RX
+typedef enum PAL_CPPI_PP_DMA06_MoCA_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_512B_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_2KB_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA06_MoCA_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA06_MoCA_RX_CHANNELS_e;
+// PAL_CPPI_PP_DMA06_MoCA_TX
+#define PAL_CPPI_PP_DMA06_MoCA_TX_CH            0
+#define PAL_CPPI_PP_DMA06_MoCA_TX_CHANNELS_NUM  1
+
+// PAL_CPPI_PP_DMA07_ATOM_RX_TX
+#define PAL_CPPI_PP_DMA07_ATOM_RX_TX_CH_CFG_BASE        (IO_ADDRESS(0xF390E000))
+#define PAL_CPPI_PP_DMA07_ATOM_RX_TX_GLOBAL_CTRL_BASE   (IO_ADDRESS(0xF390F000))
+#define PAL_CPPI_PP_DMA07_ATOM_RX_TX_SCHEDULER_BASE     (IO_ADDRESS(0xF390F020))
+#define PAL_CPPI_PP_DMA07_ATOM_RX_RAL_CFG_BASE          (IO_ADDRESS(0xF3940034))
+// PAL_CPPI_PP_DMA07_ATOM_RX
+typedef enum PAL_CPPI_PP_DMA07_ATOM_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_512B_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_2KB_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CH_HIGH_DDR,
+    PAL_CPPI_PP_DMA07_ATOM_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA07_ATOM_RX_CHANNELS_e;
+// PAL_CPPI_PP_DMA07_ATOM_TX
+#define PAL_CPPI_PP_DMA07_ATOM_TX_CH            0
+#define PAL_CPPI_PP_DMA07_ATOM_TX_CHANNELS_NUM  1
+
+// PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX
+#define PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX_CH_CFG_BASE        (IO_ADDRESS(0xF3910000))
+#define PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX_GLOBAL_CTRL_BASE   (IO_ADDRESS(0xF3911000))
+#define PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX_SCHEDULER_BASE     (IO_ADDRESS(0xF3911020))
+// PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX
+typedef enum PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_0,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_1,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_2,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_3,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_4,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_5,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_6,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_7,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_8,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_9,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_10,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_11,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_12,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_13,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_14,
+    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_15,
+    PAL_CPPI_PP_DMA08_INFRA_RX_CH_16,
+    PAL_CPPI_PP_DMA08_INFRA_RX_CH_17,
+    PAL_CPPI_PP_DMA08_INFRA_RX_CH_18,
+    PAL_CPPI_PP_DMA08_INFRA_RX_CH_19,
+    PAL_CPPI_PP_DMA08_INFRA_RX_CH_20,
+    PAL_CPPI_PP_DMA08_INFRA_RX_CH_21,
+    PAL_CPPI_PP_DMA08_INFRA_RX_CH_22,
+    PAL_CPPI_PP_DMA08_INFRA_RX_CH_23,
+    PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_CHANNELS_e;
+// PAL_CPPI_PP_DMA08_INFRA_TX_FCC_TX
+typedef enum PAL_CPPI_PP_DMA08_INFRA_TX_FCC_TX_CHANNELS
+{
+    PAL_CPPI_PP_DMA08_FCC_TX_CH_0,
+    PAL_CPPI_PP_DMA08_FCC_TX_CH_1,
+    PAL_CPPI_PP_DMA08_FCC_TX_CH_2,
+    PAL_CPPI_PP_DMA08_FCC_TX_CH_3,
+    PAL_CPPI_PP_DMA08_FCC_TX_CH_4,
+    PAL_CPPI_PP_DMA08_FCC_TX_CH_5,
+    PAL_CPPI_PP_DMA08_FCC_TX_CH_6,
+    PAL_CPPI_PP_DMA08_FCC_TX_CH_7,
+    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_8,
+    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_9,
+    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_10,
+    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_11,
+    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_12,
+    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_13,
+    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_14,
+    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_15,
+    PAL_CPPI_PP_DMA08_INFRA_TX_CH_16,
+    PAL_CPPI_PP_DMA08_INFRA_TX_CH_17,
+    PAL_CPPI_PP_DMA08_INFRA_TX_CH_18,
+    PAL_CPPI_PP_DMA08_INFRA_TX_CH_19,
+    PAL_CPPI_PP_DMA08_INFRA_TX_CH_20,
+    PAL_CPPI_PP_DMA08_INFRA_TX_CH_21,
+    PAL_CPPI_PP_DMA08_INFRA_TX_CH_22,
+    PAL_CPPI_PP_DMA08_INFRA_TX_CH_23,
+    PAL_CPPI_PP_DMA08_INFRA_TX_FCC_TX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA08_INFRA_TX_FCC_TX_CHANNELS_e;
+
+
+// PAL_CPPI_PP_DMA09_INFRA_RX_TX
+#define PAL_CPPI_PP_DMA09_INFRA_RX_TX_CH_CFG_BASE           (IO_ADDRESS(0xF3912000))
+#define PAL_CPPI_PP_DMA09_INFRA_RX_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF3913000))
+#define PAL_CPPI_PP_DMA09_INFRA_RX_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF3913020))
+// PAL_CPPI_PP_DMA09_INFRA_RX
+typedef enum PAL_CPPI_PP_DMA09_INFRA_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_0,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_1,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_2,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_3,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_4,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_5,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_6,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_7,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_8,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_9,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_10,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_11,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_12,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_13,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_14,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_15,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_16,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_17,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_18,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_19,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_20,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_21,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_22,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CH_23,
+    PAL_CPPI_PP_DMA09_INFRA_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA09_INFRA_RX_CHANNELS_e;
+// PAL_CPPI_PP_DMA09_INFRA_TX
+typedef enum PAL_CPPI_PP_DMA09_INFRA_TX_CHANNELS
+{
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_0,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_1,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_2,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_3,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_4,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_5,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_6,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_7,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_8,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_9,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_10,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_11,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_12,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_13,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_14,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_15,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_16,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_17,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_18,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_19,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_20,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_21,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_22,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CH_23,
+    PAL_CPPI_PP_DMA09_INFRA_TX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA09_INFRA_TX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA10_INFRA_RX_TX
+#define PAL_CPPI_PP_DMA10_INFRA_RX_TX_CH_CFG_BASE           (IO_ADDRESS(0xF3914000))
+#define PAL_CPPI_PP_DMA10_INFRA_RX_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF3915000))
+#define PAL_CPPI_PP_DMA10_INFRA_RX_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF3915020))
+// PAL_CPPI_PP_DMA10_INFRA_RX
+typedef enum PAL_CPPI_PP_DMA10_INFRA_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA10_DOCSIS_LOW_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_DOCSIS_HIGH_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_MoCA_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_ATOM_LOW_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_ATOM_HIGH_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_RGMII0_LOW_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_RGMII0_HIGH_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_RGMII1_LOW_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_RGMII1_HIGH_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_SGMII0_LOW_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_SGMII0_HIGH_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_SGMII1_LOW_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_SGMII1_HIGH_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_WiFi_LOW_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_WiFi_HIGH_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_INFRA_RX_CH_15,
+    PAL_CPPI_PP_DMA10_INFRA_RX_CH_16,
+    PAL_CPPI_PP_DMA10_VOICE_DSP_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_NP2APP_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_APP2NP_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA10_INFRA_RX_CH_20,
+    PAL_CPPI_PP_DMA10_INFRA_RX_CH_21,
+    PAL_CPPI_PP_DMA10_INFRA_RX_CH_22,
+    PAL_CPPI_PP_DMA10_INFRA_RX_CH_23,
+    PAL_CPPI_PP_DMA10_INFRA_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA10_INFRA_RX_CHANNELS_e;
+// PAL_CPPI_PP_DMA10_INFRA_TX
+typedef enum PAL_CPPI_PP_DMA10_INFRA_TX_CHANNELS
+{
+    PAL_CPPI_PP_DMA10_DOCSIS_LOW_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_DOCSIS_HIGH_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_MoCA_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_ATOM_LOW_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_ATOM_HIGH_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_RGMII0_LOW_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_RGMII0_HIGH_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_RGMII1_LOW_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_RGMII1_HIGH_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_SGMII0_LOW_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_SGMII0_HIGH_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_SGMII1_LOW_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_SGMII1_HIGH_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_WiFi_LOW_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_WiFi_HIGH_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_INFRA_TX_CH_15,
+    PAL_CPPI_PP_DMA10_INFRA_TX_CH_16,
+    PAL_CPPI_PP_DMA10_VOICE_DSP_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_NP2APP_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_APP2NP_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA10_INFRA_TX_CH_20,
+    PAL_CPPI_PP_DMA10_INFRA_TX_CH_21,
+    PAL_CPPI_PP_DMA10_INFRA_TX_CH_22,
+    PAL_CPPI_PP_DMA10_INFRA_TX_CH_23,
+    PAL_CPPI_PP_DMA10_INFRA_TX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA10_INFRA_TX_CHANNELS_e;
+
+
+// PAL_CPPI_PP_DMA11_INFRA_RX_TX
+#define PAL_CPPI_PP_DMA11_INFRA_RX_TX_CH_CFG_BASE           (IO_ADDRESS(0xF3916000))
+#define PAL_CPPI_PP_DMA11_INFRA_RX_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF3917000))
+#define PAL_CPPI_PP_DMA11_INFRA_RX_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF3917020))
+// PAL_CPPI_PP_DMA11_INFRA_RX
+typedef enum PAL_CPPI_PP_DMA11_INFRA_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA11_HOST2PP_LOW_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA11_HOST2PP_HIGH_INFRA_RX_CH,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_2,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_3,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_4,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_5,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_6,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_7,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_8,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_9,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_10,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_11,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_12,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_13,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_14,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_15,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_16,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_17,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_18,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_19,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_20,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_21,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_22,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CH_23,
+    PAL_CPPI_PP_DMA11_INFRA_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA11_INFRA_RX_CHANNELS_e;
+// PAL_CPPI_PP_DMA11_INFRA_TX
+typedef enum PAL_CPPI_PP_DMA11_INFRA_TX_CHANNELS
+{
+    PAL_CPPI_PP_DMA11_HOST2PP_LOW_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA11_HOST2PP_HIGH_INFRA_TX_CH,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_2,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_3,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_4,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_5,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_6,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_7,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_8,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_9,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_10,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_11,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_12,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_13,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_14,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_15,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_16,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_17,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_18,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_19,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_20,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_21,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_22,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CH_23,
+    PAL_CPPI_PP_DMA11_INFRA_TX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA11_INFRA_TX_CHANNELS_e;
+
+
+// PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX
+#define PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CH_CFG_BASE           (IO_ADDRESS(0xF3918000))
+#define PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF3919000))
+#define PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF3919020))
+typedef enum PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS
+{
+    PAL_CPPI_PP_DMA12_OFDM0_TX_CH,
+    PAL_CPPI_PP_DMA12_SC_QAM0_TX_CH,
+    PAL_CPPI_PP_DMA12_SC_QAM1_TX_CH,
+    PAL_CPPI_PP_DMA12_SC_QAM2_TX_CH,
+    PAL_CPPI_PP_DMA12_SC_QAM3_TX_CH,
+    PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX
+#define PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CH_CFG_BASE           (IO_ADDRESS(0xF391A000))
+#define PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF391B000))
+#define PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF391B020))
+typedef enum PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CHANNELS
+{
+    PAL_CPPI_PP_DMA13_OFDM1_TX_CH,
+    PAL_CPPI_PP_DMA13_SC_QAM4_TX_CH,
+    PAL_CPPI_PP_DMA13_SC_QAM5_TX_CH,
+    PAL_CPPI_PP_DMA13_SC_QAM6_TX_CH,
+    PAL_CPPI_PP_DMA13_SC_QAM7_TX_CH,
+    PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CHANNELS_e;
+
+// PAL_CPPI_PP_DMA14_SGMII0_TX
+#define PAL_CPPI_PP_DMA14_SGMII0_TX_CH_CFG_BASE         (IO_ADDRESS(0xF391C000))
+#define PAL_CPPI_PP_DMA14_SGMII0_TX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF391D000))
+#define PAL_CPPI_PP_DMA14_SGMII0_TX_SCHEDULER_BASE      (IO_ADDRESS(0xF391D020))
+#define PAL_CPPI_PP_DMA14_SGMII0_TX_CH                  0
+#define PAL_CPPI_PP_DMA14_SGMII0_TX_CHANNELS_NUM        1
+
+// PAL_CPPI_PP_DMA15_SGMII1_TX
+#define PAL_CPPI_PP_DMA15_SGMII1_TX_CH_CFG_BASE         (IO_ADDRESS(0xF391E000))
+#define PAL_CPPI_PP_DMA15_SGMII1_TX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF391F000))
+#define PAL_CPPI_PP_DMA15_SGMII1_TX_SCHEDULER_BASE      (IO_ADDRESS(0xF391F020))
+#define PAL_CPPI_PP_DMA15_SGMII1_TX_CH                  0
+#define PAL_CPPI_PP_DMA15_SGMII1_TX_CHANNELS_NUM        1
+
+// PAL_CPPI_PP_DMA16_RGMII0_TX
+#define PAL_CPPI_PP_DMA16_RGMII0_TX_CH_CFG_BASE         (IO_ADDRESS(0xF3920000))
+#define PAL_CPPI_PP_DMA16_RGMII0_TX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF3921000))
+#define PAL_CPPI_PP_DMA16_RGMII0_TX_SCHEDULER_BASE      (IO_ADDRESS(0xF3921020))
+#define PAL_CPPI_PP_DMA16_RGMII0_TX_CH                  0
+#define PAL_CPPI_PP_DMA16_RGMII0_TX_CHANNELS_NUM        1
+
+// PAL_CPPI_PP_DMA21_US_COP_RX
+#define PAL_CPPI_PP_DMA21_US_COP_RX_CH_CFG_BASE         (IO_ADDRESS(0xF392A000))
+#define PAL_CPPI_PP_DMA21_US_COP_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF392B000))
+#define PAL_CPPI_PP_DMA21_US_COP_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF392B020))
+#define PAL_CPPI_PP_DMA21_US_COP_RX_CH                  0
+#define PAL_CPPI_PP_DMA21_US_COP_RX_CHANNELS_NUM        1
+
+// PAL_CPPI_PP_DMA22_US_COP_TX
+#define PAL_CPPI_PP_DMA22_US_COP_TX_CH_CFG_BASE         (IO_ADDRESS(0xF392C000))
+#define PAL_CPPI_PP_DMA22_US_COP_TX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF392D000))
+#define PAL_CPPI_PP_DMA22_US_COP_TX_SCHEDULER_BASE      (IO_ADDRESS(0xF392D020))
+#define PAL_CPPI_PP_DMA22_US_COP_TX_CH                  0
+#define PAL_CPPI_PP_DMA22_US_COP_TX_CHANNELS_NUM        1
+
+
+// PAL_CPPI_PP_DMA23_RGMII1_RX_TX
+#define PAL_CPPI_PP_DMA23_RGMII1_RX_TX_CH_CFG_BASE      (IO_ADDRESS(0xF392E000))
+#define PAL_CPPI_PP_DMA23_RGMII1_RX_TX_GLOBAL_CTRL_BASE (IO_ADDRESS(0xF392F000))
+#define PAL_CPPI_PP_DMA23_RGMII1_RX_TX_SCHEDULER_BASE   (IO_ADDRESS(0xF392F020))
+#define PAL_CPPI_PP_DMA23_RGMII1_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF3940038))
+// PAL_CPPI_PP_DMA23_RGMII1_RX
+typedef enum PAL_CPPI_PP_DMA23_RGMII1_RX_CHANNELS
+{
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_512B_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_512B_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_512B_SHARED_DDR,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_2KB_PRIVATE_DDR,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_2KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_4KB_SHARED_DDR,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_HIGH_DDR,
+    PAL_CPPI_PP_DMA23_RGMII1_RX_CHANNELS_NUM
+}PAL_CPPI_PP_DMA23_RGMII1_RX_CHANNELS_e;
+// PAL_CPPI_PP_DMA23_RGMII_TX
+#define PAL_CPPI_PP_DMA23_RGMII_TX_CH                   0
+#define PAL_CPPI_PP_DMA23_RGMII_TX_CHANNELS_NUM         1
+
+
+#define PAL_CPPI41_NUM_TOTAL_CHAN                       24
+#define PAL_CPPI41_PP_NUM_TOTAL_CHAN                    24
+#define PAL_CPPI41_DSG_NUM_TOTAL_CHAN                   32
+// TBD - US team to set their own value
+#define PAL_CPPI41_MAX_TOTAL_CHAN                       32
+
+
+/*
++-+-+-+ +-+-+-+-+
+|D|S|G| |D|M|A|s|
++-+-+-+ +-+-+-+-+
+*/
+
+
+typedef enum PAL_CPPI_DSG_DMA_BLOCKS
+{
+    PAL_CPPI_OFDM0_RX_DMA,                           /* OFDM0  */
+    PAL_CPPI_OFDM1_RX_DMA,                           /* OFDM1  */
+    PAL_CPPI_SC_QAM0_RX_DMA,                         /* SC-QAM */
+
+    PAL_CPPI_OFDM0_TX_DMA,                           /* OFDM0  */
+    PAL_CPPI_OFDM1_TX_DMA,                           /* OFDM1  */
+    PAL_CPPI_SC_QAM0_TX_DMA,                         /* SC-QAM */
+
+    PAL_CPPI_DSG_NUM_DMA_BLOCK
+
+}PAL_CPPI_DSG_DMA_BLOCKS_e;
+
+#define PAL_CPPI_DMA_NUM_TO_QMGR_NUM(dmaNum)        0
+
+#define PAL_CPPI_DSG_NUM_TOTAL_CHAN                 32
+
+/* PAL_CPPI_OFDM0_RX_DMA */
+#define PAL_CPPI_OFDM0_RX_DMA_CH_CFG_BASE              (IO_ADDRESS(0xF2150000))
+#define PAL_CPPI_OFDM0_RX_DMA_GLOBAL_CTRL_BASE         (IO_ADDRESS(0xF2151000))
+#define PAL_CPPI_OFDM0_RX_DMA_SCHEDULER_BASE           (IO_ADDRESS(0xF214E000))
+
+/* PAL_CPPI_OFDM0_TX_DMA */
+#define PAL_CPPI_OFDM0_TX_DMA_CH_CFG_BASE              (IO_ADDRESS(0xF2152000))
+#define PAL_CPPI_OFDM0_TX_DMA_GLOBAL_CTRL_BASE         (IO_ADDRESS(0xF2153000))
+#define PAL_CPPI_OFDM0_TX_DMA_SCHEDULER_BASE           NULL
+
+/* PAL_CPPI_OFDM1_RX_DMA */
+#define PAL_CPPI_OFDM1_RX_DMA_CH_CFG_BASE              (IO_ADDRESS(0xF21D0000))
+#define PAL_CPPI_OFDM1_RX_DMA_GLOBAL_CTRL_BASE         (IO_ADDRESS(0xF21D1000))
+#define PAL_CPPI_OFDM1_RX_DMA_SCHEDULER_BASE           (IO_ADDRESS(0xF21CE000))
+
+/* PAL_CPPI_OFDM1_TX_DMA */
+#define PAL_CPPI_OFDM1_TX_DMA_CH_CFG_BASE              (IO_ADDRESS(0xF21D2000))
+#define PAL_CPPI_OFDM1_TX_DMA_GLOBAL_CTRL_BASE         (IO_ADDRESS(0xF21D3000))
+#define PAL_CPPI_OFDM1_TX_DMA_SCHEDULER_BASE           NULL
+
+/* PAL_CPPI_SC_QAM0_RX_DMA */
+#define PAL_CPPI_SC_QAM0_RX_DMA_CH_CFG_BASE            (IO_ADDRESS(0xF2050000))
+#define PAL_CPPI_SC_QAM0_RX_DMA_GLOBAL_CTRL_BASE       (IO_ADDRESS(0xF2051000))
+#define PAL_CPPI_SC_QAM0_RX_DMA_SCHEDULER_BASE         (IO_ADDRESS(0xF204E000))
+
+/* PAL_CPPI_SC_QAM0_TX_DMA */
+#define PAL_CPPI_SC_QAM0_TX_DMA_CH_CFG_BASE            (IO_ADDRESS(0xF2052000))
+#define PAL_CPPI_SC_QAM0_TX_DMA_GLOBAL_CTRL_BASE       (IO_ADDRESS(0xF2053000))
+#define PAL_CPPI_SC_QAM0_TX_DMA_SCHEDULER_BASE         NULL
+
+
+/**********************************************************************************************************************
+
+   ###     ######   ######  ##     ## ##     ## ##     ## ##          ###    ########  #######  ########
+  ## ##   ##    ## ##    ## ##     ## ###   ### ##     ## ##         ## ##      ##    ##     ## ##     ##
+ ##   ##  ##       ##       ##     ## #### #### ##     ## ##        ##   ##     ##    ##     ## ##     ##
+##     ## ##       ##       ##     ## ## ### ## ##     ## ##       ##     ##    ##    ##     ## ########
+######### ##       ##       ##     ## ##     ## ##     ## ##       #########    ##    ##     ## ##   ##
+##     ## ##    ## ##    ## ##     ## ##     ## ##     ## ##       ##     ##    ##    ##     ## ##    ##
+##     ##  ######   ######   #######  ##     ##  #######  ######## ##     ##    ##     #######  ##     ##
+
+    Accumulator INTD0 Configuration                                             Accumulator INTD1 Configuration
+    ===============================                                             ===============================
+
+    Channel Interrupt   Usage                                                   Channel Interrupt   Usage
+    -------------------------------------------                                 -------------------------------------------
+    0       0           HOST to PP Tx Complete LOW                              0       0
+    1                   HOST to PP Tx Complete HIGH                             1
+    -------------------------------------------                                 -------------------------------------------
+    2       1           MoCA RX                                                 2       1
+    3                                                                           3
+    4                                                                           4
+    5                                                                           5
+    -------------------------------------------                                 -------------------------------------------
+    6       2           SGMII0 RX Low                                           6       2           WiFi RX Low
+    -------------------------------------------                                 -------------------------------------------
+    7       3           SGMII0 RX High                                          7       3           WiFi RX High
+    -------------------------------------------                                 -------------------------------------------
+    8       4           SGMII1 RX Low                                           8       4           NP2APP RX
+    -------------------------------------------                                 -------------------------------------------
+    9       5           SGMII1 RX High                                          9       5           APP2NP RX
+    -------------------------------------------                                 -------------------------------------------
+    10      6           RGMII0 RX Low                                           10      6           NP2APP TX Complete
+    -------------------------------------------                                 -------------------------------------------
+    11      7           RGMII0 RX High                                          11      7           APP2NP TX Complete
+    -------------------------------------------                                 -------------------------------------------
+    12      8           RGMII1 RX Low                                           12      8
+    -------------------------------------------                                 -------------------------------------------
+    13      9           RGMII1 RX High                                          13      9
+    -------------------------------------------                                 -------------------------------------------
+    14      10          ATOM RX Low                                             14      10
+    -------------------------------------------                                 -------------------------------------------
+    15      11          ATOM RX High                                            15      11
+    -------------------------------------------                                 -------------------------------------------
+    16      12          DOCSIS Management RX
+    17
+    18
+    19
+    -------------------------------------------
+    20      13          DOCSIS RX Low
+    21
+    22
+    23
+    -------------------------------------------
+    24      14          DOCSIS RX High
+    25
+    26
+    27
+    -------------------------------------------
+    28      15          Voice RX
+    29
+    30
+    31
+    -------------------------------------------
+
+**********************************************************************************************************************/
+
+/*
++-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+|A|c|c|u|m|u|l|a|t|o|r| |C|h|a|n|n|e|l|s|
++-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
+*/
+typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD0_CHANNELS
+{
+    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE,
+        PAL_CPPI_PP_HOST2PP_TX_COMPLETE_LOW_INTD0_ACC_CH_NUM = PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE,   // 0
+        PAL_CPPI_PP_HOST2PP_TX_COMPLETE_HIGH_INTD0_ACC_CH_NUM,                                                      // 1
+    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_LAST = PAL_CPPI_PP_HOST2PP_TX_COMPLETE_HIGH_INTD0_ACC_CH_NUM,
+
+    PAL_CPPI_PP_MoCA_RX_INTD0_ACC_CH_NUM,                                                                           // 2
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_3,                                                                        // 3
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_4,                                                                        // 4
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_5,                                                                        // 5
+    PAL_CPPI_PP_SGMII0_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 6
+    PAL_CPPI_PP_SGMII0_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 7
+    PAL_CPPI_PP_SGMII1_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 8
+    PAL_CPPI_PP_SGMII1_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 9
+    PAL_CPPI_PP_RGMII0_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 10
+    PAL_CPPI_PP_RGMII0_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 11
+    PAL_CPPI_PP_RGMII1_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 12
+    PAL_CPPI_PP_RGMII1_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 13
+    PAL_CPPI_PP_ATOM_RX_LOW_INTD0_ACC_CH_NUM,                                                                       // 14
+    PAL_CPPI_PP_ATOM_RX_HIGH_INTD0_ACC_CH_NUM,                                                                      // 15
+    PAL_CPPI_PP_DOCSIS_RX_MGMT_INTD0_ACC_CH_NUM,                                                                    // 16
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_17,                                                                       // 17
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_18,                                                                       // 18
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_19,                                                                       // 19
+    PAL_CPPI_PP_DOCSIS_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 20
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_21,                                                                       // 21
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_22,                                                                       // 22
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_23,                                                                       // 23
+    PAL_CPPI_PP_DOCSIS_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 24
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_25,                                                                       // 25
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_26,                                                                       // 26
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_27,                                                                       // 27
+    PAL_CPPI_PP_VOICE_RX_INTD0_ACC_CH_NUM,                                                                         // 28
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_29,                                                                       // 29
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_30,                                                                       // 30
+    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_31,                                                                       // 31
+    PAL_CPPI_PP_INTD0_ACCUMULATOR_MAX_CHANNELS
+}PAL_CPPI_PP_ACCUMULATOR_INTD0_CHANNELS_e;
+
+typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD1_CHANNELS
+{
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_0,                                                                        // 0
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_1,                                                                        // 1
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_2,                                                                        // 2
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_3,                                                                        // 3
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_4,                                                                        // 4
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_5,                                                                        // 5
+    PAL_CPPI_PP_WiFi_RX_LOW_INTD1_ACC_CH_NUM,                                                                       // 6
+    PAL_CPPI_PP_WiFi_RX_HIGH_INTD1_ACC_CH_NUM,                                                                      // 7
+    PAL_CPPI_PP_NP2APP_RX_INTD1_ACC_CH_NUM,                                                                         // 8
+    PAL_CPPI_PP_NP2APP_TX_COMPLETE_INTD1_ACC_CH_NUM,                                                                // 9
+    PAL_CPPI_PP_APP2NP_RX_INTD1_ACC_CH_NUM,                                                                         // 10
+    PAL_CPPI_PP_APP2NP_TX_COMPLETE_INTD1_ACC_CH_NUM,                                                                // 11
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_12,                                                                       // 12
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_13,                                                                       // 13
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_14,                                                                       // 14
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_15,                                                                       // 15
+    PAL_CPPI_PP_INTD1_ACCUMULATOR_MAX_CHANNELS
+}PAL_CPPI_PP_ACCUMULATOR_INTD1_CHANNELS_e;
+
+/*
++-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+
+|A|c|c|u|m|u|l|a|t|o|r| |I|n|t|e|r|r|u|p|t| |V|e|c|t|o|r|s|
++-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+
+*/
+typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD0_INTERRUPT_VECTORS
+{
+    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_INTV_NUM,                                                             // 0
+    PAL_CPPI_PP_MoCA_RX_INTD0_ACC_INTV_NUM,                                                                         // 1
+    PAL_CPPI_PP_SGMII0_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 2
+    PAL_CPPI_PP_SGMII0_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 3
+    PAL_CPPI_PP_SGMII1_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 4
+    PAL_CPPI_PP_SGMII1_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 5
+    PAL_CPPI_PP_RGMII0_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 6
+    PAL_CPPI_PP_RGMII0_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 7
+    PAL_CPPI_PP_RGMII1_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 8
+    PAL_CPPI_PP_RGMII1_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 9
+    PAL_CPPI_PP_ATOM_LOW_RX_INTD0_ACC_INTV_NUM,                                                                     // 10
+    PAL_CPPI_PP_ATOM_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                    // 11
+    PAL_CPPI_PP_DOCSIS_RX_MGMT_INTD0_ACC_INTV_NUM,                                                                  // 12
+    PAL_CPPI_PP_DOCSIS_RX_LOW_INTD0_ACC_INTV_NUM,                                                                   // 13
+    PAL_CPPI_PP_DOCSIS_RX_HIGH_INTD0_ACC_INTV_NUM,                                                                  // 14
+    PAL_CPPI_PP_VOICE_RX_INTD0_INTV_NUM,                                                                            // 15
+    PAL_CPPI_PP_ACCUMULATOR_INTD0_MAX_INTERRUPT_VECTORS
+}PAL_CPPI_PP_ACCUMULATOR_INTERRUPT_VECTORS_e;
+
+#define PAL_CPPI41_GBE_ACC_INTV_NUM(devInstance, pri)       (PAL_CPPI_PP_SGMII0_LOW_RX_INTD0_ACC_INTV_NUM + ((devInstance)*2) + (pri))
+
+typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD1_INTERRUPT_VECTORS
+{
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_0,                                                                      // 0
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_1,                                                                      // 1
+    PAL_CPPI_PP_WiFi_RX_LOW_INTD1_ACC_INTV_NUM,                                                                     // 2
+    PAL_CPPI_PP_WiFi_RX_HIGH_INTD1_ACC_INTV_NUM,                                                                    // 3
+    PAL_CPPI_PP_NP2APP_RX_INTD1_ACC_INTV_NUM,                                                                       // 4
+    PAL_CPPI_PP_NP2APP_TX_COMPLETE_INTD1_ACC_INTV_NUM,                                                              // 5
+    PAL_CPPI_PP_APP2NP_RX_INTD1_ACC_INTV_NUM,                                                                       // 6
+    PAL_CPPI_PP_APP2NP_TX_COMPLETE_INTD1_ACC_INTV_NUM,                                                              // 7
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_8,                                                                      // 8
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_9,                                                                      // 9
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_10,                                                                     // 10
+    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_11,                                                                     // 11
+    PAL_CPPI_PP_ACCUMULATOR_INTD1_MAX_INTERRUPT_VECTORS
+}PAL_CPPI_PP_ACCUMULATOR_INTD1_INTERRUPT_VECTORS_e;
+
+
+/**********************************************************************************************************************
+
+ ######   #######  ##     ## ########   ######  ########    ########   #######  ########  ########  ######
+##    ## ##     ## ##     ## ##     ## ##    ## ##          ##     ## ##     ## ##     ##    ##    ##    ##
+##       ##     ## ##     ## ##     ## ##       ##          ##     ## ##     ## ##     ##    ##    ##
+ ######  ##     ## ##     ## ########  ##       ######      ########  ##     ## ########     ##     ######
+      ## ##     ## ##     ## ##   ##   ##       ##          ##        ##     ## ##   ##      ##          ##
+##    ## ##     ## ##     ## ##    ##  ##    ## ##          ##        ##     ## ##    ##     ##    ##    ##
+ ######   #######   #######  ##     ##  ######  ########    ##         #######  ##     ##    ##     ######
+
+**********************************************************************************************************************/
+
+typedef enum PAL_CPPI_PP_SOURCE_PORTS
+{
+    PAL_CPPI_PP_OFDM0_RX_SOURCE_PORT,               // 0
+    PAL_CPPI_PP_OFDM1_RX_SOURCE_PORT,               // 1
+    PAL_CPPI_PP_SC_QAM_RX_SOURCE_PORT,              // 2
+    PAL_CPPI_PP_SGMII0_RX_SOURCE_PORT,              // 3
+    PAL_CPPI_PP_SGMII1_RX_SOURCE_PORT,              // 4
+    PAL_CPPI_PP_RGMII0_RX_SOURCE_PORT,              // 5
+    PAL_CPPI_PP_MoCA_RX_SOURCE_PORT,                // 6
+    PAL_CPPI_PP_ATOM_RX_SOURCE_PORT,                // 7
+    PAL_CPPI_PP_RGMII1_RX_SOURCE_PORT,              // 8
+    PAL_CPPI_PP_VOICE_DSP_C55_SOURCE_PORT,          // 9
+    PAL_CPPI_PP_RESERVED_SOURCE_PORT_10,            // 10
+    PAL_CPPI_PP_RESERVED_SOURCE_PORT_11,            // 11
+    PAL_CPPI_PP_RESERVED_SOURCE_PORT_12,            // 12
+    PAL_CPPI_PP_RESERVED_SOURCE_PORT_13,            // 13
+    PAL_CPPI_PP_RESERVED_SOURCE_PORT_14,            // 14
+    PAL_CPPI_PP_RESERVED_SOURCE_PORT_15,            // 15
+    PAL_CPPI_PP_WiFi_PORT0_SOURCE_PORT,             // 16
+    PAL_CPPI_PP_WiFi_PORT1_SOURCE_PORT,             // 17
+    PAL_CPPI_PP_WiFi_PORT2_SOURCE_PORT,             // 18
+    PAL_CPPI_PP_WiFi_PORT3_SOURCE_PORT,             // 19
+    PAL_CPPI_PP_WiFi_PORT4_SOURCE_PORT,             // 20
+    PAL_CPPI_PP_WiFi_PORT5_SOURCE_PORT,             // 21
+    PAL_CPPI_PP_WiFi_PORT6_SOURCE_PORT,             // 22
+    PAL_CPPI_PP_WiFi_PORT7_SOURCE_PORT,             // 23
+    PAL_CPPI_PP_WiFi_PORT8_SOURCE_PORT,             // 24
+    PAL_CPPI_PP_WiFi_PORT9_SOURCE_PORT,             // 25
+    PAL_CPPI_PP_WiFi_PORT10_SOURCE_PORT,            // 26
+    PAL_CPPI_PP_WiFi_PORT11_SOURCE_PORT,            // 27
+    PAL_CPPI_PP_WiFi_PORT12_SOURCE_PORT,            // 28
+    PAL_CPPI_PP_WiFi_PORT13_SOURCE_PORT,            // 29
+    PAL_CPPI_PP_WiFi_PORT14_SOURCE_PORT,            // 30
+    PAL_CPPI_PP_WiFi_PORT15_SOURCE_PORT,            // 31
+
+    PAL_CPPI_PP_MAX_SOURCE_PORTS
+
+}PAL_CPPI_PP_SOURCE_PORTS_e;
+
+#define CPPI41_SRCPORT_VOICE_DSP_C55      PAL_CPPI_PP_VOICE_DSP_C55_SOURCE_PORT
+
+
+
+
+
+
+/**********************************************************************************************************************
+
+ ######   ######## ##    ## ######## ########     ###    ##
+##    ##  ##       ###   ## ##       ##     ##   ## ##   ##
+##        ##       ####  ## ##       ##     ##  ##   ##  ##
+##   #### ######   ## ## ## ######   ########  ##     ## ##
+##    ##  ##       ##  #### ##       ##   ##   ######### ##
+##    ##  ##       ##   ### ##       ##    ##  ##     ## ##
+ ######   ######## ##    ## ######## ##     ## ##     ## ########
+
+**********************************************************************************************************************/
+
+/*
++-+-+ +-+-+-+-+-+-+-+
+|P|P| |G|e|n|e|r|a|l|
++-+-+ +-+-+-+-+-+-+-+
+*/
+#define PAL_CPPI_PP_ATOM_INFRA_INPUT_Q_NUM(pri)                                (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_ATOM_LOW_Q_NUM + (2*(pri)))
+#define PAL_CPPI_PP_RGMII0_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII0_LOW_Q_NUM + (2*(pri)))
+#define PAL_CPPI_PP_RGMII1_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII1_LOW_Q_NUM + (2*(pri)))
+#define PAL_CPPI_PP_SGMII0_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII0_LOW_Q_NUM + (2*(pri)))
+#define PAL_CPPI_PP_SGMII1_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII1_LOW_Q_NUM + (2*(pri)))
+#define PAL_CPPI_PP_ATOM_HOST_RX_COMPLETE_Q_NUM(pri)                           (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_ATOM_LOW_Q_NUM + (pri))
+#define PAL_CPPI_PP_RGMII0_HOST_RX_COMPLETE_Q_NUM(pri)                         (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII0_LOW_Q_NUM + (pri))
+#define PAL_CPPI_PP_RGMII1_HOST_RX_COMPLETE_Q_NUM(pri)                         (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII1_LOW_Q_NUM + (pri))
+#define PAL_CPPI_PP_SGMII0_HOST_RX_COMPLETE_Q_NUM(pri)                         (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII0_LOW_Q_NUM + (pri))
+#define PAL_CPPI_PP_SGMII1_HOST_RX_COMPLETE_Q_NUM(pri)                         (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII1_LOW_Q_NUM + (pri))
+#define PAL_CPPI_PP_ATOM_INFRA_DMA_CH_COUNT                                    (PAL_CPPI_PP_DMA10_ATOM_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_ATOM_LOW_INFRA_RX_CH + 1)
+#define PAL_CPPI_PP_RGMII0_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_RGMII0_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_RGMII0_LOW_INFRA_RX_CH + 1)
+#define PAL_CPPI_PP_RGMII1_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_RGMII1_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_RGMII1_LOW_INFRA_RX_CH + 1)
+#define PAL_CPPI_PP_SGMII0_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_SGMII0_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_SGMII0_LOW_INFRA_RX_CH + 1)
+#define PAL_CPPI_PP_SGMII1_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_SGMII1_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_SGMII1_LOW_INFRA_RX_CH + 1)
+#define PAL_CPPI_PP_ATOM_INFRA_DMA_CH_NUM(ch)                                  (PAL_CPPI_PP_DMA10_ATOM_LOW_INFRA_RX_CH + (ch))
+#define PAL_CPPI_PP_RGMII0_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_RGMII0_LOW_INFRA_RX_CH + (ch))
+#define PAL_CPPI_PP_RGMII1_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_RGMII1_LOW_INFRA_RX_CH + (ch))
+#define PAL_CPPI_PP_SGMII0_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_SGMII0_LOW_INFRA_RX_CH + (ch))
+#define PAL_CPPI_PP_SGMII1_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_SGMII1_LOW_INFRA_RX_CH + (ch))
+#define PAL_CPPI_PP_ATOM_INFRA_HOST_FD_Q_NUM(pri)                              ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_ATOM_HI_INFRA_HOST_FD_Q_NUM)
+#define PAL_CPPI_PP_RGMII0_INFRA_HOST_FD_Q_NUM(pri)                            ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_RGMII0_HI_INFRA_HOST_FD_Q_NUM)
+#define PAL_CPPI_PP_RGMII1_INFRA_HOST_FD_Q_NUM(pri)                            ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_RGMII1_HI_INFRA_HOST_FD_Q_NUM)
+#define PAL_CPPI_PP_SGMII0_INFRA_HOST_FD_Q_NUM(pri)                            ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_SGMII0_HI_INFRA_HOST_FD_Q_NUM)
+#define PAL_CPPI_PP_SGMII1_INFRA_HOST_FD_Q_NUM(pri)                            ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_SGMII1_HI_INFRA_HOST_FD_Q_NUM)
+
+
+
+/* DOCSIS */
+#define PAL_CPPI_PP_DOCSIS_INFRA_INPUT_Q_NUM(pri)                               (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_DOCSIS_LOW_Q_NUM + (2*(pri)))
+#define PAL_CPPI_PP_DOCSIS_HOST_RX_COMPLETE_Q_NUM(pri)                          (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_DOCSIS_LOW_Q_NUM + (pri))
+#define PAL_CPPI_PP_DOCSIS_INFRA_DMA_CH_COUNT                                   (PAL_CPPI_PP_DMA10_DOCSIS_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_DOCSIS_LOW_INFRA_RX_CH + 1)
+#define PAL_CPPI_PP_DOCSIS_INFRA_DMA_CH_NUM(ch)                                 (PAL_CPPI_PP_DMA10_DOCSIS_LOW_INFRA_RX_CH + (ch))
+#define PAL_CPPI_PP_DOCSIS_INFRA_HOST_FD_Q_NUM(pri)                             (PAL_CPPI_PP_QMGR_G2_DOCSIS_LOW_INFRA_HOST_FD_Q_NUM + (pri))
+#define PAL_CPPI_PP_DOCSIS_TX_DATA_Q_NUM(pri)                                   (PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_VOICE_Q_NUM + (pri))
+#define PAL_CPPI_PP_DOCSIS_TX_DATA_Q_COUNT                                      (PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE15_LOW_Q_NUM - PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_VOICE_Q_NUM + 1)
+#define PAL_CPPI_PP_DOCSIS_RX_SOURCE_PORTS_COUNT                                (PAL_CPPI_PP_SC_QAM_RX_SOURCE_PORT - PAL_CPPI_PP_OFDM0_RX_SOURCE_PORT + 1)
+#define PAL_CPPI_PP_DOCSIS_RX_SOURCE_PORT(dsg)                                  (PAL_CPPI_PP_OFDM0_RX_SOURCE_PORT + (dsg))
+
+#ifdef CONFIG_MACH_PUMA7_FPGA_US
+#define PAL_CPPI_PP_DOCSIS_TX_DMA_CH_COUNT                          (PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM)
+#else
+#define PAL_CPPI_PP_DOCSIS_TX_DMA_CH_COUNT                          (PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM + PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CHANNELS_NUM)
+#endif
+#define PAL_CPPI_PP_DOCSIS_TX_DMA_CH_NUM(ch)                        (((ch) <  PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM)? (ch):(ch)-PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM)
+#define PAL_CPPI_PP_DOCSIS_TX_DMA_BLOCK(ch)                         (((ch) <  PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM)? PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX : PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX )
+
+#define PAL_CPPI_PP_DOCSIS_US_COP_TX_DMA_BLOCK                      ( PAL_CPPI_PP_DMA22_US_COP_TX )
+#define PAL_CPPI_PP_DOCSIS_US_COP_RX_DMA_BLOCK                      ( PAL_CPPI_PP_DMA21_US_COP_RX )
+
+/* Host --> PP */
+#define PAL_CPPI_PP_HOST2PP_Q_COUNT                                             (PAL_CPPI_PP_QMGR_G2_HOST2PP_HI_HOST_FD_Q_NUM - PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_HOST_FD_Q_NUM + 1)
+#define PAL_CPPI_PP_HOST2PP_PP_INPUT_Q_NUM(pri)                                 (PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q0 + (pri))
+#define PAL_CPPI_PP_HOST2PP_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_HOST2PP_LOW_Q_NUM + (2*(pri)))
+#define PAL_CPPI_PP_HOST2PP_INFRA_EMB_FD_Q_NUM(pri)                             (PAL_CPPI_PP_QMGR_G2_HOST2PP_INFRA_LOW_EMB_FD_Q_NUM + (pri))
+#define PAL_CPPI_PP_HOST2PP_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA11_HOST2PP_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA11_HOST2PP_LOW_INFRA_RX_CH + 1)
+#define PAL_CPPI_PP_HOST2PP_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA11_HOST2PP_LOW_INFRA_RX_CH + (ch))
+#define PAL_CPPI_PP_HOST2PP_TX_COMPLETE_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_TX_COMPLETE_Q_NUM + (pri))
+#define PAL_CPPI_PP_HOST2PP_HOST_FD_Q_NUM(pri)                                  (PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_HOST_FD_Q_NUM + (pri))
+#define PAL_CPPI_PP_HOST2PP_TX_COMPLETE_ACC_CH_NUM(pri)                         (PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE + (pri))
+#define PAL_CPPI_PP_HOST2PP_TX_COMPLETE_ACC_CH_COUNT                            (PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_LAST - PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE + 1)
+
+#ifdef CONFIG_MACH_PUMA7_FPGA
+#define PAL_CPPI_PP_TEARDOWN_FD_DESC_COUNT                                      (2 * PAL_CPPI41_NUM_DMA_BLOCK)
+#else
+#define PAL_CPPI_PP_TEARDOWN_FD_DESC_COUNT                                      (PAL_CPPI41_NUM_TOTAL_CHAN * 2 * PAL_CPPI41_NUM_DMA_BLOCK)
+#endif
+#define PAL_CPPI_PP_TEARDOWN_FD_DESC_SIZE                                       32
+
+
+#define PAL_CPPI41_SR_GBE_INFRA_FD_HOST_DESC_COUNT                  512
+#define PAL_CPPI41_SR_GBE_INFRA_FD_HOST_BUFFER_SIZE                 1600
+
+#define PAL_CPPI41_SR_GBE_HOST_RX_Q_BASE                            20
+#define PAL_CPPI41_SR_DMA_FD_TEARDOWN_Q_NUM                         PAL_CPPI_PP_QMGR_G2_TEARDOWN_FD_Q_NUM
+#define PAL_CPPI_GBE_INFRA_DMA_CH_COUNT                             2
+
+#define PAL_CPPI41_SR_GBE_TX_DATA_Q_COUNT                           1
+
+#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITIES_COUNT                    4
+#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITY_HIGH                       3
+#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITY_MEDHIGH                    2
+#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITY_MEDLOW                     1
+#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITY_LOW                        0
+
+#define PAL_CPPI41_SR_HOST_TO_PP_Q_COUNT                            PAL_CPPI_PP_HOST2PP_Q_COUNT
+
+
+/* VOICE */
+#define PAL_CPPI_PP_VOICE_DSP_C55_EMB_BD_COUNT                      256
+#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_SIZE                        PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE
+
+#if 0
+
+/************************************************************************/
+/*                                                                      */
+/*                ____ ____ ____    ____  ____  ____                    */
+/*               / ___| ___| ___|  |  _ \/ ___||  _ \                   */
+/*              | |   |___ \___ \  | | | \___ \| |_) |                  */
+/*              | |___ ___) |__) | | |_| |___) |  __/                   */
+/*               \____|____/____/  |____/|____/|_|                      */
+/*                                                                      */
+/*                                                                      */
+/************************************************************************/
+#define PAL_CPPI41_VOICE_DSP_C55_QMGR                       PAL_CPPI41_QUEUE_MGR_PARTITION_SR
+
+#define PAL_CPPI41_VOICE_DSP_C55_ACC_RX_INTV                PAL_CPPI41_VOICE_DSP_C55_ACC_RX_INTV_NUM
+#define PAL_CPPI41_VOICE_DSP_C55_ACC_RX_CHNUM               PAL_CPPI41_VOICE_DSP_C55_ACC_RX_CH_NUM
+
+#define PAL_CPPI41_VOICE_DSP_C55_INFRA_CHN                  PAL_CPPI41_SR_C55_INFRA_DMA2_TX_CH_NUM
+#define PAL_CPPI41_VOICE_DSP_C55_INFRA_DMA_ID               PAL_CPPI41_DMA_BLOCK2
+#define PAL_CPPI41_VOICE_DSP_C55_INFRA_QMGR                 PAL_CPPI41_QUEUE_MGR_PARTITION_SR
+#define PAL_CPPI41_VOICE_DSP_C55_INFRA_TD_QNUM              PAL_CPPI41_SR_DMA_FD_TEARDOWN_Q_NUM
+#define PAL_CPPI41_VOICE_DSP_C55_INFRA_INPUT_LOW_Q_NUM      (PAL_CPPI41_SR_DMA2_C55_INFRA_INPUT_LOW_Q_NUM)
+
+#ifdef CONFIG_INTEL_KERNEL_VOICE_SUPPORT
+#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_COUNT                 256
+#define PAL_CPPI41_SR_VOICE_DSP_VNI_FD_EMB_Q_COUNT            ((PAL_CPPI41_VOICE_DSP_C55_EMB_BD_COUNT) / 2)
+#define PAL_CPPI41_SR_VOICE_INFRA_FD_EMB_Q_COUNT              ((PAL_CPPI41_VOICE_DSP_C55_EMB_BD_COUNT) / 2)
+#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_SIZE                  64
+#else
+#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_COUNT                 0
+#define PAL_CPPI41_SR_VOICE_DSP_VNI_FD_EMB_Q_COUNT            0
+#define PAL_CPPI41_SR_VOICE_INFRA_FD_EMB_Q_COUNT              0
+#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_SIZE                  0
+#endif
+
+
+#define PAL_CPPI41_VOICE_DSP_C55_INPUT_QNUM         PAL_CPPI41_SR_VOICE_DSP_C55_INPUT_Q_NUM
+
+#define PAL_CPPI41_VOICE_DSP_C55_HOST_RX_Q_NUM      PAL_CPPI41_SR_VOICE_DSP_C55_HOST_RX_Q_NUM
+
+
+#define PAL_CPPI41_VOICE_NI_OUTPUT_QNUM             PAL_CPPI41_SR_HOST_TO_QPDSP_EMB_TYPE_Q_NUM(PAL_CPPI4x_PRTY_HIGH)
+#endif
+
+#endif
+
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_cppi_usqmgr_q.h
@@ -0,0 +1,574 @@
+/*
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+  Contact Information:
+    Intel Corporation
+    2200 Mission College Blvd.
+    Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+
+*/
+
+#define PAL_CPPI_MAC_US_QMGR_DOCSIS_Q_LIST      \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_0_Q_HIGH_ID )               /*   Q0     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_0_Q_LOW_ID  )               /*   Q1     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_1_Q_HIGH_ID )               /*   Q2     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_1_Q_LOW_ID  )               /*   Q3     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_2_Q_HIGH_ID )               /*   Q4     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_2_Q_LOW_ID  )               /*   Q5     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_3_Q_HIGH_ID )               /*   Q6     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_3_Q_LOW_ID  )               /*   Q7     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_4_Q_HIGH_ID )               /*   Q8     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_4_Q_LOW_ID  )               /*   Q9     */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_5_Q_HIGH_ID )               /*   Q10    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_5_Q_LOW_ID  )               /*   Q11    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_6_Q_HIGH_ID )               /*   Q12    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_6_Q_LOW_ID  )               /*   Q13    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_7_Q_HIGH_ID )               /*   Q14    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_7_Q_LOW_ID  )               /*   Q15    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_8_Q_HIGH_ID )               /*   Q16    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_8_Q_LOW_ID  )               /*   Q17    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_9_Q_HIGH_ID )               /*   Q18    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_9_Q_LOW_ID  )               /*   Q19    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_10_Q_HIGH_ID )              /*   Q20    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_10_Q_LOW_ID  )              /*   Q21    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_11_Q_HIGH_ID )              /*   Q22    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_11_Q_LOW_ID  )              /*   Q23    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_12_Q_HIGH_ID )              /*   Q24    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_12_Q_LOW_ID  )              /*   Q25    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_13_Q_HIGH_ID )              /*   Q26    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_13_Q_LOW_ID  )              /*   Q27    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_14_Q_HIGH_ID )              /*   Q28    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_14_Q_LOW_ID  )              /*   Q29    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_15_Q_HIGH_ID )              /*   Q30    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_15_Q_LOW_ID  )              /*   Q31    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_16_Q_HIGH_ID )              /*   Q32    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_16_Q_LOW_ID  )              /*   Q33    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_17_Q_HIGH_ID )              /*   Q34    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_17_Q_LOW_ID  )              /*   Q35    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_18_Q_HIGH_ID )              /*   Q36    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_18_Q_LOW_ID  )              /*   Q37    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_19_Q_HIGH_ID )              /*   Q38    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_19_Q_LOW_ID  )              /*   Q39    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_20_Q_HIGH_ID )              /*   Q40    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_20_Q_LOW_ID  )              /*   Q41    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_21_Q_HIGH_ID )              /*   Q42    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_21_Q_LOW_ID  )              /*   Q43    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_22_Q_HIGH_ID )              /*   Q44    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_22_Q_LOW_ID  )              /*   Q45    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_23_Q_HIGH_ID )              /*   Q46    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_23_Q_LOW_ID  )              /*   Q47    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_24_Q_HIGH_ID )              /*   Q48    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_24_Q_LOW_ID  )              /*   Q49    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_25_Q_HIGH_ID )              /*   Q50    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_25_Q_LOW_ID  )              /*   Q51    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_26_Q_HIGH_ID )              /*   Q52    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_26_Q_LOW_ID  )              /*   Q53    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_27_Q_HIGH_ID )              /*   Q54    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_27_Q_LOW_ID  )              /*   Q55    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_28_Q_HIGH_ID )              /*   Q56    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_28_Q_LOW_ID  )              /*   Q57    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_29_Q_HIGH_ID )              /*   Q58    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_29_Q_LOW_ID  )              /*   Q59    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_30_Q_HIGH_ID )              /*   Q60    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_30_Q_LOW_ID  )              /*   Q61    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_31_Q_HIGH_ID )              /*   Q62    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_31_Q_LOW_ID  )              /*   Q63    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_32_Q_HIGH_ID )              /*   Q64    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_32_Q_LOW_ID  )              /*   Q65    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_33_Q_HIGH_ID )              /*   Q66    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_33_Q_LOW_ID  )              /*   Q67    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_34_Q_HIGH_ID )              /*   Q68    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_34_Q_LOW_ID  )              /*   Q69    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_35_Q_HIGH_ID )              /*   Q70    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_35_Q_LOW_ID  )              /*   Q71    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_36_Q_HIGH_ID )              /*   Q72    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_36_Q_LOW_ID  )              /*   Q73    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_37_Q_HIGH_ID )              /*   Q74    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_37_Q_LOW_ID  )              /*   Q75    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_38_Q_HIGH_ID )              /*   Q76    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_38_Q_LOW_ID  )              /*   Q77    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_39_Q_HIGH_ID )              /*   Q78    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_39_Q_LOW_ID  )              /*   Q79    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_40_Q_HIGH_ID )              /*   Q80    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_40_Q_LOW_ID  )              /*   Q81    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_41_Q_HIGH_ID )              /*   Q82    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_41_Q_LOW_ID  )              /*   Q83    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_42_Q_HIGH_ID )              /*   Q84    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_42_Q_LOW_ID  )              /*   Q85    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_43_Q_HIGH_ID )              /*   Q86    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_43_Q_LOW_ID  )              /*   Q87    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_44_Q_HIGH_ID )              /*   Q88    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_44_Q_LOW_ID  )              /*   Q89    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_45_Q_HIGH_ID )              /*   Q90    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_45_Q_LOW_ID  )              /*   Q91    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_46_Q_HIGH_ID )              /*   Q92    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_46_Q_LOW_ID  )              /*   Q93    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_47_Q_HIGH_ID )              /*   Q94    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_47_Q_LOW_ID  )              /*   Q95    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_48_Q_HIGH_ID )              /*   Q96    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_48_Q_LOW_ID  )              /*   Q97    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_49_Q_HIGH_ID )              /*   Q98    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_49_Q_LOW_ID  )              /*   Q99    */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_50_Q_HIGH_ID )              /*   Q100   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_50_Q_LOW_ID  )              /*   Q101   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_51_Q_HIGH_ID )              /*   Q102   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_51_Q_LOW_ID  )              /*   Q103   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_52_Q_HIGH_ID )              /*   Q104   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_52_Q_LOW_ID  )              /*   Q105   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_53_Q_HIGH_ID )              /*   Q106   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_53_Q_LOW_ID  )              /*   Q107   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_54_Q_HIGH_ID )              /*   Q108   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_54_Q_LOW_ID  )              /*   Q109   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_55_Q_HIGH_ID )              /*   Q110   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_55_Q_LOW_ID  )              /*   Q111   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_56_Q_HIGH_ID )              /*   Q112   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_56_Q_LOW_ID  )              /*   Q113   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_57_Q_HIGH_ID )              /*   Q114   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_57_Q_LOW_ID  )              /*   Q115   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_58_Q_HIGH_ID )              /*   Q116   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_58_Q_LOW_ID  )              /*   Q117   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_59_Q_HIGH_ID )              /*   Q118   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_59_Q_LOW_ID  )              /*   Q119   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_60_Q_HIGH_ID )              /*   Q120   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_60_Q_LOW_ID  )              /*   Q121   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_61_Q_HIGH_ID )              /*   Q122   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_61_Q_LOW_ID  )              /*   Q123   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_62_Q_HIGH_ID )              /*   Q124   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_62_Q_LOW_ID  )              /*   Q125   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_63_Q_HIGH_ID )              /*   Q126   */ \
+PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_63_Q_LOW_ID  )              /*   Q127   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE0_Q_MGMT_ID    )              /*   Q128   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE0_Q_TDOX_ID    )              /*   Q129   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE0_Q_HIGH_ID    )              /*   Q130   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE0_Q_LOW_ID     )              /*   Q131   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE1_Q_MGMT_ID    )              /*   Q132   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE1_Q_TDOX_ID    )              /*   Q133   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE1_Q_HIGH_ID    )              /*   Q134   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE1_Q_LOW_ID     )              /*   Q135   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE2_Q_MGMT_ID    )              /*   Q136   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE2_Q_TDOX_ID    )              /*   Q137   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE2_Q_HIGH_ID    )              /*   Q138   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE2_Q_LOW_ID     )              /*   Q139   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE3_Q_MGMT_ID    )              /*   Q140   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE3_Q_TDOX_ID    )              /*   Q141   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE3_Q_HIGH_ID    )              /*   Q142   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE3_Q_LOW_ID     )              /*   Q143   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE4_Q_MGMT_ID    )              /*   Q144   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE4_Q_TDOX_ID    )              /*   Q145   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE4_Q_HIGH_ID    )              /*   Q146   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE4_Q_LOW_ID     )              /*   Q147   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE5_Q_MGMT_ID    )              /*   Q148   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE5_Q_TDOX_ID    )              /*   Q149   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE5_Q_HIGH_ID    )              /*   Q150   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE5_Q_LOW_ID     )              /*   Q151   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE6_Q_MGMT_ID    )              /*   Q152   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE6_Q_TDOX_ID    )              /*   Q153   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE6_Q_HIGH_ID    )              /*   Q154   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE6_Q_LOW_ID     )              /*   Q155   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE7_Q_MGMT_ID    )              /*   Q156   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE7_Q_TDOX_ID    )              /*   Q157   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE7_Q_HIGH_ID    )              /*   Q158   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE7_Q_LOW_ID     )              /*   Q159   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE8_Q_MGMT_ID    )              /*   Q160   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE8_Q_TDOX_ID    )              /*   Q161   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE8_Q_HIGH_ID    )              /*   Q162   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE8_Q_LOW_ID     )              /*   Q163   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE9_Q_MGMT_ID    )              /*   Q164   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE9_Q_TDOX_ID    )              /*   Q165   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE9_Q_HIGH_ID    )              /*   Q166   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE9_Q_LOW_ID     )              /*   Q167   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE10_Q_MGMT_ID   )              /*   Q168   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE10_Q_TDOX_ID   )              /*   Q169   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE10_Q_HIGH_ID   )              /*   Q170   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE10_Q_LOW_ID    )              /*   Q171   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE11_Q_MGMT_ID   )              /*   Q172   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE11_Q_TDOX_ID   )              /*   Q173   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE11_Q_HIGH_ID   )              /*   Q174   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE11_Q_LOW_ID    )              /*   Q175   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE12_Q_MGMT_ID   )              /*   Q176   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE12_Q_TDOX_ID   )              /*   Q177   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE12_Q_HIGH_ID   )              /*   Q178   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE12_Q_LOW_ID    )              /*   Q179   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE13_Q_MGMT_ID   )              /*   Q180   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE13_Q_TDOX_ID   )              /*   Q181   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE13_Q_HIGH_ID   )              /*   Q182   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE13_Q_LOW_ID    )              /*   Q183   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE14_Q_MGMT_ID   )              /*   Q184   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE14_Q_TDOX_ID   )              /*   Q185   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE14_Q_HIGH_ID   )              /*   Q186   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE14_Q_LOW_ID    )              /*   Q187   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE15_Q_MGMT_ID   )              /*   Q188   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE15_Q_TDOX_ID   )              /*   Q189   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE15_Q_HIGH_ID   )              /*   Q190   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE15_Q_LOW_ID    )              /*   Q191   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS0_Q_ID        )              /*   Q192   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS1_Q_ID        )              /*   Q193   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS2_Q_ID        )              /*   Q194   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS3_Q_ID        )              /*   Q195   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS4_Q_ID        )              /*   Q196   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS5_Q_ID        )              /*   Q197   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS6_Q_ID        )              /*   Q198   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS7_Q_ID        )              /*   Q199   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS8_Q_ID        )              /*   Q200   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS9_Q_ID        )              /*   Q201   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS10_Q_ID       )              /*   Q202   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS11_Q_ID       )              /*   Q203   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS12_Q_ID       )              /*   Q204   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS13_Q_ID       )              /*   Q205   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS14_Q_ID       )              /*   Q206   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS15_Q_ID       )              /*   Q207   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS16_Q_ID       )              /*   Q208   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS17_Q_ID       )              /*   Q209   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS18_Q_ID       )              /*   Q210   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS19_Q_ID       )              /*   Q211   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS20_Q_ID       )              /*   Q212   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS21_Q_ID       )              /*   Q213   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS22_Q_ID       )              /*   Q214   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS23_Q_ID       )              /*   Q215   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS24_Q_ID       )              /*   Q216   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS25_Q_ID       )              /*   Q217   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS26_Q_ID       )              /*   Q218   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS27_Q_ID       )              /*   Q219   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS28_Q_ID       )              /*   Q220   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS29_Q_ID       )              /*   Q221   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS30_Q_ID       )              /*   Q222   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS31_Q_ID       )              /*   Q223   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS32_Q_ID       )              /*   Q224   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS33_Q_ID       )              /*   Q225   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS34_Q_ID       )              /*   Q226   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS35_Q_ID       )              /*   Q227   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS36_Q_ID       )              /*   Q228   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS37_Q_ID       )              /*   Q229   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS38_Q_ID       )              /*   Q230   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS39_Q_ID       )              /*   Q231   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS40_Q_ID       )              /*   Q232   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS41_Q_ID       )              /*   Q233   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS42_Q_ID       )              /*   Q234   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS43_Q_ID       )              /*   Q235   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS44_Q_ID       )              /*   Q236   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS45_Q_ID       )              /*   Q237   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS46_Q_ID       )              /*   Q238   */ \
+PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS47_Q_ID       )              /*   Q239   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_0         )              /*   Q240   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_1         )              /*   Q241   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_2         )              /*   Q242   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_3         )              /*   Q243   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_4         )              /*   Q244   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_5         )              /*   Q245   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_6         )              /*   Q246   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_7         )              /*   Q247   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_8         )              /*   Q248   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_9         )              /*   Q249   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_10        )              /*   Q250   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_11        )              /*   Q251   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_12        )              /*   Q252   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_13        )              /*   Q253   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_14        )              /*   Q254   */ \
+PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_15        )              /*   Q255   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM0_ID              )              /*   Q256   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM1_ID              )              /*   Q257   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM2_ID              )              /*   Q258   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM3_ID              )              /*   Q259   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_OFDMA0_ID            )              /*   Q260   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM4_ID              )              /*   Q261   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM5_ID              )              /*   Q262   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM6_ID              )              /*   Q263   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM7_ID              )              /*   Q264   */ \
+PAL_CPPI_QMGR_Q_ADD( TX_MAC_OFDMA1_ID            )              /*   Q265   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q266_ID         )              /*   Q266   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q267_ID         )              /*   Q267   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q268_ID         )              /*   Q268   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q269_ID         )              /*   Q269   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q270_ID         )              /*   Q270   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q271_ID         )              /*   Q271   */ \
+PAL_CPPI_QMGR_Q_ADD( FRAG_DIVERT_TMP_Q_ID        )              /*   Q272   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC_FD_EMB_ID            )              /*   Q273   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC_FD_DLS_MONOLITIC_ID  )              /*   Q274   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC_FD_MONOLITIC_ID      )              /*   Q275   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q276_ID         )              /*   Q276   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q277_ID         )              /*   Q277   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q278_ID         )              /*   Q278   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q279_ID         )              /*   Q279   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC_DLS_COMMAND_FROM_EXT_APP_ID )       /*   Q280   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q281_ID         )              /*   Q281   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q282_ID         )              /*   Q282   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q283_ID         )              /*   Q283   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q284_ID         )              /*   Q284   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q285_ID         )              /*   Q285   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q286_ID         )              /*   Q286   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q287_ID         )              /*   Q287   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q288_ID         )              /*   Q288   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q289_ID         )              /*   Q289   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q290_ID         )              /*   Q290   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q291_ID         )              /*   Q291   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q292_ID         )              /*   Q292   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q293_ID         )              /*   Q293   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q294_ID         )              /*   Q294   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q295_ID         )              /*   Q295   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q296_ID         )              /*   Q296   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q297_ID         )              /*   Q297   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q298_ID         )              /*   Q298   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q299_ID         )              /*   Q299   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q300_ID         )              /*   Q300   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q301_ID         )              /*   Q301   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q302_ID         )              /*   Q302   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q303_ID         )              /*   Q303   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q304_ID         )              /*   Q304   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q305_ID         )              /*   Q305   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q306_ID         )              /*   Q306   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q307_ID         )              /*   Q307   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q308_ID         )              /*   Q308   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q309_ID         )              /*   Q309   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q310_ID         )              /*   Q310   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q311_ID         )              /*   Q311   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q312_ID         )              /*   Q312   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q313_ID         )              /*   Q313   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q314_ID         )              /*   Q314   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q315_ID         )              /*   Q315   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q316_ID         )              /*   Q316   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q317_ID         )              /*   Q317   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q318_ID         )              /*   Q318   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q319_ID         )              /*   Q319   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q320_ID         )              /*   Q320   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q321_ID         )              /*   Q321   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q322_ID         )              /*   Q322   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q323_ID         )              /*   Q323   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q324_ID         )              /*   Q324   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q325_ID         )              /*   Q325   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q326_ID         )              /*   Q326   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q327_ID         )              /*   Q327   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q328_ID         )              /*   Q328   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q329_ID         )              /*   Q329   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q330_ID         )              /*   Q330   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q331_ID         )              /*   Q331   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q332_ID         )              /*   Q332   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q333_ID         )              /*   Q333   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q334_ID         )              /*   Q334   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q335_ID         )              /*   Q335   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q336_ID         )              /*   Q336   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q337_ID         )              /*   Q337   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q338_ID         )              /*   Q338   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q339_ID         )              /*   Q339   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q340_ID         )              /*   Q340   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q341_ID         )              /*   Q341   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q342_ID         )              /*   Q342   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q343_ID         )              /*   Q343   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q344_ID         )              /*   Q344   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q345_ID         )              /*   Q345   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q346_ID         )              /*   Q346   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q347_ID         )              /*   Q347   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q348_ID         )              /*   Q348   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q349_ID         )              /*   Q349   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q350_ID         )              /*   Q350   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q351_ID         )              /*   Q351   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q352_ID         )              /*   Q352   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q353_ID         )              /*   Q353   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q354_ID         )              /*   Q354   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q355_ID         )              /*   Q355   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q356_ID         )              /*   Q356   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q357_ID         )              /*   Q357   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q358_ID         )              /*   Q358   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q359_ID         )              /*   Q359   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q360_ID         )              /*   Q360   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q361_ID         )              /*   Q361   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q362_ID         )              /*   Q362   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q363_ID         )              /*   Q363   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q364_ID         )              /*   Q364   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q365_ID         )              /*   Q365   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q366_ID         )              /*   Q366   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q367_ID         )              /*   Q367   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q368_ID         )              /*   Q368   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q369_ID         )              /*   Q369   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q370_ID         )              /*   Q370   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q371_ID         )              /*   Q371   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q372_ID         )              /*   Q372   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q373_ID         )              /*   Q373   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q374_ID         )              /*   Q374   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q375_ID         )              /*   Q375   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q376_ID         )              /*   Q376   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q377_ID         )              /*   Q377   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q378_ID         )              /*   Q378   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q379_ID         )              /*   Q379   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q380_ID         )              /*   Q380   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q381_ID         )              /*   Q381   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q382_ID         )              /*   Q382   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q383_ID         )              /*   Q383   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q384_ID         )              /*   Q384   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q385_ID         )              /*   Q385   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q386_ID         )              /*   Q386   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q387_ID         )              /*   Q387   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q388_ID         )              /*   Q388   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q389_ID         )              /*   Q389   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q390_ID         )              /*   Q390   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q391_ID         )              /*   Q391   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q392_ID         )              /*   Q392   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q393_ID         )              /*   Q393   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q394_ID         )              /*   Q394   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q395_ID         )              /*   Q395   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q396_ID         )              /*   Q396   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q397_ID         )              /*   Q397   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q398_ID         )              /*   Q398   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q399_ID         )              /*   Q399   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q400_ID         )              /*   Q400   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q401_ID         )              /*   Q401   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q402_ID         )              /*   Q402   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q403_ID         )              /*   Q403   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q404_ID         )              /*   Q404   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q405_ID         )              /*   Q405   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q406_ID         )              /*   Q406   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q407_ID         )              /*   Q407   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q408_ID         )              /*   Q408   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q409_ID         )              /*   Q409   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q410_ID         )              /*   Q410   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q411_ID         )              /*   Q411   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q412_ID         )              /*   Q412   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q413_ID         )              /*   Q413   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q414_ID         )              /*   Q414   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q415_ID         )              /*   Q415   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q416_ID         )              /*   Q416   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q417_ID         )              /*   Q417   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q418_ID         )              /*   Q418   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q419_ID         )              /*   Q419   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q420_ID         )              /*   Q420   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q421_ID         )              /*   Q421   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q422_ID         )              /*   Q422   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q423_ID         )              /*   Q423   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q424_ID         )              /*   Q424   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q425_ID         )              /*   Q425   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q426_ID         )              /*   Q426   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q427_ID         )              /*   Q427   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q428_ID         )              /*   Q428   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q429_ID         )              /*   Q429   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q430_ID         )              /*   Q430   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q431_ID         )              /*   Q431   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q432_ID         )              /*   Q432   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q433_ID         )              /*   Q433   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q434_ID         )              /*   Q434   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q435_ID         )              /*   Q435   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q436_ID         )              /*   Q436   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q437_ID         )              /*   Q437   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q438_ID         )              /*   Q438   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q439_ID         )              /*   Q439   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q440_ID         )              /*   Q440   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q441_ID         )              /*   Q441   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q442_ID         )              /*   Q442   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q443_ID         )              /*   Q443   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q444_ID         )              /*   Q444   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q445_ID         )              /*   Q445   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q446_ID         )              /*   Q446   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q447_ID         )              /*   Q447   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q448_ID         )              /*   Q448   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q449_ID         )              /*   Q449   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q450_ID         )              /*   Q450   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q451_ID         )              /*   Q451   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q452_ID         )              /*   Q452   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q453_ID         )              /*   Q453   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q454_ID         )              /*   Q454   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q455_ID         )              /*   Q455   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q456_ID         )              /*   Q456   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q457_ID         )              /*   Q457   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q458_ID         )              /*   Q458   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q459_ID         )              /*   Q459   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q460_ID         )              /*   Q460   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q461_ID         )              /*   Q461   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q462_ID         )              /*   Q462   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q463_ID         )              /*   Q463   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q464_ID         )              /*   Q464   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q465_ID         )              /*   Q465   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q466_ID         )              /*   Q466   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q467_ID         )              /*   Q467   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q468_ID         )              /*   Q468   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q469_ID         )              /*   Q469   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q470_ID         )              /*   Q470   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q471_ID         )              /*   Q471   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q472_ID         )              /*   Q472   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q473_ID         )              /*   Q473   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q474_ID         )              /*   Q474   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q475_ID         )              /*   Q475   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q476_ID         )              /*   Q476   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q477_ID         )              /*   Q477   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q478_ID         )              /*   Q478   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q479_ID         )              /*   Q479   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q480_ID         )              /*   Q480   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q481_ID         )              /*   Q481   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q482_ID         )              /*   Q482   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q483_ID         )              /*   Q483   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q484_ID         )              /*   Q484   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q485_ID         )              /*   Q485   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q486_ID         )              /*   Q486   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q487_ID         )              /*   Q487   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q488_ID         )              /*   Q488   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q489_ID         )              /*   Q489   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q490_ID         )              /*   Q490   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q491_ID         )              /*   Q491   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q492_ID         )              /*   Q492   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q493_ID         )              /*   Q493   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q494_ID         )              /*   Q494   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q495_ID         )              /*   Q495   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q496_ID         )              /*   Q496   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q497_ID         )              /*   Q497   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q498_ID         )              /*   Q498   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q499_ID         )              /*   Q499   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q500_ID         )              /*   Q500   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q501_ID         )              /*   Q501   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q502_ID         )              /*   Q502   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q503_ID         )              /*   Q503   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q504_ID         )              /*   Q504   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q505_ID         )              /*   Q505   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q506_ID         )              /*   Q506   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q507_ID         )              /*   Q507   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q508_ID         )              /*   Q508   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q509_ID         )              /*   Q509   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q510_ID         )              /*   Q510   */ \
+PAL_CPPI_QMGR_Q_ADD( US_MAC______Q511_ID         )              /*   Q511   */
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_cru_ctrl.h
@@ -0,0 +1,125 @@
+/*
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+#include <asm-generic/ioctls.h>
+#ifndef _PUMA7_CRU_H
+#define _PUMA7_CRU_H
+
+/** \enum PAL_SYS_CRU_MODULE_T
+    \brief  Enum for modules which can do Power an Reset
+            management using CRU. Use these defines for all Pal
+            APIs. CRU - Clock and Reset UNIT One per module (in
+            some cases more than one) gate the clocks for power
+            saving, and module reset controllability.
+            The Output clocks from the pll's are connected to
+            the CRU module which implemented clock gating and
+            reset assertion for the IP modules.
+*/
+typedef enum PAL_SYS_CRU_MODULE_tag       /* NOTE: the enum list is based on the document "NET IP Clock Control, Revision 0.5" */
+{
+ /* 0 */   CRU_NUM_ARM11,                 /* ATOM must enable this module's clocks to take ARM11 out of reset, after it uses DOCSIS_CNTL register to take Docsis IP out of reset */
+ /* 1 */   CRU_NUM_C55,
+ /* 2 */   CRU_NUM_I2C_W_CONTROLLER,
+ /* 3 */   CRU_NUM_DOCSIS_MAC0,
+ /* 4 */   CRU_NUM_ARM11_L2,
+ /* 5 */   CRU_NUM_DOCSIS_PHY0,            /* docsis_phy_ofdm */
+ /* 6 */   CRU_NUM_DOCSIS_PHY1,            /* docsis_phy_legacy */
+ /* 7 */   CRU_NUM_PKT_PROCESSOR,
+ /* 8 */   CRU_NUM_ATOM_INTC,
+ /* 9 */   CRU_NUM_DOCSIS_IP_INFRA,        /* This module's clocks are enabled by defualt */
+ /* 10 */  CRU_NUM_BBU,
+ /* 11 */  CRU_NUM_WDT,
+ /* 12 */  CRU_NUM_RAM,                    /* This module's clocks are enabled by defualt */
+ /* 13 */  CRU_NUM_TIMER0,
+ /* 14 */  CRU_NUM_TIMER1,
+ /* 15 */  CRU_NUM_TIMER2,
+ /* 16 */  CRU_NUM_UART0,
+ /* 17 */  CRU_NUM_UART1,
+ /* 18 */  CRU_NUM_UART2,
+ /* 19 */  CRU_NUM_CPSPDMA0,
+ /* 20 */  CRU_NUM_CPSPDMA1,
+ /* 21 */  CRU_NUM_BOOT_CFG,               /* This module's clocks are enabled by defualt */
+ /* 22 */  CRU_NUM_TDM00,
+ /* 23 */  CRU_NUM_TDM01,
+ /* 24 */  CRU_NUM_TDM10,
+ /* 25 */  CRU_NUM_TDM11,
+ /* 26 */  CRU_NUM_DSP_PROXY,
+ /* 27 */  CRU_NUM_DSP_INC,
+ /* 28 */  CRU_NUM_I2C,
+ /* 29 */  CRU_NUM_PREF_MON,
+ /* 30 */  CRU_NUM_RESERVED,
+ /* 31 */  CRU_NUM_MOCA0,
+ /* 32 */  CRU_NUM_MOCA1,
+ /* 33 */  CRU_NUM_MOCA2,
+ /* 34 */  CRU_NUM_C55_L2_CACHE,
+ /* 35 */  CRU_NUM_GPIO96,
+ /* 36 */  CRU_NUM_CNT64_4_COUNTERS,
+ /* 37 */  CRU_NUM_MAIN_SSX,
+ /* 38 */  CRU_NUM_GBE,
+ /* 39 */  CRU_NUM_UART3,
+ /* 40 */  CRU_NUM_TDM20,
+ /* 41 */  CRU_NUM_TDM21,
+ /* 42 */  CRU_NUM_SPI_MASTER,
+ /* 43 */  CRU_MAX,
+}PAL_SYS_CRU_MODULE_T;
+
+#endif /* _PUMA7_CRU_H */
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_interrupts.h
@@ -0,0 +1,180 @@
+/*
+ *
+ * puma7_interrups.h
+ * Description:
+ * all puma7 interrupts related information
+ *
+
+  This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014-2015 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014-2015 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+#ifndef __PUMA7_INTERRUPTS_H
+#define __PUMA7_INTERRUPTS_H
+
+                                                    /*----------------------------------------------------
+                                                     * Puma7 Interrupt Map
+                                                     *--------------------------------------------------*/
+typedef enum                                        // Int | Acronym         | Type              | Source                  | Signal Name
+{                                                   // ===================================================================================================
+    AVALANCHE_CPSDMA0_RX_INT,                       // 0   | CPSDMA0RXINT    | Active high pulse | CPSDMA0                 | cpspdma0_rx_int
+    AVALANCHE_CPSDMA0_TX_INT,                       // 1   | CPSDMA0TXINT    | Active high pulse | pulCPSDMA0              | cpspdma0_tx_int
+    AVALANCHE_CPSDMA1_RX_INT,                       // 2   | CPSDMA1RXINT    | Active high pulse | pulCPSDMA1              | cpspdma1_rx_int
+    AVALANCHE_CPSDMA1_TX_INT,                       // 3   | CPSDMA1TXINT    | Active high pulse | pulCPSDMA1              | cpspdma1_tx_int
+    AVALANCHE_I2C_INT,                              // 4   | IICINT          | Active high level | levIIC                  | iicm_intr
+    AVALANCHE_TIMER_0_INT,                          // 5   | TINT0           | Active high pulse | pulTimer0               | timer0_intr
+    AVALANCHE_TIMER_1_INT,                          // 6   | TINT1           | Active high pulse | pulTimer1               | timer1_intr
+    AVALANCHE_UART0_INT,                            // 7   | UARTINT0        | Active high level | levUart0                | uart0_intr
+    AVALANCHE_UART1_INT,                            // 8   | UARTINT1        | Active high level | levUart1                | uart1_intr
+    AVALANCHE_UART2_INT,                            // 9   | UARTINT2        | Active high level | levUart2                | uart2_intr
+    AVALANCHE_TIMER_2_INT,                          // 10  | TINT2           | Active high pulse | pulTimer2               | timer2_intr
+    AVALANCHE_INT_11,                               // 11  | I2C controller  | Active high level | levI2C (second)         | i2c_intr
+    AVALANCHE_INT_12,                               // 12  | ZDSINT          | Active low level  | Zsi                     | zds_lowpin_int_n_sync
+    AVALANCHE_CPU_SW_INT,                           // 13  | CPUSWINT        | Active high pulse | boot config             | cpu_sw_intr
+    AVALANCHE_INT_14,                               // 14  | EXT_DECT_INT    | Active high level | external DECT           | ext_dect_int_in/pad_dect_irq_gpio_090_o_di
+    AVALANCHE_CODEC_SPI_INT,                        // 15  | EXT_SLAC_INT    | Active high level | external SLAC           | ext_slac_int_in/pad_codec_int_gpio_093_o_di
+    AVALANCHE_INT_16,                               // 16  | BBUINT          | Active high level | BBU Ctrl                | bbu_intr
+    PHY_PGA_GRT_IRQ_NUM_PUMA7,                      // 17  | EPGAINT         | Active high level | PHY                     | epga_we_n_sync
+    AVALANCHE_INT_18,                               // 18  | ATTINT          | Active high level | SSX- address translator | att_interrupt_sync
+    AVALANCHE_INT_19,                               // 19  | I2C controller  | Active high pulse | I2C controller          | i2c_ctrl_trans_end_intr
+    MAC_UCD_INT_IRQ_NUM,                            // 20  | DMACNWEUCD      | Active high level | Docsis MAC              | dmac_top_hst_new_ucd_int_sync
+    MAC_DS_FW_INT_IRQ_NUM,                          // 21  | DMACPDSP        | Active high level | Docsis MAC              | dmac_top_pdsp_int_sync
+    MAC_US_FW_INT_IRQ_NUM,                          // 22  | DMACARMINT      | Active high level | Docsis MAC              | dmac_top_arm_int_sync
+    PHY_INT_IRQ_NUM,                                // 23  | DPHYINT         | Active high level | Docsis PHY              | docsis_phy_interrupt
+    AVALANCHE_INTD_BASE_INT,                        // 24  | SRTR_INTD0      | Active high level | packet Processor        | srtr_intr_0
+    AVALANCHE_INT_25,                               // 25  | SRTR_INTD1      | Active high level | packet Processor        | srtr_intr_1
+    AVALANCHE_INT_26,                               // 26  | SRTR_INTD2      | Active high level | packet Processor        | srtr_intr_2
+    AVALANCHE_INT_27,                               // 27  | SRTR_INTD3      | Active high level | packet Processor        | srtr_intr_3
+    AVALANCHE_INT_28,                               // 28  | SRTR_INTD4      | Active high level | packet Processor        | srtr_intr_4
+    AVALANCHE_INT_29,                               // 29  | SRTR_INTD5      | Active high level | packet Processor        | srtr_intr_5
+    AVALANCHE_INT_30,                               // 30  | SRTR_INTD6      | Active high level | packet Processor        | srtr_intr_6
+    AVALANCHE_INT_31,                               // 31  | SRTR_INTD7      | Active high level | packet Processor        | srtr_intr_7
+    AVALANCHE_INT_32,                               // 32  | SRTR_INTD8      | Active high level | packet Processor        | srtr_intr_8
+    AVALANCHE_INT_33,                               // 33  | SRTR_INTD9      | Active high level | packet Processor        | srtr_intr_9
+    AVALANCHE_INT_34,                               // 34  | SRTR_INTD10     | Active high level | packet Processor        | srtr_intr_10
+    AVALANCHE_INT_35,                               // 35  | SRTR_INTD11     | Active high level | packet Processor        | srtr_intr_11
+    AVALANCHE_INT_36,                               // 36  | SRTR_INTD12     | Active high level | packet Processor        | srtr_intr_12
+    AVALANCHE_INT_37,                               // 37  | SRTR_INTD13     | Active high level | packet Processor        | srtr_intr_13
+    AVALANCHE_INT_38,                               // 38  | SRTR_INTD14     | Active high level | packet Processor        | srtr_intr_14
+    AVALANCHE_INT_39,                               // 39  | SRTR_INTD15     | Active high level | packet Processor        | srtr_intr_15
+    AVALANCHE_INTD1_BASE_INT,                       // 40  | SRTR_INTD16     | Active high level | packet Processor        | srtr_intr_16
+    AVALANCHE_INT_41,                               // 41  | SRTR_INTD17     | Active high level | packet Processor        | srtr_intr_17
+    AVALANCHE_INT_42,                               // 42  | SRTR_INTD18     | Active high level | packet Processor        | srtr_intr_18
+    AVALANCHE_INT_43,                               // 43  | SRTR_INTD19     | Active high level | packet Processor        | srtr_intr_19
+    AVALANCHE_INT_44,                               // 44  | SRTR_INTD20     | Active high level | packet Processor        | srtr_intr_20
+    AVALANCHE_INT_45,                               // 45  | SRTR_INTD21     | Active high level | packet Processor        | srtr_intr_21
+    AVALANCHE_INT_46,                               // 46  | SRTR_INTD22     | Active high level | packet Processor        | srtr_intr_22
+    AVALANCHE_INT_47,                               // 47  | SRTR_INTD23     | Active high level | packet Processor        | srtr_intr_23
+    AVALANCHE_INT_48,                               // 48  | SRTR_INTD24     | Active high level | packet Processor        | srtr_intr_24
+    AVALANCHE_INT_49,                               // 49  | SRTR_INTD25     | Active high level | packet Processor        | srtr_intr_25
+    AVALANCHE_INT_50,                               // 50  | SRTR_INTD26     | Active high level | packet Processor        | srtr_intr_26
+    AVALANCHE_INT_51,                               // 51  | SRTR_INTD27     | Active high level | packet Processor        | srtr_intr_27
+    AVALANCHE_INT_52,                               // 52  | DBG_TRC_INTR    | Active high level | debug HW module         | dbg_intr
+    AVALANCHE_INT_53,                               // 53  | IA_SPI_INTR     | Active high level |                         | ia2netip_spi_intr
+    AVALANCHE_INT_54,                               // 54  | IA_EMMC1_INTR   | Active high level |                         | ia2netip_emmc1_intr
+    AVALANCHE_EMMC_INT,                             // 55  | IA_EMMC0_INTR   | Active high level |                         | ia2netip_emmc0_intr
+    AVALANCHE_INT_56,                               // 56  | GPINT0          | Active low level  | DSPINTC                 | gp_intr_reg_out[0]
+    AVALANCHE_INT_57,                               // 57  | SPI_INTR        | Active high level | SPI_INTR                | spi_master_interrupt
+    AVALANCHE_PP_EVENT_INT,                         // 58  | PPEVENT-INTR    | Active high level | PP to ARM11             | ext_dect_int_in_sync
+    AVALANCHE_INT_59,                               // 59  | L2CCINTR        | Active high level | ARM11 L2$               | ext_slac_int_in_sync
+    PHY_OFDM_INT_IRQ_NUM,                           // 60  | PHYOFDM         | Active high level | PHY OFDM                | phy_ofdm_interrupt_sync
+    AVALANCHE_GBE_CONTROL_INT,                      // 61  | GBEINT          | Active high level | GBE                     | gbe_gmac_int_sync
+    AVALANCHE_INT_62,                               // 62  | CNT64_1_2       | Active high level | CNT 64 1                | cnt2_done_intr
+    AVALANCHE_INT_63,                               // 63  | CNT64_1_3       | Active high level | CNT 64 1                | cnt3_done_intr
+
+    AVALANCHE_INT_64,                               // 64  | Reserved        | tie high          |                         |
+    AVALANCHE_INT_65,                               // 65  | Reserved        | tie high          |                         |
+    AVALANCHE_INT_66,                               // 66  | COMMTXINT       | Active low level  | IC11                    | commtx_n
+    AVALANCHE_INT_67,                               // 67  | COMMRXINT       | Active high level | IC11                    | commrx_n
+    AVALANCHE_INT_68,                               // 68  | ARM11_NPMUIRQ   | Active low level  | IC11                    | arm11_npmuirq_sync
+    AVALANCHE_INT_69,                               // 69  | C55ADDRINT      | Active high pulse | DSPSS                   | c55xss_addr_excp_out
+    AVALANCHE_INT_70,                               // 70  | C55IDLEINT      | Active high level | DSPSS                   | c55xss_idle_int_out
+    AVALANCHE_INT_71,                               // 71  | C55INT          | Active low level  | DSPSS                   | c55xss_int_out
+    MAC_ERR_INT_IRQ_NUM,                            // 72  | DMACHSTERR      | Active high level | DMAC                    | dmac_top_hst_error
+    AVALANCHE_INT_73,                               // 73  | SSXINT          | Active high level | SSX                     | docsis_ssx_top_intr
+    AVALANCHE_INT_74,                               // 74  | EXTINT0         | Active high level | external int            | ext_intr_00_to_excp10_sync
+    AVALANCHE_INT_75,                               // 75  | EXTINT1         | Active high level | external int            | ext_intr_01_to_excp11_sync
+    AVALANCHE_INT_76,                               // 76  | EXTINT2         | Active high level | external int            | ext_intr_02_to_excp12_sync
+    AVALANCHE_INT_77,                               // 77  | EXTINT3         | Active high level | external int            | ext_intr_03_to_excp13_sync
+    AVALANCHE_INT_78,                               // 78  | EXTINT4         | Active high level | external int            | ext_intr_04_to_excp14_sync
+    AVALANCHE_INT_79,                               // 79  | EXTINT5         | Active high level | external int            | ext_intr_05_to_excp15_sync
+    AVALANCHE_INT_80,                               // 80  | EXTINT6         | Active high level | external int            | ext_intr_06_to_excp16_sync
+    AVALANCHE_INT_81,                               // 81  | EXTINT7         | Active high level | external int            | ext_intr_07_to_excp17_sync
+    AVALANCHE_INT_82,                               // 82  | DOC2IOSF        | Active high level | external int            | doc2iosf_brg_non_msk_int_sync
+    AVALANCHE_INT_83,                               // 83  | DOC2IOSF        | Active high level | external int            | doc2iosf_brg_msk_int_sync
+    AVALANCHE_INT_84,                               // 84  | MOCA2ARM11      | Active high level | MOCA2.0                 | moca_host_irq_out_sync
+    AVALANCHE_INT_85,                               // 85  | UARTINT3        | Active high level | Uart3                   | uart3_intr
+    AVALANCHE_HW_MBOX_INT,                          // 86  | MBXINT          | Active high level | Mailbox                 | mbx2arm11_intr
+    AVALANCHE_INT_87,                               // 87  | VCODEC_INTR     | Active high level | VCODEC                  | intel_vcodec_interrupt_sync
+    AVALANCHE_INT_88,                               // 88  | EXTINT8         | Active high level | EMMC                    | ext_intr_08_to_excp24_sync
+    AVALANCHE_INT_89,                               // 89  | EXTINT9         | Active high level | external SPI (from SoC) | ext_intr_09_to_excp25_sync
+    AVALANCHE_INT_90,                               // 90  | I2CRXDMA        | Active high pulse | i2c DMA                 | i2c_ctrl_dma_rx_int
+    AVALANCHE_INT_91,                               // 91  | I2CTXDMA        | Active high pulse | i2c DMA                 | i2c_ctrl_dma_tx_int
+    AVALANCHE_INT_92,                               // 92  | SEC_VIOL        | Active high pulse | Boot config             | sec_viol_inter
+    AVALANCHE_HW_MUTEX_INT,                         // 93  | MUTEXINTR       | Active high level | Mutex                   | mtx2arm11_intr
+    AVALANCHE_INT_94,                               // 94  | CNT64_1_0       | Active high level | CNT 64 1                | cnt0_done_intr
+    AVALANCHE_INT_95                                // 95  | CNT64_1_1       | Active high level | CNT 64 1                | cnt1_done_intr
+
+}PUMA7_INTC_INTERRUPTS_e;
+
+/* Just for compilation p_unit_drv will pass, we should disable p_unit_drv for Puma7 */
+#define AVALANCHE_PUNIT_INT AVALANCHE_INT_79
+
+#endif /* __PUMA7_INTERRUPTS_H */
--- /dev/null
+++ b/include/linux/avalanche/puma7/puma7_pp.h
@@ -0,0 +1,538 @@
+/*
+ * puma7_pp.h
+ * Description:
+ * See below.
+ *
+   This file is provided under a dual BSD/GPLv2 license.  When using or
+  redistributing this file, you may do so under either license.
+
+  GPL LICENSE SUMMARY
+
+  Copyright(c) 2014 Intel Corporation.
+
+  This program is free software; you can redistribute it and/or modify
+  it under the terms of version 2 of the GNU General Public License as
+  published by the Free Software Foundation.
+
+  This program is distributed in the hope that it will be useful, but
+  WITHOUT ANY WARRANTY; without even the implied warranty of
+  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+  General Public License for more details.
+
+  You should have received a copy of the GNU General Public License
+  along with this program; if not, write to the Free Software
+  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+  The full GNU General Public License is included in this distribution
+  in the file called LICENSE.GPL.
+
+
+  Contact Information:
+  Intel Corporation
+  2200 Mission College Blvd.
+  Santa Clara, CA  97052
+
+  BSD LICENSE
+
+  Copyright(c) 2014 Intel Corporation. All rights reserved.
+
+  Redistribution and use in source and binary forms, with or without
+  modification, are permitted provided that the following conditions
+  are met:
+
+    * Redistributions of source code must retain the above copyright
+      notice, this list of conditions and the following disclaimer.
+
+    * Redistributions in binary form must reproduce the above copyright
+      notice, this list of conditions and the following disclaimer in
+      the documentation and/or other materials provided with the
+      distribution.
+
+    * Neither the name of Intel Corporation nor the names of its
+      contributors may be used to endorse or promote products derived
+      from this software without specific prior written permission.
+
+  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
+  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
+  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
+  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
+  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
+  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
+  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
+  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
+  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
+  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+*/
+
+
+/*
+ * This file contains Packet Processor configuration. All the configurations
+ * here are system level and hence a complete knowledge of configurations of all
+ * devices/drivers related to the Packet Processor is required before modifying
+ * any value.
+ *
+ * The private data structures used by avalanche_ppd_init() are also present in
+ * this file and should not be modified unless the function avalanche_ppd_init
+ * in file puma7_pp.c is also required to be modified for PP configuration.
+ *
+ */
+
+#ifndef _INCLUDE_PUMA7_PP_H
+#define _INCLUDE_PUMA7_PP_H
+
+
+#define MAX_IP_PACKET_SIZE      1514
+#define MIN_IP_PACKET_SIZE      64
+
+/*
+ * PID Range configurations
+ */
+typedef enum PP_PID_NUM
+{
+    PP_DOCSIS_RX_PID_NUM,              // 0
+    PP_RESERVED_PID_NUM_1,             // 1
+    PP_RESERVED_PID_NUM_2,             // 2
+    PP_SGMII0_RX_PID_NUM,              // 3
+    PP_SGMII1_RX_PID_NUM,              // 4
+    PP_RGMII0_RX_PID_NUM,              // 5
+    PP_MoCA_RX_PID_NUM,                // 6
+    PP_ATOM_RX_PID_NUM,                // 7
+    PP_RGMII1_RX_PID_NUM,              // 8
+    PP_VOICE_DSP_C55_PID_NUM,          // 9
+    PP_RESERVED_PID_NUM_10,            // 10
+    PP_RESERVED_PID_NUM_11,            // 11
+    PP_RESERVED_PID_NUM_12,            // 12
+    PP_RESERVED_PID_NUM_13,            // 13
+    PP_RESERVED_PID_NUM_14,            // 14
+    PP_RESERVED_PID_NUM_15,            // 15
+    PP_WiFi_PORT0_PID_NUM,             // 16
+    PP_WiFi_PORT1_PID_NUM,             // 17
+    PP_WiFi_PORT2_PID_NUM,             // 18
+    PP_WiFi_PORT3_PID_NUM,             // 19
+    PP_WiFi_PORT4_PID_NUM,             // 20
+    PP_WiFi_PORT5_PID_NUM,             // 21
+    PP_WiFi_PORT6_PID_NUM,             // 22
+    PP_WiFi_PORT7_PID_NUM,             // 23
+    PP_WiFi_PORT8_PID_NUM,             // 24
+    PP_WiFi_PORT9_PID_NUM,             // 25
+    PP_WiFi_PORT10_PID_NUM,            // 26
+    PP_WiFi_PORT11_PID_NUM,            // 27
+    PP_WiFi_PORT12_PID_NUM,            // 28
+    PP_WiFi_PORT13_PID_NUM,            // 29
+    PP_WiFi_PORT14_PID_NUM,            // 30
+    PP_WiFi_PORT15_PID_NUM             // 31
+}PP_PID_NUM_e;
+
+#if 0
+#define PP_ETH_PID_COUNT    1   // for backward compatible
+#define PP_ETH_PID_BASE     31  // for backward compatible
+#define PP_USB_PID_COUNT    4   // for backward compatible
+#define PP_USB_PID_BASE     26  // for backward compatible
+#endif
+
+#define PP_C55_PID_COUNT    1   /* configuration for C55 DSP */
+#define PP_C55_PID_BASE     PP_VOICE_DSP_C55_PID_NUM  /* configuration for C55 DSP */
+
+/* QoS Clusters definitions */
+typedef enum PAL_CPPI41_PP_QOS_CLUSTERS
+{
+    PAL_CPPI41_PP_DOCSIS_TX_QOS_CLUSTER_BASE,
+        PAL_CPPI41_PP_DOCSIS_TX_BE0_QOS_CLUSTER_NUM = PAL_CPPI41_PP_DOCSIS_TX_QOS_CLUSTER_BASE,     // 0
+        PAL_CPPI41_PP_DOCSIS_TX_BE1_QOS_CLUSTER_NUM,                                                // 1
+        PAL_CPPI41_PP_DOCSIS_TX_BE2_QOS_CLUSTER_NUM,                                                // 2
+        PAL_CPPI41_PP_DOCSIS_TX_BE3_QOS_CLUSTER_NUM,                                                // 3
+        PAL_CPPI41_PP_DOCSIS_TX_BE4_QOS_CLUSTER_NUM,                                                // 4
+        PAL_CPPI41_PP_DOCSIS_TX_BE5_QOS_CLUSTER_NUM,                                                // 5
+        PAL_CPPI41_PP_DOCSIS_TX_BE6_QOS_CLUSTER_NUM,                                                // 6
+        PAL_CPPI41_PP_DOCSIS_TX_BE7_QOS_CLUSTER_NUM,                                                // 7
+        PAL_CPPI41_PP_DOCSIS_TX_BE8_QOS_CLUSTER_NUM,                                                // 8
+        PAL_CPPI41_PP_DOCSIS_TX_BE9_QOS_CLUSTER_NUM,                                                // 9
+        PAL_CPPI41_PP_DOCSIS_TX_BE10_QOSl_CLUSTER_NUM,                                               // 10
+        PAL_CPPI41_PP_DOCSIS_TX_BE11_QOS_CLUSTER_NUM,                                               // 11
+        PAL_CPPI41_PP_DOCSIS_TX_BE12_QOS_CLUSTER_NUM,                                               // 12
+        PAL_CPPI41_PP_DOCSIS_TX_BE13_QOS_CLUSTER_NUM,                                               // 13
+        PAL_CPPI41_PP_DOCSIS_TX_BE14_QOS_CLUSTER_NUM,                                               // 14
+        PAL_CPPI41_PP_DOCSIS_TX_BE15_QOS_CLUSTER_NUM,                                               // 15
+    PAL_CPPI41_PP_DOCSIS_TX_QOS_CLUSTER_LAST = PAL_CPPI41_PP_DOCSIS_TX_BE15_QOS_CLUSTER_NUM,
+
+    PAL_CPPI41_PP_MoCA_QOS_CLUSTER_NUM,                                                             // 16
+
+    PAL_CPPI_GBE_QOS_CLUSTER_BASE,
+    PAL_CPPI41_PP_ATOM_QOS_CLUSTER_NUM = PAL_CPPI_GBE_QOS_CLUSTER_BASE,                             // 17
+    PAL_CPPI41_PP_RGMII0_QOS_CLUSTER_NUM,                                                           // 18
+    PAL_CPPI41_PP_RGMII1_QOS_CLUSTER_NUM,                                                           // 19
+    PAL_CPPI41_PP_SGMII0_QOS_CLUSTER_NUM,                                                           // 20
+    PAL_CPPI41_PP_SGMII1_QOS_CLUSTER_NUM,                                                           // 21
+    PAL_CPPI41_PP_GBE_QOS_CLUSTER_LAST = PAL_CPPI41_PP_SGMII1_QOS_CLUSTER_NUM,
+
+    PAL_CPPI41_PP_WiFi_PORT0_QOS_CLUSTER_NUM,                                                       // 22
+    PAL_CPPI41_PP_WiFi_PORT1_QOS_CLUSTER_NUM,                                                       // 23
+    PAL_CPPI41_PP_WiFi_PORT2_QOS_CLUSTER_NUM,                                                       // 24
+    PAL_CPPI41_PP_WiFi_PORT3_QOS_CLUSTER_NUM,                                                       // 25
+    PAL_CPPI41_PP_WiFi_PORT4_QOS_CLUSTER_NUM,                                                       // 26
+    PAL_CPPI41_PP_WiFi_PORT5_QOS_CLUSTER_NUM,                                                       // 27
+    PAL_CPPI41_PP_WiFi_PORT6_QOS_CLUSTER_NUM,                                                       // 28
+    PAL_CPPI41_PP_WiFi_PORT7_QOS_CLUSTER_NUM,                                                       // 29
+    PAL_CPPI41_PP_WiFi_PORT8_QOS_CLUSTER_NUM,                                                       // 30
+    PAL_CPPI41_PP_WiFi_PORT9_QOS_CLUSTER_NUM,                                                       // 31
+    PAL_CPPI41_PP_WiFi_PORT10_QOS_CLUSTER_NUM,                                                      // 32
+    PAL_CPPI41_PP_WiFi_PORT11_QOS_CLUSTER_NUM,                                                      // 33
+    PAL_CPPI41_PP_WiFi_PORT12_QOS_CLUSTER_NUM,                                                      // 34
+    PAL_CPPI41_PP_WiFi_PORT13_QOS_CLUSTER_NUM,                                                      // 35
+    PAL_CPPI41_PP_WiFi_PORT14_QOS_CLUSTER_NUM,                                                      // 36
+    PAL_CPPI41_PP_WiFi_PORT15_QOS_CLUSTER_NUM,                                                      // 37
+
+    PAL_CPPI41_PP_QOS_CLUSTERS_COUNT,
+    PAL_CPPI41_PP_QOS_CLUSTERS_MAX = PAL_CPPI41_PP_QOS_CLUSTERS_COUNT
+
+}PAL_CPPI41_PP_QOS_CLUSTERS_e;
+
+#define PAL_CPPI41_PP_DOCSIS_TX_QOS_CLUSTER_COUNT       (PAL_CPPI41_PP_DOCSIS_TX_QOS_CLUSTER_LAST - PAL_CPPI41_PP_DOCSIS_TX_QOS_CLUSTER_BASE + 1)
+#define PAL_CPPI41_PP_L2SW_QOS_CLUSTER_COUNT            (PAL_CPPI41_PP_L2SW_QOS_CLUSTER_LAST - PAL_CPPI41_PP_L2SW_QOS_CLUSTER_BASE + 1)
+
+
+/*************************************/
+/* PP Registers addresses and macros */
+/*************************************/
+#define AVALANCHE_PP_PHY_ADDR_RGN_BASE                  0xF3000000
+#define AVALANCHE_PP_CLOCK                              480000000                                   // 480MHz
+
+#define AVALANCHE_PP_CLASSIFIER_1_0_IRAM_RGN_BASE       (IO_ADDRESS(0xF3000000))
+#define AVALANCHE_PP_CLASSIFIER_1_0_DBG_RGN_BASE        (IO_ADDRESS(0xF3002000))
+#define AVALANCHE_PP_CLASSIFIER_1_0_CTRL_RGN_BASE       (IO_ADDRESS(0xF3003000))
+#define AVALANCHE_PP_CLASSIFIER_1_1_IRAM_RGN_BASE       (IO_ADDRESS(0xF3004000))
+#define AVALANCHE_PP_CLASSIFIER_1_1_DBG_RGN_BASE        (IO_ADDRESS(0xF3006000))
+#define AVALANCHE_PP_CLASSIFIER_1_1_CTRL_RGN_BASE       (IO_ADDRESS(0xF3007000))
+#define AVALANCHE_PP_CLASSIFIER_1_2_IRAM_RGN_BASE       (IO_ADDRESS(0xF3008000))
+#define AVALANCHE_PP_CLASSIFIER_1_2_DBG_RGN_BASE        (IO_ADDRESS(0xF300A000))
+#define AVALANCHE_PP_CLASSIFIER_1_2_CTRL_RGN_BASE       (IO_ADDRESS(0xF300B000))
+#define AVALANCHE_PP_CLASSIFIER_1_3_IRAM_RGN_BASE       (IO_ADDRESS(0xF300C000))
+#define AVALANCHE_PP_CLASSIFIER_1_3_DBG_RGN_BASE        (IO_ADDRESS(0xF300E000))
+#define AVALANCHE_PP_CLASSIFIER_1_3_CTRL_RGN_BASE       (IO_ADDRESS(0xF300F000))
+#define AVALANCHE_PP_CLASSIFIER_1_0_CMD_RGN_BASE        (IO_ADDRESS(0xF3020000))
+#define AVALANCHE_PP_CLASSIFIER_1_1_CMD_RGN_BASE        (IO_ADDRESS(0xF3020000))
+#define AVALANCHE_PP_CLASSIFIER_1_2_CMD_RGN_BASE        (IO_ADDRESS(0xF3020000))
+#define AVALANCHE_PP_CLASSIFIER_1_3_CMD_RGN_BASE        (IO_ADDRESS(0xF3020000))
+#define AVALANCHE_PP_CLASSIFIER_1_0_PARAM_RGN_BASE      (IO_ADDRESS(0xF3020004))
+#define AVALANCHE_PP_CLASSIFIER_1_1_PARAM_RGN_BASE      (IO_ADDRESS(0xF3020004))
+#define AVALANCHE_PP_CLASSIFIER_1_2_PARAM_RGN_BASE      (IO_ADDRESS(0xF3020004))
+#define AVALANCHE_PP_CLASSIFIER_1_3_PARAM_RGN_BASE      (IO_ADDRESS(0xF3020004))
+
+#define AVALANCHE_PP_CLASSIFIER_2_0_IRAM_RGN_BASE       (IO_ADDRESS(0xF3080000))
+#define AVALANCHE_PP_CLASSIFIER_2_0_DBG_RGN_BASE        (IO_ADDRESS(0xF3082000))
+#define AVALANCHE_PP_CLASSIFIER_2_0_CTRL_RGN_BASE       (IO_ADDRESS(0xF3083000))
+#define AVALANCHE_PP_CLASSIFIER_2_1_IRAM_RGN_BASE       (IO_ADDRESS(0xF3084000))
+#define AVALANCHE_PP_CLASSIFIER_2_1_DBG_RGN_BASE        (IO_ADDRESS(0xF3086000))
+#define AVALANCHE_PP_CLASSIFIER_2_1_CTRL_RGN_BASE       (IO_ADDRESS(0xF3087000))
+#define AVALANCHE_PP_CLASSIFIER_2_2_IRAM_RGN_BASE       (IO_ADDRESS(0xF3088000))
+#define AVALANCHE_PP_CLASSIFIER_2_2_DBG_RGN_BASE        (IO_ADDRESS(0xF308A000))
+#define AVALANCHE_PP_CLASSIFIER_2_2_CTRL_RGN_BASE       (IO_ADDRESS(0xF308B000))
+#define AVALANCHE_PP_CLASSIFIER_2_3_IRAM_RGN_BASE       (IO_ADDRESS(0xF308C000))
+#define AVALANCHE_PP_CLASSIFIER_2_3_DBG_RGN_BASE        (IO_ADDRESS(0xF308E000))
+#define AVALANCHE_PP_CLASSIFIER_2_3_CTRL_RGN_BASE       (IO_ADDRESS(0xF308F000))
+#define AVALANCHE_PP_CLASSIFIER_2_0_CMD_RGN_BASE        (IO_ADDRESS(0xF30A0000))
+#define AVALANCHE_PP_CLASSIFIER_2_1_CMD_RGN_BASE        (IO_ADDRESS(0xF30A0000))
+#define AVALANCHE_PP_CLASSIFIER_2_2_CMD_RGN_BASE        (IO_ADDRESS(0xF30A0000))
+#define AVALANCHE_PP_CLASSIFIER_2_3_CMD_RGN_BASE        (IO_ADDRESS(0xF30A0000))
+#define AVALANCHE_PP_CLASSIFIER_2_0_PARAM_RGN_BASE      (IO_ADDRESS(0xF30A0004))
+#define AVALANCHE_PP_CLASSIFIER_2_1_PARAM_RGN_BASE      (IO_ADDRESS(0xF30A0004))
+#define AVALANCHE_PP_CLASSIFIER_2_2_PARAM_RGN_BASE      (IO_ADDRESS(0xF30A0004))
+#define AVALANCHE_PP_CLASSIFIER_2_3_PARAM_RGN_BASE      (IO_ADDRESS(0xF30A0004))
+#define AVALANCHE_PP_MTA_TURN_OFF_HIGH_PRIORITY_QUEUE   (IO_ADDRESS(0xF30A0186)) /* If this byte is not 0 PP will turn off high priority queue. */
+
+#define AVALANCHE_PP_MODIFIER_0_IRAM_RGN_BASE           (IO_ADDRESS(0xF3100000))
+#define AVALANCHE_PP_MODIFIER_0_DBG_RGN_BASE            (IO_ADDRESS(0xF3102000))
+#define AVALANCHE_PP_MODIFIER_0_CTRL_RGN_BASE           (IO_ADDRESS(0xF3103000))
+#define AVALANCHE_PP_MODIFIER_1_IRAM_RGN_BASE           (IO_ADDRESS(0xF3104000))
+#define AVALANCHE_PP_MODIFIER_1_DBG_RGN_BASE            (IO_ADDRESS(0xF3106000))
+#define AVALANCHE_PP_MODIFIER_1_CTRL_RGN_BASE           (IO_ADDRESS(0xF3107000))
+#define AVALANCHE_PP_MODIFIER_2_IRAM_RGN_BASE           (IO_ADDRESS(0xF3108000))
+#define AVALANCHE_PP_MODIFIER_2_DBG_RGN_BASE            (IO_ADDRESS(0xF310A000))
+#define AVALANCHE_PP_MODIFIER_2_CTRL_RGN_BASE           (IO_ADDRESS(0xF310B000))
+#define AVALANCHE_PP_MODIFIER_3_IRAM_RGN_BASE           (IO_ADDRESS(0xF310C000))
+#define AVALANCHE_PP_MODIFIER_3_DBG_RGN_BASE            (IO_ADDRESS(0xF310E000))
+#define AVALANCHE_PP_MODIFIER_3_CTRL_RGN_BASE           (IO_ADDRESS(0xF310F000))
+#define AVALANCHE_PP_MODIFIER_0_CMD_RGN_BASE            (IO_ADDRESS(0xF3120000))
+#define AVALANCHE_PP_MODIFIER_1_CMD_RGN_BASE            (IO_ADDRESS(0xF3120000))
+#define AVALANCHE_PP_MODIFIER_2_CMD_RGN_BASE            (IO_ADDRESS(0xF3120000))
+#define AVALANCHE_PP_MODIFIER_3_CMD_RGN_BASE            (IO_ADDRESS(0xF3120000))
+#define AVALANCHE_PP_MODIFIER_0_PARAM_RGN_BASE          (IO_ADDRESS(0xF3120004))
+#define AVALANCHE_PP_MODIFIER_1_PARAM_RGN_BASE          (IO_ADDRESS(0xF3120004))
+#define AVALANCHE_PP_MODIFIER_2_PARAM_RGN_BASE          (IO_ADDRESS(0xF3120004))
+#define AVALANCHE_PP_MODIFIER_3_PARAM_RGN_BASE          (IO_ADDRESS(0xF3120004))
+#define AVALANCHE_PP_MODIFIER_MTU_TABLE_BASE            (IO_ADDRESS(0xF3120100))    // Modifier PDSP MTU table
+
+#define AVALANCHE_PP_MODIFIER_MTU_TABLE_UPDATE(qNum, mtuSize)               \
+{                                                                           \
+    volatile USHORT *mtu_per_qos_q = 0;                                     \
+    mtu_per_qos_q = (USHORT *)AVALANCHE_PP_MODIFIER_MTU_TABLE_BASE + (qNum);\
+    *mtu_per_qos_q = (mtuSize) + ETH_HLEN;                                  \
+}
+
+#define AVALANCHE_PP_DS_RESEQ_CMD_RGN_BASE         (IO_ADDRESS(0xF3ec0000))
+#define AVALANCHE_PP_DS_RESEQ_PARAM_RGN_BASE       (IO_ADDRESS(0xF3ec0004))
+#define AVALANCHE_PP_DS_RESEQ_IRAM_RGN_BASE        (IO_ADDRESS(0xF3eec000))
+#define AVALANCHE_PP_DS_RESEQ_CTRL_RGN_BASE        (IO_ADDRESS(0xF3eee000))
+#define AVALANCHE_PP_DS_RESEQ_DBG_RGN_BASE         (IO_ADDRESS(0xF3eef000))
+#define AVALANCHE_PP_DS_RESEQ_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xf3c21340))
+
+
+#define AVALANCHE_PP_SESSION_CACHE_CMD_RGN_BASE         (IO_ADDRESS(0xF3330000))
+#define AVALANCHE_PP_SESSION_CACHE_PARAM_RGN_BASE       (IO_ADDRESS(0xF3330004))
+#define AVALANCHE_PP_SESSION_CACHE_IRAM_RGN_BASE        (IO_ADDRESS(0xF3340000))
+#define AVALANCHE_PP_SESSION_CACHE_DBG_RGN_BASE         (IO_ADDRESS(0xF3342000))
+#define AVALANCHE_PP_SESSION_CACHE_CTRL_RGN_BASE        (IO_ADDRESS(0xF3342300))
+#define AVALANCHE_PP_SESSION_CACHE_TIMER_RGN_BASE       (IO_ADDRESS(0xF3362000))
+
+#define AVALANCHE_PP_PREFETCHER_0_IRAM_RGN_BASE         (IO_ADDRESS(0xF3400000))
+#define AVALANCHE_PP_PREFETCHER_0_DBG_RGN_BASE          (IO_ADDRESS(0xF3402000))
+#define AVALANCHE_PP_PREFETCHER_0_CTRL_RGN_BASE         (IO_ADDRESS(0xF3403000))
+#define AVALANCHE_PP_PREFETCHER_1_IRAM_RGN_BASE         (IO_ADDRESS(0xF3404000))
+#define AVALANCHE_PP_PREFETCHER_1_DBG_RGN_BASE          (IO_ADDRESS(0xF3406000))
+#define AVALANCHE_PP_PREFETCHER_1_CTRL_RGN_BASE         (IO_ADDRESS(0xF3407000))
+#define AVALANCHE_PP_PREFETCHER_2_IRAM_RGN_BASE         (IO_ADDRESS(0xF3408000))
+#define AVALANCHE_PP_PREFETCHER_2_DBG_RGN_BASE          (IO_ADDRESS(0xF340A000))
+#define AVALANCHE_PP_PREFETCHER_2_CTRL_RGN_BASE         (IO_ADDRESS(0xF340B000))
+#define AVALANCHE_PP_PREFETCHER_3_IRAM_RGN_BASE         (IO_ADDRESS(0xF340C000))
+#define AVALANCHE_PP_PREFETCHER_3_DBG_RGN_BASE          (IO_ADDRESS(0xF340E000))
+#define AVALANCHE_PP_PREFETCHER_3_CTRL_RGN_BASE         (IO_ADDRESS(0xF340F000))
+
+#define AVALANCHE_PP_PREFETCHER_0_CMD_RGN_BASE          (IO_ADDRESS(0xF3420000))
+#define AVALANCHE_PP_PREFETCHER_1_CMD_RGN_BASE          (IO_ADDRESS(0xF3420000))
+#define AVALANCHE_PP_PREFETCHER_2_CMD_RGN_BASE          (IO_ADDRESS(0xF3420000))
+#define AVALANCHE_PP_PREFETCHER_3_CMD_RGN_BASE          (IO_ADDRESS(0xF3420000))
+#define AVALANCHE_PP_PREFETCHER_0_PARAM_RGN_BASE        (IO_ADDRESS(0xF3420004))
+#define AVALANCHE_PP_PREFETCHER_1_PARAM_RGN_BASE        (IO_ADDRESS(0xF3420004))
+#define AVALANCHE_PP_PREFETCHER_2_PARAM_RGN_BASE        (IO_ADDRESS(0xF3420004))
+#define AVALANCHE_PP_PREFETCHER_3_PARAM_RGN_BASE        (IO_ADDRESS(0xF3420004))
+
+#define AVALANCHE_PP_TurboDOX_IRAM_RGN_BASE             (IO_ADDRESS(0xF3600000))
+#define AVALANCHE_PP_TurboDOX_DBG_RGN_BASE              (IO_ADDRESS(0xF3602000))
+#define AVALANCHE_PP_TurboDOX_CTRL_RGN_BASE             (IO_ADDRESS(0xF3603000))
+#define AVALANCHE_PP_TurboDOX_CMD_RGN_BASE              (IO_ADDRESS(0xF3610000))
+#define AVALANCHE_PP_TurboDOX_PARAM_RGN_BASE            (IO_ADDRESS(0xF3610004))
+
+#define AVALANCHE_PP_RESEQUENCER_IRAM_RGN_BASE          (IO_ADDRESS(0xF3640000))
+#define AVALANCHE_PP_RESEQUENCER_DBG_RGN_BASE           (IO_ADDRESS(0xF3642000))
+#define AVALANCHE_PP_RESEQUENCER_CTRL_RGN_BASE          (IO_ADDRESS(0xF3643000))
+#define AVALANCHE_PP_RESEQUENCER_CMD_RGN_BASE           (IO_ADDRESS(0xF3650000))
+#define AVALANCHE_PP_RESEQUENCER_PARAM_RGN_BASE         (IO_ADDRESS(0xF3650004))
+
+#define AVALANCHE_PP_STATISTICAL_FRC_S1_CTL_BASE        (IO_ADDRESS(0xF36C3FF0))
+#define AVALANCHE_PP_STATISTICAL_FRC_S1_RESET_BASE      (IO_ADDRESS(0xF36C3FF4))
+#define AVALANCHE_PP_STATISTICAL_FRC_S1_L_BASE          (IO_ADDRESS(0xF36C3FF8))
+#define AVALANCHE_PP_STATISTICAL_FRC_S1_H_BASE          (IO_ADDRESS(0xF36C3FFC))
+
+#define AVALANCHE_PP_IPSEC_CMD_RGN_BASE                 (IO_ADDRESS(0xF3806000))
+
+#define AVALANCHE_PP_AQM_IRAM_RGN_BASE                  (IO_ADDRESS(0xF3C00000))
+#define AVALANCHE_PP_AQM_DBG_RGN_BASE                   (IO_ADDRESS(0xF3C02000))
+#define AVALANCHE_PP_AQM_CTRL_RGN_BASE                  (IO_ADDRESS(0xF3C03000))
+#define AVALANCHE_PP_AQM_CMD_RGN_BASE                   (IO_ADDRESS(0xF3C10000))
+#define AVALANCHE_PP_AQM_PARAM_RGN_BASE                 (IO_ADDRESS(0xF3C10004))
+
+/* MAILBOX */
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_REG_STAGE1        (IO_ADDRESS(0xF3C20108))
+
+/* AVALANCHE_PP_MAILBOX_CLK_CTRL definition for STAGE 1 */
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_CLASSIFIER_1_0    0x00000001
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_CLASSIFIER_1_1    0x00000002
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_CLASSIFIER_1_2    0x00000004
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_CLASSIFIER_1_3    0x00000008
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_CLASSIFIER_2_0    0x00000010
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_CLASSIFIER_2_1    0x00000020
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_CLASSIFIER_2_2    0x00000040
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_CLASSIFIER_2_3    0x00000080
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_MODIFIER_0        0x00000100
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_MODIFIER_1        0x00000200
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_MODIFIER_2        0x00000400
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_MODIFIER_3        0x00000800
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_PREFETCHER_0      0x00001000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_PREFETCHER_1      0x00002000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_PREFETCHER_2      0x00004000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_PREFETCHER_3      0x00008000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_TDOX              0x00010000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_RE_SEQ            0x00020000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_SESSION_CACHE     0x00040000
+
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_REG_STAGE2        (IO_ADDRESS(0xF3C2010C))
+
+/* AVALANCHE_PP_MAILBOX_CLK_CTRL definition for STAGE 2 */
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_US_PROCESSING     0x00020000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_QOS_0             0x00010000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_QOS_1             0x00008000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_DPI               0x00004000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_RECYCLER          0x00002000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_RCE               0x00001000
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_FCC_0             0x00000800
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_FCC_1             0x00000400
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_DS_PDSP2          0x00000200
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_ACCUMULATOR       0x00000100
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_MOCA              0x00000080
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_WIFI_0            0x00000040
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_WIFI_1            0x00000020
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_MC                0x00000010
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_SEC_ENGINE        0x00000008
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_SEC_PDSP          0x00000004
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_SEQUENCER         0x00000002
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_AQM               0x00000001
+
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_REG_MISC          (IO_ADDRESS(0xF3C20110))
+
+/* AVALANCHE_PP_MAILBOX_CLK_CTRL definition misc*/
+#define AVALANCHE_PP_MAILBOX_CLK_CTRL_MPC_RCE_STATE     0x00000001
+
+#define AVALANCHE_PP_CLASSIFIER_1_0_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C21000))
+#define AVALANCHE_PP_CLASSIFIER_1_1_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C21020))
+#define AVALANCHE_PP_CLASSIFIER_1_2_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C21040))
+#define AVALANCHE_PP_CLASSIFIER_1_3_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C21060))
+#define AVALANCHE_PP_CLASSIFIER_2_0_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C21080))
+#define AVALANCHE_PP_CLASSIFIER_2_1_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C210A0))
+#define AVALANCHE_PP_CLASSIFIER_2_2_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C210C0))
+#define AVALANCHE_PP_CLASSIFIER_2_3_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C210E0))
+#define AVALANCHE_PP_MODIFIER_0_INTRPT_BNDL_RGN_BASE    (IO_ADDRESS(0xF3C21100))
+#define AVALANCHE_PP_MODIFIER_1_INTRPT_BNDL_RGN_BASE    (IO_ADDRESS(0xF3C21120))
+#define AVALANCHE_PP_MODIFIER_2_INTRPT_BNDL_RGN_BASE    (IO_ADDRESS(0xF3C21140))
+#define AVALANCHE_PP_MODIFIER_3_INTRPT_BNDL_RGN_BASE    (IO_ADDRESS(0xF3C21160))
+#define AVALANCHE_PP_PREFETCHER_0_INTRPT_BNDL_RGN_BASE  (IO_ADDRESS(0xF3C21180))
+#define AVALANCHE_PP_PREFETCHER_1_INTRPT_BNDL_RGN_BASE  (IO_ADDRESS(0xF3C211A0))
+#define AVALANCHE_PP_PREFETCHER_2_INTRPT_BNDL_RGN_BASE  (IO_ADDRESS(0xF3C211C0))
+#define AVALANCHE_PP_PREFETCHER_3_INTRPT_BNDL_RGN_BASE  (IO_ADDRESS(0xF3C211E0))
+#define AVALANCHE_PP_SESSION_CACHE_INTRPT_BNDL_RGN_BASE (IO_ADDRESS(0xF3C21200))
+#define AVALANCHE_PP_TurboDOX_INTRPT_BNDL_RGN_BASE      (IO_ADDRESS(0xF3C21220))
+#define AVALANCHE_PP_RESEQUENCER_INTRPT_BNDL_RGN_BASE   (IO_ADDRESS(0xF3C21240))
+#define AVALANCHE_PP_QOS_0_INTRPT_BNDL_RGN_BASE         (IO_ADDRESS(0xF3C21260))
+#define AVALANCHE_PP_QOS_1_INTRPT_BNDL_RGN_BASE         (IO_ADDRESS(0xF3C21280))
+#define AVALANCHE_PP_RECYCLER_INTRPT_BNDL_RGN_BASE      (IO_ADDRESS(0xF3C212C0))
+#define AVALANCHE_PP_FCC_0_INTRPT_BNDL_RGN_BASE         (IO_ADDRESS(0xF3C21300))
+#define AVALANCHE_PP_FCC_1_INTRPT_BNDL_RGN_BASE         (IO_ADDRESS(0xF3C21320))
+#define AVALANCHE_PP_ACCUMULATOR_INTRPT_BNDL_RGN_BASE   (IO_ADDRESS(0xF3C21360))
+#define AVALANCHE_PP_MOCA_INTRPT_BNDL_RGN_BASE          (IO_ADDRESS(0xF3C21380))
+#define AVALANCHE_PP_WIFI_0_INTRPT_BNDL_RGN_BASE        (IO_ADDRESS(0xF3C213A0))
+#define AVALANCHE_PP_WIFI_1_INTRPT_BNDL_RGN_BASE        (IO_ADDRESS(0xF3C213C0))
+#define AVALANCHE_PP_MC_INTRPT_BNDL_RGN_BASE            (IO_ADDRESS(0xF3C21400))
+#define AVALANCHE_PP_SEQUENCER_INTRPT_BNDL_RGN_BASE     (IO_ADDRESS(0xF3C21420))
+#define AVALANCHE_PP_AQM_INTRPT_BNDL_RGN_BASE           (IO_ADDRESS(0xF3C21440))
+#define AVALANCHE_PP_HOST_INTRPT_0_BNDL_RGN_BASE        (IO_ADDRESS(0xF3C21800))
+#define AVALANCHE_PP_HOST_INTRPT_0_BNDL_PP_EVENT        0x00000002
+// Following are in PP region but are actually used by DS FW Reseqencer PDSP
+#define AVALANCHE_DS_FW_RESEQ_INTRPT_0_BNDL_RGN_BASE    0xF3C21820
+#define AVALANCHE_DS_FW_RESEQ_INTRPT_1_BNDL_RGN_BASE    0xF3C21840
+#define AVALANCHE_DS_FW_RESEQ_INTRPT_2_BNDL_RGN_BASE    0xF3C21860
+
+//#define AVALANCHE_INTD_BASE                             (IO_ADDRESS(0xF3C22000))
+
+#define AVALANCHE_PP_STATISTICAL_FRC_S2_CTL_BASE        (IO_ADDRESS(0xF3C33FF0))
+#define AVALANCHE_PP_STATISTICAL_FRC_S2_RESET_BASE      (IO_ADDRESS(0xF3C33FF4))
+#define AVALANCHE_PP_STATISTICAL_FRC_S2_L_BASE          (IO_ADDRESS(0xF3C33FF8))
+#define AVALANCHE_PP_STATISTICAL_FRC_S2_H_BASE          (IO_ADDRESS(0xF3C33FFC))
+
+#define AVALANCHE_PP_QOS_0_IRAM_RGN_BASE                (IO_ADDRESS(0xF3E00000))
+#define AVALANCHE_PP_QOS_0_DBG_RGN_BASE                 (IO_ADDRESS(0xF3E02000))
+#define AVALANCHE_PP_QOS_0_CTRL_RGN_BASE                (IO_ADDRESS(0xF3E03000))
+#define AVALANCHE_PP_QOS_1_IRAM_RGN_BASE                (IO_ADDRESS(0xF3E04000))
+#define AVALANCHE_PP_QOS_1_DBG_RGN_BASE                 (IO_ADDRESS(0xF3E06000))
+#define AVALANCHE_PP_QOS_1_CTRL_RGN_BASE                (IO_ADDRESS(0xF3E07000))
+#define AVALANCHE_PP_QOS_0_CMD_RGN_BASE                 (IO_ADDRESS(0xF3E10000))
+#define AVALANCHE_PP_QOS_1_CMD_RGN_BASE                 (IO_ADDRESS(0xF3E10100))
+#define AVALANCHE_PP_QOS_0_PARAM_RGN_BASE               (IO_ADDRESS(0xF3E10004))
+#define AVALANCHE_PP_QOS_1_PARAM_RGN_BASE               (IO_ADDRESS(0xF3E10104))
+
+#define AVALANCHE_PP_ACCUMULATOR_CMD_RGN_BASE           (IO_ADDRESS(0xF3E20000))
+#define AVALANCHE_PP_ACCUMULATOR_PARAM_RGN_BASE         (IO_ADDRESS(0xF3E20004))
+#define AVALANCHE_PP_ACCUMULATOR_IRAM_RGN_BASE          (IO_ADDRESS(0xF3E30000))
+#define AVALANCHE_PP_ACCUMULATOR_DBG_RGN_BASE           (IO_ADDRESS(0xF3E32000))
+#define AVALANCHE_PP_ACCUMULATOR_CTRL_RGN_BASE          (IO_ADDRESS(0xF3E33000))
+
+#define AVALANCHE_PP_FCC_0_CMD_RGN_BASE                 (IO_ADDRESS(0xF3E40000))
+#define AVALANCHE_PP_FCC_1_CMD_RGN_BASE                 (IO_ADDRESS(0xF3E40000))
+#define AVALANCHE_PP_FCC_0_PARAM_RGN_BASE               (IO_ADDRESS(0xF3E40004))
+#define AVALANCHE_PP_FCC_1_PARAM_RGN_BASE               (IO_ADDRESS(0xF3E40004))
+#define AVALANCHE_PP_FCC_0_IRAM_RGN_BASE                (IO_ADDRESS(0xF3E60000))
+#define AVALANCHE_PP_FCC_0_DBG_RGN_BASE                 (IO_ADDRESS(0xF3E61000))
+#define AVALANCHE_PP_FCC_0_CTRL_RGN_BASE                (IO_ADDRESS(0xF3E62000))
+#define AVALANCHE_PP_FCC_1_IRAM_RGN_BASE                (IO_ADDRESS(0xF3E63000))
+#define AVALANCHE_PP_FCC_1_DBG_RGN_BASE                 (IO_ADDRESS(0xF3E64000))
+#define AVALANCHE_PP_FCC_1_CTRL_RGN_BASE                (IO_ADDRESS(0xF3E65000))
+
+#define AVALANCHE_PP_MOCA_IRAM_RGN_BASE                 (IO_ADDRESS(0xF3EA0000))
+#define AVALANCHE_PP_MOCA_DBG_RGN_BASE                  (IO_ADDRESS(0xF3EA2000))
+#define AVALANCHE_PP_MOCA_CTRL_RGN_BASE                 (IO_ADDRESS(0xF3EA3000))
+#define AVALANCHE_PP_MOCA_CMD_RGN_BASE                  (IO_ADDRESS(0xF3EB0000))
+#define AVALANCHE_PP_MOCA_PARAM_RGN_BASE                (IO_ADDRESS(0xF3EB0004))
+
+#define AVALANCHE_PP_RECYCLER_CMD_RGN_BASE              (IO_ADDRESS(0xF3F00000))
+#define AVALANCHE_PP_RECYCLER_PARAM_RGN_BASE            (IO_ADDRESS(0xF3F00004))
+#define AVALANCHE_PP_RECYCLER_IRAM_RGN_BASE             (IO_ADDRESS(0xF3F10000))
+#define AVALANCHE_PP_RECYCLER_DBG_RGN_BASE              (IO_ADDRESS(0xF3F12000))
+#define AVALANCHE_PP_RECYCLER_CTRL_RGN_BASE             (IO_ADDRESS(0xF3F13000))
+
+#define AVALANCHE_PP_MC_IRAM_RGN_BASE                   (IO_ADDRESS(0xF3F20000))
+#define AVALANCHE_PP_MC_DBG_RGN_BASE                    (IO_ADDRESS(0xF3F22000))
+#define AVALANCHE_PP_MC_CTRL_RGN_BASE                   (IO_ADDRESS(0xF3F23000))
+#define AVALANCHE_PP_MC_CMD_RGN_BASE                    (IO_ADDRESS(0xF3F30000))
+#define AVALANCHE_PP_MC_PARAM_RGN_BASE                  (IO_ADDRESS(0xF3F30004))
+#define AVALNACHE_PP_MC_MTU_TABLE_BASE                  (IO_ADDRESS(0xF3F30100))    // MC PDSP MTU table
+
+#define AVALANCHE_PP_MC_MTU_TABLE_UPDATE(qNum, mtuSize)                 \
+{                                                                       \
+    volatile USHORT *mtu_per_qos_q = 0;                                 \
+    mtu_per_qos_q = (USHORT *)AVALNACHE_PP_MC_MTU_TABLE_BASE + (qNum);  \
+    *mtu_per_qos_q = (mtuSize) + ETH_HLEN;                              \
+}
+
+#define AVALANCHE_PP_DPI_CMD_RGN_BASE                   (IO_ADDRESS(0xF3F40000))
+
+#define AVALANCHE_PP_WIFI_0_CMD_RGN_BASE                (IO_ADDRESS(0xF3F60000))
+#define AVALANCHE_PP_WIFI_0_PARAM_RGN_BASE              (IO_ADDRESS(0xF3F60004))
+#define AVALANCHE_PP_WIFI_0_IRAM_RGN_BASE               (IO_ADDRESS(0xF3F70000))
+#define AVALANCHE_PP_WIFI_0_DBG_RGN_BASE                (IO_ADDRESS(0xF3F72000))
+#define AVALANCHE_PP_WIFI_0_CTRL_RGN_BASE               (IO_ADDRESS(0xF3F73000))
+
+#define AVALANCHE_PP_WIFI_1_CMD_RGN_BASE                (IO_ADDRESS(0xF3FE0000))
+#define AVALANCHE_PP_WIFI_1_PARAM_RGN_BASE              (IO_ADDRESS(0xF3FE0004))
+#define AVALANCHE_PP_WIFI_1_IRAM_RGN_BASE               (IO_ADDRESS(0xF3FF0000))
+#define AVALANCHE_PP_WIFI_1_DBG_RGN_BASE                (IO_ADDRESS(0xF3FF2000))
+#define AVALANCHE_PP_WIFI_1_CTRL_RGN_BASE               (IO_ADDRESS(0xF3FF3000))
+
+#define AVALANCHE_PP_SEQUENCER_IRAM_RGN_BASE            (IO_ADDRESS(0xF3FC0000))
+#define AVALANCHE_PP_SEQUENCER_DBG_RGN_BASE             (IO_ADDRESS(0xF3FC2000))
+#define AVALANCHE_PP_SEQUENCER_CTRL_RGN_BASE            (IO_ADDRESS(0xF3FC3000))
+#define AVALANCHE_PP_SEQUENCER_CMD_RGN_BASE             (IO_ADDRESS(0xF3FD0000))
+#define AVALANCHE_PP_SEQUENCER_PARAM_RGN_BASE           (IO_ADDRESS(0xF3FD0004))
+
+
+/*********************/
+/* General PP macros */
+/*********************/
+
+/* PP Free running counter */
+#define FREE_RUNNING_COUNTER_ENABLE()                   {(*(volatile unsigned int *)AVALANCHE_PP_STATISTICAL_FRC_S1_CTL_BASE |= 0x1); (*(volatile unsigned int *)AVALANCHE_PP_STATISTICAL_FRC_S2_CTL_BASE |= 0x1);}
+#define FREE_RUNNING_COUNTER_RESET()                    {(*(volatile unsigned int *)AVALANCHE_PP_STATISTICAL_FRC_S1_RESET_BASE |= 0x1); (*(volatile unsigned int *)AVALANCHE_PP_STATISTICAL_FRC_S2_RESET_BASE |= 0x1);}
+#define FREE_RUNNING_COUNTER_L_GET()                    (*(volatile unsigned int *)AVALANCHE_PP_STATISTICAL_FRC_S2_L_BASE)
+#define FREE_RUNNING_COUNTER_H_GET()                    (*(volatile unsigned int *)AVALANCHE_PP_STATISTICAL_FRC_S2_H_BASE)
+
+/* PP MTU size */
+#define UPDATE_MTU_TABLE_IN_PDSP_DMEM(qNum, mtuSize)        \
+    AVALANCHE_PP_MODIFIER_MTU_TABLE_UPDATE(qNum, mtuSize);  \
+    AVALANCHE_PP_MC_MTU_TABLE_UPDATE(qNum, mtuSize);
+
+/* PP PDSPs Offsets in mailbox to get the PDSP and PP versions */
+#define AVALANCHE_PP_PDSPs_PP_VERSION_OFFSET                0xF8
+#define AVALANCHE_PP_PDSPs_PDSP_VERSION_OFFSET              0xFC
+
+/* PP Session Cache timer settings */
+#define SESSION_CACHE_TOTAL_SESSIONS_SUPPORTED              (35 * 1024)
+#define SESSION_CACHE_SESSIONS_TIMEOUTS_PER_TIMER           256
+#define SESSION_CACHE_NUM_TIMEOUT_EVENTS_UNTIL_WRAP         (SESSION_CACHE_TOTAL_SESSIONS_SUPPORTED / SESSION_CACHE_SESSIONS_TIMEOUTS_PER_TIMER)        // 140
+#define SESSION_CACHE_TOTAL_CACHED_SESSIONS                 1024
+#define SESSION_CACHE_SESSION_UPDATES_PER_TIMER             16
+#define SESSION_CACHE_NUM_UPDATE_EVENTS_UNTIL_WRAP          (SESSION_CACHE_TOTAL_CACHED_SESSIONS / SESSION_CACHE_SESSION_UPDATES_PER_TIMER)             // 64
+#define SESSION_CACHE_NUM_EVENTS_UNTIL_WRAP                 (SESSION_CACHE_NUM_TIMEOUT_EVENTS_UNTIL_WRAP + SESSION_CACHE_NUM_UPDATE_EVENTS_UNTIL_WRAP)  // We would like to have total of 204 events in 1 second
+#define SESSION_CACHE_TIMER_PRESCALER_REG_VAL               0b1100                                                                                      // Divides the frequency of the timer by a factor of 8192
+#define SESSION_CACHE_TIMER_PRESCALER_DIV_VAL               (1 << (SESSION_CACHE_TIMER_PRESCALER_REG_VAL + 1))                                          // 8192
+#define SESSION_CACHE_TIMER_LOAD_VAL_FOR_1SEC_LOOP          ((AVALANCHE_PP_CLOCK / SESSION_CACHE_NUM_EVENTS_UNTIL_WRAP) / SESSION_CACHE_TIMER_PRESCALER_DIV_VAL)
+
+extern int avalanche_pp_kernel_post_init (void);
+
+#endif /* !_INCLUDE_PUMA7_PP_H */
--- /dev/null
+++ b/include/linux/avalanche/puma7/synopsys_gbe_interface.h
@@ -0,0 +1,87 @@
+/*
+ *
+ * synopsys_gbe_interface.h
+ * Description:
+ * DWC ETHER QOS driver interface
+ *
+ *
+ * GPL LICENSE SUMMARY
+ *
+ *  Copyright(c) 2015 Intel Corporation.
+ *
+ *  This program is free software; you can redistribute it and/or modify
+ *  it under the terms of version 2 of the GNU General Public License as
+ *  published by the Free Software Foundation.
+ *
+ *  This program is distributed in the hope that it will be useful, but
+ *  WITHOUT ANY WARRANTY; without even the implied warranty of
+ *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
+ *  General Public License for more details.
+ *
+ *
+ *  You should have received a copy of the GNU General Public License
+ *  along with this program; if not, write to the Free Software
+ *  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
+ *  The full GNU General Public License is included in this distribution
+ *  in the file called LICENSE.GPL.
+ *
+ *  Contact Information:
+ *  Intel Corporation
+ *  2200 Mission College Blvd.
+ *  Santa Clara, CA  97052
+ */
+
+#ifndef __SYNOPSYS_GBE_INTERFACE_H__
+
+#define __SYNOPSYS_GBE_INTERFACE_H__
+
+
+typedef enum{
+    DWC_ETH_QOS_INTEL_PRIVATE_CMD_START = 50,
+    DWC_ETH_QOS_MUX_SET_CMD = DWC_ETH_QOS_INTEL_PRIVATE_CMD_START,
+    DWC_ETH_QOS_MUX_GET_CMD,
+    DWC_ETH_QOS_MUX_SET_GBE_DBG_PRINT,
+    DWC_ETH_QOS_INTEL_PRIVATE_CMD_END
+}DWC_ETH_QOS_CMDS;
+
+typedef enum
+{
+    DBG_PRINT_NONE = 0x00,
+    DBG_PRINT_RX   = 0x01,
+    DBG_PRINT_TX   = 0x10,
+    DBG_PRINT_BOTH = DBG_PRINT_RX | DBG_PRINT_TX
+}e_print_dbg;
+
+#define PRINT_DBG_PRINT_MODE(print_mode)\
+        ((print_mode) == DBG_PRINT_NONE ? "Off" :\
+        ((print_mode) == DBG_PRINT_RX   ? "Rx"  :\
+        ((print_mode) == DBG_PRINT_TX   ? "Tx"  :\
+        ((print_mode) == DBG_PRINT_BOTH ? "Both": "UNKNOWN"))))
+
+#define DWC_ETH_QOS_RWK_FILTER_LENGTH	8
+
+/* common data structure between driver and application for
+ * sharing info through ioctl
+ * */
+struct ifr_data_struct {
+	unsigned int flags;
+	unsigned int qInx; /* dma channel no to be configured */
+	unsigned int cmd;
+    unsigned int mdioNum;
+    unsigned int param;
+	unsigned int context_setup;
+	unsigned int connected_speed;
+	unsigned int rwk_filter_values[DWC_ETH_QOS_RWK_FILTER_LENGTH];
+	unsigned int rwk_filter_length;
+	int command_error;
+	int test_done;
+	void *ptr;
+};
+
+#define NSGMII0_NAME         "nsgmii0"
+#define NSGMII1_NAME         "nsgmii1"
+#define NRGMII2_NAME         "nrgmii2"
+#define NRGMII3_NAME         "nrgmii3"
+#define NGMII_TO_ATOM_NAME   "ngmii4"
+
+#endif /* __SYNOPSYS_GBE_INTERFACE_H__ */
--- a/include/linux/netdevice.h
+++ b/include/linux/netdevice.h
@@ -133,6 +133,9 @@ static inline bool dev_xmit_complete(int
 	return false;
 }
 
+#ifdef CONFIG_TI_DEVICE_INDEX_REUSE
+#define TI_MAX_DEVICE_INDEX     64
+#endif /* CONFIG_TI_DEVICE_INDEX_REUSE */
 /*
  *	Compute the worst case header length according to the protocols
  *	used.
@@ -1411,6 +1414,40 @@ struct net_device {
 #if IS_ENABLED(CONFIG_NETPRIO_CGROUP)
 	struct netprio_map __rcu *priomap;
 #endif
+#ifdef CONFIG_TI_DEVICE_PROTOCOL_HANDLING
+    int (*packet_handler)(struct sk_buff *skb);
+#endif
+#ifdef CONFIG_INTEL_NS_DEVICE_FILTER
+   int (*ns_handler)(struct net_device *dev,struct	in6_addr* dst_addr,unsigned char banned_flags);
+#endif
+#ifdef CONFIG_TI_EGRESS_HOOK
+    int (*egress_hook)(struct sk_buff *skb);
+#endif
+#ifdef CONFIG_TI_DOCSIS_EGRESS_HOOK
+    int (*docsis_egress_hook)(struct sk_buff *skb);
+#endif
+#ifdef CONFIG_TI_GW_EGRESS_HOOK
+    int (*gw_egress_hook)(struct sk_buff *skb);
+#endif
+#ifdef CONFIG_TI_PACKET_PROCESSOR
+    int         pid_handle;
+    int         vpid_handle;
+#ifdef CONFIG_MACH_PUMA5
+    TI_PP_VPID                  vpid_block;
+#else
+    AVALANCHE_PP_VPID_INFO_t    vpid_block;
+#endif
+#if PUMA7_OR_NEWER_SOC_TYPE
+    int (*netdev_copy_priv_hook)(struct net_device *newDev, struct net_device *origDev);
+    struct net_device   *parentDev;
+#endif
+#define NETDEV_PP_QOS_PROFILE_DEFAULT   (-1)
+    int qos_virtual_scheme_idx;
+    int (*qos_setup_hook)   (struct net_device *dev_p);
+    int (*qos_shutdown_hook)(struct net_device *dev_p);
+    int (*qos_select_hook)  (struct sk_buff    *skb);
+    int devInstance;
+#endif
 	/* phy device may attach itself for hardware timestamping */
 	struct phy_device *phydev;
 
@@ -3080,6 +3117,10 @@ do {								\
 })
 #endif
 
+#ifdef CONFIG_TI_DEVICE_PROTOCOL_HANDLING
+extern int ti_register_protocol_handler (struct net_device* dev, int (*packet_handler)(struct sk_buff *skb));
+extern int ti_deregister_protocol_handler (struct net_device* dev);
+#endif /* CONFIG_TI_DEVICE_PROTOCOL_HANDLING */
 /*
  * netdev_WARN() acts like dev_printk(), but with the key difference
  * of using a WARN/WARN_ON to get the message out, including the
--- /dev/null
+++ b/include/linux/netip_mem_util.h
@@ -0,0 +1,36 @@
+/*
+ * Copyright  2008 Intel Corporation
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a
+ * copy of this software and associated documentation files (the "Software"),
+ * to deal in the Software without restriction, including without limitation
+ * the rights to use, copy, modify, merge, publish, distribute, sublicense,
+ * and/or sell copies of the Software, and to permit persons to whom the
+ * Software is furnished to do so, subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice (including the next
+ * paragraph) shall be included in all copies or substantial portions of the
+ * Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+ * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
+ * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+ * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+ * IN THE SOFTWARE.
+ *
+ * Authors:
+ *     Jesse Barnes <jbarnes@virtuousgeek.org>
+ *
+ */
+#ifndef _NETIP_MEM_UTIL_
+#define _NETIP_MEM_UTIL_
+
+int netip_memmap_init(void);
+void netip_memmap_cleanup(void);
+void *netip_mmio_to_virtual(unsigned long phys_addr);
+void *netip_mmio_to_physical(void* virt_addr);
+void cache_flush_buffer(void *bufptr, int size);
+
+#endif
--- a/include/linux/netip_subsystem.h
+++ b/include/linux/netip_subsystem.h
@@ -53,8 +53,22 @@
 #define NETSS_DEV_HW_COUNTERS_MMIO_SIZE (0x10000)
 #define NETSS_DEV_MOCA_MMIO_OFFSET (0xE800000)
 #define NETSS_DEV_MOCA_MMIO_SIZE (0x800000)
-#define NETSS_DEV_GBE_MMIO_OFFSET (0x318000)
-#define NETSS_DEV_GBE_MMIO_SIZE (0x6000)
+#define NETSS_DEV_GBEG_MMIO_OFFSET (0x318000)
+#define NETSS_DEV_GBEG_MMIO_SIZE (0x6000)
+#define NETSS_DEV_GBE5_MMIO_OFFSET (0x314000)
+#define NETSS_DEV_GBE5_MMIO_SIZE (0x4000)
+#define NETSS_DEV_GBE4_MMIO_OFFSET (0x310000)
+#define NETSS_DEV_GBE4_MMIO_SIZE (0x4000)
+#define NETSS_DEV_GBE3_MMIO_OFFSET (0x30C000)
+#define NETSS_DEV_GBE3_MMIO_SIZE (0x4000)
+#define NETSS_DEV_GBE2_MMIO_OFFSET (0x308000)
+#define NETSS_DEV_GBE2_MMIO_SIZE (0x4000)
+#define NETSS_DEV_GBE1_MMIO_OFFSET (0x304000)
+#define NETSS_DEV_GBE1_MMIO_SIZE (0x4000)
+#define NETSS_DEV_GBE0_MMIO_OFFSET (0x300000)
+#define NETSS_DEV_GBE0_MMIO_SIZE (0x4000)
+#define NETSS_DEV_CLK_MMIO_OFFSET (0xD0000)
+#define NETSS_DEV_CLK_MMIO_SIZE (0x10000)
 #define NETSS_DEV_CLK_CTRL_MMIO_OFFSET (0xD0000)
 #define NETSS_DEV_CLK_CTRL_MMIO_SIZE (0x10000)
 #define NETSS_DEV_BBU_CTRLR_MMIO_OFFSET (0x160000)
@@ -73,6 +87,13 @@ typedef enum {
    NETSS_DEV_HW_COUNTERS,
    NETSS_DEV_MOCA,
    NETSS_DEV_GBE,
+   NETSS_DEV_GBE5,
+   NETSS_DEV_GBE4,
+   NETSS_DEV_GBE3,
+   NETSS_DEV_GBE2,
+   NETSS_DEV_GBE1,
+   NETSS_DEV_GBE0,
+   NETSS_DEV_CLK,
    NETSS_DEV_CLK_CTRL,
    NETSS_DEV_BBU_CTRLR,
    NETSS_DEV_PERIPHERAL_SRAM,
@@ -142,6 +163,7 @@ int netss_device_get_info(netss_dev_t su
 void netss_interrupt_enable(netss_interrupt_t intrpt);
 void netss_interrupt_disable(netss_interrupt_t intrpt);
 void netss_interrupt_ack(netss_interrupt_t intrpt);
+int netss_request_npcpu_irq(int irq_num, char* irq_name, netss_subdevice_irq_func func, void *args);
 
 /**************************************************************************/
 /*! \fn int netss_power_state_change_callback_register(netss_dev_t subdevice 
--- a/include/uapi/linux/mii.h
+++ b/include/uapi/linux/mii.h
@@ -156,6 +156,9 @@ struct mii_ioctl_data {
 	__u16		reg_num;
 	__u16		val_in;
 	__u16		val_out;
+#if PUMA7_OR_NEWER_SOC_TYPE
+    __u16		mdio_num;
+#endif
 };
 
 #endif /* _UAPI__LINUX_MII_H__ */
