

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Wed Aug 04 00:41:34 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     8                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,split=1,delta=2
    10                           	psect	text1,local,class=CODE,merge=1,delta=2
    11                           	psect	text2,local,class=CODE,merge=1,delta=2
    12                           	psect	text3,local,class=CODE,merge=1,delta=2
    13                           	psect	text4,local,class=CODE,merge=1,delta=2
    14                           	psect	text5,local,class=CODE,merge=1,delta=2
    15                           	psect	text6,local,class=CODE,merge=1,delta=2
    16                           	psect	text7,local,class=CODE,merge=1,delta=2,group=1
    17                           	psect	text8,local,class=CODE,merge=1,delta=2,group=1
    18                           	psect	text9,local,class=CODE,merge=1,delta=2
    19                           	psect	intentry,global,class=CODE,delta=2
    20                           	psect	text10,local,class=CODE,merge=1,delta=2
    21                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    22                           	dabs	1,0x7E,2
    23  0000                     
    24                           ; Version 2.20
    25                           ; Generated 12/02/2020 GMT
    26                           ; 
    27                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    28                           ; All rights reserved.
    29                           ; 
    30                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    31                           ; 
    32                           ; Redistribution and use in source and binary forms, with or without modification, are
    33                           ; permitted provided that the following conditions are met:
    34                           ; 
    35                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    36                           ;        conditions and the following disclaimer.
    37                           ; 
    38                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    39                           ;        of conditions and the following disclaimer in the documentation and/or other
    40                           ;        materials provided with the distribution.
    41                           ; 
    42                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    43                           ;        software without specific prior written permission.
    44                           ; 
    45                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    46                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    47                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    48                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    49                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    50                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    51                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    52                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    53                           ; 
    54                           ; 
    55                           ; Code-generator required, PIC16F887 Definitions
    56                           ; 
    57                           ; SFR Addresses
    58  0000                     	;# 
    59  0001                     	;# 
    60  0002                     	;# 
    61  0003                     	;# 
    62  0004                     	;# 
    63  0005                     	;# 
    64  0006                     	;# 
    65  0007                     	;# 
    66  0008                     	;# 
    67  0009                     	;# 
    68  000A                     	;# 
    69  000B                     	;# 
    70  000C                     	;# 
    71  000D                     	;# 
    72  000E                     	;# 
    73  000E                     	;# 
    74  000F                     	;# 
    75  0010                     	;# 
    76  0011                     	;# 
    77  0012                     	;# 
    78  0013                     	;# 
    79  0014                     	;# 
    80  0015                     	;# 
    81  0015                     	;# 
    82  0016                     	;# 
    83  0017                     	;# 
    84  0018                     	;# 
    85  0019                     	;# 
    86  001A                     	;# 
    87  001B                     	;# 
    88  001B                     	;# 
    89  001C                     	;# 
    90  001D                     	;# 
    91  001E                     	;# 
    92  001F                     	;# 
    93  0081                     	;# 
    94  0085                     	;# 
    95  0086                     	;# 
    96  0087                     	;# 
    97  0088                     	;# 
    98  0089                     	;# 
    99  008C                     	;# 
   100  008D                     	;# 
   101  008E                     	;# 
   102  008F                     	;# 
   103  0090                     	;# 
   104  0091                     	;# 
   105  0092                     	;# 
   106  0093                     	;# 
   107  0093                     	;# 
   108  0093                     	;# 
   109  0094                     	;# 
   110  0095                     	;# 
   111  0096                     	;# 
   112  0097                     	;# 
   113  0098                     	;# 
   114  0099                     	;# 
   115  009A                     	;# 
   116  009B                     	;# 
   117  009C                     	;# 
   118  009D                     	;# 
   119  009E                     	;# 
   120  009F                     	;# 
   121  0105                     	;# 
   122  0107                     	;# 
   123  0108                     	;# 
   124  0109                     	;# 
   125  010C                     	;# 
   126  010C                     	;# 
   127  010D                     	;# 
   128  010E                     	;# 
   129  010F                     	;# 
   130  0185                     	;# 
   131  0187                     	;# 
   132  0188                     	;# 
   133  0189                     	;# 
   134  018C                     	;# 
   135  018D                     	;# 
   136  0000                     	;# 
   137  0001                     	;# 
   138  0002                     	;# 
   139  0003                     	;# 
   140  0004                     	;# 
   141  0005                     	;# 
   142  0006                     	;# 
   143  0007                     	;# 
   144  0008                     	;# 
   145  0009                     	;# 
   146  000A                     	;# 
   147  000B                     	;# 
   148  000C                     	;# 
   149  000D                     	;# 
   150  000E                     	;# 
   151  000E                     	;# 
   152  000F                     	;# 
   153  0010                     	;# 
   154  0011                     	;# 
   155  0012                     	;# 
   156  0013                     	;# 
   157  0014                     	;# 
   158  0015                     	;# 
   159  0015                     	;# 
   160  0016                     	;# 
   161  0017                     	;# 
   162  0018                     	;# 
   163  0019                     	;# 
   164  001A                     	;# 
   165  001B                     	;# 
   166  001B                     	;# 
   167  001C                     	;# 
   168  001D                     	;# 
   169  001E                     	;# 
   170  001F                     	;# 
   171  0081                     	;# 
   172  0085                     	;# 
   173  0086                     	;# 
   174  0087                     	;# 
   175  0088                     	;# 
   176  0089                     	;# 
   177  008C                     	;# 
   178  008D                     	;# 
   179  008E                     	;# 
   180  008F                     	;# 
   181  0090                     	;# 
   182  0091                     	;# 
   183  0092                     	;# 
   184  0093                     	;# 
   185  0093                     	;# 
   186  0093                     	;# 
   187  0094                     	;# 
   188  0095                     	;# 
   189  0096                     	;# 
   190  0097                     	;# 
   191  0098                     	;# 
   192  0099                     	;# 
   193  009A                     	;# 
   194  009B                     	;# 
   195  009C                     	;# 
   196  009D                     	;# 
   197  009E                     	;# 
   198  009F                     	;# 
   199  0105                     	;# 
   200  0107                     	;# 
   201  0108                     	;# 
   202  0109                     	;# 
   203  010C                     	;# 
   204  010C                     	;# 
   205  010D                     	;# 
   206  010E                     	;# 
   207  010F                     	;# 
   208  0185                     	;# 
   209  0187                     	;# 
   210  0188                     	;# 
   211  0189                     	;# 
   212  018C                     	;# 
   213  018D                     	;# 
   214  0000                     	;# 
   215  0001                     	;# 
   216  0002                     	;# 
   217  0003                     	;# 
   218  0004                     	;# 
   219  0005                     	;# 
   220  0006                     	;# 
   221  0007                     	;# 
   222  0008                     	;# 
   223  0009                     	;# 
   224  000A                     	;# 
   225  000B                     	;# 
   226  000C                     	;# 
   227  000D                     	;# 
   228  000E                     	;# 
   229  000E                     	;# 
   230  000F                     	;# 
   231  0010                     	;# 
   232  0011                     	;# 
   233  0012                     	;# 
   234  0013                     	;# 
   235  0014                     	;# 
   236  0015                     	;# 
   237  0015                     	;# 
   238  0016                     	;# 
   239  0017                     	;# 
   240  0018                     	;# 
   241  0019                     	;# 
   242  001A                     	;# 
   243  001B                     	;# 
   244  001B                     	;# 
   245  001C                     	;# 
   246  001D                     	;# 
   247  001E                     	;# 
   248  001F                     	;# 
   249  0081                     	;# 
   250  0085                     	;# 
   251  0086                     	;# 
   252  0087                     	;# 
   253  0088                     	;# 
   254  0089                     	;# 
   255  008C                     	;# 
   256  008D                     	;# 
   257  008E                     	;# 
   258  008F                     	;# 
   259  0090                     	;# 
   260  0091                     	;# 
   261  0092                     	;# 
   262  0093                     	;# 
   263  0093                     	;# 
   264  0093                     	;# 
   265  0094                     	;# 
   266  0095                     	;# 
   267  0096                     	;# 
   268  0097                     	;# 
   269  0098                     	;# 
   270  0099                     	;# 
   271  009A                     	;# 
   272  009B                     	;# 
   273  009C                     	;# 
   274  009D                     	;# 
   275  009E                     	;# 
   276  009F                     	;# 
   277  0105                     	;# 
   278  0107                     	;# 
   279  0108                     	;# 
   280  0109                     	;# 
   281  010C                     	;# 
   282  010C                     	;# 
   283  010D                     	;# 
   284  010E                     	;# 
   285  010F                     	;# 
   286  0185                     	;# 
   287  0187                     	;# 
   288  0188                     	;# 
   289  0189                     	;# 
   290  018C                     	;# 
   291  018D                     	;# 
   292  0000                     	;# 
   293  0001                     	;# 
   294  0002                     	;# 
   295  0003                     	;# 
   296  0004                     	;# 
   297  0005                     	;# 
   298  0006                     	;# 
   299  0007                     	;# 
   300  0008                     	;# 
   301  0009                     	;# 
   302  000A                     	;# 
   303  000B                     	;# 
   304  000C                     	;# 
   305  000D                     	;# 
   306  000E                     	;# 
   307  000E                     	;# 
   308  000F                     	;# 
   309  0010                     	;# 
   310  0011                     	;# 
   311  0012                     	;# 
   312  0013                     	;# 
   313  0014                     	;# 
   314  0015                     	;# 
   315  0015                     	;# 
   316  0016                     	;# 
   317  0017                     	;# 
   318  0018                     	;# 
   319  0019                     	;# 
   320  001A                     	;# 
   321  001B                     	;# 
   322  001B                     	;# 
   323  001C                     	;# 
   324  001D                     	;# 
   325  001E                     	;# 
   326  001F                     	;# 
   327  0081                     	;# 
   328  0085                     	;# 
   329  0086                     	;# 
   330  0087                     	;# 
   331  0088                     	;# 
   332  0089                     	;# 
   333  008C                     	;# 
   334  008D                     	;# 
   335  008E                     	;# 
   336  008F                     	;# 
   337  0090                     	;# 
   338  0091                     	;# 
   339  0092                     	;# 
   340  0093                     	;# 
   341  0093                     	;# 
   342  0093                     	;# 
   343  0094                     	;# 
   344  0095                     	;# 
   345  0096                     	;# 
   346  0097                     	;# 
   347  0098                     	;# 
   348  0099                     	;# 
   349  009A                     	;# 
   350  009B                     	;# 
   351  009C                     	;# 
   352  009D                     	;# 
   353  009E                     	;# 
   354  009F                     	;# 
   355  0105                     	;# 
   356  0107                     	;# 
   357  0108                     	;# 
   358  0109                     	;# 
   359  010C                     	;# 
   360  010C                     	;# 
   361  010D                     	;# 
   362  010E                     	;# 
   363  010F                     	;# 
   364  0185                     	;# 
   365  0187                     	;# 
   366  0188                     	;# 
   367  0189                     	;# 
   368  018C                     	;# 
   369  018D                     	;# 
   370  0000                     	;# 
   371  0001                     	;# 
   372  0002                     	;# 
   373  0003                     	;# 
   374  0004                     	;# 
   375  0005                     	;# 
   376  0006                     	;# 
   377  0007                     	;# 
   378  0008                     	;# 
   379  0009                     	;# 
   380  000A                     	;# 
   381  000B                     	;# 
   382  000C                     	;# 
   383  000D                     	;# 
   384  000E                     	;# 
   385  000E                     	;# 
   386  000F                     	;# 
   387  0010                     	;# 
   388  0011                     	;# 
   389  0012                     	;# 
   390  0013                     	;# 
   391  0014                     	;# 
   392  0015                     	;# 
   393  0015                     	;# 
   394  0016                     	;# 
   395  0017                     	;# 
   396  0018                     	;# 
   397  0019                     	;# 
   398  001A                     	;# 
   399  001B                     	;# 
   400  001B                     	;# 
   401  001C                     	;# 
   402  001D                     	;# 
   403  001E                     	;# 
   404  001F                     	;# 
   405  0081                     	;# 
   406  0085                     	;# 
   407  0086                     	;# 
   408  0087                     	;# 
   409  0088                     	;# 
   410  0089                     	;# 
   411  008C                     	;# 
   412  008D                     	;# 
   413  008E                     	;# 
   414  008F                     	;# 
   415  0090                     	;# 
   416  0091                     	;# 
   417  0092                     	;# 
   418  0093                     	;# 
   419  0093                     	;# 
   420  0093                     	;# 
   421  0094                     	;# 
   422  0095                     	;# 
   423  0096                     	;# 
   424  0097                     	;# 
   425  0098                     	;# 
   426  0099                     	;# 
   427  009A                     	;# 
   428  009B                     	;# 
   429  009C                     	;# 
   430  009D                     	;# 
   431  009E                     	;# 
   432  009F                     	;# 
   433  0105                     	;# 
   434  0107                     	;# 
   435  0108                     	;# 
   436  0109                     	;# 
   437  010C                     	;# 
   438  010C                     	;# 
   439  010D                     	;# 
   440  010E                     	;# 
   441  010F                     	;# 
   442  0185                     	;# 
   443  0187                     	;# 
   444  0188                     	;# 
   445  0189                     	;# 
   446  018C                     	;# 
   447  018D                     	;# 
   448  0000                     	;# 
   449  0001                     	;# 
   450  0002                     	;# 
   451  0003                     	;# 
   452  0004                     	;# 
   453  0005                     	;# 
   454  0006                     	;# 
   455  0007                     	;# 
   456  0008                     	;# 
   457  0009                     	;# 
   458  000A                     	;# 
   459  000B                     	;# 
   460  000C                     	;# 
   461  000D                     	;# 
   462  000E                     	;# 
   463  000E                     	;# 
   464  000F                     	;# 
   465  0010                     	;# 
   466  0011                     	;# 
   467  0012                     	;# 
   468  0013                     	;# 
   469  0014                     	;# 
   470  0015                     	;# 
   471  0015                     	;# 
   472  0016                     	;# 
   473  0017                     	;# 
   474  0018                     	;# 
   475  0019                     	;# 
   476  001A                     	;# 
   477  001B                     	;# 
   478  001B                     	;# 
   479  001C                     	;# 
   480  001D                     	;# 
   481  001E                     	;# 
   482  001F                     	;# 
   483  0081                     	;# 
   484  0085                     	;# 
   485  0086                     	;# 
   486  0087                     	;# 
   487  0088                     	;# 
   488  0089                     	;# 
   489  008C                     	;# 
   490  008D                     	;# 
   491  008E                     	;# 
   492  008F                     	;# 
   493  0090                     	;# 
   494  0091                     	;# 
   495  0092                     	;# 
   496  0093                     	;# 
   497  0093                     	;# 
   498  0093                     	;# 
   499  0094                     	;# 
   500  0095                     	;# 
   501  0096                     	;# 
   502  0097                     	;# 
   503  0098                     	;# 
   504  0099                     	;# 
   505  009A                     	;# 
   506  009B                     	;# 
   507  009C                     	;# 
   508  009D                     	;# 
   509  009E                     	;# 
   510  009F                     	;# 
   511  0105                     	;# 
   512  0107                     	;# 
   513  0108                     	;# 
   514  0109                     	;# 
   515  010C                     	;# 
   516  010C                     	;# 
   517  010D                     	;# 
   518  010E                     	;# 
   519  010F                     	;# 
   520  0185                     	;# 
   521  0187                     	;# 
   522  0188                     	;# 
   523  0189                     	;# 
   524  018C                     	;# 
   525  018D                     	;# 
   526  0013                     _SSPBUF	set	19
   527  0014                     _SSPCON	set	20
   528  001F                     _ADCON0bits	set	31
   529  0019                     _TXREG	set	25
   530  000B                     _INTCONbits	set	11
   531  0018                     _RCSTAbits	set	24
   532  000E                     _TMR1L	set	14
   533  000F                     _TMR1H	set	15
   534  0010                     _T1CONbits	set	16
   535  0001                     _TMR0	set	1
   536  0008                     _PORTD	set	8
   537  0006                     _PORTB	set	6
   538  0007                     _PORTCbits	set	7
   539  001A                     _RCREG	set	26
   540  000C                     _PIR1bits	set	12
   541  0094                     _SSPSTATbits	set	148
   542  0094                     _SSPSTAT	set	148
   543  009F                     _ADCON1bits	set	159
   544  008F                     _OSCCONbits	set	143
   545  008C                     _PIE1bits	set	140
   546  0099                     _SPBRG	set	153
   547  009A                     _SPBRGH	set	154
   548  0098                     _TXSTAbits	set	152
   549  0081                     _OPTION_REGbits	set	129
   550  0088                     _TRISD	set	136
   551  0087                     _TRISCbits	set	135
   552  0086                     _TRISB	set	134
   553  043B                     _TRISC3	set	1083
   554  0187                     _BAUDCTLbits	set	391
   555  0189                     _ANSELH	set	393
   556  0188                     _ANSEL	set	392
   557                           
   558                           	psect	cinit
   559  0011                     start_initialization:	
   560                           ; #config settings
   561                           
   562  0011                     __initialization:
   563                           
   564                           ; Clear objects allocated to COMMON
   565  0011  01F7               	clrf	__pbssCOMMON& (0+127)
   566                           
   567                           ; Clear objects allocated to BANK0
   568  0012  1283               	bcf	3,5	;RP0=0, select bank0
   569  0013  1303               	bcf	3,6	;RP1=0, select bank0
   570  0014  01B2               	clrf	__pbssBANK0& (0+127)
   571  0015  01B3               	clrf	(__pbssBANK0+1)& (0+127)
   572  0016  01B4               	clrf	(__pbssBANK0+2)& (0+127)
   573  0017  01B5               	clrf	(__pbssBANK0+3)& (0+127)
   574  0018  01B6               	clrf	(__pbssBANK0+4)& (0+127)
   575  0019  01B7               	clrf	(__pbssBANK0+5)& (0+127)
   576  001A  01B8               	clrf	(__pbssBANK0+6)& (0+127)
   577  001B  01B9               	clrf	(__pbssBANK0+7)& (0+127)
   578  001C  01BA               	clrf	(__pbssBANK0+8)& (0+127)
   579  001D  01BB               	clrf	(__pbssBANK0+9)& (0+127)
   580  001E  01BC               	clrf	(__pbssBANK0+10)& (0+127)
   581  001F                     end_of_initialization:	
   582                           ;End of C runtime variable initialization code
   583                           
   584  001F                     __end_of__initialization:
   585  001F  0183               	clrf	3
   586  0020  120A  118A  2823   	ljmp	_main	;jump to C main() function
   587                           
   588                           	psect	bssCOMMON
   589  0077                     __pbssCOMMON:
   590  0077                     _cuenta_uart:
   591  0077                     	ds	1
   592                           
   593                           	psect	bssBANK0
   594  0032                     __pbssBANK0:
   595  0032                     _desde_interfaz:
   596  0032                     	ds	1
   597  0033                     _uart_dec_pot2:
   598  0033                     	ds	1
   599  0034                     _uart_cen_pot2:
   600  0034                     	ds	1
   601  0035                     _uart_dec_pot1:
   602  0035                     	ds	1
   603  0036                     _uart_cen_pot1:
   604  0036                     	ds	1
   605  0037                     _map_pot2_dec:
   606  0037                     	ds	1
   607  0038                     _map_pot2_cen:
   608  0038                     	ds	1
   609  0039                     _map_pot1_dec:
   610  0039                     	ds	1
   611  003A                     _map_pot1_cen:
   612  003A                     	ds	1
   613  003B                     _uart_recibido2:
   614  003B                     	ds	1
   615  003C                     _uart_recibido1:
   616  003C                     	ds	1
   617                           
   618                           	psect	cstackCOMMON
   619  0070                     __pcstackCOMMON:
   620  0070                     ?_mandar_datos:
   621  0070                     ??_mandar_datos:	
   622                           ; 1 bytes @ 0x0
   623                           
   624  0070                     ?_setup:	
   625                           ; 1 bytes @ 0x0
   626                           
   627  0070                     ?_spiWrite:	
   628                           ; 1 bytes @ 0x0
   629                           
   630  0070                     ?_spiRead:	
   631                           ; 1 bytes @ 0x0
   632                           
   633  0070                     ?_osc_config:	
   634                           ; 1 bytes @ 0x0
   635                           
   636  0070                     ?_isr:	
   637                           ; 1 bytes @ 0x0
   638                           
   639  0070                     ?_main:	
   640                           ; 1 bytes @ 0x0
   641                           
   642  0070                     ?_spiReceiveWait:	
   643                           ; 1 bytes @ 0x0
   644                           
   645                           
   646                           ; 1 bytes @ 0x0
   647  0070                     	ds	2
   648  0072                     ??_isr:
   649                           
   650                           ; 1 bytes @ 0x2
   651  0072                     	ds	4
   652  0076                     ??_spiWrite:
   653  0076                     ??_spiRead:	
   654                           ; 1 bytes @ 0x6
   655                           
   656  0076                     ??_spiInit:	
   657                           ; 1 bytes @ 0x6
   658                           
   659  0076                     ??_spiReceiveWait:	
   660                           ; 1 bytes @ 0x6
   661                           
   662  0076                     ??___awdiv:	
   663                           ; 1 bytes @ 0x6
   664                           
   665  0076                     osc_config@freq:	
   666                           ; 1 bytes @ 0x6
   667                           
   668  0076                     spiInit@sType:	
   669                           ; 1 bytes @ 0x6
   670                           
   671  0076                     spiWrite@dat:	
   672                           ; 1 bytes @ 0x6
   673                           
   674                           
   675                           ; 1 bytes @ 0x6
   676  0076                     	ds	1
   677  0077                     ??_setup:
   678                           
   679                           	psect	cstackBANK0
   680  0020                     __pcstackBANK0:	
   681                           ; 1 bytes @ 0x7
   682                           
   683  0020                     ??_osc_config:
   684  0020                     ?_spiInit:	
   685                           ; 1 bytes @ 0x0
   686                           
   687  0020                     ?___awdiv:	
   688                           ; 1 bytes @ 0x0
   689                           
   690  0020                     spiInit@sDataSample:	
   691                           ; 2 bytes @ 0x0
   692                           
   693  0020                     ___awdiv@divisor:	
   694                           ; 1 bytes @ 0x0
   695                           
   696                           
   697                           ; 2 bytes @ 0x0
   698  0020                     	ds	1
   699  0021                     spiInit@sClockIdle:
   700                           
   701                           ; 1 bytes @ 0x1
   702  0021                     	ds	1
   703  0022                     spiInit@sTransmitEdge:
   704  0022                     ___awdiv@dividend:	
   705                           ; 1 bytes @ 0x2
   706                           
   707                           
   708                           ; 2 bytes @ 0x2
   709  0022                     	ds	2
   710  0024                     ___awdiv@counter:
   711                           
   712                           ; 1 bytes @ 0x4
   713  0024                     	ds	1
   714  0025                     ___awdiv@sign:
   715                           
   716                           ; 1 bytes @ 0x5
   717  0025                     	ds	1
   718  0026                     ___awdiv@quotient:
   719                           
   720                           ; 2 bytes @ 0x6
   721  0026                     	ds	2
   722  0028                     ?___awmod:
   723  0028                     ___awmod@divisor:	
   724                           ; 2 bytes @ 0x8
   725                           
   726                           
   727                           ; 2 bytes @ 0x8
   728  0028                     	ds	2
   729  002A                     ___awmod@dividend:
   730                           
   731                           ; 2 bytes @ 0xA
   732  002A                     	ds	2
   733  002C                     ??___awmod:
   734                           
   735                           ; 1 bytes @ 0xC
   736  002C                     	ds	1
   737  002D                     ___awmod@counter:
   738                           
   739                           ; 1 bytes @ 0xD
   740  002D                     	ds	1
   741  002E                     ___awmod@sign:
   742                           
   743                           ; 1 bytes @ 0xE
   744  002E                     	ds	1
   745  002F                     ??_main:
   746                           
   747                           ; 1 bytes @ 0xF
   748  002F                     	ds	3
   749                           
   750                           	psect	maintext
   751  0023                     __pmaintext:	
   752 ;;
   753 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   754 ;;
   755 ;; *************** function _main *****************
   756 ;; Defined at:
   757 ;;		line 89 in file "Main_maestro.c"
   758 ;; Parameters:    Size  Location     Type
   759 ;;		None
   760 ;; Auto vars:     Size  Location     Type
   761 ;;		None
   762 ;; Return value:  Size  Location     Type
   763 ;;                  1    wreg      void 
   764 ;; Registers used:
   765 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   766 ;; Tracked objects:
   767 ;;		On entry : B00/0
   768 ;;		On exit  : 0/0
   769 ;;		Unchanged: 0/0
   770 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   771 ;;      Params:         0       0       0       0       0
   772 ;;      Locals:         0       0       0       0       0
   773 ;;      Temps:          0       3       0       0       0
   774 ;;      Totals:         0       3       0       0       0
   775 ;;Total ram usage:        3 bytes
   776 ;; Hardware stack levels required when called:    4
   777 ;; This function calls:
   778 ;;		___awdiv
   779 ;;		___awmod
   780 ;;		_setup
   781 ;;		_spiRead
   782 ;;		_spiWrite
   783 ;; This function is called by:
   784 ;;		Startup code after reset
   785 ;; This function uses a non-reentrant model
   786 ;;
   787                           
   788                           
   789                           ;psect for function _main
   790  0023                     _main:
   791  0023                     l1664:	
   792                           ;incstack = 0
   793                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   794                           
   795                           
   796                           ;Main_maestro.c: 91:     setup();
   797  0023  120A  118A  21FB  120A  118A  	fcall	_setup
   798  0028                     l1666:
   799                           
   800                           ;Main_maestro.c: 93:     {;Main_maestro.c: 95:         PORTCbits.RC2=0;
   801  0028  1283               	bcf	3,5	;RP0=0, select bank0
   802  0029  1303               	bcf	3,6	;RP1=0, select bank0
   803  002A  1107               	bcf	7,2	;volatile
   804  002B                     l1668:
   805                           
   806                           ;Main_maestro.c: 96:         _delay((unsigned long)((1)*(4000000/4000.0)));
   807  002B  30C7               	movlw	199
   808  002C  1283               	bcf	3,5	;RP0=0, select bank0
   809  002D  1303               	bcf	3,6	;RP1=0, select bank0
   810  002E  00AF               	movwf	??_main
   811  002F                     u627:
   812  002F  2830               	nop2
   813  0030  0BAF               	decfsz	??_main,f
   814  0031  282F               	goto	u627
   815  0032  2833               	nop2
   816  0033                     l1670:
   817                           
   818                           ;Main_maestro.c: 98:         spiWrite(0b0001);
   819  0033  3001               	movlw	1
   820  0034  120A  118A  232E  120A  118A  	fcall	_spiWrite
   821  0039                     l1672:
   822                           
   823                           ;Main_maestro.c: 99:         uart_recibido1=spiRead();
   824  0039  120A  118A  231E  120A  118A  	fcall	_spiRead
   825  003E  1283               	bcf	3,5	;RP0=0, select bank0
   826  003F  1303               	bcf	3,6	;RP1=0, select bank0
   827  0040  00AF               	movwf	??_main
   828  0041  082F               	movf	??_main,w
   829  0042  00BC               	movwf	_uart_recibido1
   830  0043                     l1674:
   831                           
   832                           ;Main_maestro.c: 100:         _delay((unsigned long)((1)*(4000000/4000.0)));
   833  0043  30C7               	movlw	199
   834  0044  1283               	bcf	3,5	;RP0=0, select bank0
   835  0045  1303               	bcf	3,6	;RP1=0, select bank0
   836  0046  00AF               	movwf	??_main
   837  0047                     u637:
   838  0047  2848               	nop2
   839  0048  0BAF               	decfsz	??_main,f
   840  0049  2847               	goto	u637
   841  004A  284B               	nop2
   842  004B                     l1676:
   843                           
   844                           ;Main_maestro.c: 101:         PORTCbits.RC2=1;
   845  004B  1283               	bcf	3,5	;RP0=0, select bank0
   846  004C  1303               	bcf	3,6	;RP1=0, select bank0
   847  004D  1507               	bsf	7,2	;volatile
   848  004E                     l1678:
   849                           
   850                           ;Main_maestro.c: 102:         PORTCbits.RC2=0;
   851  004E  1107               	bcf	7,2	;volatile
   852  004F                     l1680:
   853                           
   854                           ;Main_maestro.c: 103:         _delay((unsigned long)((1)*(4000000/4000.0)));
   855  004F  30C7               	movlw	199
   856  0050  1283               	bcf	3,5	;RP0=0, select bank0
   857  0051  1303               	bcf	3,6	;RP1=0, select bank0
   858  0052  00AF               	movwf	??_main
   859  0053                     u647:
   860  0053  2854               	nop2
   861  0054  0BAF               	decfsz	??_main,f
   862  0055  2853               	goto	u647
   863  0056  2857               	nop2
   864  0057                     l1682:
   865                           
   866                           ;Main_maestro.c: 104:         spiWrite(0b0010);
   867  0057  3002               	movlw	2
   868  0058  120A  118A  232E  120A  118A  	fcall	_spiWrite
   869  005D                     l1684:
   870                           
   871                           ;Main_maestro.c: 105:         uart_recibido2=spiRead();
   872  005D  120A  118A  231E  120A  118A  	fcall	_spiRead
   873  0062  1283               	bcf	3,5	;RP0=0, select bank0
   874  0063  1303               	bcf	3,6	;RP1=0, select bank0
   875  0064  00AF               	movwf	??_main
   876  0065  082F               	movf	??_main,w
   877  0066  00BB               	movwf	_uart_recibido2
   878  0067                     l1686:
   879                           
   880                           ;Main_maestro.c: 106:         _delay((unsigned long)((1)*(4000000/4000.0)));
   881  0067  30C7               	movlw	199
   882  0068  1283               	bcf	3,5	;RP0=0, select bank0
   883  0069  1303               	bcf	3,6	;RP1=0, select bank0
   884  006A  00AF               	movwf	??_main
   885  006B                     u657:
   886  006B  286C               	nop2
   887  006C  0BAF               	decfsz	??_main,f
   888  006D  286B               	goto	u657
   889  006E  286F               	nop2
   890  006F                     l1688:
   891                           
   892                           ;Main_maestro.c: 107:         PORTCbits.RC2=1;
   893  006F  1283               	bcf	3,5	;RP0=0, select bank0
   894  0070  1303               	bcf	3,6	;RP1=0, select bank0
   895  0071  1507               	bsf	7,2	;volatile
   896  0072                     l1690:
   897                           
   898                           ;Main_maestro.c: 110:         map_pot1_cen=((2*(uart_recibido1)/100)%10);
   899  0072  300A               	movlw	10
   900  0073  00A8               	movwf	___awmod@divisor
   901  0074  3000               	movlw	0
   902  0075  00A9               	movwf	___awmod@divisor+1
   903  0076  3064               	movlw	100
   904  0077  00A0               	movwf	___awdiv@divisor
   905  0078  3000               	movlw	0
   906  0079  00A1               	movwf	___awdiv@divisor+1
   907  007A  083C               	movf	_uart_recibido1,w
   908  007B  00AF               	movwf	??_main
   909  007C  01B0               	clrf	??_main+1
   910  007D  1003               	clrc
   911  007E  0D2F               	rlf	??_main,w
   912  007F  00A2               	movwf	___awdiv@dividend
   913  0080  0D30               	rlf	??_main+1,w
   914  0081  00A3               	movwf	___awdiv@dividend+1
   915  0082  120A  118A  2137  120A  118A  	fcall	___awdiv
   916  0087  1283               	bcf	3,5	;RP0=0, select bank0
   917  0088  1303               	bcf	3,6	;RP1=0, select bank0
   918  0089  0821               	movf	?___awdiv+1,w
   919  008A  00AB               	movwf	___awmod@dividend+1
   920  008B  0820               	movf	?___awdiv,w
   921  008C  00AA               	movwf	___awmod@dividend
   922  008D  120A  118A  21A0  120A  118A  	fcall	___awmod
   923  0092  1283               	bcf	3,5	;RP0=0, select bank0
   924  0093  1303               	bcf	3,6	;RP1=0, select bank0
   925  0094  0828               	movf	?___awmod,w
   926  0095  00B1               	movwf	??_main+2
   927  0096  0831               	movf	??_main+2,w
   928  0097  00BA               	movwf	_map_pot1_cen
   929  0098                     l1692:
   930                           
   931                           ;Main_maestro.c: 111:         map_pot1_dec=((2*(uart_recibido1)/10)%10);
   932  0098  300A               	movlw	10
   933  0099  00A8               	movwf	___awmod@divisor
   934  009A  3000               	movlw	0
   935  009B  00A9               	movwf	___awmod@divisor+1
   936  009C  300A               	movlw	10
   937  009D  00A0               	movwf	___awdiv@divisor
   938  009E  3000               	movlw	0
   939  009F  00A1               	movwf	___awdiv@divisor+1
   940  00A0  083C               	movf	_uart_recibido1,w
   941  00A1  00AF               	movwf	??_main
   942  00A2  01B0               	clrf	??_main+1
   943  00A3  1003               	clrc
   944  00A4  0D2F               	rlf	??_main,w
   945  00A5  00A2               	movwf	___awdiv@dividend
   946  00A6  0D30               	rlf	??_main+1,w
   947  00A7  00A3               	movwf	___awdiv@dividend+1
   948  00A8  120A  118A  2137  120A  118A  	fcall	___awdiv
   949  00AD  1283               	bcf	3,5	;RP0=0, select bank0
   950  00AE  1303               	bcf	3,6	;RP1=0, select bank0
   951  00AF  0821               	movf	?___awdiv+1,w
   952  00B0  00AB               	movwf	___awmod@dividend+1
   953  00B1  0820               	movf	?___awdiv,w
   954  00B2  00AA               	movwf	___awmod@dividend
   955  00B3  120A  118A  21A0  120A  118A  	fcall	___awmod
   956  00B8  1283               	bcf	3,5	;RP0=0, select bank0
   957  00B9  1303               	bcf	3,6	;RP1=0, select bank0
   958  00BA  0828               	movf	?___awmod,w
   959  00BB  00B1               	movwf	??_main+2
   960  00BC  0831               	movf	??_main+2,w
   961  00BD  00B9               	movwf	_map_pot1_dec
   962  00BE                     l1694:
   963                           
   964                           ;Main_maestro.c: 114:         map_pot2_cen=((2*(uart_recibido2)/100)%10);
   965  00BE  300A               	movlw	10
   966  00BF  00A8               	movwf	___awmod@divisor
   967  00C0  3000               	movlw	0
   968  00C1  00A9               	movwf	___awmod@divisor+1
   969  00C2  3064               	movlw	100
   970  00C3  00A0               	movwf	___awdiv@divisor
   971  00C4  3000               	movlw	0
   972  00C5  00A1               	movwf	___awdiv@divisor+1
   973  00C6  083B               	movf	_uart_recibido2,w
   974  00C7  00AF               	movwf	??_main
   975  00C8  01B0               	clrf	??_main+1
   976  00C9  1003               	clrc
   977  00CA  0D2F               	rlf	??_main,w
   978  00CB  00A2               	movwf	___awdiv@dividend
   979  00CC  0D30               	rlf	??_main+1,w
   980  00CD  00A3               	movwf	___awdiv@dividend+1
   981  00CE  120A  118A  2137  120A  118A  	fcall	___awdiv
   982  00D3  1283               	bcf	3,5	;RP0=0, select bank0
   983  00D4  1303               	bcf	3,6	;RP1=0, select bank0
   984  00D5  0821               	movf	?___awdiv+1,w
   985  00D6  00AB               	movwf	___awmod@dividend+1
   986  00D7  0820               	movf	?___awdiv,w
   987  00D8  00AA               	movwf	___awmod@dividend
   988  00D9  120A  118A  21A0  120A  118A  	fcall	___awmod
   989  00DE  1283               	bcf	3,5	;RP0=0, select bank0
   990  00DF  1303               	bcf	3,6	;RP1=0, select bank0
   991  00E0  0828               	movf	?___awmod,w
   992  00E1  00B1               	movwf	??_main+2
   993  00E2  0831               	movf	??_main+2,w
   994  00E3  00B8               	movwf	_map_pot2_cen
   995  00E4                     l1696:
   996                           
   997                           ;Main_maestro.c: 115:         map_pot2_dec=((2*(uart_recibido2)/10)%10);
   998  00E4  300A               	movlw	10
   999  00E5  00A8               	movwf	___awmod@divisor
  1000  00E6  3000               	movlw	0
  1001  00E7  00A9               	movwf	___awmod@divisor+1
  1002  00E8  300A               	movlw	10
  1003  00E9  00A0               	movwf	___awdiv@divisor
  1004  00EA  3000               	movlw	0
  1005  00EB  00A1               	movwf	___awdiv@divisor+1
  1006  00EC  083B               	movf	_uart_recibido2,w
  1007  00ED  00AF               	movwf	??_main
  1008  00EE  01B0               	clrf	??_main+1
  1009  00EF  1003               	clrc
  1010  00F0  0D2F               	rlf	??_main,w
  1011  00F1  00A2               	movwf	___awdiv@dividend
  1012  00F2  0D30               	rlf	??_main+1,w
  1013  00F3  00A3               	movwf	___awdiv@dividend+1
  1014  00F4  120A  118A  2137  120A  118A  	fcall	___awdiv
  1015  00F9  1283               	bcf	3,5	;RP0=0, select bank0
  1016  00FA  1303               	bcf	3,6	;RP1=0, select bank0
  1017  00FB  0821               	movf	?___awdiv+1,w
  1018  00FC  00AB               	movwf	___awmod@dividend+1
  1019  00FD  0820               	movf	?___awdiv,w
  1020  00FE  00AA               	movwf	___awmod@dividend
  1021  00FF  120A  118A  21A0  120A  118A  	fcall	___awmod
  1022  0104  1283               	bcf	3,5	;RP0=0, select bank0
  1023  0105  1303               	bcf	3,6	;RP1=0, select bank0
  1024  0106  0828               	movf	?___awmod,w
  1025  0107  00B1               	movwf	??_main+2
  1026  0108  0831               	movf	??_main+2,w
  1027  0109  00B7               	movwf	_map_pot2_dec
  1028  010A                     l1698:
  1029                           
  1030                           ;Main_maestro.c: 118:         uart_cen_pot1=(map_pot1_cen+0x30);
  1031  010A  083A               	movf	_map_pot1_cen,w
  1032  010B  3E30               	addlw	48
  1033  010C  00AF               	movwf	??_main
  1034  010D  082F               	movf	??_main,w
  1035  010E  00B6               	movwf	_uart_cen_pot1
  1036  010F                     l1700:
  1037                           
  1038                           ;Main_maestro.c: 119:         uart_dec_pot1=(map_pot1_dec+0x30);
  1039  010F  0839               	movf	_map_pot1_dec,w
  1040  0110  3E30               	addlw	48
  1041  0111  00AF               	movwf	??_main
  1042  0112  082F               	movf	??_main,w
  1043  0113  00B5               	movwf	_uart_dec_pot1
  1044  0114                     l1702:
  1045                           
  1046                           ;Main_maestro.c: 122:         uart_cen_pot2=(map_pot2_cen+0x30);
  1047  0114  0838               	movf	_map_pot2_cen,w
  1048  0115  3E30               	addlw	48
  1049  0116  00AF               	movwf	??_main
  1050  0117  082F               	movf	??_main,w
  1051  0118  00B4               	movwf	_uart_cen_pot2
  1052  0119                     l1704:
  1053                           
  1054                           ;Main_maestro.c: 123:         uart_dec_pot2=(map_pot2_dec+0x30);
  1055  0119  0837               	movf	_map_pot2_dec,w
  1056  011A  3E30               	addlw	48
  1057  011B  00AF               	movwf	??_main
  1058  011C  082F               	movf	??_main,w
  1059  011D  00B3               	movwf	_uart_dec_pot2
  1060  011E                     l1706:
  1061                           
  1062                           ;Main_maestro.c: 126:         if(desde_interfaz==0x31)
  1063  011E  3031               	movlw	49
  1064  011F  0632               	xorwf	_desde_interfaz,w
  1065  0120  1D03               	btfss	3,2
  1066  0121  2923               	goto	u601
  1067  0122  2924               	goto	u600
  1068  0123                     u601:
  1069  0123  2929               	goto	l1710
  1070  0124                     u600:
  1071  0124                     l1708:
  1072                           
  1073                           ;Main_maestro.c: 127:             PORTB++;
  1074  0124  3001               	movlw	1
  1075  0125  00AF               	movwf	??_main
  1076  0126  082F               	movf	??_main,w
  1077  0127  0786               	addwf	6,f	;volatile
  1078  0128  2931               	goto	l1714
  1079  0129                     l1710:
  1080  0129  3032               	movlw	50
  1081  012A  0632               	xorwf	_desde_interfaz,w
  1082  012B  1D03               	btfss	3,2
  1083  012C  292E               	goto	u611
  1084  012D  292F               	goto	u610
  1085  012E                     u611:
  1086  012E  2931               	goto	l1714
  1087  012F                     u610:
  1088  012F                     l1712:
  1089                           
  1090                           ;Main_maestro.c: 129:             PORTB--;
  1091  012F  3001               	movlw	1
  1092  0130  0286               	subwf	6,f	;volatile
  1093  0131                     l1714:
  1094                           
  1095                           ;Main_maestro.c: 133:         PORTD=uart_recibido2;
  1096  0131  083B               	movf	_uart_recibido2,w
  1097  0132  0088               	movwf	8	;volatile
  1098  0133  2828               	goto	l1666
  1099  0134  120A  118A  280E   	ljmp	start
  1100  0137                     __end_of_main:
  1101                           
  1102                           	psect	text1
  1103  032E                     __ptext1:	
  1104 ;; *************** function _spiWrite *****************
  1105 ;; Defined at:
  1106 ;;		line 43 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
  1107 ;; Parameters:    Size  Location     Type
  1108 ;;  dat             1    wreg     unsigned char 
  1109 ;; Auto vars:     Size  Location     Type
  1110 ;;  dat             1    6[COMMON] unsigned char 
  1111 ;; Return value:  Size  Location     Type
  1112 ;;                  1    wreg      void 
  1113 ;; Registers used:
  1114 ;;		wreg
  1115 ;; Tracked objects:
  1116 ;;		On entry : 0/0
  1117 ;;		On exit  : 0/0
  1118 ;;		Unchanged: 0/0
  1119 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1120 ;;      Params:         0       0       0       0       0
  1121 ;;      Locals:         1       0       0       0       0
  1122 ;;      Temps:          0       0       0       0       0
  1123 ;;      Totals:         1       0       0       0       0
  1124 ;;Total ram usage:        1 bytes
  1125 ;; Hardware stack levels used:    1
  1126 ;; Hardware stack levels required when called:    2
  1127 ;; This function calls:
  1128 ;;		Nothing
  1129 ;; This function is called by:
  1130 ;;		_main
  1131 ;; This function uses a non-reentrant model
  1132 ;;
  1133                           
  1134                           
  1135                           ;psect for function _spiWrite
  1136  032E                     _spiWrite:
  1137                           
  1138                           ;incstack = 0
  1139                           ; Regs used in _spiWrite: [wreg]
  1140                           ;spiWrite@dat stored from wreg
  1141  032E  00F6               	movwf	spiWrite@dat
  1142  032F                     l1314:
  1143                           
  1144                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 43: vo
      +                          id spiWrite(char dat);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X
      +                          /SPI_config.c: 44: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/
      +                          SPI_config.c: 45:     SSPBUF = dat;
  1145  032F  0876               	movf	spiWrite@dat,w
  1146  0330  1283               	bcf	3,5	;RP0=0, select bank0
  1147  0331  1303               	bcf	3,6	;RP1=0, select bank0
  1148  0332  0093               	movwf	19	;volatile
  1149  0333                     l182:
  1150  0333  0008               	return
  1151  0334                     __end_of_spiWrite:
  1152                           
  1153                           	psect	text2
  1154  031E                     __ptext2:	
  1155 ;; *************** function _spiRead *****************
  1156 ;; Defined at:
  1157 ;;		line 56 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
  1158 ;; Parameters:    Size  Location     Type
  1159 ;;		None
  1160 ;; Auto vars:     Size  Location     Type
  1161 ;;		None
  1162 ;; Return value:  Size  Location     Type
  1163 ;;                  1    wreg      unsigned char 
  1164 ;; Registers used:
  1165 ;;		wreg, status,2, status,0, pclath, cstack
  1166 ;; Tracked objects:
  1167 ;;		On entry : 0/0
  1168 ;;		On exit  : 0/0
  1169 ;;		Unchanged: 0/0
  1170 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1171 ;;      Params:         0       0       0       0       0
  1172 ;;      Locals:         0       0       0       0       0
  1173 ;;      Temps:          0       0       0       0       0
  1174 ;;      Totals:         0       0       0       0       0
  1175 ;;Total ram usage:        0 bytes
  1176 ;; Hardware stack levels used:    1
  1177 ;; Hardware stack levels required when called:    3
  1178 ;; This function calls:
  1179 ;;		_spiReceiveWait
  1180 ;; This function is called by:
  1181 ;;		_main
  1182 ;; This function uses a non-reentrant model
  1183 ;;
  1184                           
  1185                           
  1186                           ;psect for function _spiRead
  1187  031E                     _spiRead:
  1188  031E                     l1316:	
  1189                           ;incstack = 0
  1190                           ; Regs used in _spiRead: [wreg+status,2+status,0+pclath+cstack]
  1191                           
  1192                           
  1193                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 58:   
      +                            spiReceiveWait();
  1194  031E  120A  118A  2327  120A  118A  	fcall	_spiReceiveWait
  1195  0323                     l1318:
  1196                           
  1197                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 59:   
      +                            return(SSPBUF);
  1198  0323  1283               	bcf	3,5	;RP0=0, select bank0
  1199  0324  1303               	bcf	3,6	;RP1=0, select bank0
  1200  0325  0813               	movf	19,w	;volatile
  1201  0326                     l190:
  1202  0326  0008               	return
  1203  0327                     __end_of_spiRead:
  1204                           
  1205                           	psect	text3
  1206  0327                     __ptext3:	
  1207 ;; *************** function _spiReceiveWait *****************
  1208 ;; Defined at:
  1209 ;;		line 38 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
  1210 ;; Parameters:    Size  Location     Type
  1211 ;;		None
  1212 ;; Auto vars:     Size  Location     Type
  1213 ;;		None
  1214 ;; Return value:  Size  Location     Type
  1215 ;;                  1    wreg      void 
  1216 ;; Registers used:
  1217 ;;		None
  1218 ;; Tracked objects:
  1219 ;;		On entry : 0/0
  1220 ;;		On exit  : 0/0
  1221 ;;		Unchanged: 0/0
  1222 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1223 ;;      Params:         0       0       0       0       0
  1224 ;;      Locals:         0       0       0       0       0
  1225 ;;      Temps:          0       0       0       0       0
  1226 ;;      Totals:         0       0       0       0       0
  1227 ;;Total ram usage:        0 bytes
  1228 ;; Hardware stack levels used:    1
  1229 ;; Hardware stack levels required when called:    2
  1230 ;; This function calls:
  1231 ;;		Nothing
  1232 ;; This function is called by:
  1233 ;;		_spiRead
  1234 ;; This function uses a non-reentrant model
  1235 ;;
  1236                           
  1237                           
  1238                           ;psect for function _spiReceiveWait
  1239  0327                     _spiReceiveWait:
  1240  0327                     l1198:	
  1241                           ;incstack = 0
  1242                           ; Regs used in _spiReceiveWait: []
  1243                           
  1244  0327                     l176:	
  1245                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 40:   
      +                            while ( !SSPSTATbits.BF );
  1246                           
  1247  0327  1683               	bsf	3,5	;RP0=1, select bank1
  1248  0328  1303               	bcf	3,6	;RP1=0, select bank1
  1249  0329  1C14               	btfss	20,0	;volatile
  1250  032A  2B2C               	goto	u271
  1251  032B  2B2D               	goto	u270
  1252  032C                     u271:
  1253  032C  2B27               	goto	l176
  1254  032D                     u270:
  1255  032D                     l179:
  1256  032D  0008               	return
  1257  032E                     __end_of_spiReceiveWait:
  1258                           
  1259                           	psect	text4
  1260  01FB                     __ptext4:	
  1261 ;; *************** function _setup *****************
  1262 ;; Defined at:
  1263 ;;		line 140 in file "Main_maestro.c"
  1264 ;; Parameters:    Size  Location     Type
  1265 ;;		None
  1266 ;; Auto vars:     Size  Location     Type
  1267 ;;		None
  1268 ;; Return value:  Size  Location     Type
  1269 ;;                  1    wreg      void 
  1270 ;; Registers used:
  1271 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
  1272 ;; Tracked objects:
  1273 ;;		On entry : 0/0
  1274 ;;		On exit  : 0/0
  1275 ;;		Unchanged: 0/0
  1276 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1277 ;;      Params:         0       0       0       0       0
  1278 ;;      Locals:         0       0       0       0       0
  1279 ;;      Temps:          0       0       0       0       0
  1280 ;;      Totals:         0       0       0       0       0
  1281 ;;Total ram usage:        0 bytes
  1282 ;; Hardware stack levels used:    1
  1283 ;; Hardware stack levels required when called:    3
  1284 ;; This function calls:
  1285 ;;		_osc_config
  1286 ;;		_spiInit
  1287 ;; This function is called by:
  1288 ;;		_main
  1289 ;; This function uses a non-reentrant model
  1290 ;;
  1291                           
  1292                           
  1293                           ;psect for function _setup
  1294  01FB                     _setup:
  1295  01FB                     l1546:	
  1296                           ;incstack = 0
  1297                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  1298                           
  1299                           
  1300                           ;Main_maestro.c: 143:     ANSEL=0;
  1301  01FB  1683               	bsf	3,5	;RP0=1, select bank3
  1302  01FC  1703               	bsf	3,6	;RP1=1, select bank3
  1303  01FD  0188               	clrf	8	;volatile
  1304                           
  1305                           ;Main_maestro.c: 144:     ANSELH=0;
  1306  01FE  0189               	clrf	9	;volatile
  1307                           
  1308                           ;Main_maestro.c: 147:     TRISB=0;
  1309  01FF  1683               	bsf	3,5	;RP0=1, select bank1
  1310  0200  1303               	bcf	3,6	;RP1=0, select bank1
  1311  0201  0186               	clrf	6	;volatile
  1312  0202                     l1548:
  1313                           
  1314                           ;Main_maestro.c: 148:     TRISCbits.TRISC2=0;
  1315  0202  1107               	bcf	7,2	;volatile
  1316  0203                     l1550:
  1317                           
  1318                           ;Main_maestro.c: 149:     TRISCbits.TRISC3=0;
  1319  0203  1187               	bcf	7,3	;volatile
  1320  0204                     l1552:
  1321                           
  1322                           ;Main_maestro.c: 150:     TRISCbits.TRISC4=1;
  1323  0204  1607               	bsf	7,4	;volatile
  1324  0205                     l1554:
  1325                           
  1326                           ;Main_maestro.c: 151:     TRISCbits.TRISC6=0;
  1327  0205  1307               	bcf	7,6	;volatile
  1328  0206                     l1556:
  1329                           
  1330                           ;Main_maestro.c: 152:     TRISCbits.TRISC7=1;
  1331  0206  1787               	bsf	7,7	;volatile
  1332                           
  1333                           ;Main_maestro.c: 153:     TRISD=0;
  1334  0207  0188               	clrf	8	;volatile
  1335                           
  1336                           ;Main_maestro.c: 156:     PORTB=0;
  1337  0208  1283               	bcf	3,5	;RP0=0, select bank0
  1338  0209  1303               	bcf	3,6	;RP1=0, select bank0
  1339  020A  0186               	clrf	6	;volatile
  1340  020B                     l1558:
  1341                           
  1342                           ;Main_maestro.c: 157:     PORTCbits.RC2=1;
  1343  020B  1507               	bsf	7,2	;volatile
  1344                           
  1345                           ;Main_maestro.c: 158:     PORTD=0;
  1346  020C  0188               	clrf	8	;volatile
  1347  020D                     l1560:
  1348                           
  1349                           ;Main_maestro.c: 161:     OPTION_REGbits.T0CS = 0;
  1350  020D  1683               	bsf	3,5	;RP0=1, select bank1
  1351  020E  1303               	bcf	3,6	;RP1=0, select bank1
  1352  020F  1281               	bcf	1,5	;volatile
  1353  0210                     l1562:
  1354                           
  1355                           ;Main_maestro.c: 162:     OPTION_REGbits.T0SE = 0;
  1356  0210  1201               	bcf	1,4	;volatile
  1357  0211                     l1564:
  1358                           
  1359                           ;Main_maestro.c: 163:     OPTION_REGbits.PSA = 0;
  1360  0211  1181               	bcf	1,3	;volatile
  1361  0212                     l1566:
  1362                           
  1363                           ;Main_maestro.c: 164:     OPTION_REGbits.PS2 = 1;
  1364  0212  1501               	bsf	1,2	;volatile
  1365  0213                     l1568:
  1366                           
  1367                           ;Main_maestro.c: 165:     OPTION_REGbits.PS1 = 1;
  1368  0213  1481               	bsf	1,1	;volatile
  1369  0214                     l1570:
  1370                           
  1371                           ;Main_maestro.c: 166:     OPTION_REGbits.PS0 = 1;
  1372  0214  1401               	bsf	1,0	;volatile
  1373  0215                     l1572:
  1374                           
  1375                           ;Main_maestro.c: 167:     TMR0 = 255;
  1376  0215  30FF               	movlw	255
  1377  0216  1283               	bcf	3,5	;RP0=0, select bank0
  1378  0217  1303               	bcf	3,6	;RP1=0, select bank0
  1379  0218  0081               	movwf	1	;volatile
  1380  0219                     l1574:
  1381                           
  1382                           ;Main_maestro.c: 170:     T1CONbits.T1CKPS1 = 1;
  1383  0219  1690               	bsf	16,5	;volatile
  1384  021A                     l1576:
  1385                           
  1386                           ;Main_maestro.c: 171:     T1CONbits.T1CKPS0 = 1;
  1387  021A  1610               	bsf	16,4	;volatile
  1388  021B                     l1578:
  1389                           
  1390                           ;Main_maestro.c: 172:     T1CONbits.T1OSCEN = 1;
  1391  021B  1590               	bsf	16,3	;volatile
  1392  021C                     l1580:
  1393                           
  1394                           ;Main_maestro.c: 173:     T1CONbits.T1SYNC = 1;
  1395  021C  1510               	bsf	16,2	;volatile
  1396  021D                     l1582:
  1397                           
  1398                           ;Main_maestro.c: 174:     T1CONbits.TMR1CS = 0;
  1399  021D  1090               	bcf	16,1	;volatile
  1400  021E                     l1584:
  1401                           
  1402                           ;Main_maestro.c: 175:     T1CONbits.TMR1ON = 1;
  1403  021E  1410               	bsf	16,0	;volatile
  1404  021F                     l1586:
  1405                           
  1406                           ;Main_maestro.c: 176:     TMR1H = 12;
  1407  021F  300C               	movlw	12
  1408  0220  008F               	movwf	15	;volatile
  1409  0221                     l1588:
  1410                           
  1411                           ;Main_maestro.c: 177:     TMR1L = 38;
  1412  0221  3026               	movlw	38
  1413  0222  008E               	movwf	14	;volatile
  1414  0223                     l1590:
  1415                           
  1416                           ;Main_maestro.c: 180:     osc_config(4);
  1417  0223  3004               	movlw	4
  1418  0224  120A  118A  22A3  120A  118A  	fcall	_osc_config
  1419  0229                     l1592:
  1420                           
  1421                           ;Main_maestro.c: 181:     spiInit(SPI_MASTER_OSC_DIV4, SPI_DATA_SAMPLE_MIDDLE, SPI_CLOCK
      +                          _IDLE_LOW, SPI_IDLE_2_ACTIVE);
  1422  0229  1283               	bcf	3,5	;RP0=0, select bank0
  1423  022A  1303               	bcf	3,6	;RP1=0, select bank0
  1424  022B  01A0               	clrf	spiInit@sDataSample
  1425  022C  01A1               	clrf	spiInit@sClockIdle
  1426  022D  01A2               	clrf	spiInit@sTransmitEdge
  1427  022E  3020               	movlw	32
  1428  022F  120A  118A  2300  120A  118A  	fcall	_spiInit
  1429  0234                     l1594:
  1430                           
  1431                           ;Main_maestro.c: 184:     TXSTAbits.SYNC = 0;
  1432  0234  1683               	bsf	3,5	;RP0=1, select bank1
  1433  0235  1303               	bcf	3,6	;RP1=0, select bank1
  1434  0236  1218               	bcf	24,4	;volatile
  1435  0237                     l1596:
  1436                           
  1437                           ;Main_maestro.c: 185:  TXSTAbits.BRGH = 1;
  1438  0237  1518               	bsf	24,2	;volatile
  1439  0238                     l1598:
  1440                           
  1441                           ;Main_maestro.c: 186:  TXSTAbits.TX9 = 0;
  1442  0238  1318               	bcf	24,6	;volatile
  1443  0239                     l1600:
  1444                           
  1445                           ;Main_maestro.c: 187:  BAUDCTLbits.BRG16 = 0;
  1446  0239  1683               	bsf	3,5	;RP0=1, select bank3
  1447  023A  1703               	bsf	3,6	;RP1=1, select bank3
  1448  023B  1187               	bcf	7,3	;volatile
  1449  023C                     l1602:
  1450                           
  1451                           ;Main_maestro.c: 188:  SPBRGH = 0;
  1452  023C  1683               	bsf	3,5	;RP0=1, select bank1
  1453  023D  1303               	bcf	3,6	;RP1=0, select bank1
  1454  023E  019A               	clrf	26	;volatile
  1455  023F                     l1604:
  1456                           
  1457                           ;Main_maestro.c: 189:  SPBRG = 25;
  1458  023F  3019               	movlw	25
  1459  0240  0099               	movwf	25	;volatile
  1460  0241                     l1606:
  1461                           
  1462                           ;Main_maestro.c: 191:  RCSTAbits.SPEN = 1;
  1463  0241  1283               	bcf	3,5	;RP0=0, select bank0
  1464  0242  1303               	bcf	3,6	;RP1=0, select bank0
  1465  0243  1798               	bsf	24,7	;volatile
  1466  0244                     l1608:
  1467                           
  1468                           ;Main_maestro.c: 192:  RCSTAbits.RX9 = 0;
  1469  0244  1318               	bcf	24,6	;volatile
  1470  0245                     l1610:
  1471                           
  1472                           ;Main_maestro.c: 193:  RCSTAbits.CREN = 0;
  1473  0245  1218               	bcf	24,4	;volatile
  1474  0246                     l1612:
  1475                           
  1476                           ;Main_maestro.c: 194:  TXSTAbits.TXEN = 1;
  1477  0246  1683               	bsf	3,5	;RP0=1, select bank1
  1478  0247  1303               	bcf	3,6	;RP1=0, select bank1
  1479  0248  1698               	bsf	24,5	;volatile
  1480  0249                     l1614:
  1481                           
  1482                           ;Main_maestro.c: 198:     INTCONbits.GIE=1;
  1483  0249  178B               	bsf	11,7	;volatile
  1484  024A                     l1616:
  1485                           
  1486                           ;Main_maestro.c: 199:     INTCONbits.PEIE=1;
  1487  024A  170B               	bsf	11,6	;volatile
  1488  024B                     l1618:
  1489                           
  1490                           ;Main_maestro.c: 200:     PIE1bits.TXIE=1;
  1491  024B  160C               	bsf	12,4	;volatile
  1492  024C                     l1620:
  1493                           
  1494                           ;Main_maestro.c: 201:     PIE1bits.RCIE=1;
  1495  024C  168C               	bsf	12,5	;volatile
  1496  024D                     l1622:
  1497                           
  1498                           ;Main_maestro.c: 202:     PIR1bits.TXIF=0;
  1499  024D  1283               	bcf	3,5	;RP0=0, select bank0
  1500  024E  1303               	bcf	3,6	;RP1=0, select bank0
  1501  024F  120C               	bcf	12,4	;volatile
  1502  0250                     l1624:
  1503                           
  1504                           ;Main_maestro.c: 203:     PIR1bits.RCIF=0;
  1505  0250  128C               	bcf	12,5	;volatile
  1506  0251                     l105:
  1507  0251  0008               	return
  1508  0252                     __end_of_setup:
  1509                           
  1510                           	psect	text5
  1511  0300                     __ptext5:	
  1512 ;; *************** function _spiInit *****************
  1513 ;; Defined at:
  1514 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
  1515 ;; Parameters:    Size  Location     Type
  1516 ;;  sType           1    wreg     enum E1292
  1517 ;;  sDataSample     1    0[BANK0 ] enum E1300
  1518 ;;  sClockIdle      1    1[BANK0 ] enum E1304
  1519 ;;  sTransmitEdg    1    2[BANK0 ] enum E1308
  1520 ;; Auto vars:     Size  Location     Type
  1521 ;;  sType           1    6[COMMON] enum E1292
  1522 ;; Return value:  Size  Location     Type
  1523 ;;                  1    wreg      void 
  1524 ;; Registers used:
  1525 ;;		wreg, status,2, status,0
  1526 ;; Tracked objects:
  1527 ;;		On entry : 0/0
  1528 ;;		On exit  : 0/0
  1529 ;;		Unchanged: 0/0
  1530 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1531 ;;      Params:         0       3       0       0       0
  1532 ;;      Locals:         1       0       0       0       0
  1533 ;;      Temps:          0       0       0       0       0
  1534 ;;      Totals:         1       3       0       0       0
  1535 ;;Total ram usage:        4 bytes
  1536 ;; Hardware stack levels used:    1
  1537 ;; Hardware stack levels required when called:    2
  1538 ;; This function calls:
  1539 ;;		Nothing
  1540 ;; This function is called by:
  1541 ;;		_setup
  1542 ;; This function uses a non-reentrant model
  1543 ;;
  1544                           
  1545                           
  1546                           ;psect for function _spiInit
  1547  0300                     _spiInit:
  1548                           
  1549                           ;incstack = 0
  1550                           ; Regs used in _spiInit: [wreg+status,2+status,0]
  1551                           ;spiInit@sType stored from wreg
  1552  0300  00F6               	movwf	spiInit@sType
  1553  0301                     l1188:
  1554                           
  1555                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 21: vo
      +                          id spiInit(Spi_Type sType, Spi_Data_Sample sDataSample, Spi_Clock_Idle sClockIdle, Spi_T
      +                          ransmit_Edge sTransmitEdge);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/SPI_config.c: 22: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/SPI_config.c: 23:     TRISCbits.TRISC5 = 0;
  1556  0301  1683               	bsf	3,5	;RP0=1, select bank1
  1557  0302  1303               	bcf	3,6	;RP1=0, select bank1
  1558  0303  1287               	bcf	7,5	;volatile
  1559                           
  1560                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 24:   
      +                            if(sType & 0b00000100)
  1561  0304  1D76               	btfss	spiInit@sType,2
  1562  0305  2B07               	goto	u261
  1563  0306  2B08               	goto	u260
  1564  0307                     u261:
  1565  0307  2B10               	goto	l1194
  1566  0308                     u260:
  1567  0308                     l1190:
  1568                           
  1569                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 25:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 26:
      +                                   SSPSTAT = sTransmitEdge;
  1570  0308  1283               	bcf	3,5	;RP0=0, select bank0
  1571  0309  1303               	bcf	3,6	;RP1=0, select bank0
  1572  030A  0822               	movf	spiInit@sTransmitEdge,w
  1573  030B  1683               	bsf	3,5	;RP0=1, select bank1
  1574  030C  1303               	bcf	3,6	;RP1=0, select bank1
  1575  030D  0094               	movwf	20	;volatile
  1576  030E                     l1192:
  1577                           
  1578                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 27:   
      +                                TRISC3 = 1;
  1579  030E  1587               	bsf	7,3	;volatile
  1580                           
  1581                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 28:   
      +                            }
  1582  030F  2B18               	goto	l172
  1583  0310                     l1194:
  1584                           
  1585                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 30:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 31:
      +                                   SSPSTAT = sDataSample | sTransmitEdge;
  1586  0310  1283               	bcf	3,5	;RP0=0, select bank0
  1587  0311  1303               	bcf	3,6	;RP1=0, select bank0
  1588  0312  0820               	movf	spiInit@sDataSample,w
  1589  0313  0422               	iorwf	spiInit@sTransmitEdge,w
  1590  0314  1683               	bsf	3,5	;RP0=1, select bank1
  1591  0315  1303               	bcf	3,6	;RP1=0, select bank1
  1592  0316  0094               	movwf	20	;volatile
  1593  0317                     l1196:
  1594                           
  1595                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 32:   
      +                                TRISC3 = 0;
  1596  0317  1187               	bcf	7,3	;volatile
  1597  0318                     l172:	
  1598                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 33:   
      +                            }
  1599                           
  1600                           
  1601                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 35:   
      +                            SSPCON = sType | sClockIdle;
  1602  0318  0876               	movf	spiInit@sType,w
  1603  0319  1283               	bcf	3,5	;RP0=0, select bank0
  1604  031A  1303               	bcf	3,6	;RP1=0, select bank0
  1605  031B  0421               	iorwf	spiInit@sClockIdle,w
  1606  031C  0094               	movwf	20	;volatile
  1607  031D                     l173:
  1608  031D  0008               	return
  1609  031E                     __end_of_spiInit:
  1610                           
  1611                           	psect	text6
  1612  02A3                     __ptext6:	
  1613 ;; *************** function _osc_config *****************
  1614 ;; Defined at:
  1615 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c"
  1616 ;; Parameters:    Size  Location     Type
  1617 ;;  freq            1    wreg     unsigned char 
  1618 ;; Auto vars:     Size  Location     Type
  1619 ;;  freq            1    6[COMMON] unsigned char 
  1620 ;; Return value:  Size  Location     Type
  1621 ;;                  1    wreg      void 
  1622 ;; Registers used:
  1623 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1624 ;; Tracked objects:
  1625 ;;		On entry : 0/0
  1626 ;;		On exit  : 0/0
  1627 ;;		Unchanged: 0/0
  1628 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1629 ;;      Params:         0       0       0       0       0
  1630 ;;      Locals:         1       0       0       0       0
  1631 ;;      Temps:          0       2       0       0       0
  1632 ;;      Totals:         1       2       0       0       0
  1633 ;;Total ram usage:        3 bytes
  1634 ;; Hardware stack levels used:    1
  1635 ;; Hardware stack levels required when called:    2
  1636 ;; This function calls:
  1637 ;;		Nothing
  1638 ;; This function is called by:
  1639 ;;		_setup
  1640 ;; This function uses a non-reentrant model
  1641 ;;
  1642                           
  1643                           
  1644                           ;psect for function _osc_config
  1645  02A3                     _osc_config:
  1646                           
  1647                           ;incstack = 0
  1648                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
  1649                           ;osc_config@freq stored from wreg
  1650  02A3  00F6               	movwf	osc_config@freq
  1651  02A4                     l1520:
  1652                           
  1653                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 16: vo
      +                          id osc_config(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/Osc_config.c: 17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/Osc_config.c: 18:     switch(freq)
  1654  02A4  2AC3               	goto	l1540
  1655  02A5                     l1522:
  1656                           
  1657                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 21:   
      +                                    OSCCONbits.IRCF=0b100;
  1658  02A5  1683               	bsf	3,5	;RP0=1, select bank1
  1659  02A6  1303               	bcf	3,6	;RP1=0, select bank1
  1660  02A7  080F               	movf	15,w	;volatile
  1661  02A8  398F               	andlw	-113
  1662  02A9  3840               	iorlw	64
  1663  02AA  008F               	movwf	15	;volatile
  1664  02AB                     l1524:
  1665                           
  1666                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 22:   
      +                                    OSCCONbits.SCS=1;
  1667  02AB  140F               	bsf	15,0	;volatile
  1668                           
  1669                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 23:   
      +                                    break;
  1670  02AC  2ADB               	goto	l132
  1671  02AD                     l1526:
  1672                           
  1673                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 26:   
      +                                    OSCCONbits.IRCF=0b101;
  1674  02AD  1683               	bsf	3,5	;RP0=1, select bank1
  1675  02AE  1303               	bcf	3,6	;RP1=0, select bank1
  1676  02AF  080F               	movf	15,w	;volatile
  1677  02B0  398F               	andlw	-113
  1678  02B1  3850               	iorlw	80
  1679  02B2  008F               	movwf	15	;volatile
  1680  02B3                     l1528:
  1681                           
  1682                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 27:   
      +                                    OSCCONbits.SCS=1;
  1683  02B3  140F               	bsf	15,0	;volatile
  1684                           
  1685                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 28:   
      +                                    break;
  1686  02B4  2ADB               	goto	l132
  1687  02B5                     l1530:
  1688                           
  1689                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 31:   
      +                                    OSCCONbits.IRCF=0b110;
  1690  02B5  1683               	bsf	3,5	;RP0=1, select bank1
  1691  02B6  1303               	bcf	3,6	;RP1=0, select bank1
  1692  02B7  080F               	movf	15,w	;volatile
  1693  02B8  398F               	andlw	-113
  1694  02B9  3860               	iorlw	96
  1695  02BA  008F               	movwf	15	;volatile
  1696  02BB                     l1532:
  1697                           
  1698                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 32:   
      +                                    OSCCONbits.SCS=1;
  1699  02BB  140F               	bsf	15,0	;volatile
  1700                           
  1701                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 33:   
      +                                    break;
  1702  02BC  2ADB               	goto	l132
  1703  02BD                     l1534:
  1704                           
  1705                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 36:   
      +                                    OSCCONbits.IRCF=0b111;
  1706  02BD  3070               	movlw	112
  1707  02BE  1683               	bsf	3,5	;RP0=1, select bank1
  1708  02BF  1303               	bcf	3,6	;RP1=0, select bank1
  1709  02C0  048F               	iorwf	15,f	;volatile
  1710  02C1                     l1536:
  1711                           
  1712                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 37:   
      +                                    OSCCONbits.SCS=1;
  1713  02C1  140F               	bsf	15,0	;volatile
  1714                           
  1715                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 38:   
      +                                    break;
  1716  02C2  2ADB               	goto	l132
  1717  02C3                     l1540:
  1718  02C3  0876               	movf	osc_config@freq,w
  1719  02C4  1283               	bcf	3,5	;RP0=0, select bank0
  1720  02C5  1303               	bcf	3,6	;RP1=0, select bank0
  1721  02C6  00A0               	movwf	??_osc_config
  1722  02C7  01A1               	clrf	??_osc_config+1
  1723                           
  1724                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1725                           ; Switch size 1, requested type "simple"
  1726                           ; Number of cases is 1, Range of values is 0 to 0
  1727                           ; switch strategies available:
  1728                           ; Name         Instructions Cycles
  1729                           ; simple_byte            4     3 (average)
  1730                           ; direct_byte           11     8 (fixed)
  1731                           ; jumptable            260     6 (fixed)
  1732                           ;	Chosen strategy is simple_byte
  1733  02C8  0821               	movf	??_osc_config+1,w
  1734  02C9  3A00               	xorlw	0	; case 0
  1735  02CA  1903               	skipnz
  1736  02CB  2ACD               	goto	l1756
  1737  02CC  2ADB               	goto	l132
  1738  02CD                     l1756:
  1739                           
  1740                           ; Switch size 1, requested type "simple"
  1741                           ; Number of cases is 4, Range of values is 1 to 8
  1742                           ; switch strategies available:
  1743                           ; Name         Instructions Cycles
  1744                           ; simple_byte           13     7 (average)
  1745                           ; direct_byte           35    11 (fixed)
  1746                           ; jumptable            263     9 (fixed)
  1747                           ;	Chosen strategy is simple_byte
  1748  02CD  0820               	movf	??_osc_config,w
  1749  02CE  3A01               	xorlw	1	; case 1
  1750  02CF  1903               	skipnz
  1751  02D0  2AA5               	goto	l1522
  1752  02D1  3A03               	xorlw	3	; case 2
  1753  02D2  1903               	skipnz
  1754  02D3  2AAD               	goto	l1526
  1755  02D4  3A06               	xorlw	6	; case 4
  1756  02D5  1903               	skipnz
  1757  02D6  2AB5               	goto	l1530
  1758  02D7  3A0C               	xorlw	12	; case 8
  1759  02D8  1903               	skipnz
  1760  02D9  2ABD               	goto	l1534
  1761  02DA  2ADB               	goto	l132
  1762  02DB                     l132:
  1763  02DB  0008               	return
  1764  02DC                     __end_of_osc_config:
  1765                           
  1766                           	psect	text7
  1767  01A0                     __ptext7:	
  1768 ;; *************** function ___awmod *****************
  1769 ;; Defined at:
  1770 ;;		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awmod.c"
  1771 ;; Parameters:    Size  Location     Type
  1772 ;;  divisor         2    8[BANK0 ] int 
  1773 ;;  dividend        2   10[BANK0 ] int 
  1774 ;; Auto vars:     Size  Location     Type
  1775 ;;  sign            1   14[BANK0 ] unsigned char 
  1776 ;;  counter         1   13[BANK0 ] unsigned char 
  1777 ;; Return value:  Size  Location     Type
  1778 ;;                  2    8[BANK0 ] int 
  1779 ;; Registers used:
  1780 ;;		wreg, status,2, status,0
  1781 ;; Tracked objects:
  1782 ;;		On entry : 0/0
  1783 ;;		On exit  : 0/0
  1784 ;;		Unchanged: 0/0
  1785 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1786 ;;      Params:         0       4       0       0       0
  1787 ;;      Locals:         0       2       0       0       0
  1788 ;;      Temps:          0       1       0       0       0
  1789 ;;      Totals:         0       7       0       0       0
  1790 ;;Total ram usage:        7 bytes
  1791 ;; Hardware stack levels used:    1
  1792 ;; Hardware stack levels required when called:    2
  1793 ;; This function calls:
  1794 ;;		Nothing
  1795 ;; This function is called by:
  1796 ;;		_main
  1797 ;; This function uses a non-reentrant model
  1798 ;;
  1799                           
  1800                           
  1801                           ;psect for function ___awmod
  1802  01A0                     ___awmod:
  1803  01A0                     l1626:	
  1804                           ;incstack = 0
  1805                           ; Regs used in ___awmod: [wreg+status,2+status,0]
  1806                           
  1807  01A0  1283               	bcf	3,5	;RP0=0, select bank0
  1808  01A1  1303               	bcf	3,6	;RP1=0, select bank0
  1809  01A2  01AE               	clrf	___awmod@sign
  1810  01A3                     l1628:
  1811  01A3  1FAB               	btfss	___awmod@dividend+1,7
  1812  01A4  29A6               	goto	u511
  1813  01A5  29A7               	goto	u510
  1814  01A6                     u511:
  1815  01A6  29AE               	goto	l1634
  1816  01A7                     u510:
  1817  01A7                     l1630:
  1818  01A7  09AA               	comf	___awmod@dividend,f
  1819  01A8  09AB               	comf	___awmod@dividend+1,f
  1820  01A9  0AAA               	incf	___awmod@dividend,f
  1821  01AA  1903               	skipnz
  1822  01AB  0AAB               	incf	___awmod@dividend+1,f
  1823  01AC                     l1632:
  1824  01AC  01AE               	clrf	___awmod@sign
  1825  01AD  0AAE               	incf	___awmod@sign,f
  1826  01AE                     l1634:
  1827  01AE  1FA9               	btfss	___awmod@divisor+1,7
  1828  01AF  29B1               	goto	u521
  1829  01B0  29B2               	goto	u520
  1830  01B1                     u521:
  1831  01B1  29B7               	goto	l1638
  1832  01B2                     u520:
  1833  01B2                     l1636:
  1834  01B2  09A8               	comf	___awmod@divisor,f
  1835  01B3  09A9               	comf	___awmod@divisor+1,f
  1836  01B4  0AA8               	incf	___awmod@divisor,f
  1837  01B5  1903               	skipnz
  1838  01B6  0AA9               	incf	___awmod@divisor+1,f
  1839  01B7                     l1638:
  1840  01B7  0828               	movf	___awmod@divisor,w
  1841  01B8  0429               	iorwf	___awmod@divisor+1,w
  1842  01B9  1903               	btfsc	3,2
  1843  01BA  29BC               	goto	u531
  1844  01BB  29BD               	goto	u530
  1845  01BC                     u531:
  1846  01BC  29EC               	goto	l1656
  1847  01BD                     u530:
  1848  01BD                     l1640:
  1849  01BD  01AD               	clrf	___awmod@counter
  1850  01BE  0AAD               	incf	___awmod@counter,f
  1851  01BF  29CB               	goto	l1646
  1852  01C0                     l1642:
  1853  01C0  3001               	movlw	1
  1854  01C1                     u545:
  1855  01C1  1003               	clrc
  1856  01C2  0DA8               	rlf	___awmod@divisor,f
  1857  01C3  0DA9               	rlf	___awmod@divisor+1,f
  1858  01C4  3EFF               	addlw	-1
  1859  01C5  1D03               	skipz
  1860  01C6  29C1               	goto	u545
  1861  01C7                     l1644:
  1862  01C7  3001               	movlw	1
  1863  01C8  00AC               	movwf	??___awmod
  1864  01C9  082C               	movf	??___awmod,w
  1865  01CA  07AD               	addwf	___awmod@counter,f
  1866  01CB                     l1646:
  1867  01CB  1FA9               	btfss	___awmod@divisor+1,7
  1868  01CC  29CE               	goto	u551
  1869  01CD  29CF               	goto	u550
  1870  01CE                     u551:
  1871  01CE  29C0               	goto	l1642
  1872  01CF                     u550:
  1873  01CF                     l1648:
  1874  01CF  0829               	movf	___awmod@divisor+1,w
  1875  01D0  022B               	subwf	___awmod@dividend+1,w
  1876  01D1  1D03               	skipz
  1877  01D2  29D5               	goto	u565
  1878  01D3  0828               	movf	___awmod@divisor,w
  1879  01D4  022A               	subwf	___awmod@dividend,w
  1880  01D5                     u565:
  1881  01D5  1C03               	skipc
  1882  01D6  29D8               	goto	u561
  1883  01D7  29D9               	goto	u560
  1884  01D8                     u561:
  1885  01D8  29DF               	goto	l1652
  1886  01D9                     u560:
  1887  01D9                     l1650:
  1888  01D9  0828               	movf	___awmod@divisor,w
  1889  01DA  02AA               	subwf	___awmod@dividend,f
  1890  01DB  0829               	movf	___awmod@divisor+1,w
  1891  01DC  1C03               	skipc
  1892  01DD  03AB               	decf	___awmod@dividend+1,f
  1893  01DE  02AB               	subwf	___awmod@dividend+1,f
  1894  01DF                     l1652:
  1895  01DF  3001               	movlw	1
  1896  01E0                     u575:
  1897  01E0  1003               	clrc
  1898  01E1  0CA9               	rrf	___awmod@divisor+1,f
  1899  01E2  0CA8               	rrf	___awmod@divisor,f
  1900  01E3  3EFF               	addlw	-1
  1901  01E4  1D03               	skipz
  1902  01E5  29E0               	goto	u575
  1903  01E6                     l1654:
  1904  01E6  3001               	movlw	1
  1905  01E7  02AD               	subwf	___awmod@counter,f
  1906  01E8  1D03               	btfss	3,2
  1907  01E9  29EB               	goto	u581
  1908  01EA  29EC               	goto	u580
  1909  01EB                     u581:
  1910  01EB  29CF               	goto	l1648
  1911  01EC                     u580:
  1912  01EC                     l1656:
  1913  01EC  082E               	movf	___awmod@sign,w
  1914  01ED  1903               	btfsc	3,2
  1915  01EE  29F0               	goto	u591
  1916  01EF  29F1               	goto	u590
  1917  01F0                     u591:
  1918  01F0  29F6               	goto	l1660
  1919  01F1                     u590:
  1920  01F1                     l1658:
  1921  01F1  09AA               	comf	___awmod@dividend,f
  1922  01F2  09AB               	comf	___awmod@dividend+1,f
  1923  01F3  0AAA               	incf	___awmod@dividend,f
  1924  01F4  1903               	skipnz
  1925  01F5  0AAB               	incf	___awmod@dividend+1,f
  1926  01F6                     l1660:
  1927  01F6  082B               	movf	___awmod@dividend+1,w
  1928  01F7  00A9               	movwf	?___awmod+1
  1929  01F8  082A               	movf	___awmod@dividend,w
  1930  01F9  00A8               	movwf	?___awmod
  1931  01FA                     l442:
  1932  01FA  0008               	return
  1933  01FB                     __end_of___awmod:
  1934                           
  1935                           	psect	text8
  1936  0137                     __ptext8:	
  1937 ;; *************** function ___awdiv *****************
  1938 ;; Defined at:
  1939 ;;		line 5 in file "C:\Program Files\Microchip\xc8\v2.31\pic\sources\c90\common\awdiv.c"
  1940 ;; Parameters:    Size  Location     Type
  1941 ;;  divisor         2    0[BANK0 ] int 
  1942 ;;  dividend        2    2[BANK0 ] int 
  1943 ;; Auto vars:     Size  Location     Type
  1944 ;;  quotient        2    6[BANK0 ] int 
  1945 ;;  sign            1    5[BANK0 ] unsigned char 
  1946 ;;  counter         1    4[BANK0 ] unsigned char 
  1947 ;; Return value:  Size  Location     Type
  1948 ;;                  2    0[BANK0 ] int 
  1949 ;; Registers used:
  1950 ;;		wreg, status,2, status,0
  1951 ;; Tracked objects:
  1952 ;;		On entry : 0/0
  1953 ;;		On exit  : 0/0
  1954 ;;		Unchanged: 0/0
  1955 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1956 ;;      Params:         0       4       0       0       0
  1957 ;;      Locals:         0       4       0       0       0
  1958 ;;      Temps:          1       0       0       0       0
  1959 ;;      Totals:         1       8       0       0       0
  1960 ;;Total ram usage:        9 bytes
  1961 ;; Hardware stack levels used:    1
  1962 ;; Hardware stack levels required when called:    2
  1963 ;; This function calls:
  1964 ;;		Nothing
  1965 ;; This function is called by:
  1966 ;;		_main
  1967 ;; This function uses a non-reentrant model
  1968 ;;
  1969                           
  1970                           
  1971                           ;psect for function ___awdiv
  1972  0137                     ___awdiv:
  1973  0137                     l1322:	
  1974                           ;incstack = 0
  1975                           ; Regs used in ___awdiv: [wreg+status,2+status,0]
  1976                           
  1977  0137  1283               	bcf	3,5	;RP0=0, select bank0
  1978  0138  1303               	bcf	3,6	;RP1=0, select bank0
  1979  0139  01A5               	clrf	___awdiv@sign
  1980  013A                     l1324:
  1981  013A  1FA1               	btfss	___awdiv@divisor+1,7
  1982  013B  293D               	goto	u281
  1983  013C  293E               	goto	u280
  1984  013D                     u281:
  1985  013D  2945               	goto	l1330
  1986  013E                     u280:
  1987  013E                     l1326:
  1988  013E  09A0               	comf	___awdiv@divisor,f
  1989  013F  09A1               	comf	___awdiv@divisor+1,f
  1990  0140  0AA0               	incf	___awdiv@divisor,f
  1991  0141  1903               	skipnz
  1992  0142  0AA1               	incf	___awdiv@divisor+1,f
  1993  0143                     l1328:
  1994  0143  01A5               	clrf	___awdiv@sign
  1995  0144  0AA5               	incf	___awdiv@sign,f
  1996  0145                     l1330:
  1997  0145  1FA3               	btfss	___awdiv@dividend+1,7
  1998  0146  2948               	goto	u291
  1999  0147  2949               	goto	u290
  2000  0148                     u291:
  2001  0148  2952               	goto	l1336
  2002  0149                     u290:
  2003  0149                     l1332:
  2004  0149  09A2               	comf	___awdiv@dividend,f
  2005  014A  09A3               	comf	___awdiv@dividend+1,f
  2006  014B  0AA2               	incf	___awdiv@dividend,f
  2007  014C  1903               	skipnz
  2008  014D  0AA3               	incf	___awdiv@dividend+1,f
  2009  014E                     l1334:
  2010  014E  3001               	movlw	1
  2011  014F  00F6               	movwf	??___awdiv
  2012  0150  0876               	movf	??___awdiv,w
  2013  0151  06A5               	xorwf	___awdiv@sign,f
  2014  0152                     l1336:
  2015  0152  01A6               	clrf	___awdiv@quotient
  2016  0153  01A7               	clrf	___awdiv@quotient+1
  2017  0154                     l1338:
  2018  0154  0820               	movf	___awdiv@divisor,w
  2019  0155  0421               	iorwf	___awdiv@divisor+1,w
  2020  0156  1903               	btfsc	3,2
  2021  0157  2959               	goto	u301
  2022  0158  295A               	goto	u300
  2023  0159                     u301:
  2024  0159  2991               	goto	l1358
  2025  015A                     u300:
  2026  015A                     l1340:
  2027  015A  01A4               	clrf	___awdiv@counter
  2028  015B  0AA4               	incf	___awdiv@counter,f
  2029  015C  2968               	goto	l1346
  2030  015D                     l1342:
  2031  015D  3001               	movlw	1
  2032  015E                     u315:
  2033  015E  1003               	clrc
  2034  015F  0DA0               	rlf	___awdiv@divisor,f
  2035  0160  0DA1               	rlf	___awdiv@divisor+1,f
  2036  0161  3EFF               	addlw	-1
  2037  0162  1D03               	skipz
  2038  0163  295E               	goto	u315
  2039  0164                     l1344:
  2040  0164  3001               	movlw	1
  2041  0165  00F6               	movwf	??___awdiv
  2042  0166  0876               	movf	??___awdiv,w
  2043  0167  07A4               	addwf	___awdiv@counter,f
  2044  0168                     l1346:
  2045  0168  1FA1               	btfss	___awdiv@divisor+1,7
  2046  0169  296B               	goto	u321
  2047  016A  296C               	goto	u320
  2048  016B                     u321:
  2049  016B  295D               	goto	l1342
  2050  016C                     u320:
  2051  016C                     l1348:
  2052  016C  3001               	movlw	1
  2053  016D                     u335:
  2054  016D  1003               	clrc
  2055  016E  0DA6               	rlf	___awdiv@quotient,f
  2056  016F  0DA7               	rlf	___awdiv@quotient+1,f
  2057  0170  3EFF               	addlw	-1
  2058  0171  1D03               	skipz
  2059  0172  296D               	goto	u335
  2060  0173  0821               	movf	___awdiv@divisor+1,w
  2061  0174  0223               	subwf	___awdiv@dividend+1,w
  2062  0175  1D03               	skipz
  2063  0176  2979               	goto	u345
  2064  0177  0820               	movf	___awdiv@divisor,w
  2065  0178  0222               	subwf	___awdiv@dividend,w
  2066  0179                     u345:
  2067  0179  1C03               	skipc
  2068  017A  297C               	goto	u341
  2069  017B  297D               	goto	u340
  2070  017C                     u341:
  2071  017C  2984               	goto	l1354
  2072  017D                     u340:
  2073  017D                     l1350:
  2074  017D  0820               	movf	___awdiv@divisor,w
  2075  017E  02A2               	subwf	___awdiv@dividend,f
  2076  017F  0821               	movf	___awdiv@divisor+1,w
  2077  0180  1C03               	skipc
  2078  0181  03A3               	decf	___awdiv@dividend+1,f
  2079  0182  02A3               	subwf	___awdiv@dividend+1,f
  2080  0183                     l1352:
  2081  0183  1426               	bsf	___awdiv@quotient,0
  2082  0184                     l1354:
  2083  0184  3001               	movlw	1
  2084  0185                     u355:
  2085  0185  1003               	clrc
  2086  0186  0CA1               	rrf	___awdiv@divisor+1,f
  2087  0187  0CA0               	rrf	___awdiv@divisor,f
  2088  0188  3EFF               	addlw	-1
  2089  0189  1D03               	skipz
  2090  018A  2985               	goto	u355
  2091  018B                     l1356:
  2092  018B  3001               	movlw	1
  2093  018C  02A4               	subwf	___awdiv@counter,f
  2094  018D  1D03               	btfss	3,2
  2095  018E  2990               	goto	u361
  2096  018F  2991               	goto	u360
  2097  0190                     u361:
  2098  0190  296C               	goto	l1348
  2099  0191                     u360:
  2100  0191                     l1358:
  2101  0191  0825               	movf	___awdiv@sign,w
  2102  0192  1903               	btfsc	3,2
  2103  0193  2995               	goto	u371
  2104  0194  2996               	goto	u370
  2105  0195                     u371:
  2106  0195  299B               	goto	l1362
  2107  0196                     u370:
  2108  0196                     l1360:
  2109  0196  09A6               	comf	___awdiv@quotient,f
  2110  0197  09A7               	comf	___awdiv@quotient+1,f
  2111  0198  0AA6               	incf	___awdiv@quotient,f
  2112  0199  1903               	skipnz
  2113  019A  0AA7               	incf	___awdiv@quotient+1,f
  2114  019B                     l1362:
  2115  019B  0827               	movf	___awdiv@quotient+1,w
  2116  019C  00A1               	movwf	?___awdiv+1
  2117  019D  0826               	movf	___awdiv@quotient,w
  2118  019E  00A0               	movwf	?___awdiv
  2119  019F                     l429:
  2120  019F  0008               	return
  2121  01A0                     __end_of___awdiv:
  2122                           
  2123                           	psect	text9
  2124  02DC                     __ptext9:	
  2125 ;; *************** function _isr *****************
  2126 ;; Defined at:
  2127 ;;		line 70 in file "Main_maestro.c"
  2128 ;; Parameters:    Size  Location     Type
  2129 ;;		None
  2130 ;; Auto vars:     Size  Location     Type
  2131 ;;		None
  2132 ;; Return value:  Size  Location     Type
  2133 ;;                  1    wreg      void 
  2134 ;; Registers used:
  2135 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
  2136 ;; Tracked objects:
  2137 ;;		On entry : 0/0
  2138 ;;		On exit  : 0/0
  2139 ;;		Unchanged: 0/0
  2140 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2141 ;;      Params:         0       0       0       0       0
  2142 ;;      Locals:         0       0       0       0       0
  2143 ;;      Temps:          4       0       0       0       0
  2144 ;;      Totals:         4       0       0       0       0
  2145 ;;Total ram usage:        4 bytes
  2146 ;; Hardware stack levels used:    1
  2147 ;; Hardware stack levels required when called:    1
  2148 ;; This function calls:
  2149 ;;		_mandar_datos
  2150 ;; This function is called by:
  2151 ;;		Interrupt level 1
  2152 ;; This function uses a non-reentrant model
  2153 ;;
  2154                           
  2155                           
  2156                           ;psect for function _isr
  2157  02DC                     _isr:
  2158  02DC                     i1l1404:
  2159                           
  2160                           ;Main_maestro.c: 73:     if (PIR1bits.TXIF)
  2161  02DC  1283               	bcf	3,5	;RP0=0, select bank0
  2162  02DD  1303               	bcf	3,6	;RP1=0, select bank0
  2163  02DE  1E0C               	btfss	12,4	;volatile
  2164  02DF  2AE1               	goto	u47_21
  2165  02E0  2AE2               	goto	u47_20
  2166  02E1                     u47_21:
  2167  02E1  2AEE               	goto	i1l1412
  2168  02E2                     u47_20:
  2169  02E2                     i1l1406:
  2170                           
  2171                           ;Main_maestro.c: 74:     {;Main_maestro.c: 75:         cuenta_uart++;
  2172  02E2  3001               	movlw	1
  2173  02E3  00F2               	movwf	??_isr
  2174  02E4  0872               	movf	??_isr,w
  2175  02E5  07F7               	addwf	_cuenta_uart,f
  2176  02E6                     i1l1408:
  2177                           
  2178                           ;Main_maestro.c: 76:         mandar_datos();
  2179  02E6  120A  118A  2252  120A  118A  	fcall	_mandar_datos
  2180  02EB                     i1l1410:
  2181                           
  2182                           ;Main_maestro.c: 77:         PIR1bits.TXIF=0;
  2183  02EB  1283               	bcf	3,5	;RP0=0, select bank0
  2184  02EC  1303               	bcf	3,6	;RP1=0, select bank0
  2185  02ED  120C               	bcf	12,4	;volatile
  2186  02EE                     i1l1412:
  2187                           
  2188                           ;Main_maestro.c: 79:     if (PIR1bits.RCIF)
  2189  02EE  1E8C               	btfss	12,5	;volatile
  2190  02EF  2AF1               	goto	u48_21
  2191  02F0  2AF2               	goto	u48_20
  2192  02F1                     u48_21:
  2193  02F1  2AF7               	goto	i1l91
  2194  02F2                     u48_20:
  2195  02F2                     i1l1414:
  2196                           
  2197                           ;Main_maestro.c: 80:     {;Main_maestro.c: 81:         desde_interfaz=RCREG;
  2198  02F2  081A               	movf	26,w	;volatile
  2199  02F3  00F2               	movwf	??_isr
  2200  02F4  0872               	movf	??_isr,w
  2201  02F5  00B2               	movwf	_desde_interfaz
  2202  02F6                     i1l1416:
  2203                           
  2204                           ;Main_maestro.c: 82:         PIR1bits.RCIF=0;
  2205  02F6  128C               	bcf	12,5	;volatile
  2206  02F7                     i1l91:
  2207  02F7  0875               	movf	??_isr+3,w
  2208  02F8  008A               	movwf	10
  2209  02F9  0874               	movf	??_isr+2,w
  2210  02FA  0084               	movwf	4
  2211  02FB  0E73               	swapf	??_isr+1,w
  2212  02FC  0083               	movwf	3
  2213  02FD  0EFE               	swapf	btemp,f
  2214  02FE  0E7E               	swapf	btemp,w
  2215  02FF  0009               	retfie
  2216  0300                     __end_of_isr:
  2217                           
  2218                           	psect	intentry
  2219  0004                     __pintentry:	
  2220                           ;incstack = 0
  2221                           ; Regs used in _isr: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  2222                           
  2223  0004                     interrupt_function:
  2224  007E                     saved_w	set	btemp
  2225  0004  00FE               	movwf	btemp
  2226  0005  0E03               	swapf	3,w
  2227  0006  00F3               	movwf	??_isr+1
  2228  0007  0804               	movf	4,w
  2229  0008  00F4               	movwf	??_isr+2
  2230  0009  080A               	movf	10,w
  2231  000A  00F5               	movwf	??_isr+3
  2232  000B  120A  118A  2ADC   	ljmp	_isr
  2233                           
  2234                           	psect	text10
  2235  0252                     __ptext10:	
  2236 ;; *************** function _mandar_datos *****************
  2237 ;; Defined at:
  2238 ;;		line 208 in file "Main_maestro.c"
  2239 ;; Parameters:    Size  Location     Type
  2240 ;;		None
  2241 ;; Auto vars:     Size  Location     Type
  2242 ;;		None
  2243 ;; Return value:  Size  Location     Type
  2244 ;;                  1    wreg      void 
  2245 ;; Registers used:
  2246 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  2247 ;; Tracked objects:
  2248 ;;		On entry : 0/0
  2249 ;;		On exit  : 0/0
  2250 ;;		Unchanged: 0/0
  2251 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  2252 ;;      Params:         0       0       0       0       0
  2253 ;;      Locals:         0       0       0       0       0
  2254 ;;      Temps:          2       0       0       0       0
  2255 ;;      Totals:         2       0       0       0       0
  2256 ;;Total ram usage:        2 bytes
  2257 ;; Hardware stack levels used:    1
  2258 ;; This function calls:
  2259 ;;		Nothing
  2260 ;; This function is called by:
  2261 ;;		_isr
  2262 ;; This function uses a non-reentrant model
  2263 ;;
  2264                           
  2265                           
  2266                           ;psect for function _mandar_datos
  2267  0252                     _mandar_datos:
  2268  0252                     i1l1200:	
  2269                           ;incstack = 0
  2270                           ; Regs used in _mandar_datos: [wreg-fsr0h+status,2+status,0]
  2271                           
  2272                           
  2273                           ;Main_maestro.c: 210:     switch(cuenta_uart)
  2274  0252  2A77               	goto	i1l1228
  2275  0253                     i1l1202:
  2276                           
  2277                           ;Main_maestro.c: 213:             TXREG=0x20;
  2278  0253  3020               	movlw	32
  2279  0254  1283               	bcf	3,5	;RP0=0, select bank0
  2280  0255  1303               	bcf	3,6	;RP1=0, select bank0
  2281  0256  0099               	movwf	25	;volatile
  2282                           
  2283                           ;Main_maestro.c: 214:             break;
  2284  0257  2AA2               	goto	i1l121
  2285  0258                     i1l1204:
  2286                           
  2287                           ;Main_maestro.c: 217:             TXREG=uart_cen_pot1;
  2288  0258  1283               	bcf	3,5	;RP0=0, select bank0
  2289  0259  1303               	bcf	3,6	;RP1=0, select bank0
  2290  025A  0836               	movf	_uart_cen_pot1,w
  2291  025B  0099               	movwf	25	;volatile
  2292                           
  2293                           ;Main_maestro.c: 218:             break;
  2294  025C  2AA2               	goto	i1l121
  2295  025D                     i1l1206:
  2296                           
  2297                           ;Main_maestro.c: 221:             TXREG=0x2E;
  2298  025D  302E               	movlw	46
  2299  025E  1283               	bcf	3,5	;RP0=0, select bank0
  2300  025F  1303               	bcf	3,6	;RP1=0, select bank0
  2301  0260  0099               	movwf	25	;volatile
  2302                           
  2303                           ;Main_maestro.c: 222:             break;
  2304  0261  2AA2               	goto	i1l121
  2305  0262                     i1l1208:
  2306                           
  2307                           ;Main_maestro.c: 225:             TXREG=uart_dec_pot1;
  2308  0262  1283               	bcf	3,5	;RP0=0, select bank0
  2309  0263  1303               	bcf	3,6	;RP1=0, select bank0
  2310  0264  0835               	movf	_uart_dec_pot1,w
  2311  0265  0099               	movwf	25	;volatile
  2312                           
  2313                           ;Main_maestro.c: 226:             break;
  2314  0266  2AA2               	goto	i1l121
  2315  0267                     i1l1214:
  2316                           
  2317                           ;Main_maestro.c: 237:             TXREG=uart_cen_pot2;
  2318  0267  1283               	bcf	3,5	;RP0=0, select bank0
  2319  0268  1303               	bcf	3,6	;RP1=0, select bank0
  2320  0269  0834               	movf	_uart_cen_pot2,w
  2321  026A  0099               	movwf	25	;volatile
  2322                           
  2323                           ;Main_maestro.c: 238:             break;
  2324  026B  2AA2               	goto	i1l121
  2325  026C                     i1l1220:
  2326                           
  2327                           ;Main_maestro.c: 249:             TXREG=13;
  2328  026C  300D               	movlw	13
  2329  026D  1283               	bcf	3,5	;RP0=0, select bank0
  2330  026E  1303               	bcf	3,6	;RP1=0, select bank0
  2331  026F  0099               	movwf	25	;volatile
  2332                           
  2333                           ;Main_maestro.c: 250:             break;
  2334  0270  2AA2               	goto	i1l121
  2335  0271                     i1l1222:
  2336                           
  2337                           ;Main_maestro.c: 253:             TXREG=cuenta_uart;
  2338  0271  0877               	movf	_cuenta_uart,w
  2339  0272  1283               	bcf	3,5	;RP0=0, select bank0
  2340  0273  1303               	bcf	3,6	;RP1=0, select bank0
  2341  0274  0099               	movwf	25	;volatile
  2342  0275                     i1l1224:
  2343                           
  2344                           ;Main_maestro.c: 254:             cuenta_uart=0;
  2345  0275  01F7               	clrf	_cuenta_uart
  2346                           
  2347                           ;Main_maestro.c: 255:             break;
  2348  0276  2AA2               	goto	i1l121
  2349  0277                     i1l1228:
  2350  0277  0877               	movf	_cuenta_uart,w
  2351  0278  00F0               	movwf	??_mandar_datos
  2352  0279  01F1               	clrf	??_mandar_datos+1
  2353                           
  2354                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  2355                           ; Switch size 1, requested type "simple"
  2356                           ; Number of cases is 1, Range of values is 0 to 0
  2357                           ; switch strategies available:
  2358                           ; Name         Instructions Cycles
  2359                           ; simple_byte            4     3 (average)
  2360                           ; direct_byte           11     8 (fixed)
  2361                           ; jumptable            260     6 (fixed)
  2362                           ;	Chosen strategy is simple_byte
  2363  027A  0871               	movf	??_mandar_datos+1,w
  2364  027B  3A00               	xorlw	0	; case 0
  2365  027C  1903               	skipnz
  2366  027D  2A7F               	goto	i1l1758
  2367  027E  2AA2               	goto	i1l121
  2368  027F                     i1l1758:
  2369                           
  2370                           ; Switch size 1, requested type "simple"
  2371                           ; Number of cases is 11, Range of values is 0 to 200
  2372                           ; switch strategies available:
  2373                           ; Name         Instructions Cycles
  2374                           ; simple_byte           34    18 (average)
  2375                           ; jumptable            260     6 (fixed)
  2376                           ;	Chosen strategy is simple_byte
  2377  027F  0870               	movf	??_mandar_datos,w
  2378  0280  3A00               	xorlw	0	; case 0
  2379  0281  1903               	skipnz
  2380  0282  2A53               	goto	i1l1202
  2381  0283  3A01               	xorlw	1	; case 1
  2382  0284  1903               	skipnz
  2383  0285  2A58               	goto	i1l1204
  2384  0286  3A03               	xorlw	3	; case 2
  2385  0287  1903               	skipnz
  2386  0288  2A5D               	goto	i1l1206
  2387  0289  3A01               	xorlw	1	; case 3
  2388  028A  1903               	skipnz
  2389  028B  2A62               	goto	i1l1208
  2390  028C  3A07               	xorlw	7	; case 4
  2391  028D  1903               	skipnz
  2392  028E  2A53               	goto	i1l1202
  2393  028F  3A01               	xorlw	1	; case 5
  2394  0290  1903               	skipnz
  2395  0291  2A53               	goto	i1l1202
  2396  0292  3A03               	xorlw	3	; case 6
  2397  0293  1903               	skipnz
  2398  0294  2A67               	goto	i1l1214
  2399  0295  3A01               	xorlw	1	; case 7
  2400  0296  1903               	skipnz
  2401  0297  2A5D               	goto	i1l1206
  2402  0298  3A0F               	xorlw	15	; case 8
  2403  0299  1903               	skipnz
  2404  029A  2A67               	goto	i1l1214
  2405  029B  3A01               	xorlw	1	; case 9
  2406  029C  1903               	skipnz
  2407  029D  2A6C               	goto	i1l1220
  2408  029E  3AC1               	xorlw	193	; case 200
  2409  029F  1903               	skipnz
  2410  02A0  2A71               	goto	i1l1222
  2411  02A1  2AA2               	goto	i1l121
  2412  02A2                     i1l121:
  2413  02A2  0008               	return
  2414  02A3                     __end_of_mandar_datos:
  2415  007E                     btemp	set	126	;btemp
  2416  007E                     wtemp0	set	126
  2417                           
  2418                           	psect	config
  2419                           
  2420                           ;Config register CONFIG1 @ 0x2007
  2421                           ;	Oscillator Selection bits
  2422                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  2423                           ;	Watchdog Timer Enable bit
  2424                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  2425                           ;	Power-up Timer Enable bit
  2426                           ;	PWRTE = OFF, PWRT disabled
  2427                           ;	RE3/MCLR pin function select bit
  2428                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  2429                           ;	Code Protection bit
  2430                           ;	CP = OFF, Program memory code protection is disabled
  2431                           ;	Data Code Protection bit
  2432                           ;	CPD = OFF, Data memory code protection is disabled
  2433                           ;	Brown Out Reset Selection bits
  2434                           ;	BOREN = OFF, BOR disabled
  2435                           ;	Internal External Switchover bit
  2436                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  2437                           ;	Fail-Safe Clock Monitor Enabled bit
  2438                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  2439                           ;	Low Voltage Programming Enable bit
  2440                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  2441                           ;	In-Circuit Debugger Mode bit
  2442                           ;	DEBUG = 0x1, unprogrammed default
  2443  2007                     	org	8199
  2444  2007  20D4               	dw	8404
  2445                           
  2446                           ;Config register CONFIG2 @ 0x2008
  2447                           ;	Brown-out Reset Selection bit
  2448                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  2449                           ;	Flash Program Memory Self Write Enable bits
  2450                           ;	WRT = OFF, Write protection off
  2451  2008                     	org	8200
  2452  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         12
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      7       8
    BANK0            80     18      29
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _main->___awdiv
    _main->_spiWrite
    _setup->_osc_config
    _setup->_spiInit
    ___awmod->___awdiv

Critical Paths under _isr in COMMON

    _isr->_mandar_datos

Critical Paths under _main in BANK0

    _main->___awmod
    _setup->_spiInit
    ___awmod->___awdiv

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0    2474
                                             15 BANK0      3     3      0
                            ___awdiv
                            ___awmod
                              _setup
                            _spiRead
                           _spiWrite
 ---------------------------------------------------------------------------------
 (1) _spiWrite                                             1     1      0      22
                                              6 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 (1) _spiRead                                              0     0      0       0
                     _spiReceiveWait
 ---------------------------------------------------------------------------------
 (2) _spiReceiveWait                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0     391
                         _osc_config
                            _spiInit
 ---------------------------------------------------------------------------------
 (2) _spiInit                                              4     1      3     360
                                              6 COMMON     1     1      0
                                              0 BANK0      3     0      3
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      31
                                              6 COMMON     1     1      0
                                              0 BANK0      2     2      0
 ---------------------------------------------------------------------------------
 (1) ___awmod                                              7     3      4    1153
                                              8 BANK0      7     3      4
                            ___awdiv (ARG)
 ---------------------------------------------------------------------------------
 (1) ___awdiv                                              9     5      4     908
                                              6 COMMON     1     1      0
                                              0 BANK0      8     4      4
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  4     4      0       0
                                              2 COMMON     4     4      0
                       _mandar_datos
 ---------------------------------------------------------------------------------
 (4) _mandar_datos                                         2     2      0       0
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 4
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   ___awdiv
   ___awmod
     ___awdiv (ARG)
   _setup
     _osc_config
     _spiInit
   _spiRead
     _spiReceiveWait
   _spiWrite

 _isr (ROOT)
   _mandar_datos

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      7       8       1       57.1%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0      25       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50     12      1D       5       36.2%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0      25      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Wed Aug 04 00:41:34 2021

            _SSPSTATbits 0094             ___awdiv@sign 0025                      l105 0251  
                    l132 02DB                      l172 0318                      l173 031D  
                    l190 0326                      l182 0333                      l176 0327  
                    l442 01FA                      l179 032D                      l429 019F  
                    u300 015A                      u301 0159                      u320 016C  
                    u321 016B                      u315 015E                      u340 017D  
                    u260 0308                      u341 017C                      u261 0307  
                    u510 01A7                      u270 032D                      u335 016D  
                    u511 01A6                      u271 032C                      u360 0191  
                    u280 013E                      u520 01B2                      u600 0124  
                    u361 0190                      u345 0179                      u281 013D  
                    u521 01B1                      u601 0123                      u370 0196  
                    u290 0149                      u530 01BD                      u610 012F  
                    u371 0195                      u355 0185                      u291 0148  
                    u531 01BC                      u611 012E                      u550 01CF  
                    u551 01CE                      u560 01D9                      u561 01D8  
                    u545 01C1                      u627 002F                      u580 01EC  
                    u581 01EB                      u565 01D5                      u637 0047  
                    u590 01F1                      u591 01F0                      u575 01E0  
                    u647 0053                      u657 006B                      _isr 02DC  
                    fsr0 0004             ___awmod@sign 002E                     l1330 0145  
                   l1322 0137                     l1314 032F                     l1340 015A  
                   l1332 0149                     l1324 013A                     l1316 031E  
                   l1350 017D                     l1342 015D                     l1334 014E  
                   l1326 013E                     l1190 0308                     l1318 0323  
                   l1360 0196                     l1352 0183                     l1344 0164  
                   l1336 0152                     l1328 0143                     l1520 02A4  
                   l1192 030E                     l1600 0239                     l1362 019B  
                   l1354 0184                     l1346 0168                     l1338 0154  
                   l1530 02B5                     l1522 02A5                     l1194 0310  
                   l1610 0245                     l1602 023C                     l1356 018B  
                   l1348 016C                     l1532 02BB                     l1524 02AB  
                   l1540 02C3                     l1196 0317                     l1188 0301  
                   l1620 024C                     l1612 0246                     l1604 023F  
                   l1700 010F                     l1358 0191                     l1630 01A7  
                   l1534 02BD                     l1526 02AD                     l1622 024D  
                   l1614 0249                     l1606 0241                     l1550 0203  
                   l1198 0327                     l1710 0129                     l1702 0114  
                   l1640 01BD                     l1632 01AC                     l1536 02C1  
                   l1528 02B3                     l1624 0250                     l1616 024A  
                   l1608 0244                     l1560 020D                     l1552 0204  
                   l1712 012F                     l1704 0119                     l1650 01D9  
                   l1642 01C0                     l1634 01AE                     l1626 01A0  
                   l1618 024B                     l1570 0214                     l1562 0210  
                   l1554 0205                     l1546 01FB                     l1714 0131  
                   l1706 011E                     l1660 01F6                     l1652 01DF  
                   l1644 01C7                     l1636 01B2                     l1628 01A3  
                   l1580 021C                     l1572 0215                     l1564 0211  
                   l1556 0206                     l1548 0202                     l1708 0124  
                   l1654 01E6                     l1646 01CB                     l1638 01B7  
                   l1590 0223                     l1582 021D                     l1574 0219  
                   l1566 0212                     l1558 020B                     l1670 0033  
                   l1648 01CF                     l1656 01EC                     l1592 0229  
                   l1584 021E                     l1576 021A                     l1568 0213  
                   l1680 004F                     l1672 0039                     l1664 0023  
                   l1658 01F1                     l1594 0234                     l1586 021F  
                   l1578 021B                     l1690 0072                     l1682 0057  
                   l1674 0043                     l1666 0028                     l1756 02CD  
                   l1596 0237                     l1588 0221                     l1692 0098  
                   l1684 005D                     l1676 004B                     l1668 002B  
                   l1598 0238                     l1694 00BE                     l1686 0067  
                   l1678 004E                     l1696 00E4                     l1688 006F  
                   l1698 010A                     ?_isr 0070                     i1l91 02F7  
                   _TMR0 0001                     _main 0023                     btemp 007E  
                   start 000E           osc_config@freq 0076                    ??_isr 0072  
          ?_mandar_datos 0070                    ?_main 0070          __end_of___awdiv 01A0  
        __end_of___awmod 01FB                    _ANSEL 0188          ___awdiv@divisor 0020  
                  i1l121 02A2          ___awdiv@counter 0024                    _RCREG 001A  
                  _TMR1H 000F                    _TMR1L 000E                    _SPBRG 0099  
                  _PORTB 0006                    _PORTD 0008                    u47_20 02E2  
                  u47_21 02E1                    u48_20 02F2                    u48_21 02F1  
                  _TRISB 0086                    _TRISD 0088                    _TXREG 0019  
                  _setup 01FB                    pclath 000A          __end_of_spiInit 031E  
        __end_of_spiRead 0327                    status 0003                    wtemp0 007E  
        __initialization 0011             __end_of_main 0137           ??_mandar_datos 0070  
                 ??_main 002F         ___awdiv@dividend 0022                   ?_setup 0070  
                 _ANSELH 0189                   i1l1200 0252                   i1l1202 0253  
                 i1l1220 026C                   i1l1204 0258                   i1l1222 0271  
                 i1l1214 0267                   i1l1206 025D                   i1l1224 0275  
                 i1l1208 0262                   i1l1410 02EB                   i1l1228 0277  
                 i1l1412 02EE                   i1l1404 02DC                   i1l1414 02F2  
                 i1l1406 02E2                   i1l1416 02F6                   i1l1408 02E6  
                 i1l1758 027F                   _SPBRGH 009A                   _TRISC3 043B  
                 _SSPCON 0014                   _SSPBUF 0013                ??___awdiv 0076  
              ??___awmod 002C         ___awdiv@quotient 0026          ___awmod@divisor 0028  
        ___awmod@counter 002D                   saved_w 007E         __end_of_spiWrite 0334  
              ??_spiInit 0076                ??_spiRead 0076  __end_of__initialization 001F  
         __pcstackCOMMON 0070            __end_of_setup 0252           _OPTION_REGbits 0081  
                ??_setup 0077               __pbssBANK0 0032     __end_of_mandar_datos 02A3  
             __pmaintext 0023               __pintentry 0004  __size_of_spiReceiveWait 0007  
                _SSPSTAT 0094                ?_spiWrite 0070                  ___awdiv 0137  
                ___awmod 01A0           _desde_interfaz 0032                  __ptext1 032E  
                __ptext2 031E                  __ptext3 0327                  __ptext4 01FB  
                __ptext5 0300                  __ptext6 02A3                  __ptext7 01A0  
                __ptext8 0137                  __ptext9 02DC                _T1CONbits 0010  
           __size_of_isr 0024         ___awmod@dividend 002A                  _spiInit 0300  
                _spiRead 031E     end_of_initialization 001F               _osc_config 02A3  
              _RCSTAbits 0018               ??_spiWrite 0076                _PORTCbits 0007  
              _TRISCbits 0087    __size_of_mandar_datos 0051              spiWrite@dat 0076  
              _TXSTAbits 0098           _spiReceiveWait 0327             _mandar_datos 0252  
            _BAUDCTLbits 0187      start_initialization 0011             _map_pot1_dec 0039  
           _map_pot1_cen 003A              __end_of_isr 0300             _map_pot2_dec 0037  
           _map_pot2_cen 0038              ?_osc_config 0070   __end_of_spiReceiveWait 032E  
            __pbssCOMMON 0077                ___latbits 0002            __pcstackBANK0 0020  
        ?_spiReceiveWait 0070                 ?___awdiv 0020                 ?___awmod 0028  
         _uart_recibido1 003C           _uart_recibido2 003B        __size_of_spiWrite 0006  
    __size_of_osc_config 0039                 ?_spiInit 0020                 ?_spiRead 0070  
         __size_of_setup 0057     spiInit@sTransmitEdge 0022        interrupt_function 0004  
               _PIE1bits 008C       spiInit@sDataSample 0020                 _PIR1bits 000C  
             _ADCON0bits 001F               _ADCON1bits 009F              _cuenta_uart 0077  
          _uart_dec_pot1 0035            _uart_dec_pot2 0033         __size_of___awdiv 0069  
       __size_of___awmod 005B            _uart_cen_pot1 0036            _uart_cen_pot2 0034  
               __ptext10 0252         __size_of_spiInit 001E         __size_of_spiRead 0009  
           ??_osc_config 0020            __size_of_main 0114                 _spiWrite 032E  
           spiInit@sType 0076        spiInit@sClockIdle 0021               _INTCONbits 000B  
     __end_of_osc_config 02DC                 intlevel1 0000         ??_spiReceiveWait 0076  
             _OSCCONbits 008F  
