An efficient architecture for fault-tolerant ATM switches