# RV32I_Single_Cycle

_**>>>This project and its source codes are available for educational purposes and not for commercial uses unless agreed/permitted. The distribution of this software after modifications on educational grounds must be mentioned explicitly. Anyone using or distributing this project completely or partially for commercial use can and will be subjected to proper legal actions according to international or regional laws, rules and regulations<<<
>>>**_

This is a verilog design Risc-V 32-bit instruction-set-integer processor core. The Instruction memory is hardcoded with GCD calculation code. Two numbers are stored in registers and their GCD is calculated. All the modules are in the single verilog (.v) file.
