<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu Jan  7 10:21:26 2021" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="zynq" BOARD="digilentinc.com:zedboard:part0:1.0" DEVICE="7z020" NAME="design_1" PACKAGE="clg484" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" LEFT="7" NAME="LD" RIGHT="0" SIGIS="data" SIGNAME="basic_output_0_o">
      <CONNECTIONS>
        <CONNECTION INSTANCE="basic_output_0" PORT="o"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="2101070859" FULLNAME="/basic_output_0" HWVERSION="1.0" INSTANCE="basic_output_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="basic_output" VLNV="xilinx.com:hls:basic_output:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_basic_output_0_0"/>
        <PARAMETER NAME="clk_period" VALUE="10"/>
        <PARAMETER NAME="machine" VALUE="64"/>
        <PARAMETER NAME="combinational" VALUE="1"/>
        <PARAMETER NAME="latency" VALUE="0"/>
        <PARAMETER NAME="II" VALUE="x"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="7" NAME="o" RIGHT="0" SIGIS="data" SIGNAME="basic_output_0_o">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="LD"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
