// SPDX-License-Identifier: GPL-2.0
/* Copyright (C) 2024 Analog Devices Inc. */

#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/gpio/gpio.h>

&fpga_axi {
	rx1_dma: dma@44A30000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44a30000 0x1000>;
		#dma-cells = <1>;
		interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
		clock-names = "s_axi_aclk", "m_dest_axi_aclk", "fifo_wr_clk";
		clocks = <&clkc 15>, <&clkc 16>, <&misc_clk_0>;
	};

	rx2_dma: dma@44A40000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44A40000 0x1000>;
		#dma-cells = <1>;
		interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
		clock-names = "s_axi_aclk", "m_dest_axi_aclk", "fifo_wr_clk";
		clocks = <&clkc 15>, <&clkc 16>, <&misc_clk_0>;
	};

	tx1_dma: dma@44A50000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44A50000 0x1000>;
		#dma-cells = <1>;
		interrupts = <0 53 IRQ_TYPE_LEVEL_HIGH>;
		clock-names = "s_axi_aclk", "m_src_axi_aclk", "m_axis_aclk";
		clocks = <&clkc 15>, <&clkc 16>, <&misc_clk_0>;
	};

	tx2_dma: dma@44A6000 {
		compatible = "adi,axi-dmac-1.00.a";
		reg = <0x44A60000 0x1000>;
		#dma-cells = <1>;
		interrupts = <0 54 IRQ_TYPE_LEVEL_HIGH>;
		clock-names = "s_axi_aclk", "m_src_axi_aclk", "m_axis_aclk";
		clocks = <&clkc 15>, <&clkc 16>, <&misc_clk_0>;
	};

	axi_adrv9002_core_rx1: axi-adrv9002-rx-lpc@44A00000 {
		compatible = "adi,axi-adrv9002-rx-1.0";
		reg = <0x44A00000 0x6000>;
		clocks = <&adc0_adrv9002 0>;
		dmas = <&rx1_dma 0>;
		dma-names = "rx";
		spibus-connected = <&adc0_adrv9002>;
	};

	axi_adrv9002_core_tx1: axi-adrv9002-tx-lpc@44A04000 {
		compatible = "adi,axi-adrv9002-tx-1.0";
		reg = <0x44A0A000 0x2000>;
		clocks = <&adc0_adrv9002 1>;
		clock-names = "sampl_clk";
		dmas = <&tx1_dma 0>;
		dma-names = "tx";
		adi,axi-dds-default-scale = <0x800>;
		adi,axi-dds-default-frequency = <2000000>;
	};

	axi_adrv9002_core_tdd1: axi-adrv9002-core-tdd1-lpc@44A0C800 {
		compatible = "adi,axi-tdd-1.00";
		reg = <0x44A0C800 0x400>;
		clocks = <&clkc 16>, <&adc0_adrv9002 2>;
		clock-names = "s_axi_aclk", "intf_clk";
		label = "axi-core-tdd-1";
	};

	axi_adrv9002_core_rx2: axi-adrv9002-rx2-lpc@44A02000 {
		compatible = "adi,axi-adrv9002-rx2-1.0";
		reg = <0x44A09000 0x1000>;
		clocks = <&adc0_adrv9002 3>;
		clock-names = "sampl_clk";
		dmas = <&rx2_dma 0>;
		dma-names = "rx";
	};

	axi_adrv9002_core_tx2: axi-adrv9002-tx2-lpc@44A06000 {
		compatible = "adi,axi-adrv9002-tx-1.0";
		reg = <0x44A0C000 0x2000>;
		clocks = <&adc0_adrv9002 4>;
		clock-names = "sampl_clk";
		dmas = <&tx2_dma 0>;
		dma-names = "tx";
		adi,axi-dds-default-scale = <0x800>;
		adi,axi-dds-default-frequency = <2000000>;
	};

	axi_adrv9002_core_tdd2: axi-adrv9002-core-tdd2-lpc@44A0C800 {
		compatible = "adi,axi-tdd-1.00";
		reg = <0x44A0CC00 0x400>;
		clocks = <&clkc 16>, <&adc0_adrv9002 5>;
		clock-names = "s_axi_aclk", "intf_clk";
		label = "axi-core-tdd-2";
	};

	misc_clk_0: misc_clk_0 {
		#clock-cells = <0>;
		clock-frequency = <100000000>;
		compatible = "fixed-clock";
	};
};

&spi0 {
	status = "okay";
};

#define fmc_spi spi0
#define pmod_spi spi1

#include "adi-adrv9002.dtsi"

/*
Name		HDL	Linux
ssi_sync	54	108
mcs		53	107
output_enable	52	106
tx2_enable	51	105
tx1_enable	50	104
rx2_enable	49	103
rx1_enable	48	102
sm_fan_tach	47	101
reset_trx	46	100
mode		45	99
gp_int		44	98
dgpio_11	43	97
dgpio_10	42	96
dgpio_9		41	95
dgpio_8		40	94
dgpio_7		39	93
dgpio_6		38	92
dgpio_5		37	91
dgpio_4		36	90
dgpio_3		35	89
dgpio_2		34	88
dgpio_1		33	87
dgpio_0		32	86
*/

&adc0_adrv9002 {
	reset-gpios = <&gpio0 100 GPIO_ACTIVE_LOW>;
};

