Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Dec 21 16:52:06 2019
| Host              : DESKTOP-RKNG8TM running 64-bit major release  (build 9200)
| Command           : report_clock_utilization -file super_wrapper_clock_utilization_routed.rpt
| Design            : super_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : I
------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Clock Region Cell Placement per Global Clock: Region X0Y0
10. Clock Region Cell Placement per Global Clock: Region X1Y0
11. Clock Region Cell Placement per Global Clock: Region X0Y1
12. Clock Region Cell Placement per Global Clock: Region X1Y1
13. Clock Region Cell Placement per Global Clock: Region X0Y2
14. Clock Region Cell Placement per Global Clock: Region X1Y2

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    0 |        88 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        12 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        24 |   0 |            0 |      0 |
| MMCM       |    0 |         3 |   0 |            0 |      0 |
| PLL        |    0 |         6 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+----------------------------------------------------------------------------------+----------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                                                                       | Net                                                      |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+----------------------------------------------------------------------------------+----------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y48 | X0Y2         | X0Y1 |                   |                 6 |       52567 |               0 |        3.333 | clk_pl_2 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+----------------------------------------------------------------------------------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site     | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                      | Net                                                                   |
+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[2]    | None       | PS8_X0Y0 | X0Y0         |           1 |               0 |               3.333 | clk_pl_2     | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2] | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2] |
+-----------+-----------+-----------------+------------+----------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------+-----------------------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    1 |    24 |    0 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y1              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y2              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    1 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      1 |      24 |  10831 |   27840 |    205 |    4800 |     31 |      72 |     10 |      72 |      0 |       0 |      0 |       0 |
| X1Y0              |      1 |      24 |   6345 |   19200 |     28 |    4800 |     38 |      72 |     10 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      1 |      24 |   8415 |   27840 |     77 |    4800 |     72 |      72 |      0 |      72 |      0 |       0 |      0 |       0 |
| X1Y1              |      1 |      24 |   6240 |   19200 |      0 |    4800 |     66 |      72 |      4 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      1 |      24 |  10310 |   27840 |      1 |    4800 |     60 |      72 |      4 |      72 |      0 |       0 |      0 |       0 |
| X1Y2              |      1 |      24 |   7674 |   19200 |      0 |    4800 |     42 |      72 |      4 |      48 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  1 |  1 |
| Y1 |  1 |  1 |
| Y0 |  1 |  1 |
+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X1Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X1Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                      |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
| g0        | BUFG_PS/O       | X0Y2              | clk_pl_2 |       3.333 | {0.000 1.666} | X0Y1     |       50330 |        0 |              0 |        0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------------+-------+
|    | X0         | X1    |
+----+------------+-------+
| Y2 |  (D) 10349 |  7699 |
| Y1 |   (R) 8528 |  6282 |
| Y0 |      11068 |  6404 |
+----+------------+-------+


9. Clock Region Cell Placement per Global Clock: Region X0Y0
------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |       11068 |               0 | 10831 |    205 |   21 |  10 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


10. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        6404 |               0 | 6345 |     28 |   21 |  10 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        8528 |               0 | 8415 |     77 |   36 |   0 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        6282 |               0 | 6240 |      0 |   38 |   4 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


13. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF    | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |       10349 |               0 | 10310 |      1 |   34 |   4 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+-------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


14. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
| g0        | 0     | BUFG_PS/O       | None       |        7699 |               0 | 7674 |      0 |   21 |   4 |  0 |    0 |   0 |       0 | PROCSYS_WRAPPER/procsys_i/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+----------------------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


