// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module fwd_fft_dataflow_parent_loop_proc28 (
        layer1_reg_load_cast,
        ctrl2_reg_load_cast,
        c_row_op_st_dout,
        c_row_op_st_empty_n,
        c_row_op_st_read,
        p_read,
        c_row_op_trans_st_din,
        c_row_op_trans_st_full_n,
        c_row_op_trans_st_write,
        ap_clk,
        ap_rst,
        ctrl2_reg_load_cast_ap_vld,
        p_read_ap_vld,
        ap_start,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [15:0] layer1_reg_load_cast;
input  [7:0] ctrl2_reg_load_cast;
input  [31:0] c_row_op_st_dout;
input   c_row_op_st_empty_n;
output   c_row_op_st_read;
input  [7:0] p_read;
output  [31:0] c_row_op_trans_st_din;
input   c_row_op_trans_st_full_n;
output   c_row_op_trans_st_write;
input   ap_clk;
input   ap_rst;
input   ctrl2_reg_load_cast_ap_vld;
input   p_read_ap_vld;
input   ap_start;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

reg ap_done;
reg ap_ready;
reg ap_idle;

wire    dataflow_parent_loop_proc27_U0_c_row_op_st_read;
wire   [31:0] dataflow_parent_loop_proc27_U0_c_row_op_trans_st_din;
wire    dataflow_parent_loop_proc27_U0_c_row_op_trans_st_write;
wire    dataflow_parent_loop_proc27_U0_ap_start;
wire    dataflow_parent_loop_proc27_U0_ap_done;
wire    dataflow_parent_loop_proc27_U0_ap_ready;
wire    dataflow_parent_loop_proc27_U0_ap_idle;
reg    dataflow_parent_loop_proc27_U0_ap_continue;
reg   [15:0] loop_dataflow_input_count;
reg   [15:0] loop_dataflow_output_count;
wire   [15:0] bound_minus_1;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 loop_dataflow_input_count = 16'd0;
#0 loop_dataflow_output_count = 16'd0;
end

fwd_fft_dataflow_parent_loop_proc27 dataflow_parent_loop_proc27_U0(
    .ctrl2_reg_load_cast(ctrl2_reg_load_cast),
    .c_row_op_st_dout(c_row_op_st_dout),
    .c_row_op_st_empty_n(c_row_op_st_empty_n),
    .c_row_op_st_read(dataflow_parent_loop_proc27_U0_c_row_op_st_read),
    .p_read(p_read),
    .c_row_op_trans_st_din(dataflow_parent_loop_proc27_U0_c_row_op_trans_st_din),
    .c_row_op_trans_st_full_n(c_row_op_trans_st_full_n),
    .c_row_op_trans_st_write(dataflow_parent_loop_proc27_U0_c_row_op_trans_st_write),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ctrl2_reg_load_cast_ap_vld(ctrl2_reg_load_cast_ap_vld),
    .p_read_ap_vld(p_read_ap_vld),
    .ap_start(dataflow_parent_loop_proc27_U0_ap_start),
    .ap_done(dataflow_parent_loop_proc27_U0_ap_done),
    .ap_ready(dataflow_parent_loop_proc27_U0_ap_ready),
    .ap_idle(dataflow_parent_loop_proc27_U0_ap_idle),
    .ap_continue(dataflow_parent_loop_proc27_U0_ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_input_count <= 16'd0;
    end else begin
        if ((~(loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_parent_loop_proc27_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= (loop_dataflow_input_count + 16'd1);
        end else if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_parent_loop_proc27_U0_ap_ready == 1'b1))) begin
            loop_dataflow_input_count <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        loop_dataflow_output_count <= 16'd0;
    end else begin
        if ((~(loop_dataflow_output_count == bound_minus_1) & (dataflow_parent_loop_proc27_U0_ap_continue == 1'b1) & (dataflow_parent_loop_proc27_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= (loop_dataflow_output_count + 16'd1);
        end else if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_parent_loop_proc27_U0_ap_continue == 1'b1) & (dataflow_parent_loop_proc27_U0_ap_done == 1'b1))) begin
            loop_dataflow_output_count <= 16'd0;
        end
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == bound_minus_1) & (dataflow_parent_loop_proc27_U0_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_output_count == 16'd0) & (ap_start == 1'b0) & (dataflow_parent_loop_proc27_U0_ap_idle == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((loop_dataflow_input_count == bound_minus_1) & (ap_start == 1'b1) & (dataflow_parent_loop_proc27_U0_ap_ready == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~(loop_dataflow_output_count == bound_minus_1) | (ap_continue == 1'b1))) begin
        dataflow_parent_loop_proc27_U0_ap_continue = 1'b1;
    end else begin
        dataflow_parent_loop_proc27_U0_ap_continue = 1'b0;
    end
end

assign bound_minus_1 = (layer1_reg_load_cast - 16'd1);

assign c_row_op_st_read = dataflow_parent_loop_proc27_U0_c_row_op_st_read;

assign c_row_op_trans_st_din = dataflow_parent_loop_proc27_U0_c_row_op_trans_st_din;

assign c_row_op_trans_st_write = dataflow_parent_loop_proc27_U0_c_row_op_trans_st_write;

assign dataflow_parent_loop_proc27_U0_ap_start = ap_start;

endmodule //fwd_fft_dataflow_parent_loop_proc28
