# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../HydroProccess.ip_user_files/bd/HardwareXCorr/ip/HardwareXCorr_dds_compiler_1_0/sim/HardwareXCorr_dds_compiler_1_0.vhd" \

# Do not sort compile order
nosort
