
09.PWM_BUZZER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac40  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000364  0800adf0  0800adf0  0001adf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b154  0800b154  000200b0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b154  0800b154  0001b154  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b15c  0800b15c  000200b0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b15c  0800b15c  0001b15c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b160  0800b160  0001b160  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000b0  20000000  0800b164  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200b0  2**0
                  CONTENTS
 10 .bss          00000df0  200000b0  200000b0  000200b0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ea0  20000ea0  000200b0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001de09  00000000  00000000  000200e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003da5  00000000  00000000  0003dee9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018b0  00000000  00000000  00041c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001720  00000000  00000000  00043540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028c1e  00000000  00000000  00044c60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ed0d  00000000  00000000  0006d87e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ed7b9  00000000  00000000  0008c58b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00179d44  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000073a4  00000000  00000000  00179d94  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800add8 	.word	0x0800add8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b4 	.word	0x200000b4
 80001ec:	0800add8 	.word	0x0800add8

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <DHT11_processing>:
void DHT11_processing(void);


int dht11time = 150;
void DHT11_processing(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b086      	sub	sp, #24
 8000d84:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;
	char lcd_buff[20];

	if(TIM10_10ms_counter >= dht11time)
 8000d86:	4b2c      	ldr	r3, [pc, #176]	; (8000e38 <DHT11_processing+0xb8>)
 8000d88:	681a      	ldr	r2, [r3, #0]
 8000d8a:	4b2c      	ldr	r3, [pc, #176]	; (8000e3c <DHT11_processing+0xbc>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	db4d      	blt.n	8000e2e <DHT11_processing+0xae>
	{
		
		TIM10_10ms_counter = 0;
 8000d92:	4b29      	ldr	r3, [pc, #164]	; (8000e38 <DHT11_processing+0xb8>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	601a      	str	r2, [r3, #0]
		DHT11_trriger();
 8000d98:	f000 f870 	bl	8000e7c <DHT11_trriger>
		DHT11_DataLine_Input();
 8000d9c:	f000 f884 	bl	8000ea8 <DHT11_DataLine_Input>
		DHT11_dumi_read();
 8000da0:	f000 f8f2 	bl	8000f88 <DHT11_dumi_read>


		i_RH = DHT11_rx_Data();
 8000da4:	f000 f8ba 	bl	8000f1c <DHT11_rx_Data>
 8000da8:	4603      	mov	r3, r0
 8000daa:	75fb      	strb	r3, [r7, #23]
		d_RH = DHT11_rx_Data();
 8000dac:	f000 f8b6 	bl	8000f1c <DHT11_rx_Data>
 8000db0:	4603      	mov	r3, r0
 8000db2:	75bb      	strb	r3, [r7, #22]
		i_Tmp = DHT11_rx_Data();
 8000db4:	f000 f8b2 	bl	8000f1c <DHT11_rx_Data>
 8000db8:	4603      	mov	r3, r0
 8000dba:	757b      	strb	r3, [r7, #21]
		d_Tmp = DHT11_rx_Data();
 8000dbc:	f000 f8ae 	bl	8000f1c <DHT11_rx_Data>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	753b      	strb	r3, [r7, #20]

		DHT11_DataLine_Output();
 8000dc4:	f000 f88c 	bl	8000ee0 <DHT11_DataLine_Output>
		HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2101      	movs	r1, #1
 8000dcc:	481c      	ldr	r0, [pc, #112]	; (8000e40 <DHT11_processing+0xc0>)
 8000dce:	f003 fda1 	bl	8004914 <HAL_GPIO_WritePin>
		if (DHT11_print_flag)
 8000dd2:	4b1c      	ldr	r3, [pc, #112]	; (8000e44 <DHT11_processing+0xc4>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d029      	beq.n	8000e2e <DHT11_processing+0xae>
		{

			printf("[Tmp]%d\n",(int)i_Tmp);
 8000dda:	7d7b      	ldrb	r3, [r7, #21]
 8000ddc:	4619      	mov	r1, r3
 8000dde:	481a      	ldr	r0, [pc, #104]	; (8000e48 <DHT11_processing+0xc8>)
 8000de0:	f008 fd66 	bl	80098b0 <iprintf>
			printf("[Wet]%d\n",(int)i_RH);
 8000de4:	7dfb      	ldrb	r3, [r7, #23]
 8000de6:	4619      	mov	r1, r3
 8000de8:	4818      	ldr	r0, [pc, #96]	; (8000e4c <DHT11_processing+0xcc>)
 8000dea:	f008 fd61 	bl	80098b0 <iprintf>



			if (lcd_display_mode_flag == 1)
 8000dee:	4b18      	ldr	r3, [pc, #96]	; (8000e50 <DHT11_processing+0xd0>)
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	2b01      	cmp	r3, #1
 8000df4:	d11b      	bne.n	8000e2e <DHT11_processing+0xae>
			{
				move_cursor(0,0);
 8000df6:	2100      	movs	r1, #0
 8000df8:	2000      	movs	r0, #0
 8000dfa:	f000 faa9 	bl	8001350 <move_cursor>
				sprintf(lcd_buff, "Tmp: %d",(int)i_Tmp);
 8000dfe:	7d7a      	ldrb	r2, [r7, #21]
 8000e00:	463b      	mov	r3, r7
 8000e02:	4914      	ldr	r1, [pc, #80]	; (8000e54 <DHT11_processing+0xd4>)
 8000e04:	4618      	mov	r0, r3
 8000e06:	f008 fde1 	bl	80099cc <siprintf>
				lcd_string(lcd_buff);
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 fa8a 	bl	8001326 <lcd_string>


				sprintf(lcd_buff, "Wet: %d",(int)i_RH);
 8000e12:	7dfa      	ldrb	r2, [r7, #23]
 8000e14:	463b      	mov	r3, r7
 8000e16:	4910      	ldr	r1, [pc, #64]	; (8000e58 <DHT11_processing+0xd8>)
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f008 fdd7 	bl	80099cc <siprintf>
				move_cursor(1,0);
 8000e1e:	2100      	movs	r1, #0
 8000e20:	2001      	movs	r0, #1
 8000e22:	f000 fa95 	bl	8001350 <move_cursor>
				lcd_string(lcd_buff);
 8000e26:	463b      	mov	r3, r7
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f000 fa7c 	bl	8001326 <lcd_string>
			}
		}

	}
}
 8000e2e:	bf00      	nop
 8000e30:	3718      	adds	r7, #24
 8000e32:	46bd      	mov	sp, r7
 8000e34:	bd80      	pop	{r7, pc}
 8000e36:	bf00      	nop
 8000e38:	20000b08 	.word	0x20000b08
 8000e3c:	20000004 	.word	0x20000004
 8000e40:	40020000 	.word	0x40020000
 8000e44:	20000000 	.word	0x20000000
 8000e48:	0800adf0 	.word	0x0800adf0
 8000e4c:	0800adfc 	.word	0x0800adfc
 8000e50:	200000cc 	.word	0x200000cc
 8000e54:	0800ae08 	.word	0x0800ae08
 8000e58:	0800ae10 	.word	0x0800ae10

08000e5c <DHT11_Init>:
void DHT11_Init(void)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2101      	movs	r1, #1
 8000e64:	4804      	ldr	r0, [pc, #16]	; (8000e78 <DHT11_Init+0x1c>)
 8000e66:	f003 fd55 	bl	8004914 <HAL_GPIO_WritePin>
	HAL_Delay(3000);
 8000e6a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000e6e:	f002 fe9d 	bl	8003bac <HAL_Delay>
	return;
 8000e72:	bf00      	nop
}
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40020000 	.word	0x40020000

08000e7c <DHT11_trriger>:


void DHT11_trriger(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	2101      	movs	r1, #1
 8000e84:	4807      	ldr	r0, [pc, #28]	; (8000ea4 <DHT11_trriger+0x28>)
 8000e86:	f003 fd45 	bl	8004914 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000e8a:	2014      	movs	r0, #20
 8000e8c:	f002 fe8e 	bl	8003bac <HAL_Delay>
	
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000e90:	2201      	movs	r2, #1
 8000e92:	2101      	movs	r1, #1
 8000e94:	4803      	ldr	r0, [pc, #12]	; (8000ea4 <DHT11_trriger+0x28>)
 8000e96:	f003 fd3d 	bl	8004914 <HAL_GPIO_WritePin>
	delay_us(7);
 8000e9a:	2007      	movs	r0, #7
 8000e9c:	f000 fea4 	bl	8001be8 <delay_us>
	return;
 8000ea0:	bf00      	nop
}
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40020000 	.word	0x40020000

08000ea8 <DHT11_DataLine_Input>:


void DHT11_DataLine_Input(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eae:	1d3b      	adds	r3, r7, #4
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000ebc:	2301      	movs	r3, #1
 8000ebe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;			//Change Output to Input
 8000ec0:	2300      	movs	r3, #0
 8000ec2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000ec8:	1d3b      	adds	r3, r7, #4
 8000eca:	4619      	mov	r1, r3
 8000ecc:	4803      	ldr	r0, [pc, #12]	; (8000edc <DHT11_DataLine_Input+0x34>)
 8000ece:	f003 fb5d 	bl	800458c <HAL_GPIO_Init>
	
	return;
 8000ed2:	bf00      	nop
}
 8000ed4:	3718      	adds	r7, #24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	40020000 	.word	0x40020000

08000ee0 <DHT11_DataLine_Output>:


void DHT11_DataLine_Output(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ee6:	1d3b      	adds	r3, r7, #4
 8000ee8:	2200      	movs	r2, #0
 8000eea:	601a      	str	r2, [r3, #0]
 8000eec:	605a      	str	r2, [r3, #4]
 8000eee:	609a      	str	r2, [r3, #8]
 8000ef0:	60da      	str	r2, [r3, #12]
 8000ef2:	611a      	str	r2, [r3, #16]
	
	/*Configure GPIO pin : PH0 */
  GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;			//Change Input to Output 
 8000ef8:	2301      	movs	r3, #1
 8000efa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000f04:	1d3b      	adds	r3, r7, #4
 8000f06:	4619      	mov	r1, r3
 8000f08:	4803      	ldr	r0, [pc, #12]	; (8000f18 <DHT11_DataLine_Output+0x38>)
 8000f0a:	f003 fb3f 	bl	800458c <HAL_GPIO_Init>
	
	return;
 8000f0e:	bf00      	nop
}
 8000f10:	3718      	adds	r7, #24
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40020000 	.word	0x40020000

08000f1c <DHT11_rx_Data>:


uint8_t DHT11_rx_Data(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b082      	sub	sp, #8
 8000f20:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;
 8000f22:	2300      	movs	r3, #0
 8000f24:	71fb      	strb	r3, [r7, #7]
	
	for(int i = 0; i < 8; i++)
 8000f26:	2300      	movs	r3, #0
 8000f28:	603b      	str	r3, [r7, #0]
 8000f2a:	e023      	b.n	8000f74 <DHT11_rx_Data+0x58>
	{
		//when Input Data == 0
		while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f2c:	bf00      	nop
 8000f2e:	2101      	movs	r1, #1
 8000f30:	4814      	ldr	r0, [pc, #80]	; (8000f84 <DHT11_rx_Data+0x68>)
 8000f32:	f003 fcd7 	bl	80048e4 <HAL_GPIO_ReadPin>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d0f8      	beq.n	8000f2e <DHT11_rx_Data+0x12>
#if 1
		delay_us(40);
 8000f3c:	2028      	movs	r0, #40	; 0x28
 8000f3e:	f000 fe53 	bl	8001be8 <delay_us>
#else  // org
		delay_us(16);
#endif
		rx_data<<=1;
 8000f42:	79fb      	ldrb	r3, [r7, #7]
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	71fb      	strb	r3, [r7, #7]
		
		//when Input Data == 1
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000f48:	2101      	movs	r1, #1
 8000f4a:	480e      	ldr	r0, [pc, #56]	; (8000f84 <DHT11_rx_Data+0x68>)
 8000f4c:	f003 fcca 	bl	80048e4 <HAL_GPIO_ReadPin>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d003      	beq.n	8000f5e <DHT11_rx_Data+0x42>
		{
			rx_data |= 1;
 8000f56:	79fb      	ldrb	r3, [r7, #7]
 8000f58:	f043 0301 	orr.w	r3, r3, #1
 8000f5c:	71fb      	strb	r3, [r7, #7]
		}
		while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f5e:	bf00      	nop
 8000f60:	2101      	movs	r1, #1
 8000f62:	4808      	ldr	r0, [pc, #32]	; (8000f84 <DHT11_rx_Data+0x68>)
 8000f64:	f003 fcbe 	bl	80048e4 <HAL_GPIO_ReadPin>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b01      	cmp	r3, #1
 8000f6c:	d0f8      	beq.n	8000f60 <DHT11_rx_Data+0x44>
	for(int i = 0; i < 8; i++)
 8000f6e:	683b      	ldr	r3, [r7, #0]
 8000f70:	3301      	adds	r3, #1
 8000f72:	603b      	str	r3, [r7, #0]
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	2b07      	cmp	r3, #7
 8000f78:	ddd8      	ble.n	8000f2c <DHT11_rx_Data+0x10>
	}
	return rx_data;
 8000f7a:	79fb      	ldrb	r3, [r7, #7]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40020000 	.word	0x40020000

08000f88 <DHT11_dumi_read>:


void DHT11_dumi_read(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f8c:	bf00      	nop
 8000f8e:	2101      	movs	r1, #1
 8000f90:	480b      	ldr	r0, [pc, #44]	; (8000fc0 <DHT11_dumi_read+0x38>)
 8000f92:	f003 fca7 	bl	80048e4 <HAL_GPIO_ReadPin>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b01      	cmp	r3, #1
 8000f9a:	d0f8      	beq.n	8000f8e <DHT11_dumi_read+0x6>
	while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000f9c:	bf00      	nop
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	4807      	ldr	r0, [pc, #28]	; (8000fc0 <DHT11_dumi_read+0x38>)
 8000fa2:	f003 fc9f 	bl	80048e4 <HAL_GPIO_ReadPin>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0f8      	beq.n	8000f9e <DHT11_dumi_read+0x16>
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000fac:	bf00      	nop
 8000fae:	2101      	movs	r1, #1
 8000fb0:	4803      	ldr	r0, [pc, #12]	; (8000fc0 <DHT11_dumi_read+0x38>)
 8000fb2:	f003 fc97 	bl	80048e4 <HAL_GPIO_ReadPin>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	2b01      	cmp	r3, #1
 8000fba:	d0f8      	beq.n	8000fae <DHT11_dumi_read+0x26>
	return;
 8000fbc:	bf00      	nop
}
 8000fbe:	bd80      	pop	{r7, pc}
 8000fc0:	40020000 	.word	0x40020000

08000fc4 <lcd_display_mode_select>:
};
uint8_t lcd_display_mode_flag =0;
extern RTC_HandleTypeDef hrtc;
extern RTC_TimeTypeDef sTime;
void lcd_display_mode_select(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
	if(get_button(GPIOC,GPIO_PIN_13,4)==BUTTON_PRESS)
 8000fc8:	2204      	movs	r2, #4
 8000fca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000fce:	480f      	ldr	r0, [pc, #60]	; (800100c <lcd_display_mode_select+0x48>)
 8000fd0:	f000 f822 	bl	8001018 <get_button>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d115      	bne.n	8001006 <lcd_display_mode_select+0x42>
		{
			lcd_command(CLEAR_DISPLAY);
 8000fda:	2001      	movs	r0, #1
 8000fdc:	f000 f922 	bl	8001224 <lcd_command>
			lcd_display_mode_flag++;
 8000fe0:	4b0b      	ldr	r3, [pc, #44]	; (8001010 <lcd_display_mode_select+0x4c>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	b2da      	uxtb	r2, r3
 8000fe8:	4b09      	ldr	r3, [pc, #36]	; (8001010 <lcd_display_mode_select+0x4c>)
 8000fea:	701a      	strb	r2, [r3, #0]
			lcd_display_mode_flag %= 4;
 8000fec:	4b08      	ldr	r3, [pc, #32]	; (8001010 <lcd_display_mode_select+0x4c>)
 8000fee:	781b      	ldrb	r3, [r3, #0]
 8000ff0:	f003 0303 	and.w	r3, r3, #3
 8000ff4:	b2da      	uxtb	r2, r3
 8000ff6:	4b06      	ldr	r3, [pc, #24]	; (8001010 <lcd_display_mode_select+0x4c>)
 8000ff8:	701a      	strb	r2, [r3, #0]
			printf("lcd_display : %d\n",lcd_display_mode_flag);
 8000ffa:	4b05      	ldr	r3, [pc, #20]	; (8001010 <lcd_display_mode_select+0x4c>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	4619      	mov	r1, r3
 8001000:	4804      	ldr	r0, [pc, #16]	; (8001014 <lcd_display_mode_select+0x50>)
 8001002:	f008 fc55 	bl	80098b0 <iprintf>
		}
}
 8001006:	bf00      	nop
 8001008:	bd80      	pop	{r7, pc}
 800100a:	bf00      	nop
 800100c:	40020800 	.word	0x40020800
 8001010:	200000cc 	.word	0x200000cc
 8001014:	0800ae18 	.word	0x0800ae18

08001018 <get_button>:

// get_button(GPIO,PIN,BUTTON)
//    BUTTON_RELEASE(1) .
int get_button(GPIO_TypeDef *GPIO, uint16_t GPIO_PIN,uint8_t button_number)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	807b      	strh	r3, [r7, #2]
 8001024:	4613      	mov	r3, r2
 8001026:	707b      	strb	r3, [r7, #1]
	unsigned char curr_state;

	curr_state = HAL_GPIO_ReadPin(GPIO, GPIO_PIN);//0,1
 8001028:	887b      	ldrh	r3, [r7, #2]
 800102a:	4619      	mov	r1, r3
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f003 fc59 	bl	80048e4 <HAL_GPIO_ReadPin>
 8001032:	4603      	mov	r3, r0
 8001034:	73fb      	strb	r3, [r7, #15]

	if(curr_state == BUTTON_PRESS && button_status[button_number]== BUTTON_RELEASE)
 8001036:	7bfb      	ldrb	r3, [r7, #15]
 8001038:	2b00      	cmp	r3, #0
 800103a:	d10d      	bne.n	8001058 <get_button+0x40>
 800103c:	787b      	ldrb	r3, [r7, #1]
 800103e:	4a11      	ldr	r2, [pc, #68]	; (8001084 <get_button+0x6c>)
 8001040:	5cd3      	ldrb	r3, [r2, r3]
 8001042:	2b01      	cmp	r3, #1
 8001044:	d108      	bne.n	8001058 <get_button+0x40>
	{
		HAL_Delay(80); //noise  .
 8001046:	2050      	movs	r0, #80	; 0x50
 8001048:	f002 fdb0 	bl	8003bac <HAL_Delay>
		button_status[button_number]=BUTTON_PRESS;
 800104c:	787b      	ldrb	r3, [r7, #1]
 800104e:	4a0d      	ldr	r2, [pc, #52]	; (8001084 <get_button+0x6c>)
 8001050:	2100      	movs	r1, #0
 8001052:	54d1      	strb	r1, [r2, r3]
		return BUTTON_RELEASE; //     noise 
 8001054:	2301      	movs	r3, #1
 8001056:	e011      	b.n	800107c <get_button+0x64>
	}
	else if(curr_state == BUTTON_RELEASE && button_status[button_number]== BUTTON_PRESS)
 8001058:	7bfb      	ldrb	r3, [r7, #15]
 800105a:	2b01      	cmp	r3, #1
 800105c:	d10d      	bne.n	800107a <get_button+0x62>
 800105e:	787b      	ldrb	r3, [r7, #1]
 8001060:	4a08      	ldr	r2, [pc, #32]	; (8001084 <get_button+0x6c>)
 8001062:	5cd3      	ldrb	r3, [r2, r3]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d108      	bne.n	800107a <get_button+0x62>
	{	//        
		button_status[button_number] = BUTTON_RELEASE; // button_status table 
 8001068:	787b      	ldrb	r3, [r7, #1]
 800106a:	4a06      	ldr	r2, [pc, #24]	; (8001084 <get_button+0x6c>)
 800106c:	2101      	movs	r1, #1
 800106e:	54d1      	strb	r1, [r2, r3]
		HAL_Delay(30);
 8001070:	201e      	movs	r0, #30
 8001072:	f002 fd9b 	bl	8003bac <HAL_Delay>
		return BUTTON_PRESS; //  1   .
 8001076:	2300      	movs	r3, #0
 8001078:	e000      	b.n	800107c <get_button+0x64>
	}
	else
	return BUTTON_RELEASE;
 800107a:	2301      	movs	r3, #1
}
 800107c:	4618      	mov	r0, r3
 800107e:	3710      	adds	r7, #16
 8001080:	46bd      	mov	sp, r7
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000008 	.word	0x20000008

08001088 <fnd4digit_main>:
};

uint16_t FND[4];    // FND     

void fnd4digit_main(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
	unsigned int value=0;   // 1  up count
 800108e:	2300      	movs	r3, #0
 8001090:	607b      	str	r3, [r7, #4]
	unsigned int msec=0;    // ms counter
 8001092:	2300      	movs	r3, #0
 8001094:	603b      	str	r3, [r7, #0]
	static int i=0;     // FND position indicator

	FND4digit_off();
 8001096:	f000 f8a9 	bl	80011ec <FND4digit_off>

	while(1)
	{
#if 1   // SYSTICK interrupt 
		if (TIM10_10ms_counter >= 2)   // 2ms reached
 800109a:	4b1e      	ldr	r3, [pc, #120]	; (8001114 <fnd4digit_main+0x8c>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b01      	cmp	r3, #1
 80010a0:	ddfb      	ble.n	800109a <fnd4digit_main+0x12>
		{
			msec += 2;   // 2ms
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	3302      	adds	r3, #2
 80010a6:	603b      	str	r3, [r7, #0]
			TIM10_10ms_counter=0;
 80010a8:	4b1a      	ldr	r3, [pc, #104]	; (8001114 <fnd4digit_main+0x8c>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
			if (msec > 1000)   // 1000ms reached
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80010b4:	d907      	bls.n	80010c6 <fnd4digit_main+0x3e>
			{
				msec = 0;
 80010b6:	2300      	movs	r3, #0
 80010b8:	603b      	str	r3, [r7, #0]
				value++;       // sec count 
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	3301      	adds	r3, #1
 80010be:	607b      	str	r3, [r7, #4]
				FND_update(value);
 80010c0:	6878      	ldr	r0, [r7, #4]
 80010c2:	f000 f833 	bl	800112c <FND_update>
			}

			FND4digit_off();
 80010c6:	f000 f891 	bl	80011ec <FND4digit_off>
#if 1 // common   WCN4-
			HAL_GPIO_WritePin(FND_COM_PORT,FND_digit[i], GPIO_PIN_SET);
 80010ca:	4b13      	ldr	r3, [pc, #76]	; (8001118 <fnd4digit_main+0x90>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	4a13      	ldr	r2, [pc, #76]	; (800111c <fnd4digit_main+0x94>)
 80010d0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010d4:	2201      	movs	r2, #1
 80010d6:	4619      	mov	r1, r3
 80010d8:	4811      	ldr	r0, [pc, #68]	; (8001120 <fnd4digit_main+0x98>)
 80010da:	f003 fc1b 	bl	8004914 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(FND_DATA_PORT, FND[i], GPIO_PIN_RESET);
 80010de:	4b0e      	ldr	r3, [pc, #56]	; (8001118 <fnd4digit_main+0x90>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	4a10      	ldr	r2, [pc, #64]	; (8001124 <fnd4digit_main+0x9c>)
 80010e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80010e8:	2200      	movs	r2, #0
 80010ea:	4619      	mov	r1, r3
 80010ec:	480e      	ldr	r0, [pc, #56]	; (8001128 <fnd4digit_main+0xa0>)
 80010ee:	f003 fc11 	bl	8004914 <HAL_GPIO_WritePin>
#else // common  CL5642AH30
			HAL_GPIO_WritePin(FND_COM_PORT,FND_digit[i], GPIO_PIN_RESET);
			HAL_GPIO_WritePin(FND_DATA_PORT, FND[i], GPIO_PIN_SET);
#endif
			i++;   //  display FND .
 80010f2:	4b09      	ldr	r3, [pc, #36]	; (8001118 <fnd4digit_main+0x90>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	3301      	adds	r3, #1
 80010f8:	4a07      	ldr	r2, [pc, #28]	; (8001118 <fnd4digit_main+0x90>)
 80010fa:	6013      	str	r3, [r2, #0]
			i %= 4;
 80010fc:	4b06      	ldr	r3, [pc, #24]	; (8001118 <fnd4digit_main+0x90>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	425a      	negs	r2, r3
 8001102:	f003 0303 	and.w	r3, r3, #3
 8001106:	f002 0203 	and.w	r2, r2, #3
 800110a:	bf58      	it	pl
 800110c:	4253      	negpl	r3, r2
 800110e:	4a02      	ldr	r2, [pc, #8]	; (8001118 <fnd4digit_main+0x90>)
 8001110:	6013      	str	r3, [r2, #0]
		if (TIM10_10ms_counter >= 2)   // 2ms reached
 8001112:	e7c2      	b.n	800109a <fnd4digit_main+0x12>
 8001114:	20000b08 	.word	0x20000b08
 8001118:	200000d8 	.word	0x200000d8
 800111c:	20000010 	.word	0x20000010
 8001120:	40020800 	.word	0x40020800
 8001124:	200000d0 	.word	0x200000d0
 8001128:	40020400 	.word	0x40020400

0800112c <FND_update>:
#endif
	}
}

void FND_update(unsigned int value)
{
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
	FND[0] = FND_font[value % 10];
 8001134:	6879      	ldr	r1, [r7, #4]
 8001136:	4b28      	ldr	r3, [pc, #160]	; (80011d8 <FND_update+0xac>)
 8001138:	fba3 2301 	umull	r2, r3, r3, r1
 800113c:	08da      	lsrs	r2, r3, #3
 800113e:	4613      	mov	r3, r2
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4413      	add	r3, r2
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	1aca      	subs	r2, r1, r3
 8001148:	4b24      	ldr	r3, [pc, #144]	; (80011dc <FND_update+0xb0>)
 800114a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800114e:	b29a      	uxth	r2, r3
 8001150:	4b23      	ldr	r3, [pc, #140]	; (80011e0 <FND_update+0xb4>)
 8001152:	801a      	strh	r2, [r3, #0]
	FND[1] = FND_font[value / 10 % 10];
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4a20      	ldr	r2, [pc, #128]	; (80011d8 <FND_update+0xac>)
 8001158:	fba2 2303 	umull	r2, r3, r2, r3
 800115c:	08d9      	lsrs	r1, r3, #3
 800115e:	4b1e      	ldr	r3, [pc, #120]	; (80011d8 <FND_update+0xac>)
 8001160:	fba3 2301 	umull	r2, r3, r3, r1
 8001164:	08da      	lsrs	r2, r3, #3
 8001166:	4613      	mov	r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	4413      	add	r3, r2
 800116c:	005b      	lsls	r3, r3, #1
 800116e:	1aca      	subs	r2, r1, r3
 8001170:	4b1a      	ldr	r3, [pc, #104]	; (80011dc <FND_update+0xb0>)
 8001172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001176:	b29a      	uxth	r2, r3
 8001178:	4b19      	ldr	r3, [pc, #100]	; (80011e0 <FND_update+0xb4>)
 800117a:	805a      	strh	r2, [r3, #2]
	FND[2] = FND_font[value / 100 % 10];
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a19      	ldr	r2, [pc, #100]	; (80011e4 <FND_update+0xb8>)
 8001180:	fba2 2303 	umull	r2, r3, r2, r3
 8001184:	0959      	lsrs	r1, r3, #5
 8001186:	4b14      	ldr	r3, [pc, #80]	; (80011d8 <FND_update+0xac>)
 8001188:	fba3 2301 	umull	r2, r3, r3, r1
 800118c:	08da      	lsrs	r2, r3, #3
 800118e:	4613      	mov	r3, r2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	4413      	add	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	1aca      	subs	r2, r1, r3
 8001198:	4b10      	ldr	r3, [pc, #64]	; (80011dc <FND_update+0xb0>)
 800119a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800119e:	b29a      	uxth	r2, r3
 80011a0:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <FND_update+0xb4>)
 80011a2:	809a      	strh	r2, [r3, #4]
	FND[3] = FND_font[value / 1000 % 10];
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a10      	ldr	r2, [pc, #64]	; (80011e8 <FND_update+0xbc>)
 80011a8:	fba2 2303 	umull	r2, r3, r2, r3
 80011ac:	0999      	lsrs	r1, r3, #6
 80011ae:	4b0a      	ldr	r3, [pc, #40]	; (80011d8 <FND_update+0xac>)
 80011b0:	fba3 2301 	umull	r2, r3, r3, r1
 80011b4:	08da      	lsrs	r2, r3, #3
 80011b6:	4613      	mov	r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	4413      	add	r3, r2
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	1aca      	subs	r2, r1, r3
 80011c0:	4b06      	ldr	r3, [pc, #24]	; (80011dc <FND_update+0xb0>)
 80011c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011c6:	b29a      	uxth	r2, r3
 80011c8:	4b05      	ldr	r3, [pc, #20]	; (80011e0 <FND_update+0xb4>)
 80011ca:	80da      	strh	r2, [r3, #6]

	return;
 80011cc:	bf00      	nop
}
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr
 80011d8:	cccccccd 	.word	0xcccccccd
 80011dc:	20000018 	.word	0x20000018
 80011e0:	200000d0 	.word	0x200000d0
 80011e4:	51eb851f 	.word	0x51eb851f
 80011e8:	10624dd3 	.word	0x10624dd3

080011ec <FND4digit_off>:
void FND4digit_off(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
#if 1 // common  WCN4-
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
 80011f0:	2200      	movs	r2, #0
 80011f2:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 80011f6:	4808      	ldr	r0, [pc, #32]	; (8001218 <FND4digit_off+0x2c>)
 80011f8:	f003 fb8c 	bl	8004914 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_SET);
 80011fc:	4b07      	ldr	r3, [pc, #28]	; (800121c <FND4digit_off+0x30>)
 80011fe:	6a1b      	ldr	r3, [r3, #32]
 8001200:	b29b      	uxth	r3, r3
 8001202:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001206:	b29b      	uxth	r3, r3
 8001208:	2201      	movs	r2, #1
 800120a:	4619      	mov	r1, r3
 800120c:	4804      	ldr	r0, [pc, #16]	; (8001220 <FND4digit_off+0x34>)
 800120e:	f003 fb81 	bl	8004914 <HAL_GPIO_WritePin>
#else // common  CL5642AH30
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_RESET);
#endif
	return;
 8001212:	bf00      	nop
}
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40020800 	.word	0x40020800
 800121c:	20000018 	.word	0x20000018
 8001220:	40020400 	.word	0x40020400

08001224 <lcd_command>:
		HAL_Delay(500);
	}
}

void lcd_command(uint8_t command)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b086      	sub	sp, #24
 8001228:	af02      	add	r7, sp, #8
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	f023 030f 	bic.w	r3, r3, #15
 8001234:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 8001236:	79fb      	ldrb	r3, [r7, #7]
 8001238:	011b      	lsls	r3, r3, #4
 800123a:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 800123c:	7bfb      	ldrb	r3, [r7, #15]
 800123e:	f043 030c 	orr.w	r3, r3, #12
 8001242:	b2db      	uxtb	r3, r3
 8001244:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8001246:	7bfb      	ldrb	r3, [r7, #15]
 8001248:	f043 0308 	orr.w	r3, r3, #8
 800124c:	b2db      	uxtb	r3, r3
 800124e:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8001250:	7bbb      	ldrb	r3, [r7, #14]
 8001252:	f043 030c 	orr.w	r3, r3, #12
 8001256:	b2db      	uxtb	r3, r3
 8001258:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 800125a:	7bbb      	ldrb	r3, [r7, #14]
 800125c:	f043 0308 	orr.w	r3, r3, #8
 8001260:	b2db      	uxtb	r3, r3
 8001262:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8001264:	bf00      	nop
 8001266:	f107 0208 	add.w	r2, r7, #8
 800126a:	2364      	movs	r3, #100	; 0x64
 800126c:	9300      	str	r3, [sp, #0]
 800126e:	2304      	movs	r3, #4
 8001270:	214e      	movs	r1, #78	; 0x4e
 8001272:	4805      	ldr	r0, [pc, #20]	; (8001288 <lcd_command+0x64>)
 8001274:	f003 fcac 	bl	8004bd0 <HAL_I2C_Master_Transmit>
 8001278:	4603      	mov	r3, r0
 800127a:	2b00      	cmp	r3, #0
 800127c:	d1f3      	bne.n	8001266 <lcd_command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 800127e:	bf00      	nop
}
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	20000348 	.word	0x20000348

0800128c <lcd_data>:

// 1 byte write
void lcd_data(uint8_t data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af02      	add	r7, sp, #8
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	f023 030f 	bic.w	r3, r3, #15
 800129c:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 800129e:	79fb      	ldrb	r3, [r7, #7]
 80012a0:	011b      	lsls	r3, r3, #4
 80012a2:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	f043 030d 	orr.w	r3, r3, #13
 80012aa:	b2db      	uxtb	r3, r3
 80012ac:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 80012ae:	7bfb      	ldrb	r3, [r7, #15]
 80012b0:	f043 0309 	orr.w	r3, r3, #9
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 80012b8:	7bbb      	ldrb	r3, [r7, #14]
 80012ba:	f043 030d 	orr.w	r3, r3, #13
 80012be:	b2db      	uxtb	r3, r3
 80012c0:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 80012c2:	7bbb      	ldrb	r3, [r7, #14]
 80012c4:	f043 0309 	orr.w	r3, r3, #9
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 80012cc:	bf00      	nop
 80012ce:	f107 0208 	add.w	r2, r7, #8
 80012d2:	2364      	movs	r3, #100	; 0x64
 80012d4:	9300      	str	r3, [sp, #0]
 80012d6:	2304      	movs	r3, #4
 80012d8:	214e      	movs	r1, #78	; 0x4e
 80012da:	4805      	ldr	r0, [pc, #20]	; (80012f0 <lcd_data+0x64>)
 80012dc:	f003 fc78 	bl	8004bd0 <HAL_I2C_Master_Transmit>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d1f3      	bne.n	80012ce <lcd_data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 80012e6:	bf00      	nop
}
 80012e8:	3710      	adds	r7, #16
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}
 80012ee:	bf00      	nop
 80012f0:	20000348 	.word	0x20000348

080012f4 <i2c_lcd_init>:
// lcd 
void i2c_lcd_init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0

	lcd_command(0x33);
 80012f8:	2033      	movs	r0, #51	; 0x33
 80012fa:	f7ff ff93 	bl	8001224 <lcd_command>
	lcd_command(0x32);
 80012fe:	2032      	movs	r0, #50	; 0x32
 8001300:	f7ff ff90 	bl	8001224 <lcd_command>
	lcd_command(0x28);	//Function Set 4-bit mode
 8001304:	2028      	movs	r0, #40	; 0x28
 8001306:	f7ff ff8d 	bl	8001224 <lcd_command>
	lcd_command(DISPLAY_ON);
 800130a:	200c      	movs	r0, #12
 800130c:	f7ff ff8a 	bl	8001224 <lcd_command>
	lcd_command(0x06);	//Entry mode set
 8001310:	2006      	movs	r0, #6
 8001312:	f7ff ff87 	bl	8001224 <lcd_command>
	lcd_command(CLEAR_DISPLAY);
 8001316:	2001      	movs	r0, #1
 8001318:	f7ff ff84 	bl	8001224 <lcd_command>
	HAL_Delay(2);
 800131c:	2002      	movs	r0, #2
 800131e:	f002 fc45 	bl	8003bac <HAL_Delay>
}
 8001322:	bf00      	nop
 8001324:	bd80      	pop	{r7, pc}

08001326 <lcd_string>:

// null   string LCD 
void lcd_string(uint8_t *str)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b082      	sub	sp, #8
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
	while(*str)
 800132e:	e006      	b.n	800133e <lcd_string+0x18>
	{
		lcd_data(*str++);
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	1c5a      	adds	r2, r3, #1
 8001334:	607a      	str	r2, [r7, #4]
 8001336:	781b      	ldrb	r3, [r3, #0]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff ffa7 	bl	800128c <lcd_data>
	while(*str)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	781b      	ldrb	r3, [r3, #0]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d1f4      	bne.n	8001330 <lcd_string+0xa>
	}
}
 8001346:	bf00      	nop
 8001348:	bf00      	nop
 800134a:	3708      	adds	r7, #8
 800134c:	46bd      	mov	sp, r7
 800134e:	bd80      	pop	{r7, pc}

08001350 <move_cursor>:

//  ,col   
void move_cursor(uint8_t row, uint8_t column)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	b082      	sub	sp, #8
 8001354:	af00      	add	r7, sp, #0
 8001356:	4603      	mov	r3, r0
 8001358:	460a      	mov	r2, r1
 800135a:	71fb      	strb	r3, [r7, #7]
 800135c:	4613      	mov	r3, r2
 800135e:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row<<6 | column);
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	019b      	lsls	r3, r3, #6
 8001364:	b2da      	uxtb	r2, r3
 8001366:	79bb      	ldrb	r3, [r7, #6]
 8001368:	4313      	orrs	r3, r2
 800136a:	b2db      	uxtb	r3, r3
 800136c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001370:	b2db      	uxtb	r3, r3
 8001372:	4618      	mov	r0, r3
 8001374:	f7ff ff56 	bl	8001224 <lcd_command>
	return;
 8001378:	bf00      	nop
}
 800137a:	3708      	adds	r7, #8
 800137c:	46bd      	mov	sp, r7
 800137e:	bd80      	pop	{r7, pc}

08001380 <bin2dec>:
// 23 save binary format
// 7654 3210
// STM32 RTC  &     

unsigned char bin2dec(unsigned char byte)
{
 8001380:	b480      	push	{r7}
 8001382:	b085      	sub	sp, #20
 8001384:	af00      	add	r7, sp, #0
 8001386:	4603      	mov	r3, r0
 8001388:	71fb      	strb	r3, [r7, #7]
	unsigned char high, low;
	low = byte & 0x0f; //  4bit(low nibble)
 800138a:	79fb      	ldrb	r3, [r7, #7]
 800138c:	f003 030f 	and.w	r3, r3, #15
 8001390:	73fb      	strb	r3, [r7, #15]
	high = (byte >> 4) * 10; //  4bit(high nibble)
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	091b      	lsrs	r3, r3, #4
 8001396:	b2db      	uxtb	r3, r3
 8001398:	461a      	mov	r2, r3
 800139a:	0092      	lsls	r2, r2, #2
 800139c:	4413      	add	r3, r2
 800139e:	005b      	lsls	r3, r3, #1
 80013a0:	73bb      	strb	r3, [r7, #14]
	return high+low;
 80013a2:	7bba      	ldrb	r2, [r7, #14]
 80013a4:	7bfb      	ldrb	r3, [r7, #15]
 80013a6:	4413      	add	r3, r2
 80013a8:	b2db      	uxtb	r3, r3
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3714      	adds	r7, #20
 80013ae:	46bd      	mov	sp, r7
 80013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b4:	4770      	bx	lr
	...

080013b8 <dec2bin>:

//decimal --> BCD ex)
unsigned char dec2bin(unsigned char byte)
{
 80013b8:	b480      	push	{r7}
 80013ba:	b085      	sub	sp, #20
 80013bc:	af00      	add	r7, sp, #0
 80013be:	4603      	mov	r3, r0
 80013c0:	71fb      	strb	r3, [r7, #7]
	unsigned char high,low;
	high = (byte / 10) << 4;
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	4a0d      	ldr	r2, [pc, #52]	; (80013fc <dec2bin+0x44>)
 80013c6:	fba2 2303 	umull	r2, r3, r2, r3
 80013ca:	08db      	lsrs	r3, r3, #3
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	011b      	lsls	r3, r3, #4
 80013d0:	73fb      	strb	r3, [r7, #15]
	low = byte % 10;
 80013d2:	79fa      	ldrb	r2, [r7, #7]
 80013d4:	4b09      	ldr	r3, [pc, #36]	; (80013fc <dec2bin+0x44>)
 80013d6:	fba3 1302 	umull	r1, r3, r3, r2
 80013da:	08d9      	lsrs	r1, r3, #3
 80013dc:	460b      	mov	r3, r1
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	440b      	add	r3, r1
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	73bb      	strb	r3, [r7, #14]
	return high + low;
 80013e8:	7bfa      	ldrb	r2, [r7, #15]
 80013ea:	7bbb      	ldrb	r3, [r7, #14]
 80013ec:	4413      	add	r3, r2
 80013ee:	b2db      	uxtb	r3, r3

}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3714      	adds	r7, #20
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	cccccccd 	.word	0xcccccccd

08001400 <get_rtc>:

void get_rtc(void)
{
 8001400:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001404:	b08f      	sub	sp, #60	; 0x3c
 8001406:	af04      	add	r7, sp, #16
	static RTC_TimeTypeDef oldTime;
	char rtc_lcd_buff[40];

	HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 8001408:	2201      	movs	r2, #1
 800140a:	494b      	ldr	r1, [pc, #300]	; (8001538 <get_rtc+0x138>)
 800140c:	484b      	ldr	r0, [pc, #300]	; (800153c <get_rtc+0x13c>)
 800140e:	f005 f8c9 	bl	80065a4 <HAL_RTC_GetDate>
	HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8001412:	2201      	movs	r2, #1
 8001414:	494a      	ldr	r1, [pc, #296]	; (8001540 <get_rtc+0x140>)
 8001416:	4849      	ldr	r0, [pc, #292]	; (800153c <get_rtc+0x13c>)
 8001418:	f004 ffe2 	bl	80063e0 <HAL_RTC_GetTime>

	if(oldTime.Seconds != sTime.Seconds)
 800141c:	4b49      	ldr	r3, [pc, #292]	; (8001544 <get_rtc+0x144>)
 800141e:	789a      	ldrb	r2, [r3, #2]
 8001420:	4b47      	ldr	r3, [pc, #284]	; (8001540 <get_rtc+0x140>)
 8001422:	789b      	ldrb	r3, [r3, #2]
 8001424:	429a      	cmp	r2, r3
 8001426:	d07d      	beq.n	8001524 <get_rtc+0x124>
	{
		// YYYY-MM-DD HH:mm:ss
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
			bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date)
 8001428:	4b43      	ldr	r3, [pc, #268]	; (8001538 <get_rtc+0x138>)
 800142a:	78db      	ldrb	r3, [r3, #3]
 800142c:	4618      	mov	r0, r3
 800142e:	f7ff ffa7 	bl	8001380 <bin2dec>
 8001432:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 8001434:	f503 64fa 	add.w	r4, r3, #2000	; 0x7d0
			bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date)
 8001438:	4b3f      	ldr	r3, [pc, #252]	; (8001538 <get_rtc+0x138>)
 800143a:	785b      	ldrb	r3, [r3, #1]
 800143c:	4618      	mov	r0, r3
 800143e:	f7ff ff9f 	bl	8001380 <bin2dec>
 8001442:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 8001444:	4698      	mov	r8, r3
			bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date)
 8001446:	4b3c      	ldr	r3, [pc, #240]	; (8001538 <get_rtc+0x138>)
 8001448:	789b      	ldrb	r3, [r3, #2]
 800144a:	4618      	mov	r0, r3
 800144c:	f7ff ff98 	bl	8001380 <bin2dec>
 8001450:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 8001452:	4699      	mov	r9, r3
			,bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 8001454:	4b3a      	ldr	r3, [pc, #232]	; (8001540 <get_rtc+0x140>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ff91 	bl	8001380 <bin2dec>
 800145e:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 8001460:	461d      	mov	r5, r3
			,bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 8001462:	4b37      	ldr	r3, [pc, #220]	; (8001540 <get_rtc+0x140>)
 8001464:	785b      	ldrb	r3, [r3, #1]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff8a 	bl	8001380 <bin2dec>
 800146c:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 800146e:	461e      	mov	r6, r3
			,bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 8001470:	4b33      	ldr	r3, [pc, #204]	; (8001540 <get_rtc+0x140>)
 8001472:	789b      	ldrb	r3, [r3, #2]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff ff83 	bl	8001380 <bin2dec>
 800147a:	4603      	mov	r3, r0
		printf("%04d-%02d-%02d %02d:%02d:%02d\n",
 800147c:	9302      	str	r3, [sp, #8]
 800147e:	9601      	str	r6, [sp, #4]
 8001480:	9500      	str	r5, [sp, #0]
 8001482:	464b      	mov	r3, r9
 8001484:	4642      	mov	r2, r8
 8001486:	4621      	mov	r1, r4
 8001488:	482f      	ldr	r0, [pc, #188]	; (8001548 <get_rtc+0x148>)
 800148a:	f008 fa11 	bl	80098b0 <iprintf>

		if(lcd_display_mode_flag ==0)
 800148e:	4b2f      	ldr	r3, [pc, #188]	; (800154c <get_rtc+0x14c>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d146      	bne.n	8001524 <get_rtc+0x124>
		{
			sprintf(rtc_lcd_buff, "DATE: %04d-%02d-%02d ",
				bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 8001496:	4b28      	ldr	r3, [pc, #160]	; (8001538 <get_rtc+0x138>)
 8001498:	78db      	ldrb	r3, [r3, #3]
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff ff70 	bl	8001380 <bin2dec>
 80014a0:	4603      	mov	r3, r0
			sprintf(rtc_lcd_buff, "DATE: %04d-%02d-%02d ",
 80014a2:	f503 64fa 	add.w	r4, r3, #2000	; 0x7d0
				bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 80014a6:	4b24      	ldr	r3, [pc, #144]	; (8001538 <get_rtc+0x138>)
 80014a8:	785b      	ldrb	r3, [r3, #1]
 80014aa:	4618      	mov	r0, r3
 80014ac:	f7ff ff68 	bl	8001380 <bin2dec>
 80014b0:	4603      	mov	r3, r0
			sprintf(rtc_lcd_buff, "DATE: %04d-%02d-%02d ",
 80014b2:	461d      	mov	r5, r3
				bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 80014b4:	4b20      	ldr	r3, [pc, #128]	; (8001538 <get_rtc+0x138>)
 80014b6:	789b      	ldrb	r3, [r3, #2]
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff ff61 	bl	8001380 <bin2dec>
 80014be:	4603      	mov	r3, r0
			sprintf(rtc_lcd_buff, "DATE: %04d-%02d-%02d ",
 80014c0:	4638      	mov	r0, r7
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	462b      	mov	r3, r5
 80014c6:	4622      	mov	r2, r4
 80014c8:	4921      	ldr	r1, [pc, #132]	; (8001550 <get_rtc+0x150>)
 80014ca:	f008 fa7f 	bl	80099cc <siprintf>
			move_cursor(0, 0);
 80014ce:	2100      	movs	r1, #0
 80014d0:	2000      	movs	r0, #0
 80014d2:	f7ff ff3d 	bl	8001350 <move_cursor>
			lcd_string(rtc_lcd_buff);
 80014d6:	463b      	mov	r3, r7
 80014d8:	4618      	mov	r0, r3
 80014da:	f7ff ff24 	bl	8001326 <lcd_string>

			sprintf(rtc_lcd_buff, "TIME: %02d:%02d:%02d",
				bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 80014de:	4b18      	ldr	r3, [pc, #96]	; (8001540 <get_rtc+0x140>)
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff ff4c 	bl	8001380 <bin2dec>
 80014e8:	4603      	mov	r3, r0
			sprintf(rtc_lcd_buff, "TIME: %02d:%02d:%02d",
 80014ea:	461c      	mov	r4, r3
				bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 80014ec:	4b14      	ldr	r3, [pc, #80]	; (8001540 <get_rtc+0x140>)
 80014ee:	785b      	ldrb	r3, [r3, #1]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f7ff ff45 	bl	8001380 <bin2dec>
 80014f6:	4603      	mov	r3, r0
			sprintf(rtc_lcd_buff, "TIME: %02d:%02d:%02d",
 80014f8:	461d      	mov	r5, r3
				bin2dec(sTime.Hours), bin2dec(sTime.Minutes), bin2dec(sTime.Seconds));
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <get_rtc+0x140>)
 80014fc:	789b      	ldrb	r3, [r3, #2]
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff ff3e 	bl	8001380 <bin2dec>
 8001504:	4603      	mov	r3, r0
			sprintf(rtc_lcd_buff, "TIME: %02d:%02d:%02d",
 8001506:	4638      	mov	r0, r7
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	462b      	mov	r3, r5
 800150c:	4622      	mov	r2, r4
 800150e:	4911      	ldr	r1, [pc, #68]	; (8001554 <get_rtc+0x154>)
 8001510:	f008 fa5c 	bl	80099cc <siprintf>
			move_cursor(1, 0);
 8001514:	2100      	movs	r1, #0
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff ff1a 	bl	8001350 <move_cursor>
			lcd_string(rtc_lcd_buff);
 800151c:	463b      	mov	r3, r7
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff ff01 	bl	8001326 <lcd_string>



	}

	oldTime.Seconds = sTime.Seconds;
 8001524:	4b06      	ldr	r3, [pc, #24]	; (8001540 <get_rtc+0x140>)
 8001526:	789a      	ldrb	r2, [r3, #2]
 8001528:	4b06      	ldr	r3, [pc, #24]	; (8001544 <get_rtc+0x144>)
 800152a:	709a      	strb	r2, [r3, #2]
}
 800152c:	bf00      	nop
 800152e:	372c      	adds	r7, #44	; 0x2c
 8001530:	46bd      	mov	sp, r7
 8001532:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001536:	bf00      	nop
 8001538:	200000f0 	.word	0x200000f0
 800153c:	2000039c 	.word	0x2000039c
 8001540:	200000dc 	.word	0x200000dc
 8001544:	20000108 	.word	0x20000108
 8001548:	0800ae2c 	.word	0x0800ae2c
 800154c:	200000cc 	.word	0x200000cc
 8001550:	0800ae4c 	.word	0x0800ae4c
 8001554:	0800ae64 	.word	0x0800ae64

08001558 <set_rtc>:

//setrtc231016103800
void set_rtc(char *date_time)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	char yy[4],mm[4],dd[4]; // data
	char hh[4],min[4],ss[4]; // time


		strncpy(yy,date_time+6,2);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	1d99      	adds	r1, r3, #6
 8001564:	f107 031c 	add.w	r3, r7, #28
 8001568:	2202      	movs	r2, #2
 800156a:	4618      	mov	r0, r3
 800156c:	f008 fa62 	bl	8009a34 <strncpy>
		strncpy(mm,date_time+8,2);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	f103 0108 	add.w	r1, r3, #8
 8001576:	f107 0318 	add.w	r3, r7, #24
 800157a:	2202      	movs	r2, #2
 800157c:	4618      	mov	r0, r3
 800157e:	f008 fa59 	bl	8009a34 <strncpy>
		strncpy(dd,date_time+10,2);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	f103 010a 	add.w	r1, r3, #10
 8001588:	f107 0314 	add.w	r3, r7, #20
 800158c:	2202      	movs	r2, #2
 800158e:	4618      	mov	r0, r3
 8001590:	f008 fa50 	bl	8009a34 <strncpy>
		strncpy(hh,date_time+12,2);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	f103 010c 	add.w	r1, r3, #12
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	2202      	movs	r2, #2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f008 fa47 	bl	8009a34 <strncpy>
		strncpy(min,date_time+14,2);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f103 010e 	add.w	r1, r3, #14
 80015ac:	f107 030c 	add.w	r3, r7, #12
 80015b0:	2202      	movs	r2, #2
 80015b2:	4618      	mov	r0, r3
 80015b4:	f008 fa3e 	bl	8009a34 <strncpy>
		strncpy(ss,date_time+16,2);
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f103 0110 	add.w	r1, r3, #16
 80015be:	f107 0308 	add.w	r3, r7, #8
 80015c2:	2202      	movs	r2, #2
 80015c4:	4618      	mov	r0, r3
 80015c6:	f008 fa35 	bl	8009a34 <strncpy>

		// ascii --> int ->>bcd

		sDate.Year=dec2bin(atoi(yy));
 80015ca:	f107 031c 	add.w	r3, r7, #28
 80015ce:	4618      	mov	r0, r3
 80015d0:	f008 f938 	bl	8009844 <atoi>
 80015d4:	4603      	mov	r3, r0
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff feed 	bl	80013b8 <dec2bin>
 80015de:	4603      	mov	r3, r0
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b2b      	ldr	r3, [pc, #172]	; (8001690 <set_rtc+0x138>)
 80015e4:	70da      	strb	r2, [r3, #3]
		sDate.Month=dec2bin(atoi(mm));
 80015e6:	f107 0318 	add.w	r3, r7, #24
 80015ea:	4618      	mov	r0, r3
 80015ec:	f008 f92a 	bl	8009844 <atoi>
 80015f0:	4603      	mov	r3, r0
 80015f2:	b2db      	uxtb	r3, r3
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff fedf 	bl	80013b8 <dec2bin>
 80015fa:	4603      	mov	r3, r0
 80015fc:	461a      	mov	r2, r3
 80015fe:	4b24      	ldr	r3, [pc, #144]	; (8001690 <set_rtc+0x138>)
 8001600:	705a      	strb	r2, [r3, #1]
		sDate.Date=dec2bin(atoi(dd));
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	4618      	mov	r0, r3
 8001608:	f008 f91c 	bl	8009844 <atoi>
 800160c:	4603      	mov	r3, r0
 800160e:	b2db      	uxtb	r3, r3
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff fed1 	bl	80013b8 <dec2bin>
 8001616:	4603      	mov	r3, r0
 8001618:	461a      	mov	r2, r3
 800161a:	4b1d      	ldr	r3, [pc, #116]	; (8001690 <set_rtc+0x138>)
 800161c:	709a      	strb	r2, [r3, #2]
		sTime.Hours=dec2bin(atoi(hh));
 800161e:	f107 0310 	add.w	r3, r7, #16
 8001622:	4618      	mov	r0, r3
 8001624:	f008 f90e 	bl	8009844 <atoi>
 8001628:	4603      	mov	r3, r0
 800162a:	b2db      	uxtb	r3, r3
 800162c:	4618      	mov	r0, r3
 800162e:	f7ff fec3 	bl	80013b8 <dec2bin>
 8001632:	4603      	mov	r3, r0
 8001634:	461a      	mov	r2, r3
 8001636:	4b17      	ldr	r3, [pc, #92]	; (8001694 <set_rtc+0x13c>)
 8001638:	701a      	strb	r2, [r3, #0]
		sTime.Minutes=dec2bin(atoi(min));
 800163a:	f107 030c 	add.w	r3, r7, #12
 800163e:	4618      	mov	r0, r3
 8001640:	f008 f900 	bl	8009844 <atoi>
 8001644:	4603      	mov	r3, r0
 8001646:	b2db      	uxtb	r3, r3
 8001648:	4618      	mov	r0, r3
 800164a:	f7ff feb5 	bl	80013b8 <dec2bin>
 800164e:	4603      	mov	r3, r0
 8001650:	461a      	mov	r2, r3
 8001652:	4b10      	ldr	r3, [pc, #64]	; (8001694 <set_rtc+0x13c>)
 8001654:	705a      	strb	r2, [r3, #1]
		sTime.Seconds=dec2bin(atoi(ss));
 8001656:	f107 0308 	add.w	r3, r7, #8
 800165a:	4618      	mov	r0, r3
 800165c:	f008 f8f2 	bl	8009844 <atoi>
 8001660:	4603      	mov	r3, r0
 8001662:	b2db      	uxtb	r3, r3
 8001664:	4618      	mov	r0, r3
 8001666:	f7ff fea7 	bl	80013b8 <dec2bin>
 800166a:	4603      	mov	r3, r0
 800166c:	461a      	mov	r2, r3
 800166e:	4b09      	ldr	r3, [pc, #36]	; (8001694 <set_rtc+0x13c>)
 8001670:	709a      	strb	r2, [r3, #2]

		HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 8001672:	2201      	movs	r2, #1
 8001674:	4906      	ldr	r1, [pc, #24]	; (8001690 <set_rtc+0x138>)
 8001676:	4808      	ldr	r0, [pc, #32]	; (8001698 <set_rtc+0x140>)
 8001678:	f004 ff10 	bl	800649c <HAL_RTC_SetDate>
		HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800167c:	2201      	movs	r2, #1
 800167e:	4905      	ldr	r1, [pc, #20]	; (8001694 <set_rtc+0x13c>)
 8001680:	4805      	ldr	r0, [pc, #20]	; (8001698 <set_rtc+0x140>)
 8001682:	f004 fe13 	bl	80062ac <HAL_RTC_SetTime>
}
 8001686:	bf00      	nop
 8001688:	3720      	adds	r7, #32
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	200000f0 	.word	0x200000f0
 8001694:	200000dc 	.word	0x200000dc
 8001698:	2000039c 	.word	0x2000039c

0800169c <set_time_button_b1>:



void set_time_button_b1(void)
{
 800169c:	b5b0      	push	{r4, r5, r7, lr}
 800169e:	b092      	sub	sp, #72	; 0x48
 80016a0:	af02      	add	r7, sp, #8

	// 0,0  


	char rtc_lcd_buff[20];
	if(lcd_display_mode_flag ==3)
 80016a2:	4b9d      	ldr	r3, [pc, #628]	; (8001918 <set_time_button_b1+0x27c>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	2b03      	cmp	r3, #3
 80016a8:	f040 80b7 	bne.w	800181a <set_time_button_b1+0x17e>
	{

		char lcd_buff[40];
		HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD);
 80016ac:	2201      	movs	r2, #1
 80016ae:	499b      	ldr	r1, [pc, #620]	; (800191c <set_time_button_b1+0x280>)
 80016b0:	489b      	ldr	r0, [pc, #620]	; (8001920 <set_time_button_b1+0x284>)
 80016b2:	f004 ff77 	bl	80065a4 <HAL_RTC_GetDate>
		sprintf(lcd_buff, "DATE: %04d-%02d-%02d ",
		bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 80016b6:	4b99      	ldr	r3, [pc, #612]	; (800191c <set_time_button_b1+0x280>)
 80016b8:	78db      	ldrb	r3, [r3, #3]
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7ff fe60 	bl	8001380 <bin2dec>
 80016c0:	4603      	mov	r3, r0
		sprintf(lcd_buff, "DATE: %04d-%02d-%02d ",
 80016c2:	f503 64fa 	add.w	r4, r3, #2000	; 0x7d0
		bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 80016c6:	4b95      	ldr	r3, [pc, #596]	; (800191c <set_time_button_b1+0x280>)
 80016c8:	785b      	ldrb	r3, [r3, #1]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f7ff fe58 	bl	8001380 <bin2dec>
 80016d0:	4603      	mov	r3, r0
		sprintf(lcd_buff, "DATE: %04d-%02d-%02d ",
 80016d2:	461d      	mov	r5, r3
		bin2dec(sDate.Year)+2000, bin2dec(sDate.Month), bin2dec(sDate.Date));
 80016d4:	4b91      	ldr	r3, [pc, #580]	; (800191c <set_time_button_b1+0x280>)
 80016d6:	789b      	ldrb	r3, [r3, #2]
 80016d8:	4618      	mov	r0, r3
 80016da:	f7ff fe51 	bl	8001380 <bin2dec>
 80016de:	4603      	mov	r3, r0
		sprintf(lcd_buff, "DATE: %04d-%02d-%02d ",
 80016e0:	4638      	mov	r0, r7
 80016e2:	9300      	str	r3, [sp, #0]
 80016e4:	462b      	mov	r3, r5
 80016e6:	4622      	mov	r2, r4
 80016e8:	498e      	ldr	r1, [pc, #568]	; (8001924 <set_time_button_b1+0x288>)
 80016ea:	f008 f96f 	bl	80099cc <siprintf>
		move_cursor(0, 0);
 80016ee:	2100      	movs	r1, #0
 80016f0:	2000      	movs	r0, #0
 80016f2:	f7ff fe2d 	bl	8001350 <move_cursor>
		lcd_string(lcd_buff);
 80016f6:	463b      	mov	r3, r7
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff fe14 	bl	8001326 <lcd_string>

		sprintf(rtc_lcd_buff, "TIME: %02d:%02d:%02d",
		bin2dec(mTime.Hours), bin2dec(mTime.Minutes), bin2dec(mTime.Seconds));
 80016fe:	4b8a      	ldr	r3, [pc, #552]	; (8001928 <set_time_button_b1+0x28c>)
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	4618      	mov	r0, r3
 8001704:	f7ff fe3c 	bl	8001380 <bin2dec>
 8001708:	4603      	mov	r3, r0
		sprintf(rtc_lcd_buff, "TIME: %02d:%02d:%02d",
 800170a:	461c      	mov	r4, r3
		bin2dec(mTime.Hours), bin2dec(mTime.Minutes), bin2dec(mTime.Seconds));
 800170c:	4b86      	ldr	r3, [pc, #536]	; (8001928 <set_time_button_b1+0x28c>)
 800170e:	785b      	ldrb	r3, [r3, #1]
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff fe35 	bl	8001380 <bin2dec>
 8001716:	4603      	mov	r3, r0
		sprintf(rtc_lcd_buff, "TIME: %02d:%02d:%02d",
 8001718:	461d      	mov	r5, r3
		bin2dec(mTime.Hours), bin2dec(mTime.Minutes), bin2dec(mTime.Seconds));
 800171a:	4b83      	ldr	r3, [pc, #524]	; (8001928 <set_time_button_b1+0x28c>)
 800171c:	789b      	ldrb	r3, [r3, #2]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff fe2e 	bl	8001380 <bin2dec>
 8001724:	4603      	mov	r3, r0
		sprintf(rtc_lcd_buff, "TIME: %02d:%02d:%02d",
 8001726:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	462b      	mov	r3, r5
 800172e:	4622      	mov	r2, r4
 8001730:	497e      	ldr	r1, [pc, #504]	; (800192c <set_time_button_b1+0x290>)
 8001732:	f008 f94b 	bl	80099cc <siprintf>
		move_cursor(1, 0);
 8001736:	2100      	movs	r1, #0
 8001738:	2001      	movs	r0, #1
 800173a:	f7ff fe09 	bl	8001350 <move_cursor>
		lcd_string(rtc_lcd_buff);
 800173e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff fdef 	bl	8001326 <lcd_string>

		if(get_button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0)== BUTTON_PRESS)
 8001748:	2200      	movs	r2, #0
 800174a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800174e:	4878      	ldr	r0, [pc, #480]	; (8001930 <set_time_button_b1+0x294>)
 8001750:	f7ff fc62 	bl	8001018 <get_button>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d11f      	bne.n	800179a <set_time_button_b1+0xfe>
		{
			hh++;
 800175a:	4b76      	ldr	r3, [pc, #472]	; (8001934 <set_time_button_b1+0x298>)
 800175c:	781b      	ldrb	r3, [r3, #0]
 800175e:	3301      	adds	r3, #1
 8001760:	b2da      	uxtb	r2, r3
 8001762:	4b74      	ldr	r3, [pc, #464]	; (8001934 <set_time_button_b1+0x298>)
 8001764:	701a      	strb	r2, [r3, #0]

			if(hh>12)
 8001766:	4b73      	ldr	r3, [pc, #460]	; (8001934 <set_time_button_b1+0x298>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	2b0c      	cmp	r3, #12
 800176c:	d90c      	bls.n	8001788 <set_time_button_b1+0xec>
			{
				hh = 1;
 800176e:	4b71      	ldr	r3, [pc, #452]	; (8001934 <set_time_button_b1+0x298>)
 8001770:	2201      	movs	r2, #1
 8001772:	701a      	strb	r2, [r3, #0]
				mTime.Hours = dec2bin(hh);
 8001774:	4b6f      	ldr	r3, [pc, #444]	; (8001934 <set_time_button_b1+0x298>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff fe1d 	bl	80013b8 <dec2bin>
 800177e:	4603      	mov	r3, r0
 8001780:	461a      	mov	r2, r3
 8001782:	4b69      	ldr	r3, [pc, #420]	; (8001928 <set_time_button_b1+0x28c>)
 8001784:	701a      	strb	r2, [r3, #0]
 8001786:	e008      	b.n	800179a <set_time_button_b1+0xfe>
			}
			else
			{
				mTime.Hours = dec2bin(hh);
 8001788:	4b6a      	ldr	r3, [pc, #424]	; (8001934 <set_time_button_b1+0x298>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff fe13 	bl	80013b8 <dec2bin>
 8001792:	4603      	mov	r3, r0
 8001794:	461a      	mov	r2, r3
 8001796:	4b64      	ldr	r3, [pc, #400]	; (8001928 <set_time_button_b1+0x28c>)
 8001798:	701a      	strb	r2, [r3, #0]
			}

		}
		if(get_button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1)== BUTTON_PRESS)
 800179a:	2201      	movs	r2, #1
 800179c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017a0:	4863      	ldr	r0, [pc, #396]	; (8001930 <set_time_button_b1+0x294>)
 80017a2:	f7ff fc39 	bl	8001018 <get_button>
 80017a6:	4603      	mov	r3, r0
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d136      	bne.n	800181a <set_time_button_b1+0x17e>
		{
			min++;
 80017ac:	4b62      	ldr	r3, [pc, #392]	; (8001938 <set_time_button_b1+0x29c>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	3301      	adds	r3, #1
 80017b2:	b2da      	uxtb	r2, r3
 80017b4:	4b60      	ldr	r3, [pc, #384]	; (8001938 <set_time_button_b1+0x29c>)
 80017b6:	701a      	strb	r2, [r3, #0]
			if(min>=60)
 80017b8:	4b5f      	ldr	r3, [pc, #380]	; (8001938 <set_time_button_b1+0x29c>)
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	2b3b      	cmp	r3, #59	; 0x3b
 80017be:	d923      	bls.n	8001808 <set_time_button_b1+0x16c>
			{
				min = 0;
 80017c0:	4b5d      	ldr	r3, [pc, #372]	; (8001938 <set_time_button_b1+0x29c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	701a      	strb	r2, [r3, #0]
				hh++;
 80017c6:	4b5b      	ldr	r3, [pc, #364]	; (8001934 <set_time_button_b1+0x298>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	3301      	adds	r3, #1
 80017cc:	b2da      	uxtb	r2, r3
 80017ce:	4b59      	ldr	r3, [pc, #356]	; (8001934 <set_time_button_b1+0x298>)
 80017d0:	701a      	strb	r2, [r3, #0]
				if(hh>=12)
 80017d2:	4b58      	ldr	r3, [pc, #352]	; (8001934 <set_time_button_b1+0x298>)
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	2b0b      	cmp	r3, #11
 80017d8:	d90c      	bls.n	80017f4 <set_time_button_b1+0x158>
				{
					hh=1;
 80017da:	4b56      	ldr	r3, [pc, #344]	; (8001934 <set_time_button_b1+0x298>)
 80017dc:	2201      	movs	r2, #1
 80017de:	701a      	strb	r2, [r3, #0]
					mTime.Hours = dec2bin(hh);
 80017e0:	4b54      	ldr	r3, [pc, #336]	; (8001934 <set_time_button_b1+0x298>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff fde7 	bl	80013b8 <dec2bin>
 80017ea:	4603      	mov	r3, r0
 80017ec:	461a      	mov	r2, r3
 80017ee:	4b4e      	ldr	r3, [pc, #312]	; (8001928 <set_time_button_b1+0x28c>)
 80017f0:	701a      	strb	r2, [r3, #0]
 80017f2:	e012      	b.n	800181a <set_time_button_b1+0x17e>
				}
				else
				{
					mTime.Hours = dec2bin(hh);
 80017f4:	4b4f      	ldr	r3, [pc, #316]	; (8001934 <set_time_button_b1+0x298>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	4618      	mov	r0, r3
 80017fa:	f7ff fddd 	bl	80013b8 <dec2bin>
 80017fe:	4603      	mov	r3, r0
 8001800:	461a      	mov	r2, r3
 8001802:	4b49      	ldr	r3, [pc, #292]	; (8001928 <set_time_button_b1+0x28c>)
 8001804:	701a      	strb	r2, [r3, #0]
 8001806:	e008      	b.n	800181a <set_time_button_b1+0x17e>
				}
			}
			else
			{
				mTime.Minutes=dec2bin(min);
 8001808:	4b4b      	ldr	r3, [pc, #300]	; (8001938 <set_time_button_b1+0x29c>)
 800180a:	781b      	ldrb	r3, [r3, #0]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fdd3 	bl	80013b8 <dec2bin>
 8001812:	4603      	mov	r3, r0
 8001814:	461a      	mov	r2, r3
 8001816:	4b44      	ldr	r3, [pc, #272]	; (8001928 <set_time_button_b1+0x28c>)
 8001818:	705a      	strb	r2, [r3, #1]
			}
		}

		}
		if(get_button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2)== BUTTON_PRESS)
 800181a:	2202      	movs	r2, #2
 800181c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001820:	4843      	ldr	r0, [pc, #268]	; (8001930 <set_time_button_b1+0x294>)
 8001822:	f7ff fbf9 	bl	8001018 <get_button>
 8001826:	4603      	mov	r3, r0
 8001828:	2b00      	cmp	r3, #0
 800182a:	d14d      	bne.n	80018c8 <set_time_button_b1+0x22c>
		{
			ss++;
 800182c:	4b43      	ldr	r3, [pc, #268]	; (800193c <set_time_button_b1+0x2a0>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	3301      	adds	r3, #1
 8001832:	b2da      	uxtb	r2, r3
 8001834:	4b41      	ldr	r3, [pc, #260]	; (800193c <set_time_button_b1+0x2a0>)
 8001836:	701a      	strb	r2, [r3, #0]

			if(ss>=60)
 8001838:	4b40      	ldr	r3, [pc, #256]	; (800193c <set_time_button_b1+0x2a0>)
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b3b      	cmp	r3, #59	; 0x3b
 800183e:	d93a      	bls.n	80018b6 <set_time_button_b1+0x21a>
			{
				ss = 0;
 8001840:	4b3e      	ldr	r3, [pc, #248]	; (800193c <set_time_button_b1+0x2a0>)
 8001842:	2200      	movs	r2, #0
 8001844:	701a      	strb	r2, [r3, #0]
				mTime.Seconds = dec2bin(ss);
 8001846:	4b3d      	ldr	r3, [pc, #244]	; (800193c <set_time_button_b1+0x2a0>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	4618      	mov	r0, r3
 800184c:	f7ff fdb4 	bl	80013b8 <dec2bin>
 8001850:	4603      	mov	r3, r0
 8001852:	461a      	mov	r2, r3
 8001854:	4b34      	ldr	r3, [pc, #208]	; (8001928 <set_time_button_b1+0x28c>)
 8001856:	709a      	strb	r2, [r3, #2]
				min++;
 8001858:	4b37      	ldr	r3, [pc, #220]	; (8001938 <set_time_button_b1+0x29c>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	3301      	adds	r3, #1
 800185e:	b2da      	uxtb	r2, r3
 8001860:	4b35      	ldr	r3, [pc, #212]	; (8001938 <set_time_button_b1+0x29c>)
 8001862:	701a      	strb	r2, [r3, #0]
				if(min>=60)
 8001864:	4b34      	ldr	r3, [pc, #208]	; (8001938 <set_time_button_b1+0x29c>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	2b3b      	cmp	r3, #59	; 0x3b
 800186a:	d91a      	bls.n	80018a2 <set_time_button_b1+0x206>
				{
					min=0;
 800186c:	4b32      	ldr	r3, [pc, #200]	; (8001938 <set_time_button_b1+0x29c>)
 800186e:	2200      	movs	r2, #0
 8001870:	701a      	strb	r2, [r3, #0]
					hh++;
 8001872:	4b30      	ldr	r3, [pc, #192]	; (8001934 <set_time_button_b1+0x298>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	3301      	adds	r3, #1
 8001878:	b2da      	uxtb	r2, r3
 800187a:	4b2e      	ldr	r3, [pc, #184]	; (8001934 <set_time_button_b1+0x298>)
 800187c:	701a      	strb	r2, [r3, #0]
					if(hh>=12)
 800187e:	4b2d      	ldr	r3, [pc, #180]	; (8001934 <set_time_button_b1+0x298>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b0b      	cmp	r3, #11
 8001884:	d903      	bls.n	800188e <set_time_button_b1+0x1f2>
					{
						hh=0;
 8001886:	4b2b      	ldr	r3, [pc, #172]	; (8001934 <set_time_button_b1+0x298>)
 8001888:	2200      	movs	r2, #0
 800188a:	701a      	strb	r2, [r3, #0]
 800188c:	e01c      	b.n	80018c8 <set_time_button_b1+0x22c>
					}
					else
					{
						mTime.Hours = dec2bin(hh);
 800188e:	4b29      	ldr	r3, [pc, #164]	; (8001934 <set_time_button_b1+0x298>)
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	4618      	mov	r0, r3
 8001894:	f7ff fd90 	bl	80013b8 <dec2bin>
 8001898:	4603      	mov	r3, r0
 800189a:	461a      	mov	r2, r3
 800189c:	4b22      	ldr	r3, [pc, #136]	; (8001928 <set_time_button_b1+0x28c>)
 800189e:	701a      	strb	r2, [r3, #0]
 80018a0:	e012      	b.n	80018c8 <set_time_button_b1+0x22c>
					}
				}
				else
				{
					mTime.Minutes=dec2bin(min);
 80018a2:	4b25      	ldr	r3, [pc, #148]	; (8001938 <set_time_button_b1+0x29c>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7ff fd86 	bl	80013b8 <dec2bin>
 80018ac:	4603      	mov	r3, r0
 80018ae:	461a      	mov	r2, r3
 80018b0:	4b1d      	ldr	r3, [pc, #116]	; (8001928 <set_time_button_b1+0x28c>)
 80018b2:	705a      	strb	r2, [r3, #1]
 80018b4:	e008      	b.n	80018c8 <set_time_button_b1+0x22c>
				}
			}
			else
			{
				mTime.Seconds=dec2bin(ss);
 80018b6:	4b21      	ldr	r3, [pc, #132]	; (800193c <set_time_button_b1+0x2a0>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7ff fd7c 	bl	80013b8 <dec2bin>
 80018c0:	4603      	mov	r3, r0
 80018c2:	461a      	mov	r2, r3
 80018c4:	4b18      	ldr	r3, [pc, #96]	; (8001928 <set_time_button_b1+0x28c>)
 80018c6:	709a      	strb	r2, [r3, #2]
			}

		}
		if(get_button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3)== BUTTON_PRESS)
 80018c8:	2203      	movs	r2, #3
 80018ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018ce:	4818      	ldr	r0, [pc, #96]	; (8001930 <set_time_button_b1+0x294>)
 80018d0:	f7ff fba2 	bl	8001018 <get_button>
 80018d4:	4603      	mov	r3, r0
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d119      	bne.n	800190e <set_time_button_b1+0x272>
		{

			//HAL_RTC_SetTime(&hrtc, &mTime, RTC_FORMAT_BCD);
			//hh = 0, min = 0, ss = 0;
			//lcd_display_mode_flag ==0;
			for(int i=0;i<5;i++)
 80018da:	2300      	movs	r3, #0
 80018dc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80018de:	e013      	b.n	8001908 <set_time_button_b1+0x26c>
			{
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 1);
 80018e0:	2201      	movs	r2, #1
 80018e2:	2108      	movs	r1, #8
 80018e4:	4816      	ldr	r0, [pc, #88]	; (8001940 <set_time_button_b1+0x2a4>)
 80018e6:	f003 f815 	bl	8004914 <HAL_GPIO_WritePin>
			HAL_Delay(200);
 80018ea:	20c8      	movs	r0, #200	; 0xc8
 80018ec:	f002 f95e 	bl	8003bac <HAL_Delay>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, 0);
 80018f0:	2200      	movs	r2, #0
 80018f2:	2108      	movs	r1, #8
 80018f4:	4812      	ldr	r0, [pc, #72]	; (8001940 <set_time_button_b1+0x2a4>)
 80018f6:	f003 f80d 	bl	8004914 <HAL_GPIO_WritePin>
			HAL_Delay(500);
 80018fa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018fe:	f002 f955 	bl	8003bac <HAL_Delay>
			for(int i=0;i<5;i++)
 8001902:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001904:	3301      	adds	r3, #1
 8001906:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001908:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800190a:	2b04      	cmp	r3, #4
 800190c:	dde8      	ble.n	80018e0 <set_time_button_b1+0x244>
			}
		}
	}
 800190e:	bf00      	nop
 8001910:	3740      	adds	r7, #64	; 0x40
 8001912:	46bd      	mov	sp, r7
 8001914:	bdb0      	pop	{r4, r5, r7, pc}
 8001916:	bf00      	nop
 8001918:	200000cc 	.word	0x200000cc
 800191c:	200000f0 	.word	0x200000f0
 8001920:	2000039c 	.word	0x2000039c
 8001924:	0800ae4c 	.word	0x0800ae4c
 8001928:	200000f4 	.word	0x200000f4
 800192c:	0800ae64 	.word	0x0800ae64
 8001930:	40021000 	.word	0x40021000
 8001934:	2000011c 	.word	0x2000011c
 8001938:	2000011d 	.word	0x2000011d
 800193c:	2000011e 	.word	0x2000011e
 8001940:	40020000 	.word	0x40020000

08001944 <flower_on>:
		}
	}
}
//        !!  !!
void flower_on(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b082      	sub	sp, #8
 8001948:	af00      	add	r7, sp, #0
	int i = 4;
 800194a:	2304      	movs	r3, #4
 800194c:	607b      	str	r3, [r7, #4]
	int j = 3;
 800194e:	2303      	movs	r3, #3
 8001950:	603b      	str	r3, [r7, #0]
	led_all_off();
 8001952:	f000 f90f 	bl	8001b74 <led_all_off>
		while(1)
		{
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8001956:	2201      	movs	r2, #1
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	fa02 f303 	lsl.w	r3, r2, r3
 800195e:	b29b      	uxth	r3, r3
 8001960:	2201      	movs	r2, #1
 8001962:	4619      	mov	r1, r3
 8001964:	4811      	ldr	r0, [pc, #68]	; (80019ac <flower_on+0x68>)
 8001966:	f002 ffd5 	bl	8004914 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOD, 0x01<<j, 1);
 800196a:	2201      	movs	r2, #1
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	fa02 f303 	lsl.w	r3, r2, r3
 8001972:	b29b      	uxth	r3, r3
 8001974:	2201      	movs	r2, #1
 8001976:	4619      	mov	r1, r3
 8001978:	480c      	ldr	r0, [pc, #48]	; (80019ac <flower_on+0x68>)
 800197a:	f002 ffcb 	bl	8004914 <HAL_GPIO_WritePin>

			if(t1ms_count >= 200)
 800197e:	4b0c      	ldr	r3, [pc, #48]	; (80019b0 <flower_on+0x6c>)
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	2bc7      	cmp	r3, #199	; 0xc7
 8001984:	dde7      	ble.n	8001956 <flower_on+0x12>
			{
				t1ms_count =0;
 8001986:	4b0a      	ldr	r3, [pc, #40]	; (80019b0 <flower_on+0x6c>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]
				i++;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3301      	adds	r3, #1
 8001990:	607b      	str	r3, [r7, #4]
				j--;
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	3b01      	subs	r3, #1
 8001996:	603b      	str	r3, [r7, #0]
				if(j<-1)
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800199e:	db00      	blt.n	80019a2 <flower_on+0x5e>
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 80019a0:	e7d9      	b.n	8001956 <flower_on+0x12>
					{
						break;
 80019a2:	bf00      	nop
					}
			}
		}

}
 80019a4:	bf00      	nop
 80019a6:	3708      	adds	r7, #8
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	40020c00 	.word	0x40020c00
 80019b0:	20000b04 	.word	0x20000b04

080019b4 <flower_off>:
void flower_off(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b082      	sub	sp, #8
 80019b8:	af00      	add	r7, sp, #0
	int i = 0;
 80019ba:	2300      	movs	r3, #0
 80019bc:	607b      	str	r3, [r7, #4]
	int j = 7;
 80019be:	2307      	movs	r3, #7
 80019c0:	603b      	str	r3, [r7, #0]

	while(j!=2)
 80019c2:	e020      	b.n	8001a06 <flower_off+0x52>
	{
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 0);
 80019c4:	2201      	movs	r2, #1
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	b29b      	uxth	r3, r3
 80019ce:	2200      	movs	r2, #0
 80019d0:	4619      	mov	r1, r3
 80019d2:	4811      	ldr	r0, [pc, #68]	; (8001a18 <flower_off+0x64>)
 80019d4:	f002 ff9e 	bl	8004914 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x01<<j, 0);
 80019d8:	2201      	movs	r2, #1
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	fa02 f303 	lsl.w	r3, r2, r3
 80019e0:	b29b      	uxth	r3, r3
 80019e2:	2200      	movs	r2, #0
 80019e4:	4619      	mov	r1, r3
 80019e6:	480c      	ldr	r0, [pc, #48]	; (8001a18 <flower_off+0x64>)
 80019e8:	f002 ff94 	bl	8004914 <HAL_GPIO_WritePin>
		if(t1ms_count >= 200)
 80019ec:	4b0b      	ldr	r3, [pc, #44]	; (8001a1c <flower_off+0x68>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2bc7      	cmp	r3, #199	; 0xc7
 80019f2:	dd08      	ble.n	8001a06 <flower_off+0x52>
		{
			t1ms_count =0;
 80019f4:	4b09      	ldr	r3, [pc, #36]	; (8001a1c <flower_off+0x68>)
 80019f6:	2200      	movs	r2, #0
 80019f8:	601a      	str	r2, [r3, #0]
			i++;
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	3301      	adds	r3, #1
 80019fe:	607b      	str	r3, [r7, #4]
			j--;
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	3b01      	subs	r3, #1
 8001a04:	603b      	str	r3, [r7, #0]
	while(j!=2)
 8001a06:	683b      	ldr	r3, [r7, #0]
 8001a08:	2b02      	cmp	r3, #2
 8001a0a:	d1db      	bne.n	80019c4 <flower_off+0x10>

		}

	}
}
 8001a0c:	bf00      	nop
 8001a0e:	bf00      	nop
 8001a10:	3708      	adds	r7, #8
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	40020c00 	.word	0x40020c00
 8001a1c:	20000b04 	.word	0x20000b04

08001a20 <keepon_up>:
void keepon_up(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
	int i=0;
 8001a26:	2300      	movs	r3, #0
 8001a28:	607b      	str	r3, [r7, #4]
	while(1)
		{
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	2201      	movs	r2, #1
 8001a36:	4619      	mov	r1, r3
 8001a38:	480a      	ldr	r0, [pc, #40]	; (8001a64 <keepon_up+0x44>)
 8001a3a:	f002 ff6b 	bl	8004914 <HAL_GPIO_WritePin>
			if(t1ms_count >= 200)
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <keepon_up+0x48>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2bc7      	cmp	r3, #199	; 0xc7
 8001a44:	ddf1      	ble.n	8001a2a <keepon_up+0xa>
			{
				t1ms_count =0;
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <keepon_up+0x48>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
				i++;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	607b      	str	r3, [r7, #4]
				if(i>8)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2b08      	cmp	r3, #8
 8001a56:	dc00      	bgt.n	8001a5a <keepon_up+0x3a>
			HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8001a58:	e7e7      	b.n	8001a2a <keepon_up+0xa>
				{
					break;
 8001a5a:	bf00      	nop
				}

			}
		}
}
 8001a5c:	bf00      	nop
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	40020c00 	.word	0x40020c00
 8001a68:	20000b04 	.word	0x20000b04

08001a6c <keepon_down>:
void keepon_down(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
	led_all_off();
 8001a72:	f000 f87f 	bl	8001b74 <led_all_off>

	int i=7;
 8001a76:	2307      	movs	r3, #7
 8001a78:	607b      	str	r3, [r7, #4]
	while(1)
	{
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a82:	b29b      	uxth	r3, r3
 8001a84:	2201      	movs	r2, #1
 8001a86:	4619      	mov	r1, r3
 8001a88:	480a      	ldr	r0, [pc, #40]	; (8001ab4 <keepon_down+0x48>)
 8001a8a:	f002 ff43 	bl	8004914 <HAL_GPIO_WritePin>
		if(t1ms_count >= 200)
 8001a8e:	4b0a      	ldr	r3, [pc, #40]	; (8001ab8 <keepon_down+0x4c>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	2bc7      	cmp	r3, #199	; 0xc7
 8001a94:	ddf1      	ble.n	8001a7a <keepon_down+0xe>
		{
			t1ms_count =0;
 8001a96:	4b08      	ldr	r3, [pc, #32]	; (8001ab8 <keepon_down+0x4c>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	601a      	str	r2, [r3, #0]
			i--;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	607b      	str	r3, [r7, #4]
			if(i<0)
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	db00      	blt.n	8001aaa <keepon_down+0x3e>
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8001aa8:	e7e7      	b.n	8001a7a <keepon_down+0xe>
			{
				break;
 8001aaa:	bf00      	nop
			}

		}
	}
}
 8001aac:	bf00      	nop
 8001aae:	3708      	adds	r7, #8
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40020c00 	.word	0x40020c00
 8001ab8:	20000b04 	.word	0x20000b04

08001abc <led_on_up>:
void led_on_up(void)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b082      	sub	sp, #8
 8001ac0:	af00      	add	r7, sp, #0
	int i=0;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	607b      	str	r3, [r7, #4]

	while(1)
	{
		led_all_off();
 8001ac6:	f000 f855 	bl	8001b74 <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x01<<i, 1);
 8001aca:	2201      	movs	r2, #1
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	fa02 f303 	lsl.w	r3, r2, r3
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	4619      	mov	r1, r3
 8001ad8:	480a      	ldr	r0, [pc, #40]	; (8001b04 <led_on_up+0x48>)
 8001ada:	f002 ff1b 	bl	8004914 <HAL_GPIO_WritePin>
		if(t1ms_count >= 200)
 8001ade:	4b0a      	ldr	r3, [pc, #40]	; (8001b08 <led_on_up+0x4c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	2bc7      	cmp	r3, #199	; 0xc7
 8001ae4:	ddef      	ble.n	8001ac6 <led_on_up+0xa>
		{
			t1ms_count =0;
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <led_on_up+0x4c>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
			i++;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	3301      	adds	r3, #1
 8001af0:	607b      	str	r3, [r7, #4]
			if(i >= 8)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2b07      	cmp	r3, #7
 8001af6:	dc00      	bgt.n	8001afa <led_on_up+0x3e>
		led_all_off();
 8001af8:	e7e5      	b.n	8001ac6 <led_on_up+0xa>
			{
				break;
 8001afa:	bf00      	nop
			}
		}
	}

}
 8001afc:	bf00      	nop
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	40020c00 	.word	0x40020c00
 8001b08:	20000b04 	.word	0x20000b04

08001b0c <led_on_down>:

void led_on_down(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
	int i=0;
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]

	while(1)
	{
		led_all_off();
 8001b16:	f000 f82d 	bl	8001b74 <led_all_off>
		HAL_GPIO_WritePin(GPIOD, 0x80>>i, 1);
 8001b1a:	2280      	movs	r2, #128	; 0x80
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	fa42 f303 	asr.w	r3, r2, r3
 8001b22:	b29b      	uxth	r3, r3
 8001b24:	2201      	movs	r2, #1
 8001b26:	4619      	mov	r1, r3
 8001b28:	480a      	ldr	r0, [pc, #40]	; (8001b54 <led_on_down+0x48>)
 8001b2a:	f002 fef3 	bl	8004914 <HAL_GPIO_WritePin>
		if(t1ms_count >= 200)
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <led_on_down+0x4c>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	2bc7      	cmp	r3, #199	; 0xc7
 8001b34:	ddef      	ble.n	8001b16 <led_on_down+0xa>
		{
			t1ms_count =0;
 8001b36:	4b08      	ldr	r3, [pc, #32]	; (8001b58 <led_on_down+0x4c>)
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
			i++;
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	3301      	adds	r3, #1
 8001b40:	607b      	str	r3, [r7, #4]
			if(i >= 8)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b07      	cmp	r3, #7
 8001b46:	dc00      	bgt.n	8001b4a <led_on_down+0x3e>
		led_all_off();
 8001b48:	e7e5      	b.n	8001b16 <led_on_down+0xa>
			{
				break;
 8001b4a:	bf00      	nop
			}
		}
	}

}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40020c00 	.word	0x40020c00
 8001b58:	20000b04 	.word	0x20000b04

08001b5c <led_all_on>:

void led_all_on(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 1); // 1 = set 0 = reset
	HAL_GPIO_WritePin(GPIOD,0xff,1);
 8001b60:	2201      	movs	r2, #1
 8001b62:	21ff      	movs	r1, #255	; 0xff
 8001b64:	4802      	ldr	r0, [pc, #8]	; (8001b70 <led_all_on+0x14>)
 8001b66:	f002 fed5 	bl	8004914 <HAL_GPIO_WritePin>
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	40020c00 	.word	0x40020c00

08001b74 <led_all_off>:
void led_all_off(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
//	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|
//			GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, 0);  // 0 = reset
	HAL_GPIO_WritePin(GPIOD,0xff,0);
 8001b78:	2200      	movs	r2, #0
 8001b7a:	21ff      	movs	r1, #255	; 0xff
 8001b7c:	4802      	ldr	r0, [pc, #8]	; (8001b88 <led_all_off+0x14>)
 8001b7e:	f002 fec9 	bl	8004914 <HAL_GPIO_WritePin>
}
 8001b82:	bf00      	nop
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40020c00 	.word	0x40020c00

08001b8c <HAL_SYSTICK_Handler>:
// call by SysTick_Handler of stm32f4xx_it.c
// ARM default timer
// enter here every 1ms
volatile int t1ms_count = 0; //volatile : disable optimize
void HAL_SYSTICK_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
	t1ms_count++;
 8001b90:	4b04      	ldr	r3, [pc, #16]	; (8001ba4 <HAL_SYSTICK_Handler+0x18>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	3301      	adds	r3, #1
 8001b96:	4a03      	ldr	r2, [pc, #12]	; (8001ba4 <HAL_SYSTICK_Handler+0x18>)
 8001b98:	6013      	str	r3, [r2, #0]
}
 8001b9a:	bf00      	nop
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	20000b04 	.word	0x20000b04

08001ba8 <HAL_TIM_PeriodElapsedCallback>:

volatile int TIM10_10ms_counter = 0;
volatile int TIM10_10ms_ultrasonic = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM10)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a09      	ldr	r2, [pc, #36]	; (8001bdc <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d109      	bne.n	8001bce <HAL_TIM_PeriodElapsedCallback+0x26>
  {
	  TIM10_10ms_counter++; // 10ms timer counter
 8001bba:	4b09      	ldr	r3, [pc, #36]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	3301      	adds	r3, #1
 8001bc0:	4a07      	ldr	r2, [pc, #28]	; (8001be0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001bc2:	6013      	str	r3, [r2, #0]
	  TIM10_10ms_ultrasonic++; //timer for ultrasonic tirgger
 8001bc4:	4b07      	ldr	r3, [pc, #28]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	3301      	adds	r3, #1
 8001bca:	4a06      	ldr	r2, [pc, #24]	; (8001be4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001bcc:	6013      	str	r3, [r2, #0]
  }
}
 8001bce:	bf00      	nop
 8001bd0:	370c      	adds	r7, #12
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	40014400 	.word	0x40014400
 8001be0:	20000b08 	.word	0x20000b08
 8001be4:	20000b0c 	.word	0x20000b0c

08001be8 <delay_us>:

void delay_us(unsigned long us)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b083      	sub	sp, #12
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11,0);
 8001bf0:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <delay_us+0x2c>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	625a      	str	r2, [r3, #36]	; 0x24

	while(__HAL_TIM_GET_COUNTER(&htim11) < us)
 8001bf8:	bf00      	nop
 8001bfa:	4b06      	ldr	r3, [pc, #24]	; (8001c14 <delay_us+0x2c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c00:	687a      	ldr	r2, [r7, #4]
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d8f9      	bhi.n	8001bfa <delay_us+0x12>
	;
}
 8001c06:	bf00      	nop
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	20000524 	.word	0x20000524

08001c18 <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001c20:	1d39      	adds	r1, r7, #4
 8001c22:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c26:	2201      	movs	r2, #1
 8001c28:	4803      	ldr	r0, [pc, #12]	; (8001c38 <__io_putchar+0x20>)
 8001c2a:	f006 fade 	bl	80081ea <HAL_UART_Transmit>

  return ch;
 8001c2e:	687b      	ldr	r3, [r7, #4]
}
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	2000056c 	.word	0x2000056c

08001c3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c40:	f001 ff42 	bl	8003ac8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c44:	f000 f86c 	bl	8001d20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c48:	f000 fc3e 	bl	80024c8 <MX_GPIO_Init>
  MX_ETH_Init();
 8001c4c:	f000 f8d4 	bl	8001df8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001c50:	f000 fbb8 	bl	80023c4 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001c54:	f000 fc0a 	bl	800246c <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 8001c58:	f000 fbde 	bl	8002418 <MX_USART6_UART_Init>
  MX_TIM10_Init();
 8001c5c:	f000 fb6a 	bl	8002334 <MX_TIM10_Init>
  MX_TIM11_Init();
 8001c60:	f000 fb8c 	bl	800237c <MX_TIM11_Init>
  MX_I2C1_Init();
 8001c64:	f000 f916 	bl	8001e94 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001c68:	f000 fa08 	bl	800207c <MX_TIM3_Init>
  MX_TIM4_Init();
 8001c6c:	f000 fa76 	bl	800215c <MX_TIM4_Init>
  MX_TIM2_Init();
 8001c70:	f000 f9aa 	bl	8001fc8 <MX_TIM2_Init>
  MX_RTC_Init();
 8001c74:	f000 f94e 	bl	8001f14 <MX_RTC_Init>
  MX_TIM5_Init();
 8001c78:	f000 fae6 	bl	8002248 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  printf("main() start!!\n");
 8001c7c:	481d      	ldr	r0, [pc, #116]	; (8001cf4 <main+0xb8>)
 8001c7e:	f007 fe9d 	bl	80099bc <puts>
  HAL_UART_Receive_IT(&huart3, &rx_data, 1); // assing to RX INT
 8001c82:	2201      	movs	r2, #1
 8001c84:	491c      	ldr	r1, [pc, #112]	; (8001cf8 <main+0xbc>)
 8001c86:	481d      	ldr	r0, [pc, #116]	; (8001cfc <main+0xc0>)
 8001c88:	f006 fb41 	bl	800830e <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);// for BT assing to RX INT
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	491c      	ldr	r1, [pc, #112]	; (8001d00 <main+0xc4>)
 8001c90:	481c      	ldr	r0, [pc, #112]	; (8001d04 <main+0xc8>)
 8001c92:	f006 fb3c 	bl	800830e <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim10); // ADD_GYUWON_1011 start time_interrupt_function
 8001c96:	481c      	ldr	r0, [pc, #112]	; (8001d08 <main+0xcc>)
 8001c98:	f004 fde0 	bl	800685c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim11); // ADD_GYUWON_1011 start time_interrupt_function
 8001c9c:	481b      	ldr	r0, [pc, #108]	; (8001d0c <main+0xd0>)
 8001c9e:	f004 fddd 	bl	800685c <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // for count pulse(InputCapture between rising edge & falling edge)
 8001ca2:	2100      	movs	r1, #0
 8001ca4:	481a      	ldr	r0, [pc, #104]	; (8001d10 <main+0xd4>)
 8001ca6:	f005 f8d1 	bl	8006e4c <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1); //for DC motor PWM control
 8001caa:	2100      	movs	r1, #0
 8001cac:	4819      	ldr	r0, [pc, #100]	; (8001d14 <main+0xd8>)
 8001cae:	f004 ff5d 	bl	8006b6c <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // for SERVO motor PWM control
 8001cb2:	2100      	movs	r1, #0
 8001cb4:	4818      	ldr	r0, [pc, #96]	; (8001d18 <main+0xdc>)
 8001cb6:	f004 fe91 	bl	80069dc <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // PIEZO Buzzer
 8001cba:	210c      	movs	r1, #12
 8001cbc:	4815      	ldr	r0, [pc, #84]	; (8001d14 <main+0xd8>)
 8001cbe:	f004 fe8d 	bl	80069dc <HAL_TIM_PWM_Start>


  DHT11_Init();
 8001cc2:	f7ff f8cb 	bl	8000e5c <DHT11_Init>
  i2c_lcd_init();
 8001cc6:	f7ff fb15 	bl	80012f4 <i2c_lcd_init>
  fnd4digit_main();
 8001cca:	f7ff f9dd 	bl	8001088 <fnd4digit_main>
 // DHT11_main();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  TIM10_10ms_counter = 0;
 8001cce:	4b13      	ldr	r3, [pc, #76]	; (8001d1c <main+0xe0>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  get_rtc();
 8001cd4:	f7ff fb94 	bl	8001400 <get_rtc>

	  //dcmotor_pwm_control();

	  pc_command_processing();
 8001cd8:	f001 faf2 	bl	80032c0 <pc_command_processing>

	  DHT11_processing();
 8001cdc:	f7ff f850 	bl	8000d80 <DHT11_processing>

	  ultrasonic_processing();
 8001ce0:	f001 fe4e 	bl	8003980 <ultrasonic_processing>

	  bt_command_processing();
 8001ce4:	f001 fd9c 	bl	8003820 <bt_command_processing>

	  lcd_display_mode_select();
 8001ce8:	f7ff f96c 	bl	8000fc4 <lcd_display_mode_select>

	  set_time_button_b1();
 8001cec:	f7ff fcd6 	bl	800169c <set_time_button_b1>
	  get_rtc();
 8001cf0:	e7f0      	b.n	8001cd4 <main+0x98>
 8001cf2:	bf00      	nop
 8001cf4:	0800ae7c 	.word	0x0800ae7c
 8001cf8:	20000b00 	.word	0x20000b00
 8001cfc:	2000056c 	.word	0x2000056c
 8001d00:	20000b01 	.word	0x20000b01
 8001d04:	200005b0 	.word	0x200005b0
 8001d08:	200004dc 	.word	0x200004dc
 8001d0c:	20000524 	.word	0x20000524
 8001d10:	20000404 	.word	0x20000404
 8001d14:	2000044c 	.word	0x2000044c
 8001d18:	200003bc 	.word	0x200003bc
 8001d1c:	20000b08 	.word	0x20000b08

08001d20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b094      	sub	sp, #80	; 0x50
 8001d24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d26:	f107 0320 	add.w	r3, r7, #32
 8001d2a:	2230      	movs	r2, #48	; 0x30
 8001d2c:	2100      	movs	r1, #0
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f007 fdb6 	bl	80098a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d34:	f107 030c 	add.w	r3, r7, #12
 8001d38:	2200      	movs	r2, #0
 8001d3a:	601a      	str	r2, [r3, #0]
 8001d3c:	605a      	str	r2, [r3, #4]
 8001d3e:	609a      	str	r2, [r3, #8]
 8001d40:	60da      	str	r2, [r3, #12]
 8001d42:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d44:	2300      	movs	r3, #0
 8001d46:	60bb      	str	r3, [r7, #8]
 8001d48:	4b29      	ldr	r3, [pc, #164]	; (8001df0 <SystemClock_Config+0xd0>)
 8001d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d4c:	4a28      	ldr	r2, [pc, #160]	; (8001df0 <SystemClock_Config+0xd0>)
 8001d4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d52:	6413      	str	r3, [r2, #64]	; 0x40
 8001d54:	4b26      	ldr	r3, [pc, #152]	; (8001df0 <SystemClock_Config+0xd0>)
 8001d56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d5c:	60bb      	str	r3, [r7, #8]
 8001d5e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d60:	2300      	movs	r3, #0
 8001d62:	607b      	str	r3, [r7, #4]
 8001d64:	4b23      	ldr	r3, [pc, #140]	; (8001df4 <SystemClock_Config+0xd4>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a22      	ldr	r2, [pc, #136]	; (8001df4 <SystemClock_Config+0xd4>)
 8001d6a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d6e:	6013      	str	r3, [r2, #0]
 8001d70:	4b20      	ldr	r3, [pc, #128]	; (8001df4 <SystemClock_Config+0xd4>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d78:	607b      	str	r3, [r7, #4]
 8001d7a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001d7c:	2309      	movs	r3, #9
 8001d7e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001d80:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001d84:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001d86:	2301      	movs	r3, #1
 8001d88:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d92:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d94:	2304      	movs	r3, #4
 8001d96:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001d98:	23a8      	movs	r3, #168	; 0xa8
 8001d9a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001da0:	2307      	movs	r3, #7
 8001da2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001da4:	f107 0320 	add.w	r3, r7, #32
 8001da8:	4618      	mov	r0, r3
 8001daa:	f003 fbb1 	bl	8005510 <HAL_RCC_OscConfig>
 8001dae:	4603      	mov	r3, r0
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001db4:	f000 fccc 	bl	8002750 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001db8:	230f      	movs	r3, #15
 8001dba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001dc4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001dc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001dca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001dce:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001dd0:	f107 030c 	add.w	r3, r7, #12
 8001dd4:	2105      	movs	r1, #5
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	f003 fe12 	bl	8005a00 <HAL_RCC_ClockConfig>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d001      	beq.n	8001de6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001de2:	f000 fcb5 	bl	8002750 <Error_Handler>
  }
}
 8001de6:	bf00      	nop
 8001de8:	3750      	adds	r7, #80	; 0x50
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40007000 	.word	0x40007000

08001df8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001dfc:	4b1f      	ldr	r3, [pc, #124]	; (8001e7c <MX_ETH_Init+0x84>)
 8001dfe:	4a20      	ldr	r2, [pc, #128]	; (8001e80 <MX_ETH_Init+0x88>)
 8001e00:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001e02:	4b20      	ldr	r3, [pc, #128]	; (8001e84 <MX_ETH_Init+0x8c>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001e08:	4b1e      	ldr	r3, [pc, #120]	; (8001e84 <MX_ETH_Init+0x8c>)
 8001e0a:	2280      	movs	r2, #128	; 0x80
 8001e0c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001e0e:	4b1d      	ldr	r3, [pc, #116]	; (8001e84 <MX_ETH_Init+0x8c>)
 8001e10:	22e1      	movs	r2, #225	; 0xe1
 8001e12:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001e14:	4b1b      	ldr	r3, [pc, #108]	; (8001e84 <MX_ETH_Init+0x8c>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	; (8001e84 <MX_ETH_Init+0x8c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001e20:	4b18      	ldr	r3, [pc, #96]	; (8001e84 <MX_ETH_Init+0x8c>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001e26:	4b15      	ldr	r3, [pc, #84]	; (8001e7c <MX_ETH_Init+0x84>)
 8001e28:	4a16      	ldr	r2, [pc, #88]	; (8001e84 <MX_ETH_Init+0x8c>)
 8001e2a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001e2c:	4b13      	ldr	r3, [pc, #76]	; (8001e7c <MX_ETH_Init+0x84>)
 8001e2e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001e32:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001e34:	4b11      	ldr	r3, [pc, #68]	; (8001e7c <MX_ETH_Init+0x84>)
 8001e36:	4a14      	ldr	r2, [pc, #80]	; (8001e88 <MX_ETH_Init+0x90>)
 8001e38:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001e3a:	4b10      	ldr	r3, [pc, #64]	; (8001e7c <MX_ETH_Init+0x84>)
 8001e3c:	4a13      	ldr	r2, [pc, #76]	; (8001e8c <MX_ETH_Init+0x94>)
 8001e3e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001e40:	4b0e      	ldr	r3, [pc, #56]	; (8001e7c <MX_ETH_Init+0x84>)
 8001e42:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001e46:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001e48:	480c      	ldr	r0, [pc, #48]	; (8001e7c <MX_ETH_Init+0x84>)
 8001e4a:	f002 f877 	bl	8003f3c <HAL_ETH_Init>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d001      	beq.n	8001e58 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001e54:	f000 fc7c 	bl	8002750 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001e58:	2238      	movs	r2, #56	; 0x38
 8001e5a:	2100      	movs	r1, #0
 8001e5c:	480c      	ldr	r0, [pc, #48]	; (8001e90 <MX_ETH_Init+0x98>)
 8001e5e:	f007 fd1f 	bl	80098a0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001e62:	4b0b      	ldr	r3, [pc, #44]	; (8001e90 <MX_ETH_Init+0x98>)
 8001e64:	2221      	movs	r2, #33	; 0x21
 8001e66:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001e68:	4b09      	ldr	r3, [pc, #36]	; (8001e90 <MX_ETH_Init+0x98>)
 8001e6a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001e6e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001e70:	4b07      	ldr	r3, [pc, #28]	; (8001e90 <MX_ETH_Init+0x98>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20000298 	.word	0x20000298
 8001e80:	40028000 	.word	0x40028000
 8001e84:	20000b10 	.word	0x20000b10
 8001e88:	200001f8 	.word	0x200001f8
 8001e8c:	20000158 	.word	0x20000158
 8001e90:	20000120 	.word	0x20000120

08001e94 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e98:	4b1b      	ldr	r3, [pc, #108]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001e9a:	4a1c      	ldr	r2, [pc, #112]	; (8001f0c <MX_I2C1_Init+0x78>)
 8001e9c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e9e:	4b1a      	ldr	r3, [pc, #104]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001ea0:	4a1b      	ldr	r2, [pc, #108]	; (8001f10 <MX_I2C1_Init+0x7c>)
 8001ea2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ea4:	4b18      	ldr	r3, [pc, #96]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001eaa:	4b17      	ldr	r3, [pc, #92]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001eb0:	4b15      	ldr	r3, [pc, #84]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001eb2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001eb6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001eb8:	4b13      	ldr	r3, [pc, #76]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001ebe:	4b12      	ldr	r3, [pc, #72]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ec4:	4b10      	ldr	r3, [pc, #64]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001eca:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ed0:	480d      	ldr	r0, [pc, #52]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001ed2:	f002 fd39 	bl	8004948 <HAL_I2C_Init>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001edc:	f000 fc38 	bl	8002750 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001ee0:	2100      	movs	r1, #0
 8001ee2:	4809      	ldr	r0, [pc, #36]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001ee4:	f003 f97b 	bl	80051de <HAL_I2CEx_ConfigAnalogFilter>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001eee:	f000 fc2f 	bl	8002750 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001ef2:	2100      	movs	r1, #0
 8001ef4:	4804      	ldr	r0, [pc, #16]	; (8001f08 <MX_I2C1_Init+0x74>)
 8001ef6:	f003 f9ae 	bl	8005256 <HAL_I2CEx_ConfigDigitalFilter>
 8001efa:	4603      	mov	r3, r0
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d001      	beq.n	8001f04 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001f00:	f000 fc26 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f04:	bf00      	nop
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000348 	.word	0x20000348
 8001f0c:	40005400 	.word	0x40005400
 8001f10:	000186a0 	.word	0x000186a0

08001f14 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001f1a:	1d3b      	adds	r3, r7, #4
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	601a      	str	r2, [r3, #0]
 8001f20:	605a      	str	r2, [r3, #4]
 8001f22:	609a      	str	r2, [r3, #8]
 8001f24:	60da      	str	r2, [r3, #12]
 8001f26:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001f28:	2300      	movs	r3, #0
 8001f2a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001f2c:	4b24      	ldr	r3, [pc, #144]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f2e:	4a25      	ldr	r2, [pc, #148]	; (8001fc4 <MX_RTC_Init+0xb0>)
 8001f30:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001f32:	4b23      	ldr	r3, [pc, #140]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f34:	2200      	movs	r2, #0
 8001f36:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001f38:	4b21      	ldr	r3, [pc, #132]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f3a:	227f      	movs	r2, #127	; 0x7f
 8001f3c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001f3e:	4b20      	ldr	r3, [pc, #128]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f40:	22ff      	movs	r2, #255	; 0xff
 8001f42:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001f44:	4b1e      	ldr	r3, [pc, #120]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001f4a:	4b1d      	ldr	r3, [pc, #116]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001f50:	4b1b      	ldr	r3, [pc, #108]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001f56:	481a      	ldr	r0, [pc, #104]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f58:	f004 f932 	bl	80061c0 <HAL_RTC_Init>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d001      	beq.n	8001f66 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001f62:	f000 fbf5 	bl	8002750 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x9;
 8001f66:	2309      	movs	r3, #9
 8001f68:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x38;
 8001f6a:	2338      	movs	r3, #56	; 0x38
 8001f6c:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001f72:	2300      	movs	r3, #0
 8001f74:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	4619      	mov	r1, r3
 8001f80:	480f      	ldr	r0, [pc, #60]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001f82:	f004 f993 	bl	80062ac <HAL_RTC_SetTime>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d001      	beq.n	8001f90 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001f8c:	f000 fbe0 	bl	8002750 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001f90:	2301      	movs	r3, #1
 8001f92:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_OCTOBER;
 8001f94:	2310      	movs	r3, #16
 8001f96:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 8001f98:	2316      	movs	r3, #22
 8001f9a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8001f9c:	2323      	movs	r3, #35	; 0x23
 8001f9e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001fa0:	463b      	mov	r3, r7
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4806      	ldr	r0, [pc, #24]	; (8001fc0 <MX_RTC_Init+0xac>)
 8001fa8:	f004 fa78 	bl	800649c <HAL_RTC_SetDate>
 8001fac:	4603      	mov	r3, r0
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d001      	beq.n	8001fb6 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001fb2:	f000 fbcd 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001fb6:	bf00      	nop
 8001fb8:	3718      	adds	r7, #24
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	bf00      	nop
 8001fc0:	2000039c 	.word	0x2000039c
 8001fc4:	40002800 	.word	0x40002800

08001fc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	; 0x28
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fce:	f107 0320 	add.w	r3, r7, #32
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fd8:	1d3b      	adds	r3, r7, #4
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]
 8001fe0:	609a      	str	r2, [r3, #8]
 8001fe2:	60da      	str	r2, [r3, #12]
 8001fe4:	611a      	str	r2, [r3, #16]
 8001fe6:	615a      	str	r2, [r3, #20]
 8001fe8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fea:	4b23      	ldr	r3, [pc, #140]	; (8002078 <MX_TIM2_Init+0xb0>)
 8001fec:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ff0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 8001ff2:	4b21      	ldr	r3, [pc, #132]	; (8002078 <MX_TIM2_Init+0xb0>)
 8001ff4:	f240 628f 	movw	r2, #1679	; 0x68f
 8001ff8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ffa:	4b1f      	ldr	r3, [pc, #124]	; (8002078 <MX_TIM2_Init+0xb0>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8002000:	4b1d      	ldr	r3, [pc, #116]	; (8002078 <MX_TIM2_Init+0xb0>)
 8002002:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002006:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002008:	4b1b      	ldr	r3, [pc, #108]	; (8002078 <MX_TIM2_Init+0xb0>)
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800200e:	4b1a      	ldr	r3, [pc, #104]	; (8002078 <MX_TIM2_Init+0xb0>)
 8002010:	2200      	movs	r2, #0
 8002012:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002014:	4818      	ldr	r0, [pc, #96]	; (8002078 <MX_TIM2_Init+0xb0>)
 8002016:	f004 fc91 	bl	800693c <HAL_TIM_PWM_Init>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8002020:	f000 fb96 	bl	8002750 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002024:	2300      	movs	r3, #0
 8002026:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002028:	2300      	movs	r3, #0
 800202a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800202c:	f107 0320 	add.w	r3, r7, #32
 8002030:	4619      	mov	r1, r3
 8002032:	4811      	ldr	r0, [pc, #68]	; (8002078 <MX_TIM2_Init+0xb0>)
 8002034:	f005 fffc 	bl	8008030 <HAL_TIMEx_MasterConfigSynchronization>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800203e:	f000 fb87 	bl	8002750 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002042:	2360      	movs	r3, #96	; 0x60
 8002044:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 8002046:	f240 13f3 	movw	r3, #499	; 0x1f3
 800204a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800204c:	2300      	movs	r3, #0
 800204e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002050:	2300      	movs	r3, #0
 8002052:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002054:	1d3b      	adds	r3, r7, #4
 8002056:	2200      	movs	r2, #0
 8002058:	4619      	mov	r1, r3
 800205a:	4807      	ldr	r0, [pc, #28]	; (8002078 <MX_TIM2_Init+0xb0>)
 800205c:	f005 f9c2 	bl	80073e4 <HAL_TIM_PWM_ConfigChannel>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8002066:	f000 fb73 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800206a:	4803      	ldr	r0, [pc, #12]	; (8002078 <MX_TIM2_Init+0xb0>)
 800206c:	f000 fdc4 	bl	8002bf8 <HAL_TIM_MspPostInit>

}
 8002070:	bf00      	nop
 8002072:	3728      	adds	r7, #40	; 0x28
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	200003bc 	.word	0x200003bc

0800207c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b08a      	sub	sp, #40	; 0x28
 8002080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002082:	f107 0318 	add.w	r3, r7, #24
 8002086:	2200      	movs	r2, #0
 8002088:	601a      	str	r2, [r3, #0]
 800208a:	605a      	str	r2, [r3, #4]
 800208c:	609a      	str	r2, [r3, #8]
 800208e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002090:	f107 0310 	add.w	r3, r7, #16
 8002094:	2200      	movs	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
 8002098:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800209a:	463b      	mov	r3, r7
 800209c:	2200      	movs	r2, #0
 800209e:	601a      	str	r2, [r3, #0]
 80020a0:	605a      	str	r2, [r3, #4]
 80020a2:	609a      	str	r2, [r3, #8]
 80020a4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80020a6:	4b2b      	ldr	r3, [pc, #172]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020a8:	4a2b      	ldr	r2, [pc, #172]	; (8002158 <MX_TIM3_Init+0xdc>)
 80020aa:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 80020ac:	4b29      	ldr	r3, [pc, #164]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020ae:	2253      	movs	r2, #83	; 0x53
 80020b0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020b2:	4b28      	ldr	r3, [pc, #160]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80020b8:	4b26      	ldr	r3, [pc, #152]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80020be:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020c0:	4b24      	ldr	r3, [pc, #144]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020c6:	4b23      	ldr	r3, [pc, #140]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80020cc:	4821      	ldr	r0, [pc, #132]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020ce:	f004 fb75 	bl	80067bc <HAL_TIM_Base_Init>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 80020d8:	f000 fb3a 	bl	8002750 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020e0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80020e2:	f107 0318 	add.w	r3, r7, #24
 80020e6:	4619      	mov	r1, r3
 80020e8:	481a      	ldr	r0, [pc, #104]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020ea:	f005 fa3d 	bl	8007568 <HAL_TIM_ConfigClockSource>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d001      	beq.n	80020f8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80020f4:	f000 fb2c 	bl	8002750 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80020f8:	4816      	ldr	r0, [pc, #88]	; (8002154 <MX_TIM3_Init+0xd8>)
 80020fa:	f004 fe4d 	bl	8006d98 <HAL_TIM_IC_Init>
 80020fe:	4603      	mov	r3, r0
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8002104:	f000 fb24 	bl	8002750 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002108:	2300      	movs	r3, #0
 800210a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002110:	f107 0310 	add.w	r3, r7, #16
 8002114:	4619      	mov	r1, r3
 8002116:	480f      	ldr	r0, [pc, #60]	; (8002154 <MX_TIM3_Init+0xd8>)
 8002118:	f005 ff8a 	bl	8008030 <HAL_TIMEx_MasterConfigSynchronization>
 800211c:	4603      	mov	r3, r0
 800211e:	2b00      	cmp	r3, #0
 8002120:	d001      	beq.n	8002126 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8002122:	f000 fb15 	bl	8002750 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8002126:	230a      	movs	r3, #10
 8002128:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800212a:	2301      	movs	r3, #1
 800212c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800212e:	2300      	movs	r3, #0
 8002130:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002132:	2300      	movs	r3, #0
 8002134:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002136:	463b      	mov	r3, r7
 8002138:	2200      	movs	r2, #0
 800213a:	4619      	mov	r1, r3
 800213c:	4805      	ldr	r0, [pc, #20]	; (8002154 <MX_TIM3_Init+0xd8>)
 800213e:	f005 f8b5 	bl	80072ac <HAL_TIM_IC_ConfigChannel>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8002148:	f000 fb02 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800214c:	bf00      	nop
 800214e:	3728      	adds	r7, #40	; 0x28
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20000404 	.word	0x20000404
 8002158:	40000400 	.word	0x40000400

0800215c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b08e      	sub	sp, #56	; 0x38
 8002160:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002162:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002166:	2200      	movs	r2, #0
 8002168:	601a      	str	r2, [r3, #0]
 800216a:	605a      	str	r2, [r3, #4]
 800216c:	609a      	str	r2, [r3, #8]
 800216e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002170:	f107 0320 	add.w	r3, r7, #32
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
 8002178:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800217a:	1d3b      	adds	r3, r7, #4
 800217c:	2200      	movs	r2, #0
 800217e:	601a      	str	r2, [r3, #0]
 8002180:	605a      	str	r2, [r3, #4]
 8002182:	609a      	str	r2, [r3, #8]
 8002184:	60da      	str	r2, [r3, #12]
 8002186:	611a      	str	r2, [r3, #16]
 8002188:	615a      	str	r2, [r3, #20]
 800218a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800218c:	4b2c      	ldr	r3, [pc, #176]	; (8002240 <MX_TIM4_Init+0xe4>)
 800218e:	4a2d      	ldr	r2, [pc, #180]	; (8002244 <MX_TIM4_Init+0xe8>)
 8002190:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8002192:	4b2b      	ldr	r3, [pc, #172]	; (8002240 <MX_TIM4_Init+0xe4>)
 8002194:	f240 3247 	movw	r2, #839	; 0x347
 8002198:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800219a:	4b29      	ldr	r3, [pc, #164]	; (8002240 <MX_TIM4_Init+0xe4>)
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80021a0:	4b27      	ldr	r3, [pc, #156]	; (8002240 <MX_TIM4_Init+0xe4>)
 80021a2:	2263      	movs	r2, #99	; 0x63
 80021a4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021a6:	4b26      	ldr	r3, [pc, #152]	; (8002240 <MX_TIM4_Init+0xe4>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ac:	4b24      	ldr	r3, [pc, #144]	; (8002240 <MX_TIM4_Init+0xe4>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80021b2:	4823      	ldr	r0, [pc, #140]	; (8002240 <MX_TIM4_Init+0xe4>)
 80021b4:	f004 fb02 	bl	80067bc <HAL_TIM_Base_Init>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 80021be:	f000 fac7 	bl	8002750 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80021c8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021cc:	4619      	mov	r1, r3
 80021ce:	481c      	ldr	r0, [pc, #112]	; (8002240 <MX_TIM4_Init+0xe4>)
 80021d0:	f005 f9ca 	bl	8007568 <HAL_TIM_ConfigClockSource>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d001      	beq.n	80021de <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 80021da:	f000 fab9 	bl	8002750 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80021de:	4818      	ldr	r0, [pc, #96]	; (8002240 <MX_TIM4_Init+0xe4>)
 80021e0:	f004 fbac 	bl	800693c <HAL_TIM_PWM_Init>
 80021e4:	4603      	mov	r3, r0
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 80021ea:	f000 fab1 	bl	8002750 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ee:	2300      	movs	r3, #0
 80021f0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f2:	2300      	movs	r3, #0
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80021f6:	f107 0320 	add.w	r3, r7, #32
 80021fa:	4619      	mov	r1, r3
 80021fc:	4810      	ldr	r0, [pc, #64]	; (8002240 <MX_TIM4_Init+0xe4>)
 80021fe:	f005 ff17 	bl	8008030 <HAL_TIMEx_MasterConfigSynchronization>
 8002202:	4603      	mov	r3, r0
 8002204:	2b00      	cmp	r3, #0
 8002206:	d001      	beq.n	800220c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8002208:	f000 faa2 	bl	8002750 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800220c:	2360      	movs	r3, #96	; 0x60
 800220e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70-1;
 8002210:	2345      	movs	r3, #69	; 0x45
 8002212:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002214:	2300      	movs	r3, #0
 8002216:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002218:	2304      	movs	r3, #4
 800221a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800221c:	1d3b      	adds	r3, r7, #4
 800221e:	2200      	movs	r2, #0
 8002220:	4619      	mov	r1, r3
 8002222:	4807      	ldr	r0, [pc, #28]	; (8002240 <MX_TIM4_Init+0xe4>)
 8002224:	f005 f8de 	bl	80073e4 <HAL_TIM_PWM_ConfigChannel>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d001      	beq.n	8002232 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 800222e:	f000 fa8f 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002232:	4803      	ldr	r0, [pc, #12]	; (8002240 <MX_TIM4_Init+0xe4>)
 8002234:	f000 fce0 	bl	8002bf8 <HAL_TIM_MspPostInit>

}
 8002238:	bf00      	nop
 800223a:	3738      	adds	r7, #56	; 0x38
 800223c:	46bd      	mov	sp, r7
 800223e:	bd80      	pop	{r7, pc}
 8002240:	2000044c 	.word	0x2000044c
 8002244:	40000800 	.word	0x40000800

08002248 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08e      	sub	sp, #56	; 0x38
 800224c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800224e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002252:	2200      	movs	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
 8002256:	605a      	str	r2, [r3, #4]
 8002258:	609a      	str	r2, [r3, #8]
 800225a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800225c:	f107 0320 	add.w	r3, r7, #32
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002266:	1d3b      	adds	r3, r7, #4
 8002268:	2200      	movs	r2, #0
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
 800226e:	609a      	str	r2, [r3, #8]
 8002270:	60da      	str	r2, [r3, #12]
 8002272:	611a      	str	r2, [r3, #16]
 8002274:	615a      	str	r2, [r3, #20]
 8002276:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002278:	4b2c      	ldr	r3, [pc, #176]	; (800232c <MX_TIM5_Init+0xe4>)
 800227a:	4a2d      	ldr	r2, [pc, #180]	; (8002330 <MX_TIM5_Init+0xe8>)
 800227c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 52.5-1;
 800227e:	4b2b      	ldr	r3, [pc, #172]	; (800232c <MX_TIM5_Init+0xe4>)
 8002280:	2233      	movs	r2, #51	; 0x33
 8002282:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002284:	4b29      	ldr	r3, [pc, #164]	; (800232c <MX_TIM5_Init+0xe4>)
 8002286:	2200      	movs	r2, #0
 8002288:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 400-1;
 800228a:	4b28      	ldr	r3, [pc, #160]	; (800232c <MX_TIM5_Init+0xe4>)
 800228c:	f240 128f 	movw	r2, #399	; 0x18f
 8002290:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002292:	4b26      	ldr	r3, [pc, #152]	; (800232c <MX_TIM5_Init+0xe4>)
 8002294:	2200      	movs	r2, #0
 8002296:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002298:	4b24      	ldr	r3, [pc, #144]	; (800232c <MX_TIM5_Init+0xe4>)
 800229a:	2200      	movs	r2, #0
 800229c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800229e:	4823      	ldr	r0, [pc, #140]	; (800232c <MX_TIM5_Init+0xe4>)
 80022a0:	f004 fa8c 	bl	80067bc <HAL_TIM_Base_Init>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d001      	beq.n	80022ae <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 80022aa:	f000 fa51 	bl	8002750 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022b2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80022b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022b8:	4619      	mov	r1, r3
 80022ba:	481c      	ldr	r0, [pc, #112]	; (800232c <MX_TIM5_Init+0xe4>)
 80022bc:	f005 f954 	bl	8007568 <HAL_TIM_ConfigClockSource>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80022c6:	f000 fa43 	bl	8002750 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 80022ca:	4818      	ldr	r0, [pc, #96]	; (800232c <MX_TIM5_Init+0xe4>)
 80022cc:	f004 fb36 	bl	800693c <HAL_TIM_PWM_Init>
 80022d0:	4603      	mov	r3, r0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d001      	beq.n	80022da <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80022d6:	f000 fa3b 	bl	8002750 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022da:	2300      	movs	r3, #0
 80022dc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022de:	2300      	movs	r3, #0
 80022e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80022e2:	f107 0320 	add.w	r3, r7, #32
 80022e6:	4619      	mov	r1, r3
 80022e8:	4810      	ldr	r0, [pc, #64]	; (800232c <MX_TIM5_Init+0xe4>)
 80022ea:	f005 fea1 	bl	8008030 <HAL_TIMEx_MasterConfigSynchronization>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80022f4:	f000 fa2c 	bl	8002750 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022f8:	2360      	movs	r3, #96	; 0x60
 80022fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200-1;
 80022fc:	23c7      	movs	r3, #199	; 0xc7
 80022fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002300:	2300      	movs	r3, #0
 8002302:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002304:	2300      	movs	r3, #0
 8002306:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002308:	1d3b      	adds	r3, r7, #4
 800230a:	220c      	movs	r2, #12
 800230c:	4619      	mov	r1, r3
 800230e:	4807      	ldr	r0, [pc, #28]	; (800232c <MX_TIM5_Init+0xe4>)
 8002310:	f005 f868 	bl	80073e4 <HAL_TIM_PWM_ConfigChannel>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 800231a:	f000 fa19 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 800231e:	4803      	ldr	r0, [pc, #12]	; (800232c <MX_TIM5_Init+0xe4>)
 8002320:	f000 fc6a 	bl	8002bf8 <HAL_TIM_MspPostInit>

}
 8002324:	bf00      	nop
 8002326:	3738      	adds	r7, #56	; 0x38
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	20000494 	.word	0x20000494
 8002330:	40000c00 	.word	0x40000c00

08002334 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8002338:	4b0e      	ldr	r3, [pc, #56]	; (8002374 <MX_TIM10_Init+0x40>)
 800233a:	4a0f      	ldr	r2, [pc, #60]	; (8002378 <MX_TIM10_Init+0x44>)
 800233c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 800233e:	4b0d      	ldr	r3, [pc, #52]	; (8002374 <MX_TIM10_Init+0x40>)
 8002340:	22a7      	movs	r2, #167	; 0xa7
 8002342:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002344:	4b0b      	ldr	r3, [pc, #44]	; (8002374 <MX_TIM10_Init+0x40>)
 8002346:	2200      	movs	r2, #0
 8002348:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 800234a:	4b0a      	ldr	r3, [pc, #40]	; (8002374 <MX_TIM10_Init+0x40>)
 800234c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002350:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002352:	4b08      	ldr	r3, [pc, #32]	; (8002374 <MX_TIM10_Init+0x40>)
 8002354:	2200      	movs	r2, #0
 8002356:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002358:	4b06      	ldr	r3, [pc, #24]	; (8002374 <MX_TIM10_Init+0x40>)
 800235a:	2200      	movs	r2, #0
 800235c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800235e:	4805      	ldr	r0, [pc, #20]	; (8002374 <MX_TIM10_Init+0x40>)
 8002360:	f004 fa2c 	bl	80067bc <HAL_TIM_Base_Init>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800236a:	f000 f9f1 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800236e:	bf00      	nop
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	200004dc 	.word	0x200004dc
 8002378:	40014400 	.word	0x40014400

0800237c <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002380:	4b0e      	ldr	r3, [pc, #56]	; (80023bc <MX_TIM11_Init+0x40>)
 8002382:	4a0f      	ldr	r2, [pc, #60]	; (80023c0 <MX_TIM11_Init+0x44>)
 8002384:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 8002386:	4b0d      	ldr	r3, [pc, #52]	; (80023bc <MX_TIM11_Init+0x40>)
 8002388:	22a7      	movs	r2, #167	; 0xa7
 800238a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800238c:	4b0b      	ldr	r3, [pc, #44]	; (80023bc <MX_TIM11_Init+0x40>)
 800238e:	2200      	movs	r2, #0
 8002390:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8002392:	4b0a      	ldr	r3, [pc, #40]	; (80023bc <MX_TIM11_Init+0x40>)
 8002394:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002398:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800239a:	4b08      	ldr	r3, [pc, #32]	; (80023bc <MX_TIM11_Init+0x40>)
 800239c:	2200      	movs	r2, #0
 800239e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023a0:	4b06      	ldr	r3, [pc, #24]	; (80023bc <MX_TIM11_Init+0x40>)
 80023a2:	2200      	movs	r2, #0
 80023a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80023a6:	4805      	ldr	r0, [pc, #20]	; (80023bc <MX_TIM11_Init+0x40>)
 80023a8:	f004 fa08 	bl	80067bc <HAL_TIM_Base_Init>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 80023b2:	f000 f9cd 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80023b6:	bf00      	nop
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	20000524 	.word	0x20000524
 80023c0:	40014800 	.word	0x40014800

080023c4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023c8:	4b11      	ldr	r3, [pc, #68]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023ca:	4a12      	ldr	r2, [pc, #72]	; (8002414 <MX_USART3_UART_Init+0x50>)
 80023cc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80023ce:	4b10      	ldr	r3, [pc, #64]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80023d4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023d6:	4b0e      	ldr	r3, [pc, #56]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023dc:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023e2:	4b0b      	ldr	r3, [pc, #44]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023ea:	220c      	movs	r2, #12
 80023ec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023ee:	4b08      	ldr	r3, [pc, #32]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023f6:	2200      	movs	r2, #0
 80023f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023fa:	4805      	ldr	r0, [pc, #20]	; (8002410 <MX_USART3_UART_Init+0x4c>)
 80023fc:	f005 fea8 	bl	8008150 <HAL_UART_Init>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002406:	f000 f9a3 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000056c 	.word	0x2000056c
 8002414:	40004800 	.word	0x40004800

08002418 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800241c:	4b11      	ldr	r3, [pc, #68]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 800241e:	4a12      	ldr	r2, [pc, #72]	; (8002468 <MX_USART6_UART_Init+0x50>)
 8002420:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002422:	4b10      	ldr	r3, [pc, #64]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 8002424:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002428:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800242a:	4b0e      	ldr	r3, [pc, #56]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 800242c:	2200      	movs	r2, #0
 800242e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002430:	4b0c      	ldr	r3, [pc, #48]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 8002432:	2200      	movs	r2, #0
 8002434:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002436:	4b0b      	ldr	r3, [pc, #44]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 8002438:	2200      	movs	r2, #0
 800243a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800243c:	4b09      	ldr	r3, [pc, #36]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 800243e:	220c      	movs	r2, #12
 8002440:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002442:	4b08      	ldr	r3, [pc, #32]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 8002444:	2200      	movs	r2, #0
 8002446:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002448:	4b06      	ldr	r3, [pc, #24]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 800244a:	2200      	movs	r2, #0
 800244c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800244e:	4805      	ldr	r0, [pc, #20]	; (8002464 <MX_USART6_UART_Init+0x4c>)
 8002450:	f005 fe7e 	bl	8008150 <HAL_UART_Init>
 8002454:	4603      	mov	r3, r0
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800245a:	f000 f979 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800245e:	bf00      	nop
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	200005b0 	.word	0x200005b0
 8002468:	40011400 	.word	0x40011400

0800246c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002470:	4b14      	ldr	r3, [pc, #80]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002472:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8002476:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8002478:	4b12      	ldr	r3, [pc, #72]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800247a:	2204      	movs	r2, #4
 800247c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800247e:	4b11      	ldr	r3, [pc, #68]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002480:	2202      	movs	r2, #2
 8002482:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002484:	4b0f      	ldr	r3, [pc, #60]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002486:	2200      	movs	r2, #0
 8002488:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800248a:	4b0e      	ldr	r3, [pc, #56]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800248c:	2202      	movs	r2, #2
 800248e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002490:	4b0c      	ldr	r3, [pc, #48]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002492:	2201      	movs	r2, #1
 8002494:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002496:	4b0b      	ldr	r3, [pc, #44]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002498:	2200      	movs	r2, #0
 800249a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800249c:	4b09      	ldr	r3, [pc, #36]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800249e:	2200      	movs	r2, #0
 80024a0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80024a2:	4b08      	ldr	r3, [pc, #32]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024a4:	2201      	movs	r2, #1
 80024a6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80024a8:	4b06      	ldr	r3, [pc, #24]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024aa:	2200      	movs	r2, #0
 80024ac:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80024ae:	4805      	ldr	r0, [pc, #20]	; (80024c4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80024b0:	f002 ff10 	bl	80052d4 <HAL_PCD_Init>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d001      	beq.n	80024be <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80024ba:	f000 f949 	bl	8002750 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	200005f4 	.word	0x200005f4

080024c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b08e      	sub	sp, #56	; 0x38
 80024cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d2:	2200      	movs	r2, #0
 80024d4:	601a      	str	r2, [r3, #0]
 80024d6:	605a      	str	r2, [r3, #4]
 80024d8:	609a      	str	r2, [r3, #8]
 80024da:	60da      	str	r2, [r3, #12]
 80024dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80024de:	2300      	movs	r3, #0
 80024e0:	623b      	str	r3, [r7, #32]
 80024e2:	4b93      	ldr	r3, [pc, #588]	; (8002730 <MX_GPIO_Init+0x268>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	4a92      	ldr	r2, [pc, #584]	; (8002730 <MX_GPIO_Init+0x268>)
 80024e8:	f043 0304 	orr.w	r3, r3, #4
 80024ec:	6313      	str	r3, [r2, #48]	; 0x30
 80024ee:	4b90      	ldr	r3, [pc, #576]	; (8002730 <MX_GPIO_Init+0x268>)
 80024f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	623b      	str	r3, [r7, #32]
 80024f8:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80024fa:	2300      	movs	r3, #0
 80024fc:	61fb      	str	r3, [r7, #28]
 80024fe:	4b8c      	ldr	r3, [pc, #560]	; (8002730 <MX_GPIO_Init+0x268>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	4a8b      	ldr	r2, [pc, #556]	; (8002730 <MX_GPIO_Init+0x268>)
 8002504:	f043 0320 	orr.w	r3, r3, #32
 8002508:	6313      	str	r3, [r2, #48]	; 0x30
 800250a:	4b89      	ldr	r3, [pc, #548]	; (8002730 <MX_GPIO_Init+0x268>)
 800250c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800250e:	f003 0320 	and.w	r3, r3, #32
 8002512:	61fb      	str	r3, [r7, #28]
 8002514:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002516:	2300      	movs	r3, #0
 8002518:	61bb      	str	r3, [r7, #24]
 800251a:	4b85      	ldr	r3, [pc, #532]	; (8002730 <MX_GPIO_Init+0x268>)
 800251c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800251e:	4a84      	ldr	r2, [pc, #528]	; (8002730 <MX_GPIO_Init+0x268>)
 8002520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002524:	6313      	str	r3, [r2, #48]	; 0x30
 8002526:	4b82      	ldr	r3, [pc, #520]	; (8002730 <MX_GPIO_Init+0x268>)
 8002528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800252a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800252e:	61bb      	str	r3, [r7, #24]
 8002530:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	617b      	str	r3, [r7, #20]
 8002536:	4b7e      	ldr	r3, [pc, #504]	; (8002730 <MX_GPIO_Init+0x268>)
 8002538:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800253a:	4a7d      	ldr	r2, [pc, #500]	; (8002730 <MX_GPIO_Init+0x268>)
 800253c:	f043 0301 	orr.w	r3, r3, #1
 8002540:	6313      	str	r3, [r2, #48]	; 0x30
 8002542:	4b7b      	ldr	r3, [pc, #492]	; (8002730 <MX_GPIO_Init+0x268>)
 8002544:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002546:	f003 0301 	and.w	r3, r3, #1
 800254a:	617b      	str	r3, [r7, #20]
 800254c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800254e:	2300      	movs	r3, #0
 8002550:	613b      	str	r3, [r7, #16]
 8002552:	4b77      	ldr	r3, [pc, #476]	; (8002730 <MX_GPIO_Init+0x268>)
 8002554:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002556:	4a76      	ldr	r2, [pc, #472]	; (8002730 <MX_GPIO_Init+0x268>)
 8002558:	f043 0302 	orr.w	r3, r3, #2
 800255c:	6313      	str	r3, [r2, #48]	; 0x30
 800255e:	4b74      	ldr	r3, [pc, #464]	; (8002730 <MX_GPIO_Init+0x268>)
 8002560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002562:	f003 0302 	and.w	r3, r3, #2
 8002566:	613b      	str	r3, [r7, #16]
 8002568:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	60fb      	str	r3, [r7, #12]
 800256e:	4b70      	ldr	r3, [pc, #448]	; (8002730 <MX_GPIO_Init+0x268>)
 8002570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002572:	4a6f      	ldr	r2, [pc, #444]	; (8002730 <MX_GPIO_Init+0x268>)
 8002574:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002578:	6313      	str	r3, [r2, #48]	; 0x30
 800257a:	4b6d      	ldr	r3, [pc, #436]	; (8002730 <MX_GPIO_Init+0x268>)
 800257c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002582:	60fb      	str	r3, [r7, #12]
 8002584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	60bb      	str	r3, [r7, #8]
 800258a:	4b69      	ldr	r3, [pc, #420]	; (8002730 <MX_GPIO_Init+0x268>)
 800258c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258e:	4a68      	ldr	r2, [pc, #416]	; (8002730 <MX_GPIO_Init+0x268>)
 8002590:	f043 0310 	orr.w	r3, r3, #16
 8002594:	6313      	str	r3, [r2, #48]	; 0x30
 8002596:	4b66      	ldr	r3, [pc, #408]	; (8002730 <MX_GPIO_Init+0x268>)
 8002598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259a:	f003 0310 	and.w	r3, r3, #16
 800259e:	60bb      	str	r3, [r7, #8]
 80025a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025a2:	2300      	movs	r3, #0
 80025a4:	607b      	str	r3, [r7, #4]
 80025a6:	4b62      	ldr	r3, [pc, #392]	; (8002730 <MX_GPIO_Init+0x268>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	4a61      	ldr	r2, [pc, #388]	; (8002730 <MX_GPIO_Init+0x268>)
 80025ac:	f043 0308 	orr.w	r3, r3, #8
 80025b0:	6313      	str	r3, [r2, #48]	; 0x30
 80025b2:	4b5f      	ldr	r3, [pc, #380]	; (8002730 <MX_GPIO_Init+0x268>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b6:	f003 0308 	and.w	r3, r3, #8
 80025ba:	607b      	str	r3, [r7, #4]
 80025bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, G_Pin|ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 80025be:	2200      	movs	r2, #0
 80025c0:	f44f 5190 	mov.w	r1, #4608	; 0x1200
 80025c4:	485b      	ldr	r0, [pc, #364]	; (8002734 <MX_GPIO_Init+0x26c>)
 80025c6:	f002 f9a5 	bl	8004914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 80025ca:	2200      	movs	r2, #0
 80025cc:	2101      	movs	r1, #1
 80025ce:	485a      	ldr	r0, [pc, #360]	; (8002738 <MX_GPIO_Init+0x270>)
 80025d0:	f002 f9a0 	bl	8004914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|A_Pin|B_Pin|LD3_Pin
 80025d4:	2200      	movs	r2, #0
 80025d6:	f244 01ff 	movw	r1, #16639	; 0x40ff
 80025da:	4858      	ldr	r0, [pc, #352]	; (800273c <MX_GPIO_Init+0x274>)
 80025dc:	f002 f99a 	bl	8004914 <HAL_GPIO_WritePin>
                          |C_Pin|D_Pin|E_Pin|F_Pin
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, DP_Pin|USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80025e0:	2200      	movs	r2, #0
 80025e2:	2142      	movs	r1, #66	; 0x42
 80025e4:	4856      	ldr	r0, [pc, #344]	; (8002740 <MX_GPIO_Init+0x278>)
 80025e6:	f002 f995 	bl	8004914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IM1_DCMOTOR_Pin|IM2_DCMOTOR_Pin|GPIO_PIN_13, GPIO_PIN_RESET);
 80025ea:	2200      	movs	r2, #0
 80025ec:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 80025f0:	4854      	ldr	r0, [pc, #336]	; (8002744 <MX_GPIO_Init+0x27c>)
 80025f2:	f002 f98f 	bl	8004914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D1_Pin|D2_Pin|D3_Pin|D4_Pin, GPIO_PIN_RESET);
 80025f6:	2200      	movs	r2, #0
 80025f8:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 80025fc:	4852      	ldr	r0, [pc, #328]	; (8002748 <MX_GPIO_Init+0x280>)
 80025fe:	f002 f989 	bl	8004914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002602:	2200      	movs	r2, #0
 8002604:	21ff      	movs	r1, #255	; 0xff
 8002606:	4851      	ldr	r0, [pc, #324]	; (800274c <MX_GPIO_Init+0x284>)
 8002608:	f002 f984 	bl	8004914 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800260c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002610:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002612:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002616:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002618:	2300      	movs	r3, #0
 800261a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800261c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002620:	4619      	mov	r1, r3
 8002622:	4849      	ldr	r0, [pc, #292]	; (8002748 <MX_GPIO_Init+0x280>)
 8002624:	f001 ffb2 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : G_Pin ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = G_Pin|ULTRASONIC_TRIGGER_Pin;
 8002628:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 800262c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800262e:	2301      	movs	r3, #1
 8002630:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002632:	2300      	movs	r3, #0
 8002634:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002636:	2300      	movs	r3, #0
 8002638:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800263a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800263e:	4619      	mov	r1, r3
 8002640:	483c      	ldr	r0, [pc, #240]	; (8002734 <MX_GPIO_Init+0x26c>)
 8002642:	f001 ffa3 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 8002646:	2301      	movs	r3, #1
 8002648:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800264a:	2301      	movs	r3, #1
 800264c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	2300      	movs	r3, #0
 8002650:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002652:	2300      	movs	r3, #0
 8002654:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 8002656:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800265a:	4619      	mov	r1, r3
 800265c:	4836      	ldr	r0, [pc, #216]	; (8002738 <MX_GPIO_Init+0x270>)
 800265e:	f001 ff95 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin A_Pin B_Pin LD3_Pin
                           C_Pin D_Pin E_Pin F_Pin
                           LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|A_Pin|B_Pin|LD3_Pin
 8002662:	f244 03ff 	movw	r3, #16639	; 0x40ff
 8002666:	627b      	str	r3, [r7, #36]	; 0x24
                          |C_Pin|D_Pin|E_Pin|F_Pin
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002668:	2301      	movs	r3, #1
 800266a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266c:	2300      	movs	r3, #0
 800266e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002670:	2300      	movs	r3, #0
 8002672:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002674:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002678:	4619      	mov	r1, r3
 800267a:	4830      	ldr	r0, [pc, #192]	; (800273c <MX_GPIO_Init+0x274>)
 800267c:	f001 ff86 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : DP_Pin USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = DP_Pin|USB_PowerSwitchOn_Pin;
 8002680:	2342      	movs	r3, #66	; 0x42
 8002682:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002684:	2301      	movs	r3, #1
 8002686:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002688:	2300      	movs	r3, #0
 800268a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800268c:	2300      	movs	r3, #0
 800268e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002690:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002694:	4619      	mov	r1, r3
 8002696:	482a      	ldr	r0, [pc, #168]	; (8002740 <MX_GPIO_Init+0x278>)
 8002698:	f001 ff78 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : IM1_DCMOTOR_Pin IM2_DCMOTOR_Pin PE13 */
  GPIO_InitStruct.Pin = IM1_DCMOTOR_Pin|IM2_DCMOTOR_Pin|GPIO_PIN_13;
 800269c:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 80026a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026a2:	2301      	movs	r3, #1
 80026a4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a6:	2300      	movs	r3, #0
 80026a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026aa:	2300      	movs	r3, #0
 80026ac:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026b2:	4619      	mov	r1, r3
 80026b4:	4823      	ldr	r0, [pc, #140]	; (8002744 <MX_GPIO_Init+0x27c>)
 80026b6:	f001 ff69 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 80026ba:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 80026be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026c0:	2300      	movs	r3, #0
 80026c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026c4:	2300      	movs	r3, #0
 80026c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026cc:	4619      	mov	r1, r3
 80026ce:	481d      	ldr	r0, [pc, #116]	; (8002744 <MX_GPIO_Init+0x27c>)
 80026d0:	f001 ff5c 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80026d4:	2380      	movs	r3, #128	; 0x80
 80026d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026d8:	2300      	movs	r3, #0
 80026da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80026e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026e4:	4619      	mov	r1, r3
 80026e6:	4816      	ldr	r0, [pc, #88]	; (8002740 <MX_GPIO_Init+0x278>)
 80026e8:	f001 ff50 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : D1_Pin D2_Pin D3_Pin D4_Pin */
  GPIO_InitStruct.Pin = D1_Pin|D2_Pin|D3_Pin|D4_Pin;
 80026ec:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 80026f0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026f2:	2301      	movs	r3, #1
 80026f4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	2300      	movs	r3, #0
 80026f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fa:	2300      	movs	r3, #0
 80026fc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002702:	4619      	mov	r1, r3
 8002704:	4810      	ldr	r0, [pc, #64]	; (8002748 <MX_GPIO_Init+0x280>)
 8002706:	f001 ff41 	bl	800458c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3
                           PD4 PD5 PD6 PD7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800270a:	23ff      	movs	r3, #255	; 0xff
 800270c:	627b      	str	r3, [r7, #36]	; 0x24
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800270e:	2301      	movs	r3, #1
 8002710:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002712:	2300      	movs	r3, #0
 8002714:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002716:	2300      	movs	r3, #0
 8002718:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800271a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800271e:	4619      	mov	r1, r3
 8002720:	480a      	ldr	r0, [pc, #40]	; (800274c <MX_GPIO_Init+0x284>)
 8002722:	f001 ff33 	bl	800458c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002726:	bf00      	nop
 8002728:	3738      	adds	r7, #56	; 0x38
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800
 8002734:	40021400 	.word	0x40021400
 8002738:	40020000 	.word	0x40020000
 800273c:	40020400 	.word	0x40020400
 8002740:	40021800 	.word	0x40021800
 8002744:	40021000 	.word	0x40021000
 8002748:	40020800 	.word	0x40020800
 800274c:	40020c00 	.word	0x40020c00

08002750 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002750:	b480      	push	{r7}
 8002752:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002754:	b672      	cpsid	i
}
 8002756:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002758:	e7fe      	b.n	8002758 <Error_Handler+0x8>
	...

0800275c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002762:	2300      	movs	r3, #0
 8002764:	607b      	str	r3, [r7, #4]
 8002766:	4b10      	ldr	r3, [pc, #64]	; (80027a8 <HAL_MspInit+0x4c>)
 8002768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276a:	4a0f      	ldr	r2, [pc, #60]	; (80027a8 <HAL_MspInit+0x4c>)
 800276c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002770:	6453      	str	r3, [r2, #68]	; 0x44
 8002772:	4b0d      	ldr	r3, [pc, #52]	; (80027a8 <HAL_MspInit+0x4c>)
 8002774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800277a:	607b      	str	r3, [r7, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	603b      	str	r3, [r7, #0]
 8002782:	4b09      	ldr	r3, [pc, #36]	; (80027a8 <HAL_MspInit+0x4c>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002786:	4a08      	ldr	r2, [pc, #32]	; (80027a8 <HAL_MspInit+0x4c>)
 8002788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800278c:	6413      	str	r3, [r2, #64]	; 0x40
 800278e:	4b06      	ldr	r3, [pc, #24]	; (80027a8 <HAL_MspInit+0x4c>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002796:	603b      	str	r3, [r7, #0]
 8002798:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800279a:	bf00      	nop
 800279c:	370c      	adds	r7, #12
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr
 80027a6:	bf00      	nop
 80027a8:	40023800 	.word	0x40023800

080027ac <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b08e      	sub	sp, #56	; 0x38
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027b4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80027b8:	2200      	movs	r2, #0
 80027ba:	601a      	str	r2, [r3, #0]
 80027bc:	605a      	str	r2, [r3, #4]
 80027be:	609a      	str	r2, [r3, #8]
 80027c0:	60da      	str	r2, [r3, #12]
 80027c2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a55      	ldr	r2, [pc, #340]	; (8002920 <HAL_ETH_MspInit+0x174>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	f040 80a4 	bne.w	8002918 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 80027d0:	2300      	movs	r3, #0
 80027d2:	623b      	str	r3, [r7, #32]
 80027d4:	4b53      	ldr	r3, [pc, #332]	; (8002924 <HAL_ETH_MspInit+0x178>)
 80027d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d8:	4a52      	ldr	r2, [pc, #328]	; (8002924 <HAL_ETH_MspInit+0x178>)
 80027da:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80027de:	6313      	str	r3, [r2, #48]	; 0x30
 80027e0:	4b50      	ldr	r3, [pc, #320]	; (8002924 <HAL_ETH_MspInit+0x178>)
 80027e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027e8:	623b      	str	r3, [r7, #32]
 80027ea:	6a3b      	ldr	r3, [r7, #32]
 80027ec:	2300      	movs	r3, #0
 80027ee:	61fb      	str	r3, [r7, #28]
 80027f0:	4b4c      	ldr	r3, [pc, #304]	; (8002924 <HAL_ETH_MspInit+0x178>)
 80027f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f4:	4a4b      	ldr	r2, [pc, #300]	; (8002924 <HAL_ETH_MspInit+0x178>)
 80027f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80027fa:	6313      	str	r3, [r2, #48]	; 0x30
 80027fc:	4b49      	ldr	r3, [pc, #292]	; (8002924 <HAL_ETH_MspInit+0x178>)
 80027fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002800:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002804:	61fb      	str	r3, [r7, #28]
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	2300      	movs	r3, #0
 800280a:	61bb      	str	r3, [r7, #24]
 800280c:	4b45      	ldr	r3, [pc, #276]	; (8002924 <HAL_ETH_MspInit+0x178>)
 800280e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002810:	4a44      	ldr	r2, [pc, #272]	; (8002924 <HAL_ETH_MspInit+0x178>)
 8002812:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8002816:	6313      	str	r3, [r2, #48]	; 0x30
 8002818:	4b42      	ldr	r3, [pc, #264]	; (8002924 <HAL_ETH_MspInit+0x178>)
 800281a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002820:	61bb      	str	r3, [r7, #24]
 8002822:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002824:	2300      	movs	r3, #0
 8002826:	617b      	str	r3, [r7, #20]
 8002828:	4b3e      	ldr	r3, [pc, #248]	; (8002924 <HAL_ETH_MspInit+0x178>)
 800282a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282c:	4a3d      	ldr	r2, [pc, #244]	; (8002924 <HAL_ETH_MspInit+0x178>)
 800282e:	f043 0304 	orr.w	r3, r3, #4
 8002832:	6313      	str	r3, [r2, #48]	; 0x30
 8002834:	4b3b      	ldr	r3, [pc, #236]	; (8002924 <HAL_ETH_MspInit+0x178>)
 8002836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002838:	f003 0304 	and.w	r3, r3, #4
 800283c:	617b      	str	r3, [r7, #20]
 800283e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002840:	2300      	movs	r3, #0
 8002842:	613b      	str	r3, [r7, #16]
 8002844:	4b37      	ldr	r3, [pc, #220]	; (8002924 <HAL_ETH_MspInit+0x178>)
 8002846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002848:	4a36      	ldr	r2, [pc, #216]	; (8002924 <HAL_ETH_MspInit+0x178>)
 800284a:	f043 0301 	orr.w	r3, r3, #1
 800284e:	6313      	str	r3, [r2, #48]	; 0x30
 8002850:	4b34      	ldr	r3, [pc, #208]	; (8002924 <HAL_ETH_MspInit+0x178>)
 8002852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002854:	f003 0301 	and.w	r3, r3, #1
 8002858:	613b      	str	r3, [r7, #16]
 800285a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800285c:	2300      	movs	r3, #0
 800285e:	60fb      	str	r3, [r7, #12]
 8002860:	4b30      	ldr	r3, [pc, #192]	; (8002924 <HAL_ETH_MspInit+0x178>)
 8002862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002864:	4a2f      	ldr	r2, [pc, #188]	; (8002924 <HAL_ETH_MspInit+0x178>)
 8002866:	f043 0302 	orr.w	r3, r3, #2
 800286a:	6313      	str	r3, [r2, #48]	; 0x30
 800286c:	4b2d      	ldr	r3, [pc, #180]	; (8002924 <HAL_ETH_MspInit+0x178>)
 800286e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002870:	f003 0302 	and.w	r3, r3, #2
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002878:	2300      	movs	r3, #0
 800287a:	60bb      	str	r3, [r7, #8]
 800287c:	4b29      	ldr	r3, [pc, #164]	; (8002924 <HAL_ETH_MspInit+0x178>)
 800287e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002880:	4a28      	ldr	r2, [pc, #160]	; (8002924 <HAL_ETH_MspInit+0x178>)
 8002882:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002886:	6313      	str	r3, [r2, #48]	; 0x30
 8002888:	4b26      	ldr	r3, [pc, #152]	; (8002924 <HAL_ETH_MspInit+0x178>)
 800288a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002890:	60bb      	str	r3, [r7, #8]
 8002892:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002894:	2332      	movs	r3, #50	; 0x32
 8002896:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002898:	2302      	movs	r3, #2
 800289a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	2300      	movs	r3, #0
 800289e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a0:	2303      	movs	r3, #3
 80028a2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028a4:	230b      	movs	r3, #11
 80028a6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028a8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028ac:	4619      	mov	r1, r3
 80028ae:	481e      	ldr	r0, [pc, #120]	; (8002928 <HAL_ETH_MspInit+0x17c>)
 80028b0:	f001 fe6c 	bl	800458c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80028b4:	2386      	movs	r3, #134	; 0x86
 80028b6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028b8:	2302      	movs	r3, #2
 80028ba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028bc:	2300      	movs	r3, #0
 80028be:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028c0:	2303      	movs	r3, #3
 80028c2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028c4:	230b      	movs	r3, #11
 80028c6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028cc:	4619      	mov	r1, r3
 80028ce:	4817      	ldr	r0, [pc, #92]	; (800292c <HAL_ETH_MspInit+0x180>)
 80028d0:	f001 fe5c 	bl	800458c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80028d4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028da:	2302      	movs	r3, #2
 80028dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028de:	2300      	movs	r3, #0
 80028e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028e2:	2303      	movs	r3, #3
 80028e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80028e6:	230b      	movs	r3, #11
 80028e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80028ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80028ee:	4619      	mov	r1, r3
 80028f0:	480f      	ldr	r0, [pc, #60]	; (8002930 <HAL_ETH_MspInit+0x184>)
 80028f2:	f001 fe4b 	bl	800458c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80028f6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80028fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fc:	2302      	movs	r3, #2
 80028fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002904:	2303      	movs	r3, #3
 8002906:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002908:	230b      	movs	r3, #11
 800290a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800290c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002910:	4619      	mov	r1, r3
 8002912:	4808      	ldr	r0, [pc, #32]	; (8002934 <HAL_ETH_MspInit+0x188>)
 8002914:	f001 fe3a 	bl	800458c <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8002918:	bf00      	nop
 800291a:	3738      	adds	r7, #56	; 0x38
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40028000 	.word	0x40028000
 8002924:	40023800 	.word	0x40023800
 8002928:	40020800 	.word	0x40020800
 800292c:	40020000 	.word	0x40020000
 8002930:	40020400 	.word	0x40020400
 8002934:	40021800 	.word	0x40021800

08002938 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b08a      	sub	sp, #40	; 0x28
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002940:	f107 0314 	add.w	r3, r7, #20
 8002944:	2200      	movs	r2, #0
 8002946:	601a      	str	r2, [r3, #0]
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	609a      	str	r2, [r3, #8]
 800294c:	60da      	str	r2, [r3, #12]
 800294e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	4a19      	ldr	r2, [pc, #100]	; (80029bc <HAL_I2C_MspInit+0x84>)
 8002956:	4293      	cmp	r3, r2
 8002958:	d12c      	bne.n	80029b4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800295a:	2300      	movs	r3, #0
 800295c:	613b      	str	r3, [r7, #16]
 800295e:	4b18      	ldr	r3, [pc, #96]	; (80029c0 <HAL_I2C_MspInit+0x88>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002962:	4a17      	ldr	r2, [pc, #92]	; (80029c0 <HAL_I2C_MspInit+0x88>)
 8002964:	f043 0302 	orr.w	r3, r3, #2
 8002968:	6313      	str	r3, [r2, #48]	; 0x30
 800296a:	4b15      	ldr	r3, [pc, #84]	; (80029c0 <HAL_I2C_MspInit+0x88>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	f003 0302 	and.w	r3, r3, #2
 8002972:	613b      	str	r3, [r7, #16]
 8002974:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002976:	f44f 7340 	mov.w	r3, #768	; 0x300
 800297a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800297c:	2312      	movs	r3, #18
 800297e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002980:	2300      	movs	r3, #0
 8002982:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002984:	2303      	movs	r3, #3
 8002986:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002988:	2304      	movs	r3, #4
 800298a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800298c:	f107 0314 	add.w	r3, r7, #20
 8002990:	4619      	mov	r1, r3
 8002992:	480c      	ldr	r0, [pc, #48]	; (80029c4 <HAL_I2C_MspInit+0x8c>)
 8002994:	f001 fdfa 	bl	800458c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002998:	2300      	movs	r3, #0
 800299a:	60fb      	str	r3, [r7, #12]
 800299c:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <HAL_I2C_MspInit+0x88>)
 800299e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a0:	4a07      	ldr	r2, [pc, #28]	; (80029c0 <HAL_I2C_MspInit+0x88>)
 80029a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029a6:	6413      	str	r3, [r2, #64]	; 0x40
 80029a8:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <HAL_I2C_MspInit+0x88>)
 80029aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80029b4:	bf00      	nop
 80029b6:	3728      	adds	r7, #40	; 0x28
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40005400 	.word	0x40005400
 80029c0:	40023800 	.word	0x40023800
 80029c4:	40020400 	.word	0x40020400

080029c8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08e      	sub	sp, #56	; 0x38
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029d0:	f107 0308 	add.w	r3, r7, #8
 80029d4:	2230      	movs	r2, #48	; 0x30
 80029d6:	2100      	movs	r1, #0
 80029d8:	4618      	mov	r0, r3
 80029da:	f006 ff61 	bl	80098a0 <memset>
  if(hrtc->Instance==RTC)
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a0c      	ldr	r2, [pc, #48]	; (8002a14 <HAL_RTC_MspInit+0x4c>)
 80029e4:	4293      	cmp	r3, r2
 80029e6:	d111      	bne.n	8002a0c <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80029e8:	2320      	movs	r3, #32
 80029ea:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80029ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029f0:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029f2:	f107 0308 	add.w	r3, r7, #8
 80029f6:	4618      	mov	r0, r3
 80029f8:	f003 fa22 	bl	8005e40 <HAL_RCCEx_PeriphCLKConfig>
 80029fc:	4603      	mov	r3, r0
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d001      	beq.n	8002a06 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002a02:	f7ff fea5 	bl	8002750 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002a06:	4b04      	ldr	r3, [pc, #16]	; (8002a18 <HAL_RTC_MspInit+0x50>)
 8002a08:	2201      	movs	r2, #1
 8002a0a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8002a0c:	bf00      	nop
 8002a0e:	3738      	adds	r7, #56	; 0x38
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40002800 	.word	0x40002800
 8002a18:	42470e3c 	.word	0x42470e3c

08002a1c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	b084      	sub	sp, #16
 8002a20:	af00      	add	r7, sp, #0
 8002a22:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a2c:	d115      	bne.n	8002a5a <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]
 8002a32:	4b0c      	ldr	r3, [pc, #48]	; (8002a64 <HAL_TIM_PWM_MspInit+0x48>)
 8002a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a36:	4a0b      	ldr	r2, [pc, #44]	; (8002a64 <HAL_TIM_PWM_MspInit+0x48>)
 8002a38:	f043 0301 	orr.w	r3, r3, #1
 8002a3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002a3e:	4b09      	ldr	r3, [pc, #36]	; (8002a64 <HAL_TIM_PWM_MspInit+0x48>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	2100      	movs	r1, #0
 8002a4e:	201c      	movs	r0, #28
 8002a50:	f001 f9ab 	bl	8003daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002a54:	201c      	movs	r0, #28
 8002a56:	f001 f9c4 	bl	8003de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002a5a:	bf00      	nop
 8002a5c:	3710      	adds	r7, #16
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	40023800 	.word	0x40023800

08002a68 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b08e      	sub	sp, #56	; 0x38
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002a74:	2200      	movs	r2, #0
 8002a76:	601a      	str	r2, [r3, #0]
 8002a78:	605a      	str	r2, [r3, #4]
 8002a7a:	609a      	str	r2, [r3, #8]
 8002a7c:	60da      	str	r2, [r3, #12]
 8002a7e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a55      	ldr	r2, [pc, #340]	; (8002bdc <HAL_TIM_Base_MspInit+0x174>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d134      	bne.n	8002af4 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	623b      	str	r3, [r7, #32]
 8002a8e:	4b54      	ldr	r3, [pc, #336]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a92:	4a53      	ldr	r2, [pc, #332]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002a94:	f043 0302 	orr.w	r3, r3, #2
 8002a98:	6413      	str	r3, [r2, #64]	; 0x40
 8002a9a:	4b51      	ldr	r3, [pc, #324]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002a9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9e:	f003 0302 	and.w	r3, r3, #2
 8002aa2:	623b      	str	r3, [r7, #32]
 8002aa4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	61fb      	str	r3, [r7, #28]
 8002aaa:	4b4d      	ldr	r3, [pc, #308]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aae:	4a4c      	ldr	r2, [pc, #304]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002ab0:	f043 0301 	orr.w	r3, r3, #1
 8002ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ab6:	4b4a      	ldr	r3, [pc, #296]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aba:	f003 0301 	and.w	r3, r3, #1
 8002abe:	61fb      	str	r3, [r7, #28]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 8002ac2:	2340      	movs	r3, #64	; 0x40
 8002ac4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ac6:	2302      	movs	r3, #2
 8002ac8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aca:	2300      	movs	r3, #0
 8002acc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ace:	2300      	movs	r3, #0
 8002ad0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002ad2:	2302      	movs	r3, #2
 8002ad4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 8002ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002ada:	4619      	mov	r1, r3
 8002adc:	4841      	ldr	r0, [pc, #260]	; (8002be4 <HAL_TIM_Base_MspInit+0x17c>)
 8002ade:	f001 fd55 	bl	800458c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	201d      	movs	r0, #29
 8002ae8:	f001 f95f 	bl	8003daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002aec:	201d      	movs	r0, #29
 8002aee:	f001 f978 	bl	8003de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8002af2:	e06e      	b.n	8002bd2 <HAL_TIM_Base_MspInit+0x16a>
  else if(htim_base->Instance==TIM4)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a3b      	ldr	r2, [pc, #236]	; (8002be8 <HAL_TIM_Base_MspInit+0x180>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d116      	bne.n	8002b2c <HAL_TIM_Base_MspInit+0xc4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002afe:	2300      	movs	r3, #0
 8002b00:	61bb      	str	r3, [r7, #24]
 8002b02:	4b37      	ldr	r3, [pc, #220]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b06:	4a36      	ldr	r2, [pc, #216]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b08:	f043 0304 	orr.w	r3, r3, #4
 8002b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b0e:	4b34      	ldr	r3, [pc, #208]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f003 0304 	and.w	r3, r3, #4
 8002b16:	61bb      	str	r3, [r7, #24]
 8002b18:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	2100      	movs	r1, #0
 8002b1e:	201e      	movs	r0, #30
 8002b20:	f001 f943 	bl	8003daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002b24:	201e      	movs	r0, #30
 8002b26:	f001 f95c 	bl	8003de2 <HAL_NVIC_EnableIRQ>
}
 8002b2a:	e052      	b.n	8002bd2 <HAL_TIM_Base_MspInit+0x16a>
  else if(htim_base->Instance==TIM5)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a2e      	ldr	r2, [pc, #184]	; (8002bec <HAL_TIM_Base_MspInit+0x184>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d116      	bne.n	8002b64 <HAL_TIM_Base_MspInit+0xfc>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	4b29      	ldr	r3, [pc, #164]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b3e:	4a28      	ldr	r2, [pc, #160]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b40:	f043 0308 	orr.w	r3, r3, #8
 8002b44:	6413      	str	r3, [r2, #64]	; 0x40
 8002b46:	4b26      	ldr	r3, [pc, #152]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	f003 0308 	and.w	r3, r3, #8
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002b52:	2200      	movs	r2, #0
 8002b54:	2100      	movs	r1, #0
 8002b56:	2032      	movs	r0, #50	; 0x32
 8002b58:	f001 f927 	bl	8003daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002b5c:	2032      	movs	r0, #50	; 0x32
 8002b5e:	f001 f940 	bl	8003de2 <HAL_NVIC_EnableIRQ>
}
 8002b62:	e036      	b.n	8002bd2 <HAL_TIM_Base_MspInit+0x16a>
  else if(htim_base->Instance==TIM10)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a21      	ldr	r2, [pc, #132]	; (8002bf0 <HAL_TIM_Base_MspInit+0x188>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d116      	bne.n	8002b9c <HAL_TIM_Base_MspInit+0x134>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	613b      	str	r3, [r7, #16]
 8002b72:	4b1b      	ldr	r3, [pc, #108]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b76:	4a1a      	ldr	r2, [pc, #104]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b78:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b7e:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b86:	613b      	str	r3, [r7, #16]
 8002b88:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	2100      	movs	r1, #0
 8002b8e:	2019      	movs	r0, #25
 8002b90:	f001 f90b 	bl	8003daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002b94:	2019      	movs	r0, #25
 8002b96:	f001 f924 	bl	8003de2 <HAL_NVIC_EnableIRQ>
}
 8002b9a:	e01a      	b.n	8002bd2 <HAL_TIM_Base_MspInit+0x16a>
  else if(htim_base->Instance==TIM11)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	4a14      	ldr	r2, [pc, #80]	; (8002bf4 <HAL_TIM_Base_MspInit+0x18c>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d115      	bne.n	8002bd2 <HAL_TIM_Base_MspInit+0x16a>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60fb      	str	r3, [r7, #12]
 8002baa:	4b0d      	ldr	r3, [pc, #52]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bae:	4a0c      	ldr	r2, [pc, #48]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002bb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002bb4:	6453      	str	r3, [r2, #68]	; 0x44
 8002bb6:	4b0a      	ldr	r3, [pc, #40]	; (8002be0 <HAL_TIM_Base_MspInit+0x178>)
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002bbe:	60fb      	str	r3, [r7, #12]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	2100      	movs	r1, #0
 8002bc6:	201a      	movs	r0, #26
 8002bc8:	f001 f8ef 	bl	8003daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002bcc:	201a      	movs	r0, #26
 8002bce:	f001 f908 	bl	8003de2 <HAL_NVIC_EnableIRQ>
}
 8002bd2:	bf00      	nop
 8002bd4:	3738      	adds	r7, #56	; 0x38
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}
 8002bda:	bf00      	nop
 8002bdc:	40000400 	.word	0x40000400
 8002be0:	40023800 	.word	0x40023800
 8002be4:	40020000 	.word	0x40020000
 8002be8:	40000800 	.word	0x40000800
 8002bec:	40000c00 	.word	0x40000c00
 8002bf0:	40014400 	.word	0x40014400
 8002bf4:	40014800 	.word	0x40014800

08002bf8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b08a      	sub	sp, #40	; 0x28
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c00:	f107 0314 	add.w	r3, r7, #20
 8002c04:	2200      	movs	r2, #0
 8002c06:	601a      	str	r2, [r3, #0]
 8002c08:	605a      	str	r2, [r3, #4]
 8002c0a:	609a      	str	r2, [r3, #8]
 8002c0c:	60da      	str	r2, [r3, #12]
 8002c0e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c18:	d11e      	bne.n	8002c58 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	4b34      	ldr	r3, [pc, #208]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	4a33      	ldr	r2, [pc, #204]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002c24:	f043 0301 	orr.w	r3, r3, #1
 8002c28:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2a:	4b31      	ldr	r3, [pc, #196]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	f003 0301 	and.w	r3, r3, #1
 8002c32:	613b      	str	r3, [r7, #16]
 8002c34:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = TIM2_CH1_SERVO_Pin;
 8002c36:	2320      	movs	r3, #32
 8002c38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c42:	2300      	movs	r3, #0
 8002c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c46:	2301      	movs	r3, #1
 8002c48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TIM2_CH1_SERVO_GPIO_Port, &GPIO_InitStruct);
 8002c4a:	f107 0314 	add.w	r3, r7, #20
 8002c4e:	4619      	mov	r1, r3
 8002c50:	4828      	ldr	r0, [pc, #160]	; (8002cf4 <HAL_TIM_MspPostInit+0xfc>)
 8002c52:	f001 fc9b 	bl	800458c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 8002c56:	e047      	b.n	8002ce8 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM4)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a26      	ldr	r2, [pc, #152]	; (8002cf8 <HAL_TIM_MspPostInit+0x100>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d11f      	bne.n	8002ca2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002c62:	2300      	movs	r3, #0
 8002c64:	60fb      	str	r3, [r7, #12]
 8002c66:	4b22      	ldr	r3, [pc, #136]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6a:	4a21      	ldr	r2, [pc, #132]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002c6c:	f043 0308 	orr.w	r3, r3, #8
 8002c70:	6313      	str	r3, [r2, #48]	; 0x30
 8002c72:	4b1f      	ldr	r3, [pc, #124]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c76:	f003 0308 	and.w	r3, r3, #8
 8002c7a:	60fb      	str	r3, [r7, #12]
 8002c7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002c7e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c84:	2302      	movs	r3, #2
 8002c86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002c90:	2302      	movs	r3, #2
 8002c92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c94:	f107 0314 	add.w	r3, r7, #20
 8002c98:	4619      	mov	r1, r3
 8002c9a:	4818      	ldr	r0, [pc, #96]	; (8002cfc <HAL_TIM_MspPostInit+0x104>)
 8002c9c:	f001 fc76 	bl	800458c <HAL_GPIO_Init>
}
 8002ca0:	e022      	b.n	8002ce8 <HAL_TIM_MspPostInit+0xf0>
  else if(htim->Instance==TIM5)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a16      	ldr	r2, [pc, #88]	; (8002d00 <HAL_TIM_MspPostInit+0x108>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d11d      	bne.n	8002ce8 <HAL_TIM_MspPostInit+0xf0>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002cac:	2300      	movs	r3, #0
 8002cae:	60bb      	str	r3, [r7, #8]
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb4:	4a0e      	ldr	r2, [pc, #56]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002cb6:	f043 0301 	orr.w	r3, r3, #1
 8002cba:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	; (8002cf0 <HAL_TIM_MspPostInit+0xf8>)
 8002cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc0:	f003 0301 	and.w	r3, r3, #1
 8002cc4:	60bb      	str	r3, [r7, #8]
 8002cc6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002cc8:	2308      	movs	r3, #8
 8002cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ccc:	2302      	movs	r3, #2
 8002cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002cd8:	2302      	movs	r3, #2
 8002cda:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cdc:	f107 0314 	add.w	r3, r7, #20
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	4804      	ldr	r0, [pc, #16]	; (8002cf4 <HAL_TIM_MspPostInit+0xfc>)
 8002ce4:	f001 fc52 	bl	800458c <HAL_GPIO_Init>
}
 8002ce8:	bf00      	nop
 8002cea:	3728      	adds	r7, #40	; 0x28
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bd80      	pop	{r7, pc}
 8002cf0:	40023800 	.word	0x40023800
 8002cf4:	40020000 	.word	0x40020000
 8002cf8:	40000800 	.word	0x40000800
 8002cfc:	40020c00 	.word	0x40020c00
 8002d00:	40000c00 	.word	0x40000c00

08002d04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08c      	sub	sp, #48	; 0x30
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d0c:	f107 031c 	add.w	r3, r7, #28
 8002d10:	2200      	movs	r2, #0
 8002d12:	601a      	str	r2, [r3, #0]
 8002d14:	605a      	str	r2, [r3, #4]
 8002d16:	609a      	str	r2, [r3, #8]
 8002d18:	60da      	str	r2, [r3, #12]
 8002d1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a3a      	ldr	r2, [pc, #232]	; (8002e0c <HAL_UART_MspInit+0x108>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d135      	bne.n	8002d92 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d26:	2300      	movs	r3, #0
 8002d28:	61bb      	str	r3, [r7, #24]
 8002d2a:	4b39      	ldr	r3, [pc, #228]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	4a38      	ldr	r2, [pc, #224]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002d30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d34:	6413      	str	r3, [r2, #64]	; 0x40
 8002d36:	4b36      	ldr	r3, [pc, #216]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d3e:	61bb      	str	r3, [r7, #24]
 8002d40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	617b      	str	r3, [r7, #20]
 8002d46:	4b32      	ldr	r3, [pc, #200]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4a:	4a31      	ldr	r2, [pc, #196]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002d4c:	f043 0308 	orr.w	r3, r3, #8
 8002d50:	6313      	str	r3, [r2, #48]	; 0x30
 8002d52:	4b2f      	ldr	r3, [pc, #188]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	f003 0308 	and.w	r3, r3, #8
 8002d5a:	617b      	str	r3, [r7, #20]
 8002d5c:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002d5e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d64:	2302      	movs	r3, #2
 8002d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002d70:	2307      	movs	r3, #7
 8002d72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d74:	f107 031c 	add.w	r3, r7, #28
 8002d78:	4619      	mov	r1, r3
 8002d7a:	4826      	ldr	r0, [pc, #152]	; (8002e14 <HAL_UART_MspInit+0x110>)
 8002d7c:	f001 fc06 	bl	800458c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002d80:	2200      	movs	r2, #0
 8002d82:	2100      	movs	r1, #0
 8002d84:	2027      	movs	r0, #39	; 0x27
 8002d86:	f001 f810 	bl	8003daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002d8a:	2027      	movs	r0, #39	; 0x27
 8002d8c:	f001 f829 	bl	8003de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002d90:	e038      	b.n	8002e04 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	4a20      	ldr	r2, [pc, #128]	; (8002e18 <HAL_UART_MspInit+0x114>)
 8002d98:	4293      	cmp	r3, r2
 8002d9a:	d133      	bne.n	8002e04 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	613b      	str	r3, [r7, #16]
 8002da0:	4b1b      	ldr	r3, [pc, #108]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002da2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da4:	4a1a      	ldr	r2, [pc, #104]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002da6:	f043 0320 	orr.w	r3, r3, #32
 8002daa:	6453      	str	r3, [r2, #68]	; 0x44
 8002dac:	4b18      	ldr	r3, [pc, #96]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002dae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002db0:	f003 0320 	and.w	r3, r3, #32
 8002db4:	613b      	str	r3, [r7, #16]
 8002db6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002db8:	2300      	movs	r3, #0
 8002dba:	60fb      	str	r3, [r7, #12]
 8002dbc:	4b14      	ldr	r3, [pc, #80]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc0:	4a13      	ldr	r2, [pc, #76]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002dc2:	f043 0304 	orr.w	r3, r3, #4
 8002dc6:	6313      	str	r3, [r2, #48]	; 0x30
 8002dc8:	4b11      	ldr	r3, [pc, #68]	; (8002e10 <HAL_UART_MspInit+0x10c>)
 8002dca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dcc:	f003 0304 	and.w	r3, r3, #4
 8002dd0:	60fb      	str	r3, [r7, #12]
 8002dd2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002dd4:	23c0      	movs	r3, #192	; 0xc0
 8002dd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dd8:	2302      	movs	r3, #2
 8002dda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ddc:	2300      	movs	r3, #0
 8002dde:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002de0:	2303      	movs	r3, #3
 8002de2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002de4:	2308      	movs	r3, #8
 8002de6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002de8:	f107 031c 	add.w	r3, r7, #28
 8002dec:	4619      	mov	r1, r3
 8002dee:	480b      	ldr	r0, [pc, #44]	; (8002e1c <HAL_UART_MspInit+0x118>)
 8002df0:	f001 fbcc 	bl	800458c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002df4:	2200      	movs	r2, #0
 8002df6:	2100      	movs	r1, #0
 8002df8:	2047      	movs	r0, #71	; 0x47
 8002dfa:	f000 ffd6 	bl	8003daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002dfe:	2047      	movs	r0, #71	; 0x47
 8002e00:	f000 ffef 	bl	8003de2 <HAL_NVIC_EnableIRQ>
}
 8002e04:	bf00      	nop
 8002e06:	3730      	adds	r7, #48	; 0x30
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	bd80      	pop	{r7, pc}
 8002e0c:	40004800 	.word	0x40004800
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40020c00 	.word	0x40020c00
 8002e18:	40011400 	.word	0x40011400
 8002e1c:	40020800 	.word	0x40020800

08002e20 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b08a      	sub	sp, #40	; 0x28
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e28:	f107 0314 	add.w	r3, r7, #20
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	605a      	str	r2, [r3, #4]
 8002e32:	609a      	str	r2, [r3, #8]
 8002e34:	60da      	str	r2, [r3, #12]
 8002e36:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e40:	d13f      	bne.n	8002ec2 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e42:	2300      	movs	r3, #0
 8002e44:	613b      	str	r3, [r7, #16]
 8002e46:	4b21      	ldr	r3, [pc, #132]	; (8002ecc <HAL_PCD_MspInit+0xac>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e4a:	4a20      	ldr	r2, [pc, #128]	; (8002ecc <HAL_PCD_MspInit+0xac>)
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	6313      	str	r3, [r2, #48]	; 0x30
 8002e52:	4b1e      	ldr	r3, [pc, #120]	; (8002ecc <HAL_PCD_MspInit+0xac>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	613b      	str	r3, [r7, #16]
 8002e5c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002e5e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e64:	2302      	movs	r3, #2
 8002e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e68:	2300      	movs	r3, #0
 8002e6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e6c:	2303      	movs	r3, #3
 8002e6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002e70:	230a      	movs	r3, #10
 8002e72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e74:	f107 0314 	add.w	r3, r7, #20
 8002e78:	4619      	mov	r1, r3
 8002e7a:	4815      	ldr	r0, [pc, #84]	; (8002ed0 <HAL_PCD_MspInit+0xb0>)
 8002e7c:	f001 fb86 	bl	800458c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8002e80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002e84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002e8e:	f107 0314 	add.w	r3, r7, #20
 8002e92:	4619      	mov	r1, r3
 8002e94:	480e      	ldr	r0, [pc, #56]	; (8002ed0 <HAL_PCD_MspInit+0xb0>)
 8002e96:	f001 fb79 	bl	800458c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8002e9a:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <HAL_PCD_MspInit+0xac>)
 8002e9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e9e:	4a0b      	ldr	r2, [pc, #44]	; (8002ecc <HAL_PCD_MspInit+0xac>)
 8002ea0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002ea4:	6353      	str	r3, [r2, #52]	; 0x34
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	60fb      	str	r3, [r7, #12]
 8002eaa:	4b08      	ldr	r3, [pc, #32]	; (8002ecc <HAL_PCD_MspInit+0xac>)
 8002eac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eae:	4a07      	ldr	r2, [pc, #28]	; (8002ecc <HAL_PCD_MspInit+0xac>)
 8002eb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002eb4:	6453      	str	r3, [r2, #68]	; 0x44
 8002eb6:	4b05      	ldr	r3, [pc, #20]	; (8002ecc <HAL_PCD_MspInit+0xac>)
 8002eb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ebe:	60fb      	str	r3, [r7, #12]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8002ec2:	bf00      	nop
 8002ec4:	3728      	adds	r7, #40	; 0x28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	40023800 	.word	0x40023800
 8002ed0:	40020000 	.word	0x40020000

08002ed4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ed4:	b480      	push	{r7}
 8002ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002ed8:	e7fe      	b.n	8002ed8 <NMI_Handler+0x4>

08002eda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eda:	b480      	push	{r7}
 8002edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002ede:	e7fe      	b.n	8002ede <HardFault_Handler+0x4>

08002ee0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ee4:	e7fe      	b.n	8002ee4 <MemManage_Handler+0x4>

08002ee6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eea:	e7fe      	b.n	8002eea <BusFault_Handler+0x4>

08002eec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002eec:	b480      	push	{r7}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ef0:	e7fe      	b.n	8002ef0 <UsageFault_Handler+0x4>

08002ef2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ef2:	b480      	push	{r7}
 8002ef4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ef6:	bf00      	nop
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f00:	b480      	push	{r7}
 8002f02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr

08002f0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f0e:	b480      	push	{r7}
 8002f10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f12:	bf00      	nop
 8002f14:	46bd      	mov	sp, r7
 8002f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f1a:	4770      	bx	lr

08002f1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f1c:	b580      	push	{r7, lr}
 8002f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f20:	f000 fe24 	bl	8003b6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_Handler(); // ADD_GYUWON_231006 / ?? ??? ? ??
 8002f24:	f7fe fe32 	bl	8001b8c <HAL_SYSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002f28:	bf00      	nop
 8002f2a:	bd80      	pop	{r7, pc}

08002f2c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002f30:	4802      	ldr	r0, [pc, #8]	; (8002f3c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002f32:	f004 f8b3 	bl	800709c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002f36:	bf00      	nop
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	200004dc 	.word	0x200004dc

08002f40 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002f44:	4802      	ldr	r0, [pc, #8]	; (8002f50 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002f46:	f004 f8a9 	bl	800709c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002f4a:	bf00      	nop
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	20000524 	.word	0x20000524

08002f54 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002f58:	4802      	ldr	r0, [pc, #8]	; (8002f64 <TIM2_IRQHandler+0x10>)
 8002f5a:	f004 f89f 	bl	800709c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002f5e:	bf00      	nop
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	200003bc 	.word	0x200003bc

08002f68 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002f6c:	4802      	ldr	r0, [pc, #8]	; (8002f78 <TIM3_IRQHandler+0x10>)
 8002f6e:	f004 f895 	bl	800709c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002f72:	bf00      	nop
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	20000404 	.word	0x20000404

08002f7c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002f80:	4802      	ldr	r0, [pc, #8]	; (8002f8c <TIM4_IRQHandler+0x10>)
 8002f82:	f004 f88b 	bl	800709c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002f86:	bf00      	nop
 8002f88:	bd80      	pop	{r7, pc}
 8002f8a:	bf00      	nop
 8002f8c:	2000044c 	.word	0x2000044c

08002f90 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002f94:	4802      	ldr	r0, [pc, #8]	; (8002fa0 <USART3_IRQHandler+0x10>)
 8002f96:	f005 f9eb 	bl	8008370 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002f9a:	bf00      	nop
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	2000056c 	.word	0x2000056c

08002fa4 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002fa8:	4802      	ldr	r0, [pc, #8]	; (8002fb4 <TIM5_IRQHandler+0x10>)
 8002faa:	f004 f877 	bl	800709c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002fae:	bf00      	nop
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	20000494 	.word	0x20000494

08002fb8 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002fbc:	4802      	ldr	r0, [pc, #8]	; (8002fc8 <USART6_IRQHandler+0x10>)
 8002fbe:	f005 f9d7 	bl	8008370 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002fc2:	bf00      	nop
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	200005b0 	.word	0x200005b0

08002fcc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	60f8      	str	r0, [r7, #12]
 8002fd4:	60b9      	str	r1, [r7, #8]
 8002fd6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fd8:	2300      	movs	r3, #0
 8002fda:	617b      	str	r3, [r7, #20]
 8002fdc:	e00a      	b.n	8002ff4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002fde:	f3af 8000 	nop.w
 8002fe2:	4601      	mov	r1, r0
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	1c5a      	adds	r2, r3, #1
 8002fe8:	60ba      	str	r2, [r7, #8]
 8002fea:	b2ca      	uxtb	r2, r1
 8002fec:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	3301      	adds	r3, #1
 8002ff2:	617b      	str	r3, [r7, #20]
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	dbf0      	blt.n	8002fde <_read+0x12>
  }

  return len;
 8002ffc:	687b      	ldr	r3, [r7, #4]
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	3718      	adds	r7, #24
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}

08003006 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003006:	b580      	push	{r7, lr}
 8003008:	b086      	sub	sp, #24
 800300a:	af00      	add	r7, sp, #0
 800300c:	60f8      	str	r0, [r7, #12]
 800300e:	60b9      	str	r1, [r7, #8]
 8003010:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003012:	2300      	movs	r3, #0
 8003014:	617b      	str	r3, [r7, #20]
 8003016:	e009      	b.n	800302c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	1c5a      	adds	r2, r3, #1
 800301c:	60ba      	str	r2, [r7, #8]
 800301e:	781b      	ldrb	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7fe fdf9 	bl	8001c18 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	3301      	adds	r3, #1
 800302a:	617b      	str	r3, [r7, #20]
 800302c:	697a      	ldr	r2, [r7, #20]
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	429a      	cmp	r2, r3
 8003032:	dbf1      	blt.n	8003018 <_write+0x12>
  }
  return len;
 8003034:	687b      	ldr	r3, [r7, #4]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3718      	adds	r7, #24
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <_close>:

int _close(int file)
{
 800303e:	b480      	push	{r7}
 8003040:	b083      	sub	sp, #12
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003046:	f04f 33ff 	mov.w	r3, #4294967295
}
 800304a:	4618      	mov	r0, r3
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
 800305e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003066:	605a      	str	r2, [r3, #4]
  return 0;
 8003068:	2300      	movs	r3, #0
}
 800306a:	4618      	mov	r0, r3
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <_isatty>:

int _isatty(int file)
{
 8003076:	b480      	push	{r7}
 8003078:	b083      	sub	sp, #12
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800307e:	2301      	movs	r3, #1
}
 8003080:	4618      	mov	r0, r3
 8003082:	370c      	adds	r7, #12
 8003084:	46bd      	mov	sp, r7
 8003086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308a:	4770      	bx	lr

0800308c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800308c:	b480      	push	{r7}
 800308e:	b085      	sub	sp, #20
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003098:	2300      	movs	r3, #0
}
 800309a:	4618      	mov	r0, r3
 800309c:	3714      	adds	r7, #20
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
	...

080030a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b086      	sub	sp, #24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030b0:	4a14      	ldr	r2, [pc, #80]	; (8003104 <_sbrk+0x5c>)
 80030b2:	4b15      	ldr	r3, [pc, #84]	; (8003108 <_sbrk+0x60>)
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030bc:	4b13      	ldr	r3, [pc, #76]	; (800310c <_sbrk+0x64>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d102      	bne.n	80030ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030c4:	4b11      	ldr	r3, [pc, #68]	; (800310c <_sbrk+0x64>)
 80030c6:	4a12      	ldr	r2, [pc, #72]	; (8003110 <_sbrk+0x68>)
 80030c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030ca:	4b10      	ldr	r3, [pc, #64]	; (800310c <_sbrk+0x64>)
 80030cc:	681a      	ldr	r2, [r3, #0]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	4413      	add	r3, r2
 80030d2:	693a      	ldr	r2, [r7, #16]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d207      	bcs.n	80030e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030d8:	f006 fbb8 	bl	800984c <__errno>
 80030dc:	4603      	mov	r3, r0
 80030de:	220c      	movs	r2, #12
 80030e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030e2:	f04f 33ff 	mov.w	r3, #4294967295
 80030e6:	e009      	b.n	80030fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030e8:	4b08      	ldr	r3, [pc, #32]	; (800310c <_sbrk+0x64>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030ee:	4b07      	ldr	r3, [pc, #28]	; (800310c <_sbrk+0x64>)
 80030f0:	681a      	ldr	r2, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4413      	add	r3, r2
 80030f6:	4a05      	ldr	r2, [pc, #20]	; (800310c <_sbrk+0x64>)
 80030f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030fa:	68fb      	ldr	r3, [r7, #12]
}
 80030fc:	4618      	mov	r0, r3
 80030fe:	3718      	adds	r7, #24
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}
 8003104:	20030000 	.word	0x20030000
 8003108:	00000400 	.word	0x00000400
 800310c:	20000b18 	.word	0x20000b18
 8003110:	20000ea0 	.word	0x20000ea0

08003114 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003114:	b480      	push	{r7}
 8003116:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003118:	4b06      	ldr	r3, [pc, #24]	; (8003134 <SystemInit+0x20>)
 800311a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800311e:	4a05      	ldr	r2, [pc, #20]	; (8003134 <SystemInit+0x20>)
 8003120:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003124:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003128:	bf00      	nop
 800312a:	46bd      	mov	sp, r7
 800312c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003130:	4770      	bx	lr
 8003132:	bf00      	nop
 8003134:	e000ed00 	.word	0xe000ed00

08003138 <HAL_UART_RxCpltCallback>:

int dht11_flag = 0;
int ultra_flag = 0;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) //    
{
 8003138:	b590      	push	{r4, r7, lr}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
	if(huart == &huart3) // comport master  uart
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a4f      	ldr	r2, [pc, #316]	; (8003280 <HAL_UART_RxCpltCallback+0x148>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d165      	bne.n	8003214 <HAL_UART_RxCpltCallback+0xdc>
	{

		if(front == rear +1)
 8003148:	4b4e      	ldr	r3, [pc, #312]	; (8003284 <HAL_UART_RxCpltCallback+0x14c>)
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	1c5a      	adds	r2, r3, #1
 800314e:	4b4e      	ldr	r3, [pc, #312]	; (8003288 <HAL_UART_RxCpltCallback+0x150>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	429a      	cmp	r2, r3
 8003154:	d103      	bne.n	800315e <HAL_UART_RxCpltCallback+0x26>
		{
			printf("over flow\n");
 8003156:	484d      	ldr	r0, [pc, #308]	; (800328c <HAL_UART_RxCpltCallback+0x154>)
 8003158:	f006 fc30 	bl	80099bc <puts>
 800315c:	e055      	b.n	800320a <HAL_UART_RxCpltCallback+0xd2>
		}
		else
		{
			if(rx_index < COMMAND_LENGTH) //   byte 40byte  
 800315e:	4b4c      	ldr	r3, [pc, #304]	; (8003290 <HAL_UART_RxCpltCallback+0x158>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2b27      	cmp	r3, #39	; 0x27
 8003164:	dc4b      	bgt.n	80031fe <HAL_UART_RxCpltCallback+0xc6>
													//    
			{
				if(rx_data == '\n' || rx_data == '\r')
 8003166:	4b4b      	ldr	r3, [pc, #300]	; (8003294 <HAL_UART_RxCpltCallback+0x15c>)
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	2b0a      	cmp	r3, #10
 800316c:	d003      	beq.n	8003176 <HAL_UART_RxCpltCallback+0x3e>
 800316e:	4b49      	ldr	r3, [pc, #292]	; (8003294 <HAL_UART_RxCpltCallback+0x15c>)
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b0d      	cmp	r3, #13
 8003174:	d130      	bne.n	80031d8 <HAL_UART_RxCpltCallback+0xa0>
				{
					rx_queue[rear][rx_index] = 0; // '\0'
 8003176:	4b43      	ldr	r3, [pc, #268]	; (8003284 <HAL_UART_RxCpltCallback+0x14c>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	4b45      	ldr	r3, [pc, #276]	; (8003290 <HAL_UART_RxCpltCallback+0x158>)
 800317c:	6819      	ldr	r1, [r3, #0]
 800317e:	4846      	ldr	r0, [pc, #280]	; (8003298 <HAL_UART_RxCpltCallback+0x160>)
 8003180:	4613      	mov	r3, r2
 8003182:	009b      	lsls	r3, r3, #2
 8003184:	4413      	add	r3, r2
 8003186:	00db      	lsls	r3, r3, #3
 8003188:	4403      	add	r3, r0
 800318a:	440b      	add	r3, r1
 800318c:	2200      	movs	r2, #0
 800318e:	701a      	strb	r2, [r3, #0]
					rx_index = 0; //  message   rx_index 0 .
 8003190:	4b3f      	ldr	r3, [pc, #252]	; (8003290 <HAL_UART_RxCpltCallback+0x158>)
 8003192:	2200      	movs	r2, #0
 8003194:	601a      	str	r2, [r3, #0]
					printf("%s reserve\n" ,rx_queue[rear]);
 8003196:	4b3b      	ldr	r3, [pc, #236]	; (8003284 <HAL_UART_RxCpltCallback+0x14c>)
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	4613      	mov	r3, r2
 800319c:	009b      	lsls	r3, r3, #2
 800319e:	4413      	add	r3, r2
 80031a0:	00db      	lsls	r3, r3, #3
 80031a2:	4a3d      	ldr	r2, [pc, #244]	; (8003298 <HAL_UART_RxCpltCallback+0x160>)
 80031a4:	4413      	add	r3, r2
 80031a6:	4619      	mov	r1, r3
 80031a8:	483c      	ldr	r0, [pc, #240]	; (800329c <HAL_UART_RxCpltCallback+0x164>)
 80031aa:	f006 fb81 	bl	80098b0 <iprintf>
					rear++; // rear    .
 80031ae:	4b35      	ldr	r3, [pc, #212]	; (8003284 <HAL_UART_RxCpltCallback+0x14c>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	3301      	adds	r3, #1
 80031b4:	4a33      	ldr	r2, [pc, #204]	; (8003284 <HAL_UART_RxCpltCallback+0x14c>)
 80031b6:	6013      	str	r3, [r2, #0]
					rear %= MAX_COMMAND; //    
 80031b8:	4b32      	ldr	r3, [pc, #200]	; (8003284 <HAL_UART_RxCpltCallback+0x14c>)
 80031ba:	6819      	ldr	r1, [r3, #0]
 80031bc:	4b38      	ldr	r3, [pc, #224]	; (80032a0 <HAL_UART_RxCpltCallback+0x168>)
 80031be:	fb83 2301 	smull	r2, r3, r3, r1
 80031c2:	10da      	asrs	r2, r3, #3
 80031c4:	17cb      	asrs	r3, r1, #31
 80031c6:	1ad2      	subs	r2, r2, r3
 80031c8:	4613      	mov	r3, r2
 80031ca:	009b      	lsls	r3, r3, #2
 80031cc:	4413      	add	r3, r2
 80031ce:	009b      	lsls	r3, r3, #2
 80031d0:	1aca      	subs	r2, r1, r3
 80031d2:	4b2c      	ldr	r3, [pc, #176]	; (8003284 <HAL_UART_RxCpltCallback+0x14c>)
 80031d4:	601a      	str	r2, [r3, #0]
				{
 80031d6:	e018      	b.n	800320a <HAL_UART_RxCpltCallback+0xd2>
				}
				else
				{
					rx_queue[rear][rx_index++]=rx_data;
 80031d8:	4b2a      	ldr	r3, [pc, #168]	; (8003284 <HAL_UART_RxCpltCallback+0x14c>)
 80031da:	6819      	ldr	r1, [r3, #0]
 80031dc:	4b2c      	ldr	r3, [pc, #176]	; (8003290 <HAL_UART_RxCpltCallback+0x158>)
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	1c53      	adds	r3, r2, #1
 80031e2:	482b      	ldr	r0, [pc, #172]	; (8003290 <HAL_UART_RxCpltCallback+0x158>)
 80031e4:	6003      	str	r3, [r0, #0]
 80031e6:	4b2b      	ldr	r3, [pc, #172]	; (8003294 <HAL_UART_RxCpltCallback+0x15c>)
 80031e8:	781c      	ldrb	r4, [r3, #0]
 80031ea:	482b      	ldr	r0, [pc, #172]	; (8003298 <HAL_UART_RxCpltCallback+0x160>)
 80031ec:	460b      	mov	r3, r1
 80031ee:	009b      	lsls	r3, r3, #2
 80031f0:	440b      	add	r3, r1
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	4403      	add	r3, r0
 80031f6:	4413      	add	r3, r2
 80031f8:	4622      	mov	r2, r4
 80031fa:	701a      	strb	r2, [r3, #0]
 80031fc:	e005      	b.n	800320a <HAL_UART_RxCpltCallback+0xd2>
				}
			}
			else
				{
					rx_index=0;
 80031fe:	4b24      	ldr	r3, [pc, #144]	; (8003290 <HAL_UART_RxCpltCallback+0x158>)
 8003200:	2200      	movs	r2, #0
 8003202:	601a      	str	r2, [r3, #0]
					printf("Message Overflow !!! \n");
 8003204:	4827      	ldr	r0, [pc, #156]	; (80032a4 <HAL_UART_RxCpltCallback+0x16c>)
 8003206:	f006 fbd9 	bl	80099bc <puts>
				}
		}

		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 800320a:	2201      	movs	r2, #1
 800320c:	4921      	ldr	r1, [pc, #132]	; (8003294 <HAL_UART_RxCpltCallback+0x15c>)
 800320e:	481c      	ldr	r0, [pc, #112]	; (8003280 <HAL_UART_RxCpltCallback+0x148>)
 8003210:	f005 f87d 	bl	800830e <HAL_UART_Receive_IT>
	}




	if(huart == &huart6) // BT   uart
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	4a24      	ldr	r2, [pc, #144]	; (80032a8 <HAL_UART_RxCpltCallback+0x170>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d12c      	bne.n	8003276 <HAL_UART_RxCpltCallback+0x13e>
		{
			if(bt_rx_index < COMMAND_LENGTH) //   byte 40byte  
 800321c:	4b23      	ldr	r3, [pc, #140]	; (80032ac <HAL_UART_RxCpltCallback+0x174>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	2b27      	cmp	r3, #39	; 0x27
 8003222:	dc1d      	bgt.n	8003260 <HAL_UART_RxCpltCallback+0x128>
			{
				if(bt_rx_data == '\n' || bt_rx_data == '\r')
 8003224:	4b22      	ldr	r3, [pc, #136]	; (80032b0 <HAL_UART_RxCpltCallback+0x178>)
 8003226:	781b      	ldrb	r3, [r3, #0]
 8003228:	2b0a      	cmp	r3, #10
 800322a:	d003      	beq.n	8003234 <HAL_UART_RxCpltCallback+0xfc>
 800322c:	4b20      	ldr	r3, [pc, #128]	; (80032b0 <HAL_UART_RxCpltCallback+0x178>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2b0d      	cmp	r3, #13
 8003232:	d10b      	bne.n	800324c <HAL_UART_RxCpltCallback+0x114>
				{
					bt_rx_buff[bt_rx_index] = 0; // '\0'
 8003234:	4b1d      	ldr	r3, [pc, #116]	; (80032ac <HAL_UART_RxCpltCallback+0x174>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a1e      	ldr	r2, [pc, #120]	; (80032b4 <HAL_UART_RxCpltCallback+0x17c>)
 800323a:	2100      	movs	r1, #0
 800323c:	54d1      	strb	r1, [r2, r3]
					bt_newline_detect_flag = 1; // new line  flag set.
 800323e:	4b1e      	ldr	r3, [pc, #120]	; (80032b8 <HAL_UART_RxCpltCallback+0x180>)
 8003240:	2201      	movs	r2, #1
 8003242:	601a      	str	r2, [r3, #0]
					bt_rx_index = 0; //  message   rx_index 0 .
 8003244:	4b19      	ldr	r3, [pc, #100]	; (80032ac <HAL_UART_RxCpltCallback+0x174>)
 8003246:	2200      	movs	r2, #0
 8003248:	601a      	str	r2, [r3, #0]
 800324a:	e00f      	b.n	800326c <HAL_UART_RxCpltCallback+0x134>
				}
				else
				{
					bt_rx_buff[bt_rx_index++]=bt_rx_data;
 800324c:	4b17      	ldr	r3, [pc, #92]	; (80032ac <HAL_UART_RxCpltCallback+0x174>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	1c5a      	adds	r2, r3, #1
 8003252:	4916      	ldr	r1, [pc, #88]	; (80032ac <HAL_UART_RxCpltCallback+0x174>)
 8003254:	600a      	str	r2, [r1, #0]
 8003256:	4a16      	ldr	r2, [pc, #88]	; (80032b0 <HAL_UART_RxCpltCallback+0x178>)
 8003258:	7811      	ldrb	r1, [r2, #0]
 800325a:	4a16      	ldr	r2, [pc, #88]	; (80032b4 <HAL_UART_RxCpltCallback+0x17c>)
 800325c:	54d1      	strb	r1, [r2, r3]
 800325e:	e005      	b.n	800326c <HAL_UART_RxCpltCallback+0x134>
				}
			}
			else
				{
						bt_rx_index=0;
 8003260:	4b12      	ldr	r3, [pc, #72]	; (80032ac <HAL_UART_RxCpltCallback+0x174>)
 8003262:	2200      	movs	r2, #0
 8003264:	601a      	str	r2, [r3, #0]
						printf("BT Message Overflow !!! \n");
 8003266:	4815      	ldr	r0, [pc, #84]	; (80032bc <HAL_UART_RxCpltCallback+0x184>)
 8003268:	f006 fba8 	bl	80099bc <puts>
				}
			HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 800326c:	2201      	movs	r2, #1
 800326e:	4910      	ldr	r1, [pc, #64]	; (80032b0 <HAL_UART_RxCpltCallback+0x178>)
 8003270:	480d      	ldr	r0, [pc, #52]	; (80032a8 <HAL_UART_RxCpltCallback+0x170>)
 8003272:	f005 f84c 	bl	800830e <HAL_UART_Receive_IT>
		}



}
 8003276:	bf00      	nop
 8003278:	370c      	adds	r7, #12
 800327a:	46bd      	mov	sp, r7
 800327c:	bd90      	pop	{r4, r7, pc}
 800327e:	bf00      	nop
 8003280:	2000056c 	.word	0x2000056c
 8003284:	20000e70 	.word	0x20000e70
 8003288:	20000e74 	.word	0x20000e74
 800328c:	0800ae8c 	.word	0x0800ae8c
 8003290:	20000e3c 	.word	0x20000e3c
 8003294:	20000b00 	.word	0x20000b00
 8003298:	20000b1c 	.word	0x20000b1c
 800329c:	0800ae98 	.word	0x0800ae98
 80032a0:	66666667 	.word	0x66666667
 80032a4:	0800aea4 	.word	0x0800aea4
 80032a8:	200005b0 	.word	0x200005b0
 80032ac:	20000e68 	.word	0x20000e68
 80032b0:	20000b01 	.word	0x20000b01
 80032b4:	20000e40 	.word	0x20000e40
 80032b8:	20000e6c 	.word	0x20000e6c
 80032bc:	0800aebc 	.word	0x0800aebc

080032c0 <pc_command_processing>:


void pc_command_processing(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
	if(front==rear)
 80032c4:	4ba2      	ldr	r3, [pc, #648]	; (8003550 <pc_command_processing+0x290>)
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	4ba2      	ldr	r3, [pc, #648]	; (8003554 <pc_command_processing+0x294>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	429a      	cmp	r2, r3
 80032ce:	f000 828b 	beq.w	80037e8 <pc_command_processing+0x528>
	{
		return;
	}
	else
	{
		if(!strncmp(rx_queue[front],"led_all_on",strlen("led_all_on")))
 80032d2:	4b9f      	ldr	r3, [pc, #636]	; (8003550 <pc_command_processing+0x290>)
 80032d4:	681a      	ldr	r2, [r3, #0]
 80032d6:	4613      	mov	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	4413      	add	r3, r2
 80032dc:	00db      	lsls	r3, r3, #3
 80032de:	4a9e      	ldr	r2, [pc, #632]	; (8003558 <pc_command_processing+0x298>)
 80032e0:	4413      	add	r3, r2
 80032e2:	220a      	movs	r2, #10
 80032e4:	499d      	ldr	r1, [pc, #628]	; (800355c <pc_command_processing+0x29c>)
 80032e6:	4618      	mov	r0, r3
 80032e8:	f006 fb90 	bl	8009a0c <strncmp>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d124      	bne.n	800333c <pc_command_processing+0x7c>
		{
			led_all_on();
 80032f2:	f7fe fc33 	bl	8001b5c <led_all_on>
			printf("%s excute : %d\n",rx_queue[front],front);
 80032f6:	4b96      	ldr	r3, [pc, #600]	; (8003550 <pc_command_processing+0x290>)
 80032f8:	681a      	ldr	r2, [r3, #0]
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	4a95      	ldr	r2, [pc, #596]	; (8003558 <pc_command_processing+0x298>)
 8003304:	4413      	add	r3, r2
 8003306:	4a92      	ldr	r2, [pc, #584]	; (8003550 <pc_command_processing+0x290>)
 8003308:	6812      	ldr	r2, [r2, #0]
 800330a:	4619      	mov	r1, r3
 800330c:	4894      	ldr	r0, [pc, #592]	; (8003560 <pc_command_processing+0x2a0>)
 800330e:	f006 facf 	bl	80098b0 <iprintf>

			front++;
 8003312:	4b8f      	ldr	r3, [pc, #572]	; (8003550 <pc_command_processing+0x290>)
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	3301      	adds	r3, #1
 8003318:	4a8d      	ldr	r2, [pc, #564]	; (8003550 <pc_command_processing+0x290>)
 800331a:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 800331c:	4b8c      	ldr	r3, [pc, #560]	; (8003550 <pc_command_processing+0x290>)
 800331e:	6819      	ldr	r1, [r3, #0]
 8003320:	4b90      	ldr	r3, [pc, #576]	; (8003564 <pc_command_processing+0x2a4>)
 8003322:	fb83 2301 	smull	r2, r3, r3, r1
 8003326:	10da      	asrs	r2, r3, #3
 8003328:	17cb      	asrs	r3, r1, #31
 800332a:	1ad2      	subs	r2, r2, r3
 800332c:	4613      	mov	r3, r2
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	1aca      	subs	r2, r1, r3
 8003336:	4b86      	ldr	r3, [pc, #536]	; (8003550 <pc_command_processing+0x290>)
 8003338:	601a      	str	r2, [r3, #0]
			return;
 800333a:	e256      	b.n	80037ea <pc_command_processing+0x52a>
		}
		if(!strncmp(rx_queue[front],"led_all_off",strlen("led_all_off")))
 800333c:	4b84      	ldr	r3, [pc, #528]	; (8003550 <pc_command_processing+0x290>)
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	4613      	mov	r3, r2
 8003342:	009b      	lsls	r3, r3, #2
 8003344:	4413      	add	r3, r2
 8003346:	00db      	lsls	r3, r3, #3
 8003348:	4a83      	ldr	r2, [pc, #524]	; (8003558 <pc_command_processing+0x298>)
 800334a:	4413      	add	r3, r2
 800334c:	220b      	movs	r2, #11
 800334e:	4986      	ldr	r1, [pc, #536]	; (8003568 <pc_command_processing+0x2a8>)
 8003350:	4618      	mov	r0, r3
 8003352:	f006 fb5b 	bl	8009a0c <strncmp>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d124      	bne.n	80033a6 <pc_command_processing+0xe6>
		{
			led_all_off();
 800335c:	f7fe fc0a 	bl	8001b74 <led_all_off>
			printf("%s excute : %d\n",rx_queue[front],front);
 8003360:	4b7b      	ldr	r3, [pc, #492]	; (8003550 <pc_command_processing+0x290>)
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	4613      	mov	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4413      	add	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	4a7a      	ldr	r2, [pc, #488]	; (8003558 <pc_command_processing+0x298>)
 800336e:	4413      	add	r3, r2
 8003370:	4a77      	ldr	r2, [pc, #476]	; (8003550 <pc_command_processing+0x290>)
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	4619      	mov	r1, r3
 8003376:	487a      	ldr	r0, [pc, #488]	; (8003560 <pc_command_processing+0x2a0>)
 8003378:	f006 fa9a 	bl	80098b0 <iprintf>

			front++;
 800337c:	4b74      	ldr	r3, [pc, #464]	; (8003550 <pc_command_processing+0x290>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	3301      	adds	r3, #1
 8003382:	4a73      	ldr	r2, [pc, #460]	; (8003550 <pc_command_processing+0x290>)
 8003384:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 8003386:	4b72      	ldr	r3, [pc, #456]	; (8003550 <pc_command_processing+0x290>)
 8003388:	6819      	ldr	r1, [r3, #0]
 800338a:	4b76      	ldr	r3, [pc, #472]	; (8003564 <pc_command_processing+0x2a4>)
 800338c:	fb83 2301 	smull	r2, r3, r3, r1
 8003390:	10da      	asrs	r2, r3, #3
 8003392:	17cb      	asrs	r3, r1, #31
 8003394:	1ad2      	subs	r2, r2, r3
 8003396:	4613      	mov	r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	4413      	add	r3, r2
 800339c:	009b      	lsls	r3, r3, #2
 800339e:	1aca      	subs	r2, r1, r3
 80033a0:	4b6b      	ldr	r3, [pc, #428]	; (8003550 <pc_command_processing+0x290>)
 80033a2:	601a      	str	r2, [r3, #0]
			return;
 80033a4:	e221      	b.n	80037ea <pc_command_processing+0x52a>
		}
		if(!strncmp(rx_queue[front],"led_on_down",strlen("led_on_down")))
 80033a6:	4b6a      	ldr	r3, [pc, #424]	; (8003550 <pc_command_processing+0x290>)
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	4613      	mov	r3, r2
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	4413      	add	r3, r2
 80033b0:	00db      	lsls	r3, r3, #3
 80033b2:	4a69      	ldr	r2, [pc, #420]	; (8003558 <pc_command_processing+0x298>)
 80033b4:	4413      	add	r3, r2
 80033b6:	220b      	movs	r2, #11
 80033b8:	496c      	ldr	r1, [pc, #432]	; (800356c <pc_command_processing+0x2ac>)
 80033ba:	4618      	mov	r0, r3
 80033bc:	f006 fb26 	bl	8009a0c <strncmp>
 80033c0:	4603      	mov	r3, r0
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d124      	bne.n	8003410 <pc_command_processing+0x150>
		{
			led_on_down();
 80033c6:	f7fe fba1 	bl	8001b0c <led_on_down>
			printf("%s excute : %d\n",rx_queue[front],front);
 80033ca:	4b61      	ldr	r3, [pc, #388]	; (8003550 <pc_command_processing+0x290>)
 80033cc:	681a      	ldr	r2, [r3, #0]
 80033ce:	4613      	mov	r3, r2
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	4413      	add	r3, r2
 80033d4:	00db      	lsls	r3, r3, #3
 80033d6:	4a60      	ldr	r2, [pc, #384]	; (8003558 <pc_command_processing+0x298>)
 80033d8:	4413      	add	r3, r2
 80033da:	4a5d      	ldr	r2, [pc, #372]	; (8003550 <pc_command_processing+0x290>)
 80033dc:	6812      	ldr	r2, [r2, #0]
 80033de:	4619      	mov	r1, r3
 80033e0:	485f      	ldr	r0, [pc, #380]	; (8003560 <pc_command_processing+0x2a0>)
 80033e2:	f006 fa65 	bl	80098b0 <iprintf>

			front++;
 80033e6:	4b5a      	ldr	r3, [pc, #360]	; (8003550 <pc_command_processing+0x290>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	3301      	adds	r3, #1
 80033ec:	4a58      	ldr	r2, [pc, #352]	; (8003550 <pc_command_processing+0x290>)
 80033ee:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 80033f0:	4b57      	ldr	r3, [pc, #348]	; (8003550 <pc_command_processing+0x290>)
 80033f2:	6819      	ldr	r1, [r3, #0]
 80033f4:	4b5b      	ldr	r3, [pc, #364]	; (8003564 <pc_command_processing+0x2a4>)
 80033f6:	fb83 2301 	smull	r2, r3, r3, r1
 80033fa:	10da      	asrs	r2, r3, #3
 80033fc:	17cb      	asrs	r3, r1, #31
 80033fe:	1ad2      	subs	r2, r2, r3
 8003400:	4613      	mov	r3, r2
 8003402:	009b      	lsls	r3, r3, #2
 8003404:	4413      	add	r3, r2
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	1aca      	subs	r2, r1, r3
 800340a:	4b51      	ldr	r3, [pc, #324]	; (8003550 <pc_command_processing+0x290>)
 800340c:	601a      	str	r2, [r3, #0]
			return;
 800340e:	e1ec      	b.n	80037ea <pc_command_processing+0x52a>
		}
		if(!strncmp(rx_queue[front],"led_on_up",strlen("led_on_up")))
 8003410:	4b4f      	ldr	r3, [pc, #316]	; (8003550 <pc_command_processing+0x290>)
 8003412:	681a      	ldr	r2, [r3, #0]
 8003414:	4613      	mov	r3, r2
 8003416:	009b      	lsls	r3, r3, #2
 8003418:	4413      	add	r3, r2
 800341a:	00db      	lsls	r3, r3, #3
 800341c:	4a4e      	ldr	r2, [pc, #312]	; (8003558 <pc_command_processing+0x298>)
 800341e:	4413      	add	r3, r2
 8003420:	2209      	movs	r2, #9
 8003422:	4953      	ldr	r1, [pc, #332]	; (8003570 <pc_command_processing+0x2b0>)
 8003424:	4618      	mov	r0, r3
 8003426:	f006 faf1 	bl	8009a0c <strncmp>
 800342a:	4603      	mov	r3, r0
 800342c:	2b00      	cmp	r3, #0
 800342e:	d124      	bne.n	800347a <pc_command_processing+0x1ba>
		{
			led_on_up();
 8003430:	f7fe fb44 	bl	8001abc <led_on_up>
			printf("%s excute : %d\n",rx_queue[front],front);
 8003434:	4b46      	ldr	r3, [pc, #280]	; (8003550 <pc_command_processing+0x290>)
 8003436:	681a      	ldr	r2, [r3, #0]
 8003438:	4613      	mov	r3, r2
 800343a:	009b      	lsls	r3, r3, #2
 800343c:	4413      	add	r3, r2
 800343e:	00db      	lsls	r3, r3, #3
 8003440:	4a45      	ldr	r2, [pc, #276]	; (8003558 <pc_command_processing+0x298>)
 8003442:	4413      	add	r3, r2
 8003444:	4a42      	ldr	r2, [pc, #264]	; (8003550 <pc_command_processing+0x290>)
 8003446:	6812      	ldr	r2, [r2, #0]
 8003448:	4619      	mov	r1, r3
 800344a:	4845      	ldr	r0, [pc, #276]	; (8003560 <pc_command_processing+0x2a0>)
 800344c:	f006 fa30 	bl	80098b0 <iprintf>

			front++;
 8003450:	4b3f      	ldr	r3, [pc, #252]	; (8003550 <pc_command_processing+0x290>)
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	3301      	adds	r3, #1
 8003456:	4a3e      	ldr	r2, [pc, #248]	; (8003550 <pc_command_processing+0x290>)
 8003458:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 800345a:	4b3d      	ldr	r3, [pc, #244]	; (8003550 <pc_command_processing+0x290>)
 800345c:	6819      	ldr	r1, [r3, #0]
 800345e:	4b41      	ldr	r3, [pc, #260]	; (8003564 <pc_command_processing+0x2a4>)
 8003460:	fb83 2301 	smull	r2, r3, r3, r1
 8003464:	10da      	asrs	r2, r3, #3
 8003466:	17cb      	asrs	r3, r1, #31
 8003468:	1ad2      	subs	r2, r2, r3
 800346a:	4613      	mov	r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	4413      	add	r3, r2
 8003470:	009b      	lsls	r3, r3, #2
 8003472:	1aca      	subs	r2, r1, r3
 8003474:	4b36      	ldr	r3, [pc, #216]	; (8003550 <pc_command_processing+0x290>)
 8003476:	601a      	str	r2, [r3, #0]
			return;
 8003478:	e1b7      	b.n	80037ea <pc_command_processing+0x52a>
		}
		if(!strncmp(rx_queue[front],"keepon_up",strlen("keepon_up")))
 800347a:	4b35      	ldr	r3, [pc, #212]	; (8003550 <pc_command_processing+0x290>)
 800347c:	681a      	ldr	r2, [r3, #0]
 800347e:	4613      	mov	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	4413      	add	r3, r2
 8003484:	00db      	lsls	r3, r3, #3
 8003486:	4a34      	ldr	r2, [pc, #208]	; (8003558 <pc_command_processing+0x298>)
 8003488:	4413      	add	r3, r2
 800348a:	2209      	movs	r2, #9
 800348c:	4939      	ldr	r1, [pc, #228]	; (8003574 <pc_command_processing+0x2b4>)
 800348e:	4618      	mov	r0, r3
 8003490:	f006 fabc 	bl	8009a0c <strncmp>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d124      	bne.n	80034e4 <pc_command_processing+0x224>
		{
			keepon_up();
 800349a:	f7fe fac1 	bl	8001a20 <keepon_up>
			printf("%s excute : %d\n",rx_queue[front],front);
 800349e:	4b2c      	ldr	r3, [pc, #176]	; (8003550 <pc_command_processing+0x290>)
 80034a0:	681a      	ldr	r2, [r3, #0]
 80034a2:	4613      	mov	r3, r2
 80034a4:	009b      	lsls	r3, r3, #2
 80034a6:	4413      	add	r3, r2
 80034a8:	00db      	lsls	r3, r3, #3
 80034aa:	4a2b      	ldr	r2, [pc, #172]	; (8003558 <pc_command_processing+0x298>)
 80034ac:	4413      	add	r3, r2
 80034ae:	4a28      	ldr	r2, [pc, #160]	; (8003550 <pc_command_processing+0x290>)
 80034b0:	6812      	ldr	r2, [r2, #0]
 80034b2:	4619      	mov	r1, r3
 80034b4:	482a      	ldr	r0, [pc, #168]	; (8003560 <pc_command_processing+0x2a0>)
 80034b6:	f006 f9fb 	bl	80098b0 <iprintf>

			front++;
 80034ba:	4b25      	ldr	r3, [pc, #148]	; (8003550 <pc_command_processing+0x290>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	3301      	adds	r3, #1
 80034c0:	4a23      	ldr	r2, [pc, #140]	; (8003550 <pc_command_processing+0x290>)
 80034c2:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 80034c4:	4b22      	ldr	r3, [pc, #136]	; (8003550 <pc_command_processing+0x290>)
 80034c6:	6819      	ldr	r1, [r3, #0]
 80034c8:	4b26      	ldr	r3, [pc, #152]	; (8003564 <pc_command_processing+0x2a4>)
 80034ca:	fb83 2301 	smull	r2, r3, r3, r1
 80034ce:	10da      	asrs	r2, r3, #3
 80034d0:	17cb      	asrs	r3, r1, #31
 80034d2:	1ad2      	subs	r2, r2, r3
 80034d4:	4613      	mov	r3, r2
 80034d6:	009b      	lsls	r3, r3, #2
 80034d8:	4413      	add	r3, r2
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	1aca      	subs	r2, r1, r3
 80034de:	4b1c      	ldr	r3, [pc, #112]	; (8003550 <pc_command_processing+0x290>)
 80034e0:	601a      	str	r2, [r3, #0]
			return;
 80034e2:	e182      	b.n	80037ea <pc_command_processing+0x52a>
		}
		if(!strncmp(rx_queue[front],"keepon_down",strlen("keepon_down")))
 80034e4:	4b1a      	ldr	r3, [pc, #104]	; (8003550 <pc_command_processing+0x290>)
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	4613      	mov	r3, r2
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	4413      	add	r3, r2
 80034ee:	00db      	lsls	r3, r3, #3
 80034f0:	4a19      	ldr	r2, [pc, #100]	; (8003558 <pc_command_processing+0x298>)
 80034f2:	4413      	add	r3, r2
 80034f4:	220b      	movs	r2, #11
 80034f6:	4920      	ldr	r1, [pc, #128]	; (8003578 <pc_command_processing+0x2b8>)
 80034f8:	4618      	mov	r0, r3
 80034fa:	f006 fa87 	bl	8009a0c <strncmp>
 80034fe:	4603      	mov	r3, r0
 8003500:	2b00      	cmp	r3, #0
 8003502:	d13b      	bne.n	800357c <pc_command_processing+0x2bc>
		{
			keepon_down();
 8003504:	f7fe fab2 	bl	8001a6c <keepon_down>
			printf("%s excute : %d\n",rx_queue[front],front);
 8003508:	4b11      	ldr	r3, [pc, #68]	; (8003550 <pc_command_processing+0x290>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	4613      	mov	r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4413      	add	r3, r2
 8003512:	00db      	lsls	r3, r3, #3
 8003514:	4a10      	ldr	r2, [pc, #64]	; (8003558 <pc_command_processing+0x298>)
 8003516:	4413      	add	r3, r2
 8003518:	4a0d      	ldr	r2, [pc, #52]	; (8003550 <pc_command_processing+0x290>)
 800351a:	6812      	ldr	r2, [r2, #0]
 800351c:	4619      	mov	r1, r3
 800351e:	4810      	ldr	r0, [pc, #64]	; (8003560 <pc_command_processing+0x2a0>)
 8003520:	f006 f9c6 	bl	80098b0 <iprintf>

			front++;
 8003524:	4b0a      	ldr	r3, [pc, #40]	; (8003550 <pc_command_processing+0x290>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	3301      	adds	r3, #1
 800352a:	4a09      	ldr	r2, [pc, #36]	; (8003550 <pc_command_processing+0x290>)
 800352c:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 800352e:	4b08      	ldr	r3, [pc, #32]	; (8003550 <pc_command_processing+0x290>)
 8003530:	6819      	ldr	r1, [r3, #0]
 8003532:	4b0c      	ldr	r3, [pc, #48]	; (8003564 <pc_command_processing+0x2a4>)
 8003534:	fb83 2301 	smull	r2, r3, r3, r1
 8003538:	10da      	asrs	r2, r3, #3
 800353a:	17cb      	asrs	r3, r1, #31
 800353c:	1ad2      	subs	r2, r2, r3
 800353e:	4613      	mov	r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	4413      	add	r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	1aca      	subs	r2, r1, r3
 8003548:	4b01      	ldr	r3, [pc, #4]	; (8003550 <pc_command_processing+0x290>)
 800354a:	601a      	str	r2, [r3, #0]
			return;
 800354c:	e14d      	b.n	80037ea <pc_command_processing+0x52a>
 800354e:	bf00      	nop
 8003550:	20000e74 	.word	0x20000e74
 8003554:	20000e70 	.word	0x20000e70
 8003558:	20000b1c 	.word	0x20000b1c
 800355c:	0800aed8 	.word	0x0800aed8
 8003560:	0800aee4 	.word	0x0800aee4
 8003564:	66666667 	.word	0x66666667
 8003568:	0800aef4 	.word	0x0800aef4
 800356c:	0800af00 	.word	0x0800af00
 8003570:	0800af0c 	.word	0x0800af0c
 8003574:	0800af18 	.word	0x0800af18
 8003578:	0800af24 	.word	0x0800af24
		}
		if(!strncmp(rx_queue[front],"flower_on",strlen("flower_on")))
 800357c:	4b9b      	ldr	r3, [pc, #620]	; (80037ec <pc_command_processing+0x52c>)
 800357e:	681a      	ldr	r2, [r3, #0]
 8003580:	4613      	mov	r3, r2
 8003582:	009b      	lsls	r3, r3, #2
 8003584:	4413      	add	r3, r2
 8003586:	00db      	lsls	r3, r3, #3
 8003588:	4a99      	ldr	r2, [pc, #612]	; (80037f0 <pc_command_processing+0x530>)
 800358a:	4413      	add	r3, r2
 800358c:	2209      	movs	r2, #9
 800358e:	4999      	ldr	r1, [pc, #612]	; (80037f4 <pc_command_processing+0x534>)
 8003590:	4618      	mov	r0, r3
 8003592:	f006 fa3b 	bl	8009a0c <strncmp>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d124      	bne.n	80035e6 <pc_command_processing+0x326>
		{
			flower_on();
 800359c:	f7fe f9d2 	bl	8001944 <flower_on>
			printf("%s excute : %d\n",rx_queue[front],front);
 80035a0:	4b92      	ldr	r3, [pc, #584]	; (80037ec <pc_command_processing+0x52c>)
 80035a2:	681a      	ldr	r2, [r3, #0]
 80035a4:	4613      	mov	r3, r2
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	4413      	add	r3, r2
 80035aa:	00db      	lsls	r3, r3, #3
 80035ac:	4a90      	ldr	r2, [pc, #576]	; (80037f0 <pc_command_processing+0x530>)
 80035ae:	4413      	add	r3, r2
 80035b0:	4a8e      	ldr	r2, [pc, #568]	; (80037ec <pc_command_processing+0x52c>)
 80035b2:	6812      	ldr	r2, [r2, #0]
 80035b4:	4619      	mov	r1, r3
 80035b6:	4890      	ldr	r0, [pc, #576]	; (80037f8 <pc_command_processing+0x538>)
 80035b8:	f006 f97a 	bl	80098b0 <iprintf>

			front++;
 80035bc:	4b8b      	ldr	r3, [pc, #556]	; (80037ec <pc_command_processing+0x52c>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	3301      	adds	r3, #1
 80035c2:	4a8a      	ldr	r2, [pc, #552]	; (80037ec <pc_command_processing+0x52c>)
 80035c4:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 80035c6:	4b89      	ldr	r3, [pc, #548]	; (80037ec <pc_command_processing+0x52c>)
 80035c8:	6819      	ldr	r1, [r3, #0]
 80035ca:	4b8c      	ldr	r3, [pc, #560]	; (80037fc <pc_command_processing+0x53c>)
 80035cc:	fb83 2301 	smull	r2, r3, r3, r1
 80035d0:	10da      	asrs	r2, r3, #3
 80035d2:	17cb      	asrs	r3, r1, #31
 80035d4:	1ad2      	subs	r2, r2, r3
 80035d6:	4613      	mov	r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4413      	add	r3, r2
 80035dc:	009b      	lsls	r3, r3, #2
 80035de:	1aca      	subs	r2, r1, r3
 80035e0:	4b82      	ldr	r3, [pc, #520]	; (80037ec <pc_command_processing+0x52c>)
 80035e2:	601a      	str	r2, [r3, #0]
			return;
 80035e4:	e101      	b.n	80037ea <pc_command_processing+0x52a>
		}
		if(!strncmp(rx_queue[front],"flower_off",strlen("flower_off")))
 80035e6:	4b81      	ldr	r3, [pc, #516]	; (80037ec <pc_command_processing+0x52c>)
 80035e8:	681a      	ldr	r2, [r3, #0]
 80035ea:	4613      	mov	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4413      	add	r3, r2
 80035f0:	00db      	lsls	r3, r3, #3
 80035f2:	4a7f      	ldr	r2, [pc, #508]	; (80037f0 <pc_command_processing+0x530>)
 80035f4:	4413      	add	r3, r2
 80035f6:	220a      	movs	r2, #10
 80035f8:	4981      	ldr	r1, [pc, #516]	; (8003800 <pc_command_processing+0x540>)
 80035fa:	4618      	mov	r0, r3
 80035fc:	f006 fa06 	bl	8009a0c <strncmp>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d124      	bne.n	8003650 <pc_command_processing+0x390>
		{
			flower_off();
 8003606:	f7fe f9d5 	bl	80019b4 <flower_off>
			printf("%s excute : %d\n",rx_queue[front],front);
 800360a:	4b78      	ldr	r3, [pc, #480]	; (80037ec <pc_command_processing+0x52c>)
 800360c:	681a      	ldr	r2, [r3, #0]
 800360e:	4613      	mov	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	4413      	add	r3, r2
 8003614:	00db      	lsls	r3, r3, #3
 8003616:	4a76      	ldr	r2, [pc, #472]	; (80037f0 <pc_command_processing+0x530>)
 8003618:	4413      	add	r3, r2
 800361a:	4a74      	ldr	r2, [pc, #464]	; (80037ec <pc_command_processing+0x52c>)
 800361c:	6812      	ldr	r2, [r2, #0]
 800361e:	4619      	mov	r1, r3
 8003620:	4875      	ldr	r0, [pc, #468]	; (80037f8 <pc_command_processing+0x538>)
 8003622:	f006 f945 	bl	80098b0 <iprintf>
			front++;
 8003626:	4b71      	ldr	r3, [pc, #452]	; (80037ec <pc_command_processing+0x52c>)
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	3301      	adds	r3, #1
 800362c:	4a6f      	ldr	r2, [pc, #444]	; (80037ec <pc_command_processing+0x52c>)
 800362e:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 8003630:	4b6e      	ldr	r3, [pc, #440]	; (80037ec <pc_command_processing+0x52c>)
 8003632:	6819      	ldr	r1, [r3, #0]
 8003634:	4b71      	ldr	r3, [pc, #452]	; (80037fc <pc_command_processing+0x53c>)
 8003636:	fb83 2301 	smull	r2, r3, r3, r1
 800363a:	10da      	asrs	r2, r3, #3
 800363c:	17cb      	asrs	r3, r1, #31
 800363e:	1ad2      	subs	r2, r2, r3
 8003640:	4613      	mov	r3, r2
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	4413      	add	r3, r2
 8003646:	009b      	lsls	r3, r3, #2
 8003648:	1aca      	subs	r2, r1, r3
 800364a:	4b68      	ldr	r3, [pc, #416]	; (80037ec <pc_command_processing+0x52c>)
 800364c:	601a      	str	r2, [r3, #0]

			return;
 800364e:	e0cc      	b.n	80037ea <pc_command_processing+0x52a>
		}
		if(!strncmp(rx_queue[front],"dht11_on",strlen("dht11_on")))
 8003650:	4b66      	ldr	r3, [pc, #408]	; (80037ec <pc_command_processing+0x52c>)
 8003652:	681a      	ldr	r2, [r3, #0]
 8003654:	4613      	mov	r3, r2
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4413      	add	r3, r2
 800365a:	00db      	lsls	r3, r3, #3
 800365c:	4a64      	ldr	r2, [pc, #400]	; (80037f0 <pc_command_processing+0x530>)
 800365e:	4413      	add	r3, r2
 8003660:	2208      	movs	r2, #8
 8003662:	4968      	ldr	r1, [pc, #416]	; (8003804 <pc_command_processing+0x544>)
 8003664:	4618      	mov	r0, r3
 8003666:	f006 f9d1 	bl	8009a0c <strncmp>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d116      	bne.n	800369e <pc_command_processing+0x3de>
		{
			dht11_flag = 1;
 8003670:	4b65      	ldr	r3, [pc, #404]	; (8003808 <pc_command_processing+0x548>)
 8003672:	2201      	movs	r2, #1
 8003674:	601a      	str	r2, [r3, #0]
			front++;
 8003676:	4b5d      	ldr	r3, [pc, #372]	; (80037ec <pc_command_processing+0x52c>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	3301      	adds	r3, #1
 800367c:	4a5b      	ldr	r2, [pc, #364]	; (80037ec <pc_command_processing+0x52c>)
 800367e:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 8003680:	4b5a      	ldr	r3, [pc, #360]	; (80037ec <pc_command_processing+0x52c>)
 8003682:	6819      	ldr	r1, [r3, #0]
 8003684:	4b5d      	ldr	r3, [pc, #372]	; (80037fc <pc_command_processing+0x53c>)
 8003686:	fb83 2301 	smull	r2, r3, r3, r1
 800368a:	10da      	asrs	r2, r3, #3
 800368c:	17cb      	asrs	r3, r1, #31
 800368e:	1ad2      	subs	r2, r2, r3
 8003690:	4613      	mov	r3, r2
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	4413      	add	r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	1aca      	subs	r2, r1, r3
 800369a:	4b54      	ldr	r3, [pc, #336]	; (80037ec <pc_command_processing+0x52c>)
 800369c:	601a      	str	r2, [r3, #0]
		}
		if(!strncmp(rx_queue[front],"dht11_off",strlen("dht11_off")))
 800369e:	4b53      	ldr	r3, [pc, #332]	; (80037ec <pc_command_processing+0x52c>)
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	4613      	mov	r3, r2
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	4a51      	ldr	r2, [pc, #324]	; (80037f0 <pc_command_processing+0x530>)
 80036ac:	4413      	add	r3, r2
 80036ae:	2209      	movs	r2, #9
 80036b0:	4956      	ldr	r1, [pc, #344]	; (800380c <pc_command_processing+0x54c>)
 80036b2:	4618      	mov	r0, r3
 80036b4:	f006 f9aa 	bl	8009a0c <strncmp>
 80036b8:	4603      	mov	r3, r0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d116      	bne.n	80036ec <pc_command_processing+0x42c>
		{
			dht11_flag = 0;
 80036be:	4b52      	ldr	r3, [pc, #328]	; (8003808 <pc_command_processing+0x548>)
 80036c0:	2200      	movs	r2, #0
 80036c2:	601a      	str	r2, [r3, #0]
			front++;
 80036c4:	4b49      	ldr	r3, [pc, #292]	; (80037ec <pc_command_processing+0x52c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	3301      	adds	r3, #1
 80036ca:	4a48      	ldr	r2, [pc, #288]	; (80037ec <pc_command_processing+0x52c>)
 80036cc:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 80036ce:	4b47      	ldr	r3, [pc, #284]	; (80037ec <pc_command_processing+0x52c>)
 80036d0:	6819      	ldr	r1, [r3, #0]
 80036d2:	4b4a      	ldr	r3, [pc, #296]	; (80037fc <pc_command_processing+0x53c>)
 80036d4:	fb83 2301 	smull	r2, r3, r3, r1
 80036d8:	10da      	asrs	r2, r3, #3
 80036da:	17cb      	asrs	r3, r1, #31
 80036dc:	1ad2      	subs	r2, r2, r3
 80036de:	4613      	mov	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	4413      	add	r3, r2
 80036e4:	009b      	lsls	r3, r3, #2
 80036e6:	1aca      	subs	r2, r1, r3
 80036e8:	4b40      	ldr	r3, [pc, #256]	; (80037ec <pc_command_processing+0x52c>)
 80036ea:	601a      	str	r2, [r3, #0]
		}
		if(!strncmp(rx_queue[front],"ultra_on",strlen("ultra_on")))
 80036ec:	4b3f      	ldr	r3, [pc, #252]	; (80037ec <pc_command_processing+0x52c>)
 80036ee:	681a      	ldr	r2, [r3, #0]
 80036f0:	4613      	mov	r3, r2
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	4413      	add	r3, r2
 80036f6:	00db      	lsls	r3, r3, #3
 80036f8:	4a3d      	ldr	r2, [pc, #244]	; (80037f0 <pc_command_processing+0x530>)
 80036fa:	4413      	add	r3, r2
 80036fc:	2208      	movs	r2, #8
 80036fe:	4944      	ldr	r1, [pc, #272]	; (8003810 <pc_command_processing+0x550>)
 8003700:	4618      	mov	r0, r3
 8003702:	f006 f983 	bl	8009a0c <strncmp>
 8003706:	4603      	mov	r3, r0
 8003708:	2b00      	cmp	r3, #0
 800370a:	d116      	bne.n	800373a <pc_command_processing+0x47a>
		{
			ultra_flag = 1;
 800370c:	4b41      	ldr	r3, [pc, #260]	; (8003814 <pc_command_processing+0x554>)
 800370e:	2201      	movs	r2, #1
 8003710:	601a      	str	r2, [r3, #0]
			front++;
 8003712:	4b36      	ldr	r3, [pc, #216]	; (80037ec <pc_command_processing+0x52c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	3301      	adds	r3, #1
 8003718:	4a34      	ldr	r2, [pc, #208]	; (80037ec <pc_command_processing+0x52c>)
 800371a:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 800371c:	4b33      	ldr	r3, [pc, #204]	; (80037ec <pc_command_processing+0x52c>)
 800371e:	6819      	ldr	r1, [r3, #0]
 8003720:	4b36      	ldr	r3, [pc, #216]	; (80037fc <pc_command_processing+0x53c>)
 8003722:	fb83 2301 	smull	r2, r3, r3, r1
 8003726:	10da      	asrs	r2, r3, #3
 8003728:	17cb      	asrs	r3, r1, #31
 800372a:	1ad2      	subs	r2, r2, r3
 800372c:	4613      	mov	r3, r2
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	4413      	add	r3, r2
 8003732:	009b      	lsls	r3, r3, #2
 8003734:	1aca      	subs	r2, r1, r3
 8003736:	4b2d      	ldr	r3, [pc, #180]	; (80037ec <pc_command_processing+0x52c>)
 8003738:	601a      	str	r2, [r3, #0]
		}
		if(!strncmp(rx_queue[front],"ultra_off",strlen("ultra_off")))
 800373a:	4b2c      	ldr	r3, [pc, #176]	; (80037ec <pc_command_processing+0x52c>)
 800373c:	681a      	ldr	r2, [r3, #0]
 800373e:	4613      	mov	r3, r2
 8003740:	009b      	lsls	r3, r3, #2
 8003742:	4413      	add	r3, r2
 8003744:	00db      	lsls	r3, r3, #3
 8003746:	4a2a      	ldr	r2, [pc, #168]	; (80037f0 <pc_command_processing+0x530>)
 8003748:	4413      	add	r3, r2
 800374a:	2209      	movs	r2, #9
 800374c:	4932      	ldr	r1, [pc, #200]	; (8003818 <pc_command_processing+0x558>)
 800374e:	4618      	mov	r0, r3
 8003750:	f006 f95c 	bl	8009a0c <strncmp>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d116      	bne.n	8003788 <pc_command_processing+0x4c8>
		{
			ultra_flag = 0;
 800375a:	4b2e      	ldr	r3, [pc, #184]	; (8003814 <pc_command_processing+0x554>)
 800375c:	2200      	movs	r2, #0
 800375e:	601a      	str	r2, [r3, #0]
			front++;
 8003760:	4b22      	ldr	r3, [pc, #136]	; (80037ec <pc_command_processing+0x52c>)
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	3301      	adds	r3, #1
 8003766:	4a21      	ldr	r2, [pc, #132]	; (80037ec <pc_command_processing+0x52c>)
 8003768:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 800376a:	4b20      	ldr	r3, [pc, #128]	; (80037ec <pc_command_processing+0x52c>)
 800376c:	6819      	ldr	r1, [r3, #0]
 800376e:	4b23      	ldr	r3, [pc, #140]	; (80037fc <pc_command_processing+0x53c>)
 8003770:	fb83 2301 	smull	r2, r3, r3, r1
 8003774:	10da      	asrs	r2, r3, #3
 8003776:	17cb      	asrs	r3, r1, #31
 8003778:	1ad2      	subs	r2, r2, r3
 800377a:	4613      	mov	r3, r2
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	4413      	add	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	1aca      	subs	r2, r1, r3
 8003784:	4b19      	ldr	r3, [pc, #100]	; (80037ec <pc_command_processing+0x52c>)
 8003786:	601a      	str	r2, [r3, #0]
		}
		if(!strncmp(rx_queue[front],"setrtc",strlen("setrtc")))
 8003788:	4b18      	ldr	r3, [pc, #96]	; (80037ec <pc_command_processing+0x52c>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	4613      	mov	r3, r2
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	4413      	add	r3, r2
 8003792:	00db      	lsls	r3, r3, #3
 8003794:	4a16      	ldr	r2, [pc, #88]	; (80037f0 <pc_command_processing+0x530>)
 8003796:	4413      	add	r3, r2
 8003798:	2206      	movs	r2, #6
 800379a:	4920      	ldr	r1, [pc, #128]	; (800381c <pc_command_processing+0x55c>)
 800379c:	4618      	mov	r0, r3
 800379e:	f006 f935 	bl	8009a0c <strncmp>
 80037a2:	4603      	mov	r3, r0
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d120      	bne.n	80037ea <pc_command_processing+0x52a>
		{
			set_rtc(rx_queue[front]);
 80037a8:	4b10      	ldr	r3, [pc, #64]	; (80037ec <pc_command_processing+0x52c>)
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	4613      	mov	r3, r2
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	4413      	add	r3, r2
 80037b2:	00db      	lsls	r3, r3, #3
 80037b4:	4a0e      	ldr	r2, [pc, #56]	; (80037f0 <pc_command_processing+0x530>)
 80037b6:	4413      	add	r3, r2
 80037b8:	4618      	mov	r0, r3
 80037ba:	f7fd fecd 	bl	8001558 <set_rtc>
			front++;
 80037be:	4b0b      	ldr	r3, [pc, #44]	; (80037ec <pc_command_processing+0x52c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	3301      	adds	r3, #1
 80037c4:	4a09      	ldr	r2, [pc, #36]	; (80037ec <pc_command_processing+0x52c>)
 80037c6:	6013      	str	r3, [r2, #0]
			front %= MAX_COMMAND;
 80037c8:	4b08      	ldr	r3, [pc, #32]	; (80037ec <pc_command_processing+0x52c>)
 80037ca:	6819      	ldr	r1, [r3, #0]
 80037cc:	4b0b      	ldr	r3, [pc, #44]	; (80037fc <pc_command_processing+0x53c>)
 80037ce:	fb83 2301 	smull	r2, r3, r3, r1
 80037d2:	10da      	asrs	r2, r3, #3
 80037d4:	17cb      	asrs	r3, r1, #31
 80037d6:	1ad2      	subs	r2, r2, r3
 80037d8:	4613      	mov	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	4413      	add	r3, r2
 80037de:	009b      	lsls	r3, r3, #2
 80037e0:	1aca      	subs	r2, r1, r3
 80037e2:	4b02      	ldr	r3, [pc, #8]	; (80037ec <pc_command_processing+0x52c>)
 80037e4:	601a      	str	r2, [r3, #0]
			return;
 80037e6:	e000      	b.n	80037ea <pc_command_processing+0x52a>
		return;
 80037e8:	bf00      	nop
		}
	}
}
 80037ea:	bd80      	pop	{r7, pc}
 80037ec:	20000e74 	.word	0x20000e74
 80037f0:	20000b1c 	.word	0x20000b1c
 80037f4:	0800af30 	.word	0x0800af30
 80037f8:	0800aee4 	.word	0x0800aee4
 80037fc:	66666667 	.word	0x66666667
 8003800:	0800af3c 	.word	0x0800af3c
 8003804:	0800af48 	.word	0x0800af48
 8003808:	20000e78 	.word	0x20000e78
 800380c:	0800af54 	.word	0x0800af54
 8003810:	0800af60 	.word	0x0800af60
 8003814:	20000e7c 	.word	0x20000e7c
 8003818:	0800af6c 	.word	0x0800af6c
 800381c:	0800af78 	.word	0x0800af78

08003820 <bt_command_processing>:


void bt_command_processing(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
	if(bt_newline_detect_flag)//BT     (\n )
 8003824:	4b31      	ldr	r3, [pc, #196]	; (80038ec <bt_command_processing+0xcc>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d05d      	beq.n	80038e8 <bt_command_processing+0xc8>
	{
		bt_newline_detect_flag =0;
 800382c:	4b2f      	ldr	r3, [pc, #188]	; (80038ec <bt_command_processing+0xcc>)
 800382e:	2200      	movs	r2, #0
 8003830:	601a      	str	r2, [r3, #0]
		printf("%s\n",bt_rx_buff);
 8003832:	482f      	ldr	r0, [pc, #188]	; (80038f0 <bt_command_processing+0xd0>)
 8003834:	f006 f8c2 	bl	80099bc <puts>
		if(!strncmp(bt_rx_buff,"led_all_on",strlen("led_all_on")))
 8003838:	220a      	movs	r2, #10
 800383a:	492e      	ldr	r1, [pc, #184]	; (80038f4 <bt_command_processing+0xd4>)
 800383c:	482c      	ldr	r0, [pc, #176]	; (80038f0 <bt_command_processing+0xd0>)
 800383e:	f006 f8e5 	bl	8009a0c <strncmp>
 8003842:	4603      	mov	r3, r0
 8003844:	2b00      	cmp	r3, #0
 8003846:	d102      	bne.n	800384e <bt_command_processing+0x2e>
		{
			led_all_on();
 8003848:	f7fe f988 	bl	8001b5c <led_all_on>
			return;
 800384c:	e04c      	b.n	80038e8 <bt_command_processing+0xc8>
		}
		if(!strncmp(bt_rx_buff,"led_all_off",strlen("led_all_off")))
 800384e:	220b      	movs	r2, #11
 8003850:	4929      	ldr	r1, [pc, #164]	; (80038f8 <bt_command_processing+0xd8>)
 8003852:	4827      	ldr	r0, [pc, #156]	; (80038f0 <bt_command_processing+0xd0>)
 8003854:	f006 f8da 	bl	8009a0c <strncmp>
 8003858:	4603      	mov	r3, r0
 800385a:	2b00      	cmp	r3, #0
 800385c:	d102      	bne.n	8003864 <bt_command_processing+0x44>
		{
			led_all_off();
 800385e:	f7fe f989 	bl	8001b74 <led_all_off>
			return;
 8003862:	e041      	b.n	80038e8 <bt_command_processing+0xc8>
		}
		if(!strncmp(bt_rx_buff,"led_on_down",strlen("led_on_down")))
 8003864:	220b      	movs	r2, #11
 8003866:	4925      	ldr	r1, [pc, #148]	; (80038fc <bt_command_processing+0xdc>)
 8003868:	4821      	ldr	r0, [pc, #132]	; (80038f0 <bt_command_processing+0xd0>)
 800386a:	f006 f8cf 	bl	8009a0c <strncmp>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d102      	bne.n	800387a <bt_command_processing+0x5a>
		{
			led_on_down();
 8003874:	f7fe f94a 	bl	8001b0c <led_on_down>
			return;
 8003878:	e036      	b.n	80038e8 <bt_command_processing+0xc8>
		}
		if(!strncmp(bt_rx_buff,"led_on_up",strlen("led_on_up")))
 800387a:	2209      	movs	r2, #9
 800387c:	4920      	ldr	r1, [pc, #128]	; (8003900 <bt_command_processing+0xe0>)
 800387e:	481c      	ldr	r0, [pc, #112]	; (80038f0 <bt_command_processing+0xd0>)
 8003880:	f006 f8c4 	bl	8009a0c <strncmp>
 8003884:	4603      	mov	r3, r0
 8003886:	2b00      	cmp	r3, #0
 8003888:	d102      	bne.n	8003890 <bt_command_processing+0x70>
		{
			led_on_up();
 800388a:	f7fe f917 	bl	8001abc <led_on_up>
			return;
 800388e:	e02b      	b.n	80038e8 <bt_command_processing+0xc8>
		}
		if(!strncmp(bt_rx_buff,"keepon_up",strlen("keepon_up")))
 8003890:	2209      	movs	r2, #9
 8003892:	491c      	ldr	r1, [pc, #112]	; (8003904 <bt_command_processing+0xe4>)
 8003894:	4816      	ldr	r0, [pc, #88]	; (80038f0 <bt_command_processing+0xd0>)
 8003896:	f006 f8b9 	bl	8009a0c <strncmp>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d102      	bne.n	80038a6 <bt_command_processing+0x86>
		{
			keepon_up();
 80038a0:	f7fe f8be 	bl	8001a20 <keepon_up>
			return;
 80038a4:	e020      	b.n	80038e8 <bt_command_processing+0xc8>
		}
		if(!strncmp(bt_rx_buff,"keepon_down",strlen("keepon_down")))
 80038a6:	220b      	movs	r2, #11
 80038a8:	4917      	ldr	r1, [pc, #92]	; (8003908 <bt_command_processing+0xe8>)
 80038aa:	4811      	ldr	r0, [pc, #68]	; (80038f0 <bt_command_processing+0xd0>)
 80038ac:	f006 f8ae 	bl	8009a0c <strncmp>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d102      	bne.n	80038bc <bt_command_processing+0x9c>
		{
			keepon_down();
 80038b6:	f7fe f8d9 	bl	8001a6c <keepon_down>
			return;
 80038ba:	e015      	b.n	80038e8 <bt_command_processing+0xc8>
		}
		if(!strncmp(bt_rx_buff,"flower_on",strlen("flower_on")))
 80038bc:	2209      	movs	r2, #9
 80038be:	4913      	ldr	r1, [pc, #76]	; (800390c <bt_command_processing+0xec>)
 80038c0:	480b      	ldr	r0, [pc, #44]	; (80038f0 <bt_command_processing+0xd0>)
 80038c2:	f006 f8a3 	bl	8009a0c <strncmp>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d102      	bne.n	80038d2 <bt_command_processing+0xb2>
		{
			flower_on();
 80038cc:	f7fe f83a 	bl	8001944 <flower_on>
			return;
 80038d0:	e00a      	b.n	80038e8 <bt_command_processing+0xc8>
		}
		if(!strncmp(bt_rx_buff,"flower_off",strlen("flower_off")))
 80038d2:	220a      	movs	r2, #10
 80038d4:	490e      	ldr	r1, [pc, #56]	; (8003910 <bt_command_processing+0xf0>)
 80038d6:	4806      	ldr	r0, [pc, #24]	; (80038f0 <bt_command_processing+0xd0>)
 80038d8:	f006 f898 	bl	8009a0c <strncmp>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d102      	bne.n	80038e8 <bt_command_processing+0xc8>
		{
			flower_off();
 80038e2:	f7fe f867 	bl	80019b4 <flower_off>
			return;
 80038e6:	bf00      	nop
		}

	}
}
 80038e8:	bd80      	pop	{r7, pc}
 80038ea:	bf00      	nop
 80038ec:	20000e6c 	.word	0x20000e6c
 80038f0:	20000e40 	.word	0x20000e40
 80038f4:	0800aed8 	.word	0x0800aed8
 80038f8:	0800aef4 	.word	0x0800aef4
 80038fc:	0800af00 	.word	0x0800af00
 8003900:	0800af0c 	.word	0x0800af0c
 8003904:	0800af18 	.word	0x0800af18
 8003908:	0800af24 	.word	0x0800af24
 800390c:	0800af30 	.word	0x0800af30
 8003910:	0800af3c 	.word	0x0800af3c

08003914 <HAL_TIM_IC_CaptureCallback>:


// 1. Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c   call-back function
// 2.   ECHO edge edge     !!!
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a13      	ldr	r2, [pc, #76]	; (8003970 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d11f      	bne.n	8003966 <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (is_first_capture == 0) //      
 8003926:	4b13      	ldr	r3, [pc, #76]	; (8003974 <HAL_TIM_IC_CaptureCallback+0x60>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	d107      	bne.n	8003940 <HAL_TIM_IC_CaptureCallback+0x2c>
		{

			__HAL_TIM_SET_COUNTER(htim, 0); //        .
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2200      	movs	r2, #0
 8003936:	625a      	str	r2, [r3, #36]	; 0x24
			is_first_capture = 1; //             1 .
 8003938:	4b0e      	ldr	r3, [pc, #56]	; (8003974 <HAL_TIM_IC_CaptureCallback+0x60>)
 800393a:	2201      	movs	r2, #1
 800393c:	701a      	strb	r2, [r3, #0]
			is_first_capture = 0; //           .
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //         .
			ic_cpt_finish_flag = 1; //  
		}
	}
}
 800393e:	e012      	b.n	8003966 <HAL_TIM_IC_CaptureCallback+0x52>
		else if (is_first_capture == 1) //       
 8003940:	4b0c      	ldr	r3, [pc, #48]	; (8003974 <HAL_TIM_IC_CaptureCallback+0x60>)
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	b2db      	uxtb	r3, r3
 8003946:	2b01      	cmp	r3, #1
 8003948:	d10d      	bne.n	8003966 <HAL_TIM_IC_CaptureCallback+0x52>
			is_first_capture = 0; //           .
 800394a:	4b0a      	ldr	r3, [pc, #40]	; (8003974 <HAL_TIM_IC_CaptureCallback+0x60>)
 800394c:	2200      	movs	r2, #0
 800394e:	701a      	strb	r2, [r3, #0]
			distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); //         .
 8003950:	2100      	movs	r1, #0
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f003 fed0 	bl	80076f8 <HAL_TIM_ReadCapturedValue>
 8003958:	4603      	mov	r3, r0
 800395a:	461a      	mov	r2, r3
 800395c:	4b06      	ldr	r3, [pc, #24]	; (8003978 <HAL_TIM_IC_CaptureCallback+0x64>)
 800395e:	601a      	str	r2, [r3, #0]
			ic_cpt_finish_flag = 1; //  
 8003960:	4b06      	ldr	r3, [pc, #24]	; (800397c <HAL_TIM_IC_CaptureCallback+0x68>)
 8003962:	2201      	movs	r2, #1
 8003964:	601a      	str	r2, [r3, #0]
}
 8003966:	bf00      	nop
 8003968:	3708      	adds	r7, #8
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}
 800396e:	bf00      	nop
 8003970:	40000400 	.word	0x40000400
 8003974:	20000e88 	.word	0x20000e88
 8003978:	20000e80 	.word	0x20000e80
 800397c:	20000e84 	.word	0x20000e84

08003980 <ultrasonic_processing>:

void ultrasonic_processing(void)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b086      	sub	sp, #24
 8003984:	af00      	add	r7, sp, #0

	char ultra_lcd_buff[20];
	int distance_lv; //              
	if (TIM10_10ms_ultrasonic >= 100) // 10ms 100 1
 8003986:	4b26      	ldr	r3, [pc, #152]	; (8003a20 <ultrasonic_processing+0xa0>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	2b63      	cmp	r3, #99	; 0x63
 800398c:	dd3e      	ble.n	8003a0c <ultrasonic_processing+0x8c>
	{
		TIM10_10ms_ultrasonic = 0;
 800398e:	4b24      	ldr	r3, [pc, #144]	; (8003a20 <ultrasonic_processing+0xa0>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]
		make_trigger();
 8003994:	f000 f850 	bl	8003a38 <make_trigger>
		if (ic_cpt_finish_flag) //    ..
 8003998:	4b22      	ldr	r3, [pc, #136]	; (8003a24 <ultrasonic_processing+0xa4>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d035      	beq.n	8003a0c <ultrasonic_processing+0x8c>
		{
			ic_cpt_finish_flag = 0;
 80039a0:	4b20      	ldr	r3, [pc, #128]	; (8003a24 <ultrasonic_processing+0xa4>)
 80039a2:	2200      	movs	r2, #0
 80039a4:	601a      	str	r2, [r3, #0]
			distance_lv = distance; //         
 80039a6:	4b20      	ldr	r3, [pc, #128]	; (8003a28 <ultrasonic_processing+0xa8>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	617b      	str	r3, [r7, #20]
			distance_lv = distance_lv * 0.034 / 2; // 1us 0.034cm .     distance    /2    .
 80039ac:	6978      	ldr	r0, [r7, #20]
 80039ae:	f7fc fdc1 	bl	8000534 <__aeabi_i2d>
 80039b2:	a319      	add	r3, pc, #100	; (adr r3, 8003a18 <ultrasonic_processing+0x98>)
 80039b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039b8:	f7fc fe26 	bl	8000608 <__aeabi_dmul>
 80039bc:	4602      	mov	r2, r0
 80039be:	460b      	mov	r3, r1
 80039c0:	4610      	mov	r0, r2
 80039c2:	4619      	mov	r1, r3
 80039c4:	f04f 0200 	mov.w	r2, #0
 80039c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80039cc:	f7fc ff46 	bl	800085c <__aeabi_ddiv>
 80039d0:	4602      	mov	r2, r0
 80039d2:	460b      	mov	r3, r1
 80039d4:	4610      	mov	r0, r2
 80039d6:	4619      	mov	r1, r3
 80039d8:	f7fd f828 	bl	8000a2c <__aeabi_d2iz>
 80039dc:	4603      	mov	r3, r0
 80039de:	617b      	str	r3, [r7, #20]

			printf("distance_lv: %dcm\n", distance_lv);
 80039e0:	6979      	ldr	r1, [r7, #20]
 80039e2:	4812      	ldr	r0, [pc, #72]	; (8003a2c <ultrasonic_processing+0xac>)
 80039e4:	f005 ff64 	bl	80098b0 <iprintf>
			if(lcd_display_mode_flag==2)
 80039e8:	4b11      	ldr	r3, [pc, #68]	; (8003a30 <ultrasonic_processing+0xb0>)
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d10d      	bne.n	8003a0c <ultrasonic_processing+0x8c>
			{
				sprintf(ultra_lcd_buff,"dist: %dcm", distance_lv);
 80039f0:	463b      	mov	r3, r7
 80039f2:	697a      	ldr	r2, [r7, #20]
 80039f4:	490f      	ldr	r1, [pc, #60]	; (8003a34 <ultrasonic_processing+0xb4>)
 80039f6:	4618      	mov	r0, r3
 80039f8:	f005 ffe8 	bl	80099cc <siprintf>
				move_cursor(0,0);
 80039fc:	2100      	movs	r1, #0
 80039fe:	2000      	movs	r0, #0
 8003a00:	f7fd fca6 	bl	8001350 <move_cursor>
				lcd_string(ultra_lcd_buff);
 8003a04:	463b      	mov	r3, r7
 8003a06:	4618      	mov	r0, r3
 8003a08:	f7fd fc8d 	bl	8001326 <lcd_string>
			}
		}


	}
}
 8003a0c:	bf00      	nop
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	f3af 8000 	nop.w
 8003a18:	b020c49c 	.word	0xb020c49c
 8003a1c:	3fa16872 	.word	0x3fa16872
 8003a20:	20000b0c 	.word	0x20000b0c
 8003a24:	20000e84 	.word	0x20000e84
 8003a28:	20000e80 	.word	0x20000e80
 8003a2c:	0800af80 	.word	0x0800af80
 8003a30:	200000cc 	.word	0x200000cc
 8003a34:	0800af94 	.word	0x0800af94

08003a38 <make_trigger>:

void make_trigger(void)
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a42:	480b      	ldr	r0, [pc, #44]	; (8003a70 <make_trigger+0x38>)
 8003a44:	f000 ff66 	bl	8004914 <HAL_GPIO_WritePin>
	delay_us(2);
 8003a48:	2002      	movs	r0, #2
 8003a4a:	f7fe f8cd 	bl	8001be8 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 1);
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a54:	4806      	ldr	r0, [pc, #24]	; (8003a70 <make_trigger+0x38>)
 8003a56:	f000 ff5d 	bl	8004914 <HAL_GPIO_WritePin>
	delay_us(10);
 8003a5a:	200a      	movs	r0, #10
 8003a5c:	f7fe f8c4 	bl	8001be8 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8003a60:	2200      	movs	r2, #0
 8003a62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003a66:	4802      	ldr	r0, [pc, #8]	; (8003a70 <make_trigger+0x38>)
 8003a68:	f000 ff54 	bl	8004914 <HAL_GPIO_WritePin>
	//  5           MCU    .

}
 8003a6c:	bf00      	nop
 8003a6e:	bd80      	pop	{r7, pc}
 8003a70:	40021400 	.word	0x40021400

08003a74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003a74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003aac <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a78:	480d      	ldr	r0, [pc, #52]	; (8003ab0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a7a:	490e      	ldr	r1, [pc, #56]	; (8003ab4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a7c:	4a0e      	ldr	r2, [pc, #56]	; (8003ab8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a80:	e002      	b.n	8003a88 <LoopCopyDataInit>

08003a82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a86:	3304      	adds	r3, #4

08003a88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a8c:	d3f9      	bcc.n	8003a82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a8e:	4a0b      	ldr	r2, [pc, #44]	; (8003abc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a90:	4c0b      	ldr	r4, [pc, #44]	; (8003ac0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a94:	e001      	b.n	8003a9a <LoopFillZerobss>

08003a96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a98:	3204      	adds	r2, #4

08003a9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a9c:	d3fb      	bcc.n	8003a96 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a9e:	f7ff fb39 	bl	8003114 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003aa2:	f005 fed9 	bl	8009858 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003aa6:	f7fe f8c9 	bl	8001c3c <main>
  bx  lr    
 8003aaa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003aac:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003ab4:	200000b0 	.word	0x200000b0
  ldr r2, =_sidata
 8003ab8:	0800b164 	.word	0x0800b164
  ldr r2, =_sbss
 8003abc:	200000b0 	.word	0x200000b0
  ldr r4, =_ebss
 8003ac0:	20000ea0 	.word	0x20000ea0

08003ac4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ac4:	e7fe      	b.n	8003ac4 <ADC_IRQHandler>
	...

08003ac8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003acc:	4b0e      	ldr	r3, [pc, #56]	; (8003b08 <HAL_Init+0x40>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a0d      	ldr	r2, [pc, #52]	; (8003b08 <HAL_Init+0x40>)
 8003ad2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ad6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ad8:	4b0b      	ldr	r3, [pc, #44]	; (8003b08 <HAL_Init+0x40>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	4a0a      	ldr	r2, [pc, #40]	; (8003b08 <HAL_Init+0x40>)
 8003ade:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ae2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ae4:	4b08      	ldr	r3, [pc, #32]	; (8003b08 <HAL_Init+0x40>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a07      	ldr	r2, [pc, #28]	; (8003b08 <HAL_Init+0x40>)
 8003aea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003aee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003af0:	2003      	movs	r0, #3
 8003af2:	f000 f94f 	bl	8003d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003af6:	2000      	movs	r0, #0
 8003af8:	f000 f808 	bl	8003b0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003afc:	f7fe fe2e 	bl	800275c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b00:	2300      	movs	r3, #0
}
 8003b02:	4618      	mov	r0, r3
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	40023c00 	.word	0x40023c00

08003b0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b14:	4b12      	ldr	r3, [pc, #72]	; (8003b60 <HAL_InitTick+0x54>)
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	4b12      	ldr	r3, [pc, #72]	; (8003b64 <HAL_InitTick+0x58>)
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	4619      	mov	r1, r3
 8003b1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b22:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	f000 f967 	bl	8003dfe <HAL_SYSTICK_Config>
 8003b30:	4603      	mov	r3, r0
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d001      	beq.n	8003b3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b36:	2301      	movs	r3, #1
 8003b38:	e00e      	b.n	8003b58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2b0f      	cmp	r3, #15
 8003b3e:	d80a      	bhi.n	8003b56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b40:	2200      	movs	r2, #0
 8003b42:	6879      	ldr	r1, [r7, #4]
 8003b44:	f04f 30ff 	mov.w	r0, #4294967295
 8003b48:	f000 f92f 	bl	8003daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b4c:	4a06      	ldr	r2, [pc, #24]	; (8003b68 <HAL_InitTick+0x5c>)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b52:	2300      	movs	r3, #0
 8003b54:	e000      	b.n	8003b58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b56:	2301      	movs	r3, #1
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3708      	adds	r7, #8
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	20000040 	.word	0x20000040
 8003b64:	20000048 	.word	0x20000048
 8003b68:	20000044 	.word	0x20000044

08003b6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b70:	4b06      	ldr	r3, [pc, #24]	; (8003b8c <HAL_IncTick+0x20>)
 8003b72:	781b      	ldrb	r3, [r3, #0]
 8003b74:	461a      	mov	r2, r3
 8003b76:	4b06      	ldr	r3, [pc, #24]	; (8003b90 <HAL_IncTick+0x24>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	4a04      	ldr	r2, [pc, #16]	; (8003b90 <HAL_IncTick+0x24>)
 8003b7e:	6013      	str	r3, [r2, #0]
}
 8003b80:	bf00      	nop
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	20000048 	.word	0x20000048
 8003b90:	20000e8c 	.word	0x20000e8c

08003b94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b94:	b480      	push	{r7}
 8003b96:	af00      	add	r7, sp, #0
  return uwTick;
 8003b98:	4b03      	ldr	r3, [pc, #12]	; (8003ba8 <HAL_GetTick+0x14>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba4:	4770      	bx	lr
 8003ba6:	bf00      	nop
 8003ba8:	20000e8c 	.word	0x20000e8c

08003bac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bb4:	f7ff ffee 	bl	8003b94 <HAL_GetTick>
 8003bb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bc4:	d005      	beq.n	8003bd2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003bc6:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <HAL_Delay+0x44>)
 8003bc8:	781b      	ldrb	r3, [r3, #0]
 8003bca:	461a      	mov	r2, r3
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	4413      	add	r3, r2
 8003bd0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bd2:	bf00      	nop
 8003bd4:	f7ff ffde 	bl	8003b94 <HAL_GetTick>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	1ad3      	subs	r3, r2, r3
 8003bde:	68fa      	ldr	r2, [r7, #12]
 8003be0:	429a      	cmp	r2, r3
 8003be2:	d8f7      	bhi.n	8003bd4 <HAL_Delay+0x28>
  {
  }
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	3710      	adds	r7, #16
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	20000048 	.word	0x20000048

08003bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	f003 0307 	and.w	r3, r3, #7
 8003c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003c04:	4b0c      	ldr	r3, [pc, #48]	; (8003c38 <__NVIC_SetPriorityGrouping+0x44>)
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003c0a:	68ba      	ldr	r2, [r7, #8]
 8003c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003c10:	4013      	ands	r3, r2
 8003c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c26:	4a04      	ldr	r2, [pc, #16]	; (8003c38 <__NVIC_SetPriorityGrouping+0x44>)
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	60d3      	str	r3, [r2, #12]
}
 8003c2c:	bf00      	nop
 8003c2e:	3714      	adds	r7, #20
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr
 8003c38:	e000ed00 	.word	0xe000ed00

08003c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c40:	4b04      	ldr	r3, [pc, #16]	; (8003c54 <__NVIC_GetPriorityGrouping+0x18>)
 8003c42:	68db      	ldr	r3, [r3, #12]
 8003c44:	0a1b      	lsrs	r3, r3, #8
 8003c46:	f003 0307 	and.w	r3, r3, #7
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c52:	4770      	bx	lr
 8003c54:	e000ed00 	.word	0xe000ed00

08003c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b083      	sub	sp, #12
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	4603      	mov	r3, r0
 8003c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	db0b      	blt.n	8003c82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c6a:	79fb      	ldrb	r3, [r7, #7]
 8003c6c:	f003 021f 	and.w	r2, r3, #31
 8003c70:	4907      	ldr	r1, [pc, #28]	; (8003c90 <__NVIC_EnableIRQ+0x38>)
 8003c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c76:	095b      	lsrs	r3, r3, #5
 8003c78:	2001      	movs	r0, #1
 8003c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c82:	bf00      	nop
 8003c84:	370c      	adds	r7, #12
 8003c86:	46bd      	mov	sp, r7
 8003c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8c:	4770      	bx	lr
 8003c8e:	bf00      	nop
 8003c90:	e000e100 	.word	0xe000e100

08003c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	6039      	str	r1, [r7, #0]
 8003c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	db0a      	blt.n	8003cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	b2da      	uxtb	r2, r3
 8003cac:	490c      	ldr	r1, [pc, #48]	; (8003ce0 <__NVIC_SetPriority+0x4c>)
 8003cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003cb2:	0112      	lsls	r2, r2, #4
 8003cb4:	b2d2      	uxtb	r2, r2
 8003cb6:	440b      	add	r3, r1
 8003cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003cbc:	e00a      	b.n	8003cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003cbe:	683b      	ldr	r3, [r7, #0]
 8003cc0:	b2da      	uxtb	r2, r3
 8003cc2:	4908      	ldr	r1, [pc, #32]	; (8003ce4 <__NVIC_SetPriority+0x50>)
 8003cc4:	79fb      	ldrb	r3, [r7, #7]
 8003cc6:	f003 030f 	and.w	r3, r3, #15
 8003cca:	3b04      	subs	r3, #4
 8003ccc:	0112      	lsls	r2, r2, #4
 8003cce:	b2d2      	uxtb	r2, r2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	761a      	strb	r2, [r3, #24]
}
 8003cd4:	bf00      	nop
 8003cd6:	370c      	adds	r7, #12
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cde:	4770      	bx	lr
 8003ce0:	e000e100 	.word	0xe000e100
 8003ce4:	e000ed00 	.word	0xe000ed00

08003ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b089      	sub	sp, #36	; 0x24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	60f8      	str	r0, [r7, #12]
 8003cf0:	60b9      	str	r1, [r7, #8]
 8003cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003cfc:	69fb      	ldr	r3, [r7, #28]
 8003cfe:	f1c3 0307 	rsb	r3, r3, #7
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	bf28      	it	cs
 8003d06:	2304      	movcs	r3, #4
 8003d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003d0a:	69fb      	ldr	r3, [r7, #28]
 8003d0c:	3304      	adds	r3, #4
 8003d0e:	2b06      	cmp	r3, #6
 8003d10:	d902      	bls.n	8003d18 <NVIC_EncodePriority+0x30>
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	3b03      	subs	r3, #3
 8003d16:	e000      	b.n	8003d1a <NVIC_EncodePriority+0x32>
 8003d18:	2300      	movs	r3, #0
 8003d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	fa02 f303 	lsl.w	r3, r2, r3
 8003d26:	43da      	mvns	r2, r3
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	401a      	ands	r2, r3
 8003d2c:	697b      	ldr	r3, [r7, #20]
 8003d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d30:	f04f 31ff 	mov.w	r1, #4294967295
 8003d34:	697b      	ldr	r3, [r7, #20]
 8003d36:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3a:	43d9      	mvns	r1, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d40:	4313      	orrs	r3, r2
         );
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	3724      	adds	r7, #36	; 0x24
 8003d46:	46bd      	mov	sp, r7
 8003d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4c:	4770      	bx	lr
	...

08003d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b082      	sub	sp, #8
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d60:	d301      	bcc.n	8003d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d62:	2301      	movs	r3, #1
 8003d64:	e00f      	b.n	8003d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d66:	4a0a      	ldr	r2, [pc, #40]	; (8003d90 <SysTick_Config+0x40>)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	3b01      	subs	r3, #1
 8003d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d6e:	210f      	movs	r1, #15
 8003d70:	f04f 30ff 	mov.w	r0, #4294967295
 8003d74:	f7ff ff8e 	bl	8003c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d78:	4b05      	ldr	r3, [pc, #20]	; (8003d90 <SysTick_Config+0x40>)
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d7e:	4b04      	ldr	r3, [pc, #16]	; (8003d90 <SysTick_Config+0x40>)
 8003d80:	2207      	movs	r2, #7
 8003d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d84:	2300      	movs	r3, #0
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}
 8003d8e:	bf00      	nop
 8003d90:	e000e010 	.word	0xe000e010

08003d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b082      	sub	sp, #8
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d9c:	6878      	ldr	r0, [r7, #4]
 8003d9e:	f7ff ff29 	bl	8003bf4 <__NVIC_SetPriorityGrouping>
}
 8003da2:	bf00      	nop
 8003da4:	3708      	adds	r7, #8
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}

08003daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003daa:	b580      	push	{r7, lr}
 8003dac:	b086      	sub	sp, #24
 8003dae:	af00      	add	r7, sp, #0
 8003db0:	4603      	mov	r3, r0
 8003db2:	60b9      	str	r1, [r7, #8]
 8003db4:	607a      	str	r2, [r7, #4]
 8003db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003db8:	2300      	movs	r3, #0
 8003dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003dbc:	f7ff ff3e 	bl	8003c3c <__NVIC_GetPriorityGrouping>
 8003dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003dc2:	687a      	ldr	r2, [r7, #4]
 8003dc4:	68b9      	ldr	r1, [r7, #8]
 8003dc6:	6978      	ldr	r0, [r7, #20]
 8003dc8:	f7ff ff8e 	bl	8003ce8 <NVIC_EncodePriority>
 8003dcc:	4602      	mov	r2, r0
 8003dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7ff ff5d 	bl	8003c94 <__NVIC_SetPriority>
}
 8003dda:	bf00      	nop
 8003ddc:	3718      	adds	r7, #24
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b082      	sub	sp, #8
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	4603      	mov	r3, r0
 8003dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7ff ff31 	bl	8003c58 <__NVIC_EnableIRQ>
}
 8003df6:	bf00      	nop
 8003df8:	3708      	adds	r7, #8
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b082      	sub	sp, #8
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7ff ffa2 	bl	8003d50 <SysTick_Config>
 8003e0c:	4603      	mov	r3, r0
}
 8003e0e:	4618      	mov	r0, r3
 8003e10:	3708      	adds	r7, #8
 8003e12:	46bd      	mov	sp, r7
 8003e14:	bd80      	pop	{r7, pc}

08003e16 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003e16:	b580      	push	{r7, lr}
 8003e18:	b084      	sub	sp, #16
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e22:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003e24:	f7ff feb6 	bl	8003b94 <HAL_GetTick>
 8003e28:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e30:	b2db      	uxtb	r3, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d008      	beq.n	8003e48 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2280      	movs	r2, #128	; 0x80
 8003e3a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e44:	2301      	movs	r3, #1
 8003e46:	e052      	b.n	8003eee <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 0216 	bic.w	r2, r2, #22
 8003e56:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	695a      	ldr	r2, [r3, #20]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e66:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d103      	bne.n	8003e78 <HAL_DMA_Abort+0x62>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d007      	beq.n	8003e88 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	681a      	ldr	r2, [r3, #0]
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f022 0208 	bic.w	r2, r2, #8
 8003e86:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0201 	bic.w	r2, r2, #1
 8003e96:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e98:	e013      	b.n	8003ec2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e9a:	f7ff fe7b 	bl	8003b94 <HAL_GetTick>
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	68bb      	ldr	r3, [r7, #8]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	2b05      	cmp	r3, #5
 8003ea6:	d90c      	bls.n	8003ec2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2220      	movs	r2, #32
 8003eac:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2203      	movs	r2, #3
 8003eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	e015      	b.n	8003eee <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0301 	and.w	r3, r3, #1
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d1e4      	bne.n	8003e9a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ed4:	223f      	movs	r2, #63	; 0x3f
 8003ed6:	409a      	lsls	r2, r3
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ef6:	b480      	push	{r7}
 8003ef8:	b083      	sub	sp, #12
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	2b02      	cmp	r3, #2
 8003f08:	d004      	beq.n	8003f14 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2280      	movs	r2, #128	; 0x80
 8003f0e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e00c      	b.n	8003f2e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2205      	movs	r2, #5
 8003f18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	681a      	ldr	r2, [r3, #0]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f022 0201 	bic.w	r2, r2, #1
 8003f2a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	370c      	adds	r7, #12
 8003f32:	46bd      	mov	sp, r7
 8003f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f38:	4770      	bx	lr
	...

08003f3c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b084      	sub	sp, #16
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d101      	bne.n	8003f4e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e06c      	b.n	8004028 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d106      	bne.n	8003f66 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2223      	movs	r2, #35	; 0x23
 8003f5c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7fe fc23 	bl	80027ac <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f66:	2300      	movs	r3, #0
 8003f68:	60bb      	str	r3, [r7, #8]
 8003f6a:	4b31      	ldr	r3, [pc, #196]	; (8004030 <HAL_ETH_Init+0xf4>)
 8003f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f6e:	4a30      	ldr	r2, [pc, #192]	; (8004030 <HAL_ETH_Init+0xf4>)
 8003f70:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f74:	6453      	str	r3, [r2, #68]	; 0x44
 8003f76:	4b2e      	ldr	r3, [pc, #184]	; (8004030 <HAL_ETH_Init+0xf4>)
 8003f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f7a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f7e:	60bb      	str	r3, [r7, #8]
 8003f80:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8003f82:	4b2c      	ldr	r3, [pc, #176]	; (8004034 <HAL_ETH_Init+0xf8>)
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	4a2b      	ldr	r2, [pc, #172]	; (8004034 <HAL_ETH_Init+0xf8>)
 8003f88:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003f8c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8003f8e:	4b29      	ldr	r3, [pc, #164]	; (8004034 <HAL_ETH_Init+0xf8>)
 8003f90:	685a      	ldr	r2, [r3, #4]
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	4927      	ldr	r1, [pc, #156]	; (8004034 <HAL_ETH_Init+0xf8>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8003f9c:	4b25      	ldr	r3, [pc, #148]	; (8004034 <HAL_ETH_Init+0xf8>)
 8003f9e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	687a      	ldr	r2, [r7, #4]
 8003fac:	6812      	ldr	r2, [r2, #0]
 8003fae:	f043 0301 	orr.w	r3, r3, #1
 8003fb2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8003fb6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fb8:	f7ff fdec 	bl	8003b94 <HAL_GetTick>
 8003fbc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003fbe:	e011      	b.n	8003fe4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8003fc0:	f7ff fde8 	bl	8003b94 <HAL_GetTick>
 8003fc4:	4602      	mov	r2, r0
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	1ad3      	subs	r3, r2, r3
 8003fca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8003fce:	d909      	bls.n	8003fe4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	2204      	movs	r2, #4
 8003fd4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	22e0      	movs	r2, #224	; 0xe0
 8003fdc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	e021      	b.n	8004028 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d1e4      	bne.n	8003fc0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f000 f958 	bl	80042ac <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f000 f9ff 	bl	8004400 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8004002:	6878      	ldr	r0, [r7, #4]
 8004004:	f000 fa55 	bl	80044b2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	461a      	mov	r2, r3
 800400e:	2100      	movs	r1, #0
 8004010:	6878      	ldr	r0, [r7, #4]
 8004012:	f000 f9bd 	bl	8004390 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2210      	movs	r2, #16
 8004022:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8004026:	2300      	movs	r3, #0
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40023800 	.word	0x40023800
 8004034:	40013800 	.word	0x40013800

08004038 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800404a:	68fa      	ldr	r2, [r7, #12]
 800404c:	4b51      	ldr	r3, [pc, #324]	; (8004194 <ETH_SetMACConfig+0x15c>)
 800404e:	4013      	ands	r3, r2
 8004050:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	7c1b      	ldrb	r3, [r3, #16]
 8004056:	2b00      	cmp	r3, #0
 8004058:	d102      	bne.n	8004060 <ETH_SetMACConfig+0x28>
 800405a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800405e:	e000      	b.n	8004062 <ETH_SetMACConfig+0x2a>
 8004060:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	7c5b      	ldrb	r3, [r3, #17]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d102      	bne.n	8004070 <ETH_SetMACConfig+0x38>
 800406a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800406e:	e000      	b.n	8004072 <ETH_SetMACConfig+0x3a>
 8004070:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004072:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004078:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800407a:	683b      	ldr	r3, [r7, #0]
 800407c:	7fdb      	ldrb	r3, [r3, #31]
 800407e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004080:	431a      	orrs	r2, r3
                        macconf->Speed |
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004086:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004088:	683a      	ldr	r2, [r7, #0]
 800408a:	7f92      	ldrb	r2, [r2, #30]
 800408c:	2a00      	cmp	r2, #0
 800408e:	d102      	bne.n	8004096 <ETH_SetMACConfig+0x5e>
 8004090:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004094:	e000      	b.n	8004098 <ETH_SetMACConfig+0x60>
 8004096:	2200      	movs	r2, #0
                        macconf->Speed |
 8004098:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800409a:	683b      	ldr	r3, [r7, #0]
 800409c:	7f1b      	ldrb	r3, [r3, #28]
 800409e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80040a0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80040a2:	683b      	ldr	r3, [r7, #0]
 80040a4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80040a6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	791b      	ldrb	r3, [r3, #4]
 80040ac:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80040ae:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80040b0:	683a      	ldr	r2, [r7, #0]
 80040b2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80040b6:	2a00      	cmp	r2, #0
 80040b8:	d102      	bne.n	80040c0 <ETH_SetMACConfig+0x88>
 80040ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80040be:	e000      	b.n	80040c2 <ETH_SetMACConfig+0x8a>
 80040c0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80040c2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	7bdb      	ldrb	r3, [r3, #15]
 80040c8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80040ca:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80040d0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80040d8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80040da:	4313      	orrs	r3, r2
 80040dc:	68fa      	ldr	r2, [r7, #12]
 80040de:	4313      	orrs	r3, r2
 80040e0:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80040f2:	2001      	movs	r0, #1
 80040f4:	f7ff fd5a 	bl	8003bac <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	68fa      	ldr	r2, [r7, #12]
 80040fe:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	699b      	ldr	r3, [r3, #24]
 8004106:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	f64f 7341 	movw	r3, #65345	; 0xff41
 800410e:	4013      	ands	r3, r2
 8004110:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004116:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 800411e:	2a00      	cmp	r2, #0
 8004120:	d101      	bne.n	8004126 <ETH_SetMACConfig+0xee>
 8004122:	2280      	movs	r2, #128	; 0x80
 8004124:	e000      	b.n	8004128 <ETH_SetMACConfig+0xf0>
 8004126:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004128:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800412e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8004136:	2a01      	cmp	r2, #1
 8004138:	d101      	bne.n	800413e <ETH_SetMACConfig+0x106>
 800413a:	2208      	movs	r2, #8
 800413c:	e000      	b.n	8004140 <ETH_SetMACConfig+0x108>
 800413e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8004140:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8004142:	683a      	ldr	r2, [r7, #0]
 8004144:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8004148:	2a01      	cmp	r2, #1
 800414a:	d101      	bne.n	8004150 <ETH_SetMACConfig+0x118>
 800414c:	2204      	movs	r2, #4
 800414e:	e000      	b.n	8004152 <ETH_SetMACConfig+0x11a>
 8004150:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8004152:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8004154:	683a      	ldr	r2, [r7, #0]
 8004156:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800415a:	2a01      	cmp	r2, #1
 800415c:	d101      	bne.n	8004162 <ETH_SetMACConfig+0x12a>
 800415e:	2202      	movs	r2, #2
 8004160:	e000      	b.n	8004164 <ETH_SetMACConfig+0x12c>
 8004162:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8004164:	4313      	orrs	r3, r2
 8004166:	68fa      	ldr	r2, [r7, #12]
 8004168:	4313      	orrs	r3, r2
 800416a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	68fa      	ldr	r2, [r7, #12]
 8004172:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	699b      	ldr	r3, [r3, #24]
 800417a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800417c:	2001      	movs	r0, #1
 800417e:	f7ff fd15 	bl	8003bac <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	619a      	str	r2, [r3, #24]
}
 800418a:	bf00      	nop
 800418c:	3710      	adds	r7, #16
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	ff20810f 	.word	0xff20810f

08004198 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	4b3d      	ldr	r3, [pc, #244]	; (80042a8 <ETH_SetDMAConfig+0x110>)
 80041b2:	4013      	ands	r3, r2
 80041b4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	7b1b      	ldrb	r3, [r3, #12]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d102      	bne.n	80041c4 <ETH_SetDMAConfig+0x2c>
 80041be:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80041c2:	e000      	b.n	80041c6 <ETH_SetDMAConfig+0x2e>
 80041c4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	7b5b      	ldrb	r3, [r3, #13]
 80041ca:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80041cc:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	7f52      	ldrb	r2, [r2, #29]
 80041d2:	2a00      	cmp	r2, #0
 80041d4:	d102      	bne.n	80041dc <ETH_SetDMAConfig+0x44>
 80041d6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80041da:	e000      	b.n	80041de <ETH_SetDMAConfig+0x46>
 80041dc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80041de:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	7b9b      	ldrb	r3, [r3, #14]
 80041e4:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80041e6:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80041ec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	7f1b      	ldrb	r3, [r3, #28]
 80041f2:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80041f4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80041f6:	683b      	ldr	r3, [r7, #0]
 80041f8:	7f9b      	ldrb	r3, [r3, #30]
 80041fa:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80041fc:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8004202:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800420a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800420c:	4313      	orrs	r3, r2
 800420e:	68fa      	ldr	r2, [r7, #12]
 8004210:	4313      	orrs	r3, r2
 8004212:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800421c:	461a      	mov	r2, r3
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800422a:	699b      	ldr	r3, [r3, #24]
 800422c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800422e:	2001      	movs	r0, #1
 8004230:	f7ff fcbc 	bl	8003bac <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800423c:	461a      	mov	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	791b      	ldrb	r3, [r3, #4]
 8004246:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8004248:	683b      	ldr	r3, [r7, #0]
 800424a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800424c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8004252:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004258:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004260:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8004262:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004268:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800426a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004270:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6812      	ldr	r2, [r2, #0]
 8004276:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800427a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800427e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800428c:	2001      	movs	r0, #1
 800428e:	f7ff fc8d 	bl	8003bac <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800429a:	461a      	mov	r2, r3
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	6013      	str	r3, [r2, #0]
}
 80042a0:	bf00      	nop
 80042a2:	3710      	adds	r7, #16
 80042a4:	46bd      	mov	sp, r7
 80042a6:	bd80      	pop	{r7, pc}
 80042a8:	f8de3f23 	.word	0xf8de3f23

080042ac <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b0a6      	sub	sp, #152	; 0x98
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80042b4:	2301      	movs	r3, #1
 80042b6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80042ba:	2301      	movs	r3, #1
 80042bc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80042c0:	2300      	movs	r3, #0
 80042c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80042c4:	2300      	movs	r3, #0
 80042c6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80042ca:	2301      	movs	r3, #1
 80042cc:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80042d0:	2300      	movs	r3, #0
 80042d2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 80042d6:	2301      	movs	r3, #1
 80042d8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80042dc:	2300      	movs	r3, #0
 80042de:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80042e2:	2300      	movs	r3, #0
 80042e4:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80042e8:	2300      	movs	r3, #0
 80042ea:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80042ec:	2300      	movs	r3, #0
 80042ee:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80042f2:	2300      	movs	r3, #0
 80042f4:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80042f6:	2300      	movs	r3, #0
 80042f8:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80042fc:	2300      	movs	r3, #0
 80042fe:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8004302:	2300      	movs	r3, #0
 8004304:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8004308:	2300      	movs	r3, #0
 800430a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800430e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004312:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8004314:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004318:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800431a:	2300      	movs	r3, #0
 800431c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8004320:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004324:	4619      	mov	r1, r3
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f7ff fe86 	bl	8004038 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800432c:	2301      	movs	r3, #1
 800432e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8004330:	2301      	movs	r3, #1
 8004332:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8004334:	2301      	movs	r3, #1
 8004336:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800433a:	2301      	movs	r3, #1
 800433c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8004342:	2300      	movs	r3, #0
 8004344:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8004348:	2300      	movs	r3, #0
 800434a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800434e:	2300      	movs	r3, #0
 8004350:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8004352:	2301      	movs	r3, #1
 8004354:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004358:	2301      	movs	r3, #1
 800435a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800435c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004360:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8004362:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004366:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004368:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800436c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800436e:	2301      	movs	r3, #1
 8004370:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8004374:	2300      	movs	r3, #0
 8004376:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004378:	2300      	movs	r3, #0
 800437a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800437c:	f107 0308 	add.w	r3, r7, #8
 8004380:	4619      	mov	r1, r3
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff ff08 	bl	8004198 <ETH_SetDMAConfig>
}
 8004388:	bf00      	nop
 800438a:	3798      	adds	r7, #152	; 0x98
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}

08004390 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004390:	b480      	push	{r7}
 8004392:	b087      	sub	sp, #28
 8004394:	af00      	add	r7, sp, #0
 8004396:	60f8      	str	r0, [r7, #12]
 8004398:	60b9      	str	r1, [r7, #8]
 800439a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	3305      	adds	r3, #5
 80043a0:	781b      	ldrb	r3, [r3, #0]
 80043a2:	021b      	lsls	r3, r3, #8
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	3204      	adds	r2, #4
 80043a8:	7812      	ldrb	r2, [r2, #0]
 80043aa:	4313      	orrs	r3, r2
 80043ac:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	4b11      	ldr	r3, [pc, #68]	; (80043f8 <ETH_MACAddressConfig+0x68>)
 80043b2:	4413      	add	r3, r2
 80043b4:	461a      	mov	r2, r3
 80043b6:	697b      	ldr	r3, [r7, #20]
 80043b8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	3303      	adds	r3, #3
 80043be:	781b      	ldrb	r3, [r3, #0]
 80043c0:	061a      	lsls	r2, r3, #24
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	3302      	adds	r3, #2
 80043c6:	781b      	ldrb	r3, [r3, #0]
 80043c8:	041b      	lsls	r3, r3, #16
 80043ca:	431a      	orrs	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3301      	adds	r3, #1
 80043d0:	781b      	ldrb	r3, [r3, #0]
 80043d2:	021b      	lsls	r3, r3, #8
 80043d4:	4313      	orrs	r3, r2
 80043d6:	687a      	ldr	r2, [r7, #4]
 80043d8:	7812      	ldrb	r2, [r2, #0]
 80043da:	4313      	orrs	r3, r2
 80043dc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80043de:	68ba      	ldr	r2, [r7, #8]
 80043e0:	4b06      	ldr	r3, [pc, #24]	; (80043fc <ETH_MACAddressConfig+0x6c>)
 80043e2:	4413      	add	r3, r2
 80043e4:	461a      	mov	r2, r3
 80043e6:	697b      	ldr	r3, [r7, #20]
 80043e8:	6013      	str	r3, [r2, #0]
}
 80043ea:	bf00      	nop
 80043ec:	371c      	adds	r7, #28
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
 80043f6:	bf00      	nop
 80043f8:	40028040 	.word	0x40028040
 80043fc:	40028044 	.word	0x40028044

08004400 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004408:	2300      	movs	r3, #0
 800440a:	60fb      	str	r3, [r7, #12]
 800440c:	e03e      	b.n	800448c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	68d9      	ldr	r1, [r3, #12]
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	4613      	mov	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	4413      	add	r3, r2
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	440b      	add	r3, r1
 800441e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8004420:	68bb      	ldr	r3, [r7, #8]
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	2200      	movs	r2, #0
 800442a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	2200      	movs	r2, #0
 8004430:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8004432:	68bb      	ldr	r3, [r7, #8]
 8004434:	2200      	movs	r2, #0
 8004436:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8004438:	68b9      	ldr	r1, [r7, #8]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	3206      	adds	r2, #6
 8004440:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	2b02      	cmp	r3, #2
 8004454:	d80c      	bhi.n	8004470 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	68d9      	ldr	r1, [r3, #12]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	1c5a      	adds	r2, r3, #1
 800445e:	4613      	mov	r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	4413      	add	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	440b      	add	r3, r1
 8004468:	461a      	mov	r2, r3
 800446a:	68bb      	ldr	r3, [r7, #8]
 800446c:	60da      	str	r2, [r3, #12]
 800446e:	e004      	b.n	800447a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	461a      	mov	r2, r3
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	3301      	adds	r3, #1
 800448a:	60fb      	str	r3, [r7, #12]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2b03      	cmp	r3, #3
 8004490:	d9bd      	bls.n	800440e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2200      	movs	r2, #0
 8004496:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68da      	ldr	r2, [r3, #12]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80044a4:	611a      	str	r2, [r3, #16]
}
 80044a6:	bf00      	nop
 80044a8:	3714      	adds	r7, #20
 80044aa:	46bd      	mov	sp, r7
 80044ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b0:	4770      	bx	lr

080044b2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80044b2:	b480      	push	{r7}
 80044b4:	b085      	sub	sp, #20
 80044b6:	af00      	add	r7, sp, #0
 80044b8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80044ba:	2300      	movs	r3, #0
 80044bc:	60fb      	str	r3, [r7, #12]
 80044be:	e046      	b.n	800454e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6919      	ldr	r1, [r3, #16]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	4613      	mov	r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	00db      	lsls	r3, r3, #3
 80044ce:	440b      	add	r3, r1
 80044d0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80044d8:	68bb      	ldr	r3, [r7, #8]
 80044da:	2200      	movs	r2, #0
 80044dc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	2200      	movs	r2, #0
 80044e2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80044e4:	68bb      	ldr	r3, [r7, #8]
 80044e6:	2200      	movs	r2, #0
 80044e8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80044ea:	68bb      	ldr	r3, [r7, #8]
 80044ec:	2200      	movs	r2, #0
 80044ee:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80044f0:	68bb      	ldr	r3, [r7, #8]
 80044f2:	2200      	movs	r2, #0
 80044f4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80044f6:	68bb      	ldr	r3, [r7, #8]
 80044f8:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80044fc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80044fe:	68bb      	ldr	r3, [r7, #8]
 8004500:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004504:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800450e:	68bb      	ldr	r3, [r7, #8]
 8004510:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004512:	68b9      	ldr	r1, [r7, #8]
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	3212      	adds	r2, #18
 800451a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	2b02      	cmp	r3, #2
 8004522:	d80c      	bhi.n	800453e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6919      	ldr	r1, [r3, #16]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	1c5a      	adds	r2, r3, #1
 800452c:	4613      	mov	r3, r2
 800452e:	009b      	lsls	r3, r3, #2
 8004530:	4413      	add	r3, r2
 8004532:	00db      	lsls	r3, r3, #3
 8004534:	440b      	add	r3, r1
 8004536:	461a      	mov	r2, r3
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	60da      	str	r2, [r3, #12]
 800453c:	e004      	b.n	8004548 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	461a      	mov	r2, r3
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	3301      	adds	r3, #1
 800454c:	60fb      	str	r3, [r7, #12]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2b03      	cmp	r3, #3
 8004552:	d9b5      	bls.n	80044c0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2200      	movs	r2, #0
 8004564:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2200      	movs	r2, #0
 8004570:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	691a      	ldr	r2, [r3, #16]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800457e:	60da      	str	r2, [r3, #12]
}
 8004580:	bf00      	nop
 8004582:	3714      	adds	r7, #20
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800458c:	b480      	push	{r7}
 800458e:	b089      	sub	sp, #36	; 0x24
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004596:	2300      	movs	r3, #0
 8004598:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800459a:	2300      	movs	r3, #0
 800459c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800459e:	2300      	movs	r3, #0
 80045a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80045a2:	2300      	movs	r3, #0
 80045a4:	61fb      	str	r3, [r7, #28]
 80045a6:	e177      	b.n	8004898 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80045a8:	2201      	movs	r2, #1
 80045aa:	69fb      	ldr	r3, [r7, #28]
 80045ac:	fa02 f303 	lsl.w	r3, r2, r3
 80045b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	4013      	ands	r3, r2
 80045ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	f040 8166 	bne.w	8004892 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f003 0303 	and.w	r3, r3, #3
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d005      	beq.n	80045de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80045da:	2b02      	cmp	r3, #2
 80045dc:	d130      	bne.n	8004640 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	005b      	lsls	r3, r3, #1
 80045e8:	2203      	movs	r2, #3
 80045ea:	fa02 f303 	lsl.w	r3, r2, r3
 80045ee:	43db      	mvns	r3, r3
 80045f0:	69ba      	ldr	r2, [r7, #24]
 80045f2:	4013      	ands	r3, r2
 80045f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	69fb      	ldr	r3, [r7, #28]
 80045fc:	005b      	lsls	r3, r3, #1
 80045fe:	fa02 f303 	lsl.w	r3, r2, r3
 8004602:	69ba      	ldr	r2, [r7, #24]
 8004604:	4313      	orrs	r3, r2
 8004606:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	69ba      	ldr	r2, [r7, #24]
 800460c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004614:	2201      	movs	r2, #1
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	fa02 f303 	lsl.w	r3, r2, r3
 800461c:	43db      	mvns	r3, r3
 800461e:	69ba      	ldr	r2, [r7, #24]
 8004620:	4013      	ands	r3, r2
 8004622:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	091b      	lsrs	r3, r3, #4
 800462a:	f003 0201 	and.w	r2, r3, #1
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	fa02 f303 	lsl.w	r3, r2, r3
 8004634:	69ba      	ldr	r2, [r7, #24]
 8004636:	4313      	orrs	r3, r2
 8004638:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	69ba      	ldr	r2, [r7, #24]
 800463e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	f003 0303 	and.w	r3, r3, #3
 8004648:	2b03      	cmp	r3, #3
 800464a:	d017      	beq.n	800467c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
 8004650:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	005b      	lsls	r3, r3, #1
 8004656:	2203      	movs	r2, #3
 8004658:	fa02 f303 	lsl.w	r3, r2, r3
 800465c:	43db      	mvns	r3, r3
 800465e:	69ba      	ldr	r2, [r7, #24]
 8004660:	4013      	ands	r3, r2
 8004662:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	689a      	ldr	r2, [r3, #8]
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	fa02 f303 	lsl.w	r3, r2, r3
 8004670:	69ba      	ldr	r2, [r7, #24]
 8004672:	4313      	orrs	r3, r2
 8004674:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	69ba      	ldr	r2, [r7, #24]
 800467a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f003 0303 	and.w	r3, r3, #3
 8004684:	2b02      	cmp	r3, #2
 8004686:	d123      	bne.n	80046d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004688:	69fb      	ldr	r3, [r7, #28]
 800468a:	08da      	lsrs	r2, r3, #3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3208      	adds	r2, #8
 8004690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004694:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	f003 0307 	and.w	r3, r3, #7
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	220f      	movs	r2, #15
 80046a0:	fa02 f303 	lsl.w	r3, r2, r3
 80046a4:	43db      	mvns	r3, r3
 80046a6:	69ba      	ldr	r2, [r7, #24]
 80046a8:	4013      	ands	r3, r2
 80046aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	691a      	ldr	r2, [r3, #16]
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	f003 0307 	and.w	r3, r3, #7
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	fa02 f303 	lsl.w	r3, r2, r3
 80046bc:	69ba      	ldr	r2, [r7, #24]
 80046be:	4313      	orrs	r3, r2
 80046c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80046c2:	69fb      	ldr	r3, [r7, #28]
 80046c4:	08da      	lsrs	r2, r3, #3
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	3208      	adds	r2, #8
 80046ca:	69b9      	ldr	r1, [r7, #24]
 80046cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	2203      	movs	r2, #3
 80046dc:	fa02 f303 	lsl.w	r3, r2, r3
 80046e0:	43db      	mvns	r3, r3
 80046e2:	69ba      	ldr	r2, [r7, #24]
 80046e4:	4013      	ands	r3, r2
 80046e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	685b      	ldr	r3, [r3, #4]
 80046ec:	f003 0203 	and.w	r2, r3, #3
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	fa02 f303 	lsl.w	r3, r2, r3
 80046f8:	69ba      	ldr	r2, [r7, #24]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	69ba      	ldr	r2, [r7, #24]
 8004702:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800470c:	2b00      	cmp	r3, #0
 800470e:	f000 80c0 	beq.w	8004892 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004712:	2300      	movs	r3, #0
 8004714:	60fb      	str	r3, [r7, #12]
 8004716:	4b66      	ldr	r3, [pc, #408]	; (80048b0 <HAL_GPIO_Init+0x324>)
 8004718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800471a:	4a65      	ldr	r2, [pc, #404]	; (80048b0 <HAL_GPIO_Init+0x324>)
 800471c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004720:	6453      	str	r3, [r2, #68]	; 0x44
 8004722:	4b63      	ldr	r3, [pc, #396]	; (80048b0 <HAL_GPIO_Init+0x324>)
 8004724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004726:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800472a:	60fb      	str	r3, [r7, #12]
 800472c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800472e:	4a61      	ldr	r2, [pc, #388]	; (80048b4 <HAL_GPIO_Init+0x328>)
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	089b      	lsrs	r3, r3, #2
 8004734:	3302      	adds	r3, #2
 8004736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800473a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800473c:	69fb      	ldr	r3, [r7, #28]
 800473e:	f003 0303 	and.w	r3, r3, #3
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	220f      	movs	r2, #15
 8004746:	fa02 f303 	lsl.w	r3, r2, r3
 800474a:	43db      	mvns	r3, r3
 800474c:	69ba      	ldr	r2, [r7, #24]
 800474e:	4013      	ands	r3, r2
 8004750:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	4a58      	ldr	r2, [pc, #352]	; (80048b8 <HAL_GPIO_Init+0x32c>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d037      	beq.n	80047ca <HAL_GPIO_Init+0x23e>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	4a57      	ldr	r2, [pc, #348]	; (80048bc <HAL_GPIO_Init+0x330>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d031      	beq.n	80047c6 <HAL_GPIO_Init+0x23a>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	4a56      	ldr	r2, [pc, #344]	; (80048c0 <HAL_GPIO_Init+0x334>)
 8004766:	4293      	cmp	r3, r2
 8004768:	d02b      	beq.n	80047c2 <HAL_GPIO_Init+0x236>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	4a55      	ldr	r2, [pc, #340]	; (80048c4 <HAL_GPIO_Init+0x338>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d025      	beq.n	80047be <HAL_GPIO_Init+0x232>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	4a54      	ldr	r2, [pc, #336]	; (80048c8 <HAL_GPIO_Init+0x33c>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d01f      	beq.n	80047ba <HAL_GPIO_Init+0x22e>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	4a53      	ldr	r2, [pc, #332]	; (80048cc <HAL_GPIO_Init+0x340>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d019      	beq.n	80047b6 <HAL_GPIO_Init+0x22a>
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	4a52      	ldr	r2, [pc, #328]	; (80048d0 <HAL_GPIO_Init+0x344>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d013      	beq.n	80047b2 <HAL_GPIO_Init+0x226>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	4a51      	ldr	r2, [pc, #324]	; (80048d4 <HAL_GPIO_Init+0x348>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d00d      	beq.n	80047ae <HAL_GPIO_Init+0x222>
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	4a50      	ldr	r2, [pc, #320]	; (80048d8 <HAL_GPIO_Init+0x34c>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d007      	beq.n	80047aa <HAL_GPIO_Init+0x21e>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	4a4f      	ldr	r2, [pc, #316]	; (80048dc <HAL_GPIO_Init+0x350>)
 800479e:	4293      	cmp	r3, r2
 80047a0:	d101      	bne.n	80047a6 <HAL_GPIO_Init+0x21a>
 80047a2:	2309      	movs	r3, #9
 80047a4:	e012      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047a6:	230a      	movs	r3, #10
 80047a8:	e010      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047aa:	2308      	movs	r3, #8
 80047ac:	e00e      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047ae:	2307      	movs	r3, #7
 80047b0:	e00c      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047b2:	2306      	movs	r3, #6
 80047b4:	e00a      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047b6:	2305      	movs	r3, #5
 80047b8:	e008      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047ba:	2304      	movs	r3, #4
 80047bc:	e006      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047be:	2303      	movs	r3, #3
 80047c0:	e004      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047c2:	2302      	movs	r3, #2
 80047c4:	e002      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047c6:	2301      	movs	r3, #1
 80047c8:	e000      	b.n	80047cc <HAL_GPIO_Init+0x240>
 80047ca:	2300      	movs	r3, #0
 80047cc:	69fa      	ldr	r2, [r7, #28]
 80047ce:	f002 0203 	and.w	r2, r2, #3
 80047d2:	0092      	lsls	r2, r2, #2
 80047d4:	4093      	lsls	r3, r2
 80047d6:	69ba      	ldr	r2, [r7, #24]
 80047d8:	4313      	orrs	r3, r2
 80047da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047dc:	4935      	ldr	r1, [pc, #212]	; (80048b4 <HAL_GPIO_Init+0x328>)
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	089b      	lsrs	r3, r3, #2
 80047e2:	3302      	adds	r3, #2
 80047e4:	69ba      	ldr	r2, [r7, #24]
 80047e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047ea:	4b3d      	ldr	r3, [pc, #244]	; (80048e0 <HAL_GPIO_Init+0x354>)
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	43db      	mvns	r3, r3
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	4013      	ands	r3, r2
 80047f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004802:	2b00      	cmp	r3, #0
 8004804:	d003      	beq.n	800480e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004806:	69ba      	ldr	r2, [r7, #24]
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	4313      	orrs	r3, r2
 800480c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800480e:	4a34      	ldr	r2, [pc, #208]	; (80048e0 <HAL_GPIO_Init+0x354>)
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004814:	4b32      	ldr	r3, [pc, #200]	; (80048e0 <HAL_GPIO_Init+0x354>)
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	43db      	mvns	r3, r3
 800481e:	69ba      	ldr	r2, [r7, #24]
 8004820:	4013      	ands	r3, r2
 8004822:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004824:	683b      	ldr	r3, [r7, #0]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800482c:	2b00      	cmp	r3, #0
 800482e:	d003      	beq.n	8004838 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	4313      	orrs	r3, r2
 8004836:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004838:	4a29      	ldr	r2, [pc, #164]	; (80048e0 <HAL_GPIO_Init+0x354>)
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800483e:	4b28      	ldr	r3, [pc, #160]	; (80048e0 <HAL_GPIO_Init+0x354>)
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	43db      	mvns	r3, r3
 8004848:	69ba      	ldr	r2, [r7, #24]
 800484a:	4013      	ands	r3, r2
 800484c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	685b      	ldr	r3, [r3, #4]
 8004852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d003      	beq.n	8004862 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800485a:	69ba      	ldr	r2, [r7, #24]
 800485c:	693b      	ldr	r3, [r7, #16]
 800485e:	4313      	orrs	r3, r2
 8004860:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004862:	4a1f      	ldr	r2, [pc, #124]	; (80048e0 <HAL_GPIO_Init+0x354>)
 8004864:	69bb      	ldr	r3, [r7, #24]
 8004866:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004868:	4b1d      	ldr	r3, [pc, #116]	; (80048e0 <HAL_GPIO_Init+0x354>)
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	43db      	mvns	r3, r3
 8004872:	69ba      	ldr	r2, [r7, #24]
 8004874:	4013      	ands	r3, r2
 8004876:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d003      	beq.n	800488c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004884:	69ba      	ldr	r2, [r7, #24]
 8004886:	693b      	ldr	r3, [r7, #16]
 8004888:	4313      	orrs	r3, r2
 800488a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800488c:	4a14      	ldr	r2, [pc, #80]	; (80048e0 <HAL_GPIO_Init+0x354>)
 800488e:	69bb      	ldr	r3, [r7, #24]
 8004890:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	3301      	adds	r3, #1
 8004896:	61fb      	str	r3, [r7, #28]
 8004898:	69fb      	ldr	r3, [r7, #28]
 800489a:	2b0f      	cmp	r3, #15
 800489c:	f67f ae84 	bls.w	80045a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80048a0:	bf00      	nop
 80048a2:	bf00      	nop
 80048a4:	3724      	adds	r7, #36	; 0x24
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr
 80048ae:	bf00      	nop
 80048b0:	40023800 	.word	0x40023800
 80048b4:	40013800 	.word	0x40013800
 80048b8:	40020000 	.word	0x40020000
 80048bc:	40020400 	.word	0x40020400
 80048c0:	40020800 	.word	0x40020800
 80048c4:	40020c00 	.word	0x40020c00
 80048c8:	40021000 	.word	0x40021000
 80048cc:	40021400 	.word	0x40021400
 80048d0:	40021800 	.word	0x40021800
 80048d4:	40021c00 	.word	0x40021c00
 80048d8:	40022000 	.word	0x40022000
 80048dc:	40022400 	.word	0x40022400
 80048e0:	40013c00 	.word	0x40013c00

080048e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	460b      	mov	r3, r1
 80048ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	691a      	ldr	r2, [r3, #16]
 80048f4:	887b      	ldrh	r3, [r7, #2]
 80048f6:	4013      	ands	r3, r2
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d002      	beq.n	8004902 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80048fc:	2301      	movs	r3, #1
 80048fe:	73fb      	strb	r3, [r7, #15]
 8004900:	e001      	b.n	8004906 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004902:	2300      	movs	r3, #0
 8004904:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004906:	7bfb      	ldrb	r3, [r7, #15]
}
 8004908:	4618      	mov	r0, r3
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	460b      	mov	r3, r1
 800491e:	807b      	strh	r3, [r7, #2]
 8004920:	4613      	mov	r3, r2
 8004922:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004924:	787b      	ldrb	r3, [r7, #1]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d003      	beq.n	8004932 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800492a:	887a      	ldrh	r2, [r7, #2]
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004930:	e003      	b.n	800493a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004932:	887b      	ldrh	r3, [r7, #2]
 8004934:	041a      	lsls	r2, r3, #16
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	619a      	str	r2, [r3, #24]
}
 800493a:	bf00      	nop
 800493c:	370c      	adds	r7, #12
 800493e:	46bd      	mov	sp, r7
 8004940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004944:	4770      	bx	lr
	...

08004948 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d101      	bne.n	800495a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e12b      	b.n	8004bb2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b00      	cmp	r3, #0
 8004964:	d106      	bne.n	8004974 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f7fd ffe2 	bl	8002938 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2224      	movs	r2, #36	; 0x24
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f022 0201 	bic.w	r2, r2, #1
 800498a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800499a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	681a      	ldr	r2, [r3, #0]
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80049aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80049ac:	f001 fa20 	bl	8005df0 <HAL_RCC_GetPCLK1Freq>
 80049b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	685b      	ldr	r3, [r3, #4]
 80049b6:	4a81      	ldr	r2, [pc, #516]	; (8004bbc <HAL_I2C_Init+0x274>)
 80049b8:	4293      	cmp	r3, r2
 80049ba:	d807      	bhi.n	80049cc <HAL_I2C_Init+0x84>
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4a80      	ldr	r2, [pc, #512]	; (8004bc0 <HAL_I2C_Init+0x278>)
 80049c0:	4293      	cmp	r3, r2
 80049c2:	bf94      	ite	ls
 80049c4:	2301      	movls	r3, #1
 80049c6:	2300      	movhi	r3, #0
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	e006      	b.n	80049da <HAL_I2C_Init+0x92>
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	4a7d      	ldr	r2, [pc, #500]	; (8004bc4 <HAL_I2C_Init+0x27c>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	bf94      	ite	ls
 80049d4:	2301      	movls	r3, #1
 80049d6:	2300      	movhi	r3, #0
 80049d8:	b2db      	uxtb	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d001      	beq.n	80049e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e0e7      	b.n	8004bb2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	4a78      	ldr	r2, [pc, #480]	; (8004bc8 <HAL_I2C_Init+0x280>)
 80049e6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ea:	0c9b      	lsrs	r3, r3, #18
 80049ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	68ba      	ldr	r2, [r7, #8]
 80049fe:	430a      	orrs	r2, r1
 8004a00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6a1b      	ldr	r3, [r3, #32]
 8004a08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	4a6a      	ldr	r2, [pc, #424]	; (8004bbc <HAL_I2C_Init+0x274>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d802      	bhi.n	8004a1c <HAL_I2C_Init+0xd4>
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	3301      	adds	r3, #1
 8004a1a:	e009      	b.n	8004a30 <HAL_I2C_Init+0xe8>
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004a22:	fb02 f303 	mul.w	r3, r2, r3
 8004a26:	4a69      	ldr	r2, [pc, #420]	; (8004bcc <HAL_I2C_Init+0x284>)
 8004a28:	fba2 2303 	umull	r2, r3, r2, r3
 8004a2c:	099b      	lsrs	r3, r3, #6
 8004a2e:	3301      	adds	r3, #1
 8004a30:	687a      	ldr	r2, [r7, #4]
 8004a32:	6812      	ldr	r2, [r2, #0]
 8004a34:	430b      	orrs	r3, r1
 8004a36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	69db      	ldr	r3, [r3, #28]
 8004a3e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004a42:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	685b      	ldr	r3, [r3, #4]
 8004a4a:	495c      	ldr	r1, [pc, #368]	; (8004bbc <HAL_I2C_Init+0x274>)
 8004a4c:	428b      	cmp	r3, r1
 8004a4e:	d819      	bhi.n	8004a84 <HAL_I2C_Init+0x13c>
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	1e59      	subs	r1, r3, #1
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	685b      	ldr	r3, [r3, #4]
 8004a58:	005b      	lsls	r3, r3, #1
 8004a5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a5e:	1c59      	adds	r1, r3, #1
 8004a60:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004a64:	400b      	ands	r3, r1
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00a      	beq.n	8004a80 <HAL_I2C_Init+0x138>
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	1e59      	subs	r1, r3, #1
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	685b      	ldr	r3, [r3, #4]
 8004a72:	005b      	lsls	r3, r3, #1
 8004a74:	fbb1 f3f3 	udiv	r3, r1, r3
 8004a78:	3301      	adds	r3, #1
 8004a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004a7e:	e051      	b.n	8004b24 <HAL_I2C_Init+0x1dc>
 8004a80:	2304      	movs	r3, #4
 8004a82:	e04f      	b.n	8004b24 <HAL_I2C_Init+0x1dc>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d111      	bne.n	8004ab0 <HAL_I2C_Init+0x168>
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	1e58      	subs	r0, r3, #1
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	6859      	ldr	r1, [r3, #4]
 8004a94:	460b      	mov	r3, r1
 8004a96:	005b      	lsls	r3, r3, #1
 8004a98:	440b      	add	r3, r1
 8004a9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	bf0c      	ite	eq
 8004aa8:	2301      	moveq	r3, #1
 8004aaa:	2300      	movne	r3, #0
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	e012      	b.n	8004ad6 <HAL_I2C_Init+0x18e>
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	1e58      	subs	r0, r3, #1
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	6859      	ldr	r1, [r3, #4]
 8004ab8:	460b      	mov	r3, r1
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	440b      	add	r3, r1
 8004abe:	0099      	lsls	r1, r3, #2
 8004ac0:	440b      	add	r3, r1
 8004ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	bf0c      	ite	eq
 8004ad0:	2301      	moveq	r3, #1
 8004ad2:	2300      	movne	r3, #0
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d001      	beq.n	8004ade <HAL_I2C_Init+0x196>
 8004ada:	2301      	movs	r3, #1
 8004adc:	e022      	b.n	8004b24 <HAL_I2C_Init+0x1dc>
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	689b      	ldr	r3, [r3, #8]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d10e      	bne.n	8004b04 <HAL_I2C_Init+0x1bc>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	1e58      	subs	r0, r3, #1
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6859      	ldr	r1, [r3, #4]
 8004aee:	460b      	mov	r3, r1
 8004af0:	005b      	lsls	r3, r3, #1
 8004af2:	440b      	add	r3, r1
 8004af4:	fbb0 f3f3 	udiv	r3, r0, r3
 8004af8:	3301      	adds	r3, #1
 8004afa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004afe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b02:	e00f      	b.n	8004b24 <HAL_I2C_Init+0x1dc>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	1e58      	subs	r0, r3, #1
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6859      	ldr	r1, [r3, #4]
 8004b0c:	460b      	mov	r3, r1
 8004b0e:	009b      	lsls	r3, r3, #2
 8004b10:	440b      	add	r3, r1
 8004b12:	0099      	lsls	r1, r3, #2
 8004b14:	440b      	add	r3, r1
 8004b16:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b1a:	3301      	adds	r3, #1
 8004b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004b24:	6879      	ldr	r1, [r7, #4]
 8004b26:	6809      	ldr	r1, [r1, #0]
 8004b28:	4313      	orrs	r3, r2
 8004b2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	69da      	ldr	r2, [r3, #28]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6a1b      	ldr	r3, [r3, #32]
 8004b3e:	431a      	orrs	r2, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	430a      	orrs	r2, r1
 8004b46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	689b      	ldr	r3, [r3, #8]
 8004b4e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004b52:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004b56:	687a      	ldr	r2, [r7, #4]
 8004b58:	6911      	ldr	r1, [r2, #16]
 8004b5a:	687a      	ldr	r2, [r7, #4]
 8004b5c:	68d2      	ldr	r2, [r2, #12]
 8004b5e:	4311      	orrs	r1, r2
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	6812      	ldr	r2, [r2, #0]
 8004b64:	430b      	orrs	r3, r1
 8004b66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	695a      	ldr	r2, [r3, #20]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	699b      	ldr	r3, [r3, #24]
 8004b7a:	431a      	orrs	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	430a      	orrs	r2, r1
 8004b82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	681a      	ldr	r2, [r3, #0]
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	f042 0201 	orr.w	r2, r2, #1
 8004b92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004bb0:	2300      	movs	r3, #0
}
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	3710      	adds	r7, #16
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	bd80      	pop	{r7, pc}
 8004bba:	bf00      	nop
 8004bbc:	000186a0 	.word	0x000186a0
 8004bc0:	001e847f 	.word	0x001e847f
 8004bc4:	003d08ff 	.word	0x003d08ff
 8004bc8:	431bde83 	.word	0x431bde83
 8004bcc:	10624dd3 	.word	0x10624dd3

08004bd0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b088      	sub	sp, #32
 8004bd4:	af02      	add	r7, sp, #8
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	607a      	str	r2, [r7, #4]
 8004bda:	461a      	mov	r2, r3
 8004bdc:	460b      	mov	r3, r1
 8004bde:	817b      	strh	r3, [r7, #10]
 8004be0:	4613      	mov	r3, r2
 8004be2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004be4:	f7fe ffd6 	bl	8003b94 <HAL_GetTick>
 8004be8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bf0:	b2db      	uxtb	r3, r3
 8004bf2:	2b20      	cmp	r3, #32
 8004bf4:	f040 80e0 	bne.w	8004db8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	9300      	str	r3, [sp, #0]
 8004bfc:	2319      	movs	r3, #25
 8004bfe:	2201      	movs	r2, #1
 8004c00:	4970      	ldr	r1, [pc, #448]	; (8004dc4 <HAL_I2C_Master_Transmit+0x1f4>)
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f000 f964 	bl	8004ed0 <I2C_WaitOnFlagUntilTimeout>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d001      	beq.n	8004c12 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004c0e:	2302      	movs	r3, #2
 8004c10:	e0d3      	b.n	8004dba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d101      	bne.n	8004c20 <HAL_I2C_Master_Transmit+0x50>
 8004c1c:	2302      	movs	r3, #2
 8004c1e:	e0cc      	b.n	8004dba <HAL_I2C_Master_Transmit+0x1ea>
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2201      	movs	r2, #1
 8004c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f003 0301 	and.w	r3, r3, #1
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d007      	beq.n	8004c46 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f042 0201 	orr.w	r2, r2, #1
 8004c44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2221      	movs	r2, #33	; 0x21
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2210      	movs	r2, #16
 8004c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	687a      	ldr	r2, [r7, #4]
 8004c70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	893a      	ldrh	r2, [r7, #8]
 8004c76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c7c:	b29a      	uxth	r2, r3
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	4a50      	ldr	r2, [pc, #320]	; (8004dc8 <HAL_I2C_Master_Transmit+0x1f8>)
 8004c86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c88:	8979      	ldrh	r1, [r7, #10]
 8004c8a:	697b      	ldr	r3, [r7, #20]
 8004c8c:	6a3a      	ldr	r2, [r7, #32]
 8004c8e:	68f8      	ldr	r0, [r7, #12]
 8004c90:	f000 f89c 	bl	8004dcc <I2C_MasterRequestWrite>
 8004c94:	4603      	mov	r3, r0
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004c9a:	2301      	movs	r3, #1
 8004c9c:	e08d      	b.n	8004dba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	613b      	str	r3, [r7, #16]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	695b      	ldr	r3, [r3, #20]
 8004ca8:	613b      	str	r3, [r7, #16]
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	699b      	ldr	r3, [r3, #24]
 8004cb0:	613b      	str	r3, [r7, #16]
 8004cb2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004cb4:	e066      	b.n	8004d84 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cb6:	697a      	ldr	r2, [r7, #20]
 8004cb8:	6a39      	ldr	r1, [r7, #32]
 8004cba:	68f8      	ldr	r0, [r7, #12]
 8004cbc:	f000 f9de 	bl	800507c <I2C_WaitOnTXEFlagUntilTimeout>
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d00d      	beq.n	8004ce2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cca:	2b04      	cmp	r3, #4
 8004ccc:	d107      	bne.n	8004cde <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	681a      	ldr	r2, [r3, #0]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cdc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e06b      	b.n	8004dba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ce6:	781a      	ldrb	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf2:	1c5a      	adds	r2, r3, #1
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cfc:	b29b      	uxth	r3, r3
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	b29a      	uxth	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d0a:	3b01      	subs	r3, #1
 8004d0c:	b29a      	uxth	r2, r3
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	695b      	ldr	r3, [r3, #20]
 8004d18:	f003 0304 	and.w	r3, r3, #4
 8004d1c:	2b04      	cmp	r3, #4
 8004d1e:	d11b      	bne.n	8004d58 <HAL_I2C_Master_Transmit+0x188>
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d017      	beq.n	8004d58 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d2c:	781a      	ldrb	r2, [r3, #0]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d38:	1c5a      	adds	r2, r3, #1
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d42:	b29b      	uxth	r3, r3
 8004d44:	3b01      	subs	r3, #1
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d50:	3b01      	subs	r3, #1
 8004d52:	b29a      	uxth	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d58:	697a      	ldr	r2, [r7, #20]
 8004d5a:	6a39      	ldr	r1, [r7, #32]
 8004d5c:	68f8      	ldr	r0, [r7, #12]
 8004d5e:	f000 f9ce 	bl	80050fe <I2C_WaitOnBTFFlagUntilTimeout>
 8004d62:	4603      	mov	r3, r0
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00d      	beq.n	8004d84 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6c:	2b04      	cmp	r3, #4
 8004d6e:	d107      	bne.n	8004d80 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681a      	ldr	r2, [r3, #0]
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d7e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	e01a      	b.n	8004dba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d194      	bne.n	8004cb6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	2220      	movs	r2, #32
 8004da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004db4:	2300      	movs	r3, #0
 8004db6:	e000      	b.n	8004dba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004db8:	2302      	movs	r3, #2
  }
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3718      	adds	r7, #24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	00100002 	.word	0x00100002
 8004dc8:	ffff0000 	.word	0xffff0000

08004dcc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b088      	sub	sp, #32
 8004dd0:	af02      	add	r7, sp, #8
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	607a      	str	r2, [r7, #4]
 8004dd6:	603b      	str	r3, [r7, #0]
 8004dd8:	460b      	mov	r3, r1
 8004dda:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	2b08      	cmp	r3, #8
 8004de6:	d006      	beq.n	8004df6 <I2C_MasterRequestWrite+0x2a>
 8004de8:	697b      	ldr	r3, [r7, #20]
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d003      	beq.n	8004df6 <I2C_MasterRequestWrite+0x2a>
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004df4:	d108      	bne.n	8004e08 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	681a      	ldr	r2, [r3, #0]
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e04:	601a      	str	r2, [r3, #0]
 8004e06:	e00b      	b.n	8004e20 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e0c:	2b12      	cmp	r3, #18
 8004e0e:	d107      	bne.n	8004e20 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	681a      	ldr	r2, [r3, #0]
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004e1e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e2c:	68f8      	ldr	r0, [r7, #12]
 8004e2e:	f000 f84f 	bl	8004ed0 <I2C_WaitOnFlagUntilTimeout>
 8004e32:	4603      	mov	r3, r0
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00d      	beq.n	8004e54 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e46:	d103      	bne.n	8004e50 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e4e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e50:	2303      	movs	r3, #3
 8004e52:	e035      	b.n	8004ec0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	691b      	ldr	r3, [r3, #16]
 8004e58:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004e5c:	d108      	bne.n	8004e70 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004e5e:	897b      	ldrh	r3, [r7, #10]
 8004e60:	b2db      	uxtb	r3, r3
 8004e62:	461a      	mov	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e6c:	611a      	str	r2, [r3, #16]
 8004e6e:	e01b      	b.n	8004ea8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004e70:	897b      	ldrh	r3, [r7, #10]
 8004e72:	11db      	asrs	r3, r3, #7
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	f003 0306 	and.w	r3, r3, #6
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	f063 030f 	orn	r3, r3, #15
 8004e80:	b2da      	uxtb	r2, r3
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	490e      	ldr	r1, [pc, #56]	; (8004ec8 <I2C_MasterRequestWrite+0xfc>)
 8004e8e:	68f8      	ldr	r0, [r7, #12]
 8004e90:	f000 f875 	bl	8004f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e94:	4603      	mov	r3, r0
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e010      	b.n	8004ec0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004e9e:	897b      	ldrh	r3, [r7, #10]
 8004ea0:	b2da      	uxtb	r2, r3
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004ea8:	683b      	ldr	r3, [r7, #0]
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	4907      	ldr	r1, [pc, #28]	; (8004ecc <I2C_MasterRequestWrite+0x100>)
 8004eae:	68f8      	ldr	r0, [r7, #12]
 8004eb0:	f000 f865 	bl	8004f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004eb4:	4603      	mov	r3, r0
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d001      	beq.n	8004ebe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004eba:	2301      	movs	r3, #1
 8004ebc:	e000      	b.n	8004ec0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004ebe:	2300      	movs	r3, #0
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3718      	adds	r7, #24
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	bd80      	pop	{r7, pc}
 8004ec8:	00010008 	.word	0x00010008
 8004ecc:	00010002 	.word	0x00010002

08004ed0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	603b      	str	r3, [r7, #0]
 8004edc:	4613      	mov	r3, r2
 8004ede:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ee0:	e025      	b.n	8004f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ee8:	d021      	beq.n	8004f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eea:	f7fe fe53 	bl	8003b94 <HAL_GetTick>
 8004eee:	4602      	mov	r2, r0
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	1ad3      	subs	r3, r2, r3
 8004ef4:	683a      	ldr	r2, [r7, #0]
 8004ef6:	429a      	cmp	r2, r3
 8004ef8:	d302      	bcc.n	8004f00 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004efa:	683b      	ldr	r3, [r7, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d116      	bne.n	8004f2e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	2220      	movs	r2, #32
 8004f0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1a:	f043 0220 	orr.w	r2, r3, #32
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	e023      	b.n	8004f76 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	0c1b      	lsrs	r3, r3, #16
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d10d      	bne.n	8004f54 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	43da      	mvns	r2, r3
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	4013      	ands	r3, r2
 8004f44:	b29b      	uxth	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	bf0c      	ite	eq
 8004f4a:	2301      	moveq	r3, #1
 8004f4c:	2300      	movne	r3, #0
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	461a      	mov	r2, r3
 8004f52:	e00c      	b.n	8004f6e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	699b      	ldr	r3, [r3, #24]
 8004f5a:	43da      	mvns	r2, r3
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	4013      	ands	r3, r2
 8004f60:	b29b      	uxth	r3, r3
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	bf0c      	ite	eq
 8004f66:	2301      	moveq	r3, #1
 8004f68:	2300      	movne	r3, #0
 8004f6a:	b2db      	uxtb	r3, r3
 8004f6c:	461a      	mov	r2, r3
 8004f6e:	79fb      	ldrb	r3, [r7, #7]
 8004f70:	429a      	cmp	r2, r3
 8004f72:	d0b6      	beq.n	8004ee2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3710      	adds	r7, #16
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}

08004f7e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f7e:	b580      	push	{r7, lr}
 8004f80:	b084      	sub	sp, #16
 8004f82:	af00      	add	r7, sp, #0
 8004f84:	60f8      	str	r0, [r7, #12]
 8004f86:	60b9      	str	r1, [r7, #8]
 8004f88:	607a      	str	r2, [r7, #4]
 8004f8a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f8c:	e051      	b.n	8005032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	695b      	ldr	r3, [r3, #20]
 8004f94:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f98:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f9c:	d123      	bne.n	8004fe6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fac:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004fb6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	2220      	movs	r2, #32
 8004fc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	f043 0204 	orr.w	r2, r3, #4
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e046      	b.n	8005074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fec:	d021      	beq.n	8005032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fee:	f7fe fdd1 	bl	8003b94 <HAL_GetTick>
 8004ff2:	4602      	mov	r2, r0
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	1ad3      	subs	r3, r2, r3
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	429a      	cmp	r2, r3
 8004ffc:	d302      	bcc.n	8005004 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d116      	bne.n	8005032 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2200      	movs	r2, #0
 8005008:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2220      	movs	r2, #32
 800500e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501e:	f043 0220 	orr.w	r2, r3, #32
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800502e:	2301      	movs	r3, #1
 8005030:	e020      	b.n	8005074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	0c1b      	lsrs	r3, r3, #16
 8005036:	b2db      	uxtb	r3, r3
 8005038:	2b01      	cmp	r3, #1
 800503a:	d10c      	bne.n	8005056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	43da      	mvns	r2, r3
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	4013      	ands	r3, r2
 8005048:	b29b      	uxth	r3, r3
 800504a:	2b00      	cmp	r3, #0
 800504c:	bf14      	ite	ne
 800504e:	2301      	movne	r3, #1
 8005050:	2300      	moveq	r3, #0
 8005052:	b2db      	uxtb	r3, r3
 8005054:	e00b      	b.n	800506e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	699b      	ldr	r3, [r3, #24]
 800505c:	43da      	mvns	r2, r3
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	4013      	ands	r3, r2
 8005062:	b29b      	uxth	r3, r3
 8005064:	2b00      	cmp	r3, #0
 8005066:	bf14      	ite	ne
 8005068:	2301      	movne	r3, #1
 800506a:	2300      	moveq	r3, #0
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b00      	cmp	r3, #0
 8005070:	d18d      	bne.n	8004f8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	3710      	adds	r7, #16
 8005078:	46bd      	mov	sp, r7
 800507a:	bd80      	pop	{r7, pc}

0800507c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005088:	e02d      	b.n	80050e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800508a:	68f8      	ldr	r0, [r7, #12]
 800508c:	f000 f878 	bl	8005180 <I2C_IsAcknowledgeFailed>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d001      	beq.n	800509a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e02d      	b.n	80050f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050a0:	d021      	beq.n	80050e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050a2:	f7fe fd77 	bl	8003b94 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	429a      	cmp	r2, r3
 80050b0:	d302      	bcc.n	80050b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d116      	bne.n	80050e6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	2200      	movs	r2, #0
 80050bc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	2220      	movs	r2, #32
 80050c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050d2:	f043 0220 	orr.w	r2, r3, #32
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2200      	movs	r2, #0
 80050de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e007      	b.n	80050f6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80050f0:	2b80      	cmp	r3, #128	; 0x80
 80050f2:	d1ca      	bne.n	800508a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80050f4:	2300      	movs	r3, #0
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3710      	adds	r7, #16
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bd80      	pop	{r7, pc}

080050fe <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80050fe:	b580      	push	{r7, lr}
 8005100:	b084      	sub	sp, #16
 8005102:	af00      	add	r7, sp, #0
 8005104:	60f8      	str	r0, [r7, #12]
 8005106:	60b9      	str	r1, [r7, #8]
 8005108:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800510a:	e02d      	b.n	8005168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800510c:	68f8      	ldr	r0, [r7, #12]
 800510e:	f000 f837 	bl	8005180 <I2C_IsAcknowledgeFailed>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d001      	beq.n	800511c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005118:	2301      	movs	r3, #1
 800511a:	e02d      	b.n	8005178 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005122:	d021      	beq.n	8005168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005124:	f7fe fd36 	bl	8003b94 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	68ba      	ldr	r2, [r7, #8]
 8005130:	429a      	cmp	r2, r3
 8005132:	d302      	bcc.n	800513a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d116      	bne.n	8005168 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2200      	movs	r2, #0
 800513e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2220      	movs	r2, #32
 8005144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	2200      	movs	r2, #0
 800514c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005154:	f043 0220 	orr.w	r2, r3, #32
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	e007      	b.n	8005178 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	f003 0304 	and.w	r3, r3, #4
 8005172:	2b04      	cmp	r3, #4
 8005174:	d1ca      	bne.n	800510c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005176:	2300      	movs	r3, #0
}
 8005178:	4618      	mov	r0, r3
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}

08005180 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005192:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005196:	d11b      	bne.n	80051d0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051a0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2200      	movs	r2, #0
 80051a6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2220      	movs	r2, #32
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051bc:	f043 0204 	orr.w	r2, r3, #4
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e000      	b.n	80051d2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80051d0:	2300      	movs	r3, #0
}
 80051d2:	4618      	mov	r0, r3
 80051d4:	370c      	adds	r7, #12
 80051d6:	46bd      	mov	sp, r7
 80051d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051dc:	4770      	bx	lr

080051de <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80051de:	b480      	push	{r7}
 80051e0:	b083      	sub	sp, #12
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
 80051e6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	2b20      	cmp	r3, #32
 80051f2:	d129      	bne.n	8005248 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2224      	movs	r2, #36	; 0x24
 80051f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	681a      	ldr	r2, [r3, #0]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f022 0201 	bic.w	r2, r2, #1
 800520a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f022 0210 	bic.w	r2, r2, #16
 800521a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	683a      	ldr	r2, [r7, #0]
 8005228:	430a      	orrs	r2, r1
 800522a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f042 0201 	orr.w	r2, r2, #1
 800523a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2220      	movs	r2, #32
 8005240:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005244:	2300      	movs	r3, #0
 8005246:	e000      	b.n	800524a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005248:	2302      	movs	r3, #2
  }
}
 800524a:	4618      	mov	r0, r3
 800524c:	370c      	adds	r7, #12
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr

08005256 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005256:	b480      	push	{r7}
 8005258:	b085      	sub	sp, #20
 800525a:	af00      	add	r7, sp, #0
 800525c:	6078      	str	r0, [r7, #4]
 800525e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005260:	2300      	movs	r3, #0
 8005262:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800526a:	b2db      	uxtb	r3, r3
 800526c:	2b20      	cmp	r3, #32
 800526e:	d12a      	bne.n	80052c6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2224      	movs	r2, #36	; 0x24
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	681a      	ldr	r2, [r3, #0]
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	f022 0201 	bic.w	r2, r2, #1
 8005286:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005290:	89fb      	ldrh	r3, [r7, #14]
 8005292:	f023 030f 	bic.w	r3, r3, #15
 8005296:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	b29a      	uxth	r2, r3
 800529c:	89fb      	ldrh	r3, [r7, #14]
 800529e:	4313      	orrs	r3, r2
 80052a0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	89fa      	ldrh	r2, [r7, #14]
 80052a8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	681a      	ldr	r2, [r3, #0]
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f042 0201 	orr.w	r2, r2, #1
 80052b8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2220      	movs	r2, #32
 80052be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80052c2:	2300      	movs	r3, #0
 80052c4:	e000      	b.n	80052c8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80052c6:	2302      	movs	r3, #2
  }
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3714      	adds	r7, #20
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80052d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80052d6:	b08f      	sub	sp, #60	; 0x3c
 80052d8:	af0a      	add	r7, sp, #40	; 0x28
 80052da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d101      	bne.n	80052e6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80052e2:	2301      	movs	r3, #1
 80052e4:	e10f      	b.n	8005506 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d106      	bne.n	8005306 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2200      	movs	r2, #0
 80052fc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005300:	6878      	ldr	r0, [r7, #4]
 8005302:	f7fd fd8d 	bl	8002e20 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2203      	movs	r2, #3
 800530a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005316:	2b00      	cmp	r3, #0
 8005318:	d102      	bne.n	8005320 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4618      	mov	r0, r3
 8005326:	f003 ffec 	bl	8009302 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	603b      	str	r3, [r7, #0]
 8005330:	687e      	ldr	r6, [r7, #4]
 8005332:	466d      	mov	r5, sp
 8005334:	f106 0410 	add.w	r4, r6, #16
 8005338:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800533a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800533c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800533e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005340:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005344:	e885 0003 	stmia.w	r5, {r0, r1}
 8005348:	1d33      	adds	r3, r6, #4
 800534a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800534c:	6838      	ldr	r0, [r7, #0]
 800534e:	f003 ff77 	bl	8009240 <USB_CoreInit>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d005      	beq.n	8005364 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2202      	movs	r2, #2
 800535c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e0d0      	b.n	8005506 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	2100      	movs	r1, #0
 800536a:	4618      	mov	r0, r3
 800536c:	f003 ffda 	bl	8009324 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005370:	2300      	movs	r3, #0
 8005372:	73fb      	strb	r3, [r7, #15]
 8005374:	e04a      	b.n	800540c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8005376:	7bfa      	ldrb	r2, [r7, #15]
 8005378:	6879      	ldr	r1, [r7, #4]
 800537a:	4613      	mov	r3, r2
 800537c:	00db      	lsls	r3, r3, #3
 800537e:	4413      	add	r3, r2
 8005380:	009b      	lsls	r3, r3, #2
 8005382:	440b      	add	r3, r1
 8005384:	333d      	adds	r3, #61	; 0x3d
 8005386:	2201      	movs	r2, #1
 8005388:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800538a:	7bfa      	ldrb	r2, [r7, #15]
 800538c:	6879      	ldr	r1, [r7, #4]
 800538e:	4613      	mov	r3, r2
 8005390:	00db      	lsls	r3, r3, #3
 8005392:	4413      	add	r3, r2
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	440b      	add	r3, r1
 8005398:	333c      	adds	r3, #60	; 0x3c
 800539a:	7bfa      	ldrb	r2, [r7, #15]
 800539c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800539e:	7bfa      	ldrb	r2, [r7, #15]
 80053a0:	7bfb      	ldrb	r3, [r7, #15]
 80053a2:	b298      	uxth	r0, r3
 80053a4:	6879      	ldr	r1, [r7, #4]
 80053a6:	4613      	mov	r3, r2
 80053a8:	00db      	lsls	r3, r3, #3
 80053aa:	4413      	add	r3, r2
 80053ac:	009b      	lsls	r3, r3, #2
 80053ae:	440b      	add	r3, r1
 80053b0:	3344      	adds	r3, #68	; 0x44
 80053b2:	4602      	mov	r2, r0
 80053b4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80053b6:	7bfa      	ldrb	r2, [r7, #15]
 80053b8:	6879      	ldr	r1, [r7, #4]
 80053ba:	4613      	mov	r3, r2
 80053bc:	00db      	lsls	r3, r3, #3
 80053be:	4413      	add	r3, r2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	440b      	add	r3, r1
 80053c4:	3340      	adds	r3, #64	; 0x40
 80053c6:	2200      	movs	r2, #0
 80053c8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80053ca:	7bfa      	ldrb	r2, [r7, #15]
 80053cc:	6879      	ldr	r1, [r7, #4]
 80053ce:	4613      	mov	r3, r2
 80053d0:	00db      	lsls	r3, r3, #3
 80053d2:	4413      	add	r3, r2
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	440b      	add	r3, r1
 80053d8:	3348      	adds	r3, #72	; 0x48
 80053da:	2200      	movs	r2, #0
 80053dc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80053de:	7bfa      	ldrb	r2, [r7, #15]
 80053e0:	6879      	ldr	r1, [r7, #4]
 80053e2:	4613      	mov	r3, r2
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	4413      	add	r3, r2
 80053e8:	009b      	lsls	r3, r3, #2
 80053ea:	440b      	add	r3, r1
 80053ec:	334c      	adds	r3, #76	; 0x4c
 80053ee:	2200      	movs	r2, #0
 80053f0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80053f2:	7bfa      	ldrb	r2, [r7, #15]
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	4613      	mov	r3, r2
 80053f8:	00db      	lsls	r3, r3, #3
 80053fa:	4413      	add	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	440b      	add	r3, r1
 8005400:	3354      	adds	r3, #84	; 0x54
 8005402:	2200      	movs	r2, #0
 8005404:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005406:	7bfb      	ldrb	r3, [r7, #15]
 8005408:	3301      	adds	r3, #1
 800540a:	73fb      	strb	r3, [r7, #15]
 800540c:	7bfa      	ldrb	r2, [r7, #15]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	429a      	cmp	r2, r3
 8005414:	d3af      	bcc.n	8005376 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005416:	2300      	movs	r3, #0
 8005418:	73fb      	strb	r3, [r7, #15]
 800541a:	e044      	b.n	80054a6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800541c:	7bfa      	ldrb	r2, [r7, #15]
 800541e:	6879      	ldr	r1, [r7, #4]
 8005420:	4613      	mov	r3, r2
 8005422:	00db      	lsls	r3, r3, #3
 8005424:	4413      	add	r3, r2
 8005426:	009b      	lsls	r3, r3, #2
 8005428:	440b      	add	r3, r1
 800542a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 800542e:	2200      	movs	r2, #0
 8005430:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005432:	7bfa      	ldrb	r2, [r7, #15]
 8005434:	6879      	ldr	r1, [r7, #4]
 8005436:	4613      	mov	r3, r2
 8005438:	00db      	lsls	r3, r3, #3
 800543a:	4413      	add	r3, r2
 800543c:	009b      	lsls	r3, r3, #2
 800543e:	440b      	add	r3, r1
 8005440:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8005444:	7bfa      	ldrb	r2, [r7, #15]
 8005446:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8005448:	7bfa      	ldrb	r2, [r7, #15]
 800544a:	6879      	ldr	r1, [r7, #4]
 800544c:	4613      	mov	r3, r2
 800544e:	00db      	lsls	r3, r3, #3
 8005450:	4413      	add	r3, r2
 8005452:	009b      	lsls	r3, r3, #2
 8005454:	440b      	add	r3, r1
 8005456:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800545a:	2200      	movs	r2, #0
 800545c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800545e:	7bfa      	ldrb	r2, [r7, #15]
 8005460:	6879      	ldr	r1, [r7, #4]
 8005462:	4613      	mov	r3, r2
 8005464:	00db      	lsls	r3, r3, #3
 8005466:	4413      	add	r3, r2
 8005468:	009b      	lsls	r3, r3, #2
 800546a:	440b      	add	r3, r1
 800546c:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005470:	2200      	movs	r2, #0
 8005472:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005474:	7bfa      	ldrb	r2, [r7, #15]
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	4613      	mov	r3, r2
 800547a:	00db      	lsls	r3, r3, #3
 800547c:	4413      	add	r3, r2
 800547e:	009b      	lsls	r3, r3, #2
 8005480:	440b      	add	r3, r1
 8005482:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005486:	2200      	movs	r2, #0
 8005488:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800548a:	7bfa      	ldrb	r2, [r7, #15]
 800548c:	6879      	ldr	r1, [r7, #4]
 800548e:	4613      	mov	r3, r2
 8005490:	00db      	lsls	r3, r3, #3
 8005492:	4413      	add	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	440b      	add	r3, r1
 8005498:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800549c:	2200      	movs	r2, #0
 800549e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80054a0:	7bfb      	ldrb	r3, [r7, #15]
 80054a2:	3301      	adds	r3, #1
 80054a4:	73fb      	strb	r3, [r7, #15]
 80054a6:	7bfa      	ldrb	r2, [r7, #15]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d3b5      	bcc.n	800541c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	603b      	str	r3, [r7, #0]
 80054b6:	687e      	ldr	r6, [r7, #4]
 80054b8:	466d      	mov	r5, sp
 80054ba:	f106 0410 	add.w	r4, r6, #16
 80054be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80054c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80054c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80054ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80054ce:	1d33      	adds	r3, r6, #4
 80054d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054d2:	6838      	ldr	r0, [r7, #0]
 80054d4:	f003 ff72 	bl	80093bc <USB_DevInit>
 80054d8:	4603      	mov	r3, r0
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d005      	beq.n	80054ea <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2202      	movs	r2, #2
 80054e2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80054e6:	2301      	movs	r3, #1
 80054e8:	e00d      	b.n	8005506 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2200      	movs	r2, #0
 80054ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2201      	movs	r2, #1
 80054f6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4618      	mov	r0, r3
 8005500:	f004 f93d 	bl	800977e <USB_DevDisconnect>

  return HAL_OK;
 8005504:	2300      	movs	r3, #0
}
 8005506:	4618      	mov	r0, r3
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005510 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b086      	sub	sp, #24
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	2b00      	cmp	r3, #0
 800551c:	d101      	bne.n	8005522 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e267      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	2b00      	cmp	r3, #0
 800552c:	d075      	beq.n	800561a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800552e:	4b88      	ldr	r3, [pc, #544]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005530:	689b      	ldr	r3, [r3, #8]
 8005532:	f003 030c 	and.w	r3, r3, #12
 8005536:	2b04      	cmp	r3, #4
 8005538:	d00c      	beq.n	8005554 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800553a:	4b85      	ldr	r3, [pc, #532]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 800553c:	689b      	ldr	r3, [r3, #8]
 800553e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005542:	2b08      	cmp	r3, #8
 8005544:	d112      	bne.n	800556c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005546:	4b82      	ldr	r3, [pc, #520]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800554e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005552:	d10b      	bne.n	800556c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005554:	4b7e      	ldr	r3, [pc, #504]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800555c:	2b00      	cmp	r3, #0
 800555e:	d05b      	beq.n	8005618 <HAL_RCC_OscConfig+0x108>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d157      	bne.n	8005618 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005568:	2301      	movs	r3, #1
 800556a:	e242      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005574:	d106      	bne.n	8005584 <HAL_RCC_OscConfig+0x74>
 8005576:	4b76      	ldr	r3, [pc, #472]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a75      	ldr	r2, [pc, #468]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 800557c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005580:	6013      	str	r3, [r2, #0]
 8005582:	e01d      	b.n	80055c0 <HAL_RCC_OscConfig+0xb0>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800558c:	d10c      	bne.n	80055a8 <HAL_RCC_OscConfig+0x98>
 800558e:	4b70      	ldr	r3, [pc, #448]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4a6f      	ldr	r2, [pc, #444]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005594:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005598:	6013      	str	r3, [r2, #0]
 800559a:	4b6d      	ldr	r3, [pc, #436]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	4a6c      	ldr	r2, [pc, #432]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80055a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055a4:	6013      	str	r3, [r2, #0]
 80055a6:	e00b      	b.n	80055c0 <HAL_RCC_OscConfig+0xb0>
 80055a8:	4b69      	ldr	r3, [pc, #420]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a68      	ldr	r2, [pc, #416]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80055ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80055b2:	6013      	str	r3, [r2, #0]
 80055b4:	4b66      	ldr	r3, [pc, #408]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a65      	ldr	r2, [pc, #404]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80055ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80055be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d013      	beq.n	80055f0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055c8:	f7fe fae4 	bl	8003b94 <HAL_GetTick>
 80055cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ce:	e008      	b.n	80055e2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055d0:	f7fe fae0 	bl	8003b94 <HAL_GetTick>
 80055d4:	4602      	mov	r2, r0
 80055d6:	693b      	ldr	r3, [r7, #16]
 80055d8:	1ad3      	subs	r3, r2, r3
 80055da:	2b64      	cmp	r3, #100	; 0x64
 80055dc:	d901      	bls.n	80055e2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80055de:	2303      	movs	r3, #3
 80055e0:	e207      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055e2:	4b5b      	ldr	r3, [pc, #364]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d0f0      	beq.n	80055d0 <HAL_RCC_OscConfig+0xc0>
 80055ee:	e014      	b.n	800561a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055f0:	f7fe fad0 	bl	8003b94 <HAL_GetTick>
 80055f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055f6:	e008      	b.n	800560a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80055f8:	f7fe facc 	bl	8003b94 <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	693b      	ldr	r3, [r7, #16]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	2b64      	cmp	r3, #100	; 0x64
 8005604:	d901      	bls.n	800560a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	e1f3      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800560a:	4b51      	ldr	r3, [pc, #324]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1f0      	bne.n	80055f8 <HAL_RCC_OscConfig+0xe8>
 8005616:	e000      	b.n	800561a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005618:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f003 0302 	and.w	r3, r3, #2
 8005622:	2b00      	cmp	r3, #0
 8005624:	d063      	beq.n	80056ee <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005626:	4b4a      	ldr	r3, [pc, #296]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f003 030c 	and.w	r3, r3, #12
 800562e:	2b00      	cmp	r3, #0
 8005630:	d00b      	beq.n	800564a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005632:	4b47      	ldr	r3, [pc, #284]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005634:	689b      	ldr	r3, [r3, #8]
 8005636:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800563a:	2b08      	cmp	r3, #8
 800563c:	d11c      	bne.n	8005678 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800563e:	4b44      	ldr	r3, [pc, #272]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005646:	2b00      	cmp	r3, #0
 8005648:	d116      	bne.n	8005678 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800564a:	4b41      	ldr	r3, [pc, #260]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0302 	and.w	r3, r3, #2
 8005652:	2b00      	cmp	r3, #0
 8005654:	d005      	beq.n	8005662 <HAL_RCC_OscConfig+0x152>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	2b01      	cmp	r3, #1
 800565c:	d001      	beq.n	8005662 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800565e:	2301      	movs	r3, #1
 8005660:	e1c7      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005662:	4b3b      	ldr	r3, [pc, #236]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	691b      	ldr	r3, [r3, #16]
 800566e:	00db      	lsls	r3, r3, #3
 8005670:	4937      	ldr	r1, [pc, #220]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005672:	4313      	orrs	r3, r2
 8005674:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005676:	e03a      	b.n	80056ee <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d020      	beq.n	80056c2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005680:	4b34      	ldr	r3, [pc, #208]	; (8005754 <HAL_RCC_OscConfig+0x244>)
 8005682:	2201      	movs	r2, #1
 8005684:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005686:	f7fe fa85 	bl	8003b94 <HAL_GetTick>
 800568a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800568c:	e008      	b.n	80056a0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800568e:	f7fe fa81 	bl	8003b94 <HAL_GetTick>
 8005692:	4602      	mov	r2, r0
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	2b02      	cmp	r3, #2
 800569a:	d901      	bls.n	80056a0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e1a8      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056a0:	4b2b      	ldr	r3, [pc, #172]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f003 0302 	and.w	r3, r3, #2
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d0f0      	beq.n	800568e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056ac:	4b28      	ldr	r3, [pc, #160]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	00db      	lsls	r3, r3, #3
 80056ba:	4925      	ldr	r1, [pc, #148]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80056bc:	4313      	orrs	r3, r2
 80056be:	600b      	str	r3, [r1, #0]
 80056c0:	e015      	b.n	80056ee <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056c2:	4b24      	ldr	r3, [pc, #144]	; (8005754 <HAL_RCC_OscConfig+0x244>)
 80056c4:	2200      	movs	r2, #0
 80056c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c8:	f7fe fa64 	bl	8003b94 <HAL_GetTick>
 80056cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056ce:	e008      	b.n	80056e2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80056d0:	f7fe fa60 	bl	8003b94 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e187      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056e2:	4b1b      	ldr	r3, [pc, #108]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1f0      	bne.n	80056d0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0308 	and.w	r3, r3, #8
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d036      	beq.n	8005768 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	695b      	ldr	r3, [r3, #20]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d016      	beq.n	8005730 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005702:	4b15      	ldr	r3, [pc, #84]	; (8005758 <HAL_RCC_OscConfig+0x248>)
 8005704:	2201      	movs	r2, #1
 8005706:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005708:	f7fe fa44 	bl	8003b94 <HAL_GetTick>
 800570c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800570e:	e008      	b.n	8005722 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005710:	f7fe fa40 	bl	8003b94 <HAL_GetTick>
 8005714:	4602      	mov	r2, r0
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	1ad3      	subs	r3, r2, r3
 800571a:	2b02      	cmp	r3, #2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e167      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005722:	4b0b      	ldr	r3, [pc, #44]	; (8005750 <HAL_RCC_OscConfig+0x240>)
 8005724:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d0f0      	beq.n	8005710 <HAL_RCC_OscConfig+0x200>
 800572e:	e01b      	b.n	8005768 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005730:	4b09      	ldr	r3, [pc, #36]	; (8005758 <HAL_RCC_OscConfig+0x248>)
 8005732:	2200      	movs	r2, #0
 8005734:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005736:	f7fe fa2d 	bl	8003b94 <HAL_GetTick>
 800573a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800573c:	e00e      	b.n	800575c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800573e:	f7fe fa29 	bl	8003b94 <HAL_GetTick>
 8005742:	4602      	mov	r2, r0
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b02      	cmp	r3, #2
 800574a:	d907      	bls.n	800575c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e150      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
 8005750:	40023800 	.word	0x40023800
 8005754:	42470000 	.word	0x42470000
 8005758:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800575c:	4b88      	ldr	r3, [pc, #544]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800575e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005760:	f003 0302 	and.w	r3, r3, #2
 8005764:	2b00      	cmp	r3, #0
 8005766:	d1ea      	bne.n	800573e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	f000 8097 	beq.w	80058a4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005776:	2300      	movs	r3, #0
 8005778:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800577a:	4b81      	ldr	r3, [pc, #516]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800577c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800577e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005782:	2b00      	cmp	r3, #0
 8005784:	d10f      	bne.n	80057a6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005786:	2300      	movs	r3, #0
 8005788:	60bb      	str	r3, [r7, #8]
 800578a:	4b7d      	ldr	r3, [pc, #500]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800578c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800578e:	4a7c      	ldr	r2, [pc, #496]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005794:	6413      	str	r3, [r2, #64]	; 0x40
 8005796:	4b7a      	ldr	r3, [pc, #488]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800579a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800579e:	60bb      	str	r3, [r7, #8]
 80057a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80057a2:	2301      	movs	r3, #1
 80057a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057a6:	4b77      	ldr	r3, [pc, #476]	; (8005984 <HAL_RCC_OscConfig+0x474>)
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d118      	bne.n	80057e4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80057b2:	4b74      	ldr	r3, [pc, #464]	; (8005984 <HAL_RCC_OscConfig+0x474>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4a73      	ldr	r2, [pc, #460]	; (8005984 <HAL_RCC_OscConfig+0x474>)
 80057b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057be:	f7fe f9e9 	bl	8003b94 <HAL_GetTick>
 80057c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057c4:	e008      	b.n	80057d8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057c6:	f7fe f9e5 	bl	8003b94 <HAL_GetTick>
 80057ca:	4602      	mov	r2, r0
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	1ad3      	subs	r3, r2, r3
 80057d0:	2b02      	cmp	r3, #2
 80057d2:	d901      	bls.n	80057d8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80057d4:	2303      	movs	r3, #3
 80057d6:	e10c      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80057d8:	4b6a      	ldr	r3, [pc, #424]	; (8005984 <HAL_RCC_OscConfig+0x474>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d0f0      	beq.n	80057c6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	d106      	bne.n	80057fa <HAL_RCC_OscConfig+0x2ea>
 80057ec:	4b64      	ldr	r3, [pc, #400]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 80057ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057f0:	4a63      	ldr	r2, [pc, #396]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 80057f2:	f043 0301 	orr.w	r3, r3, #1
 80057f6:	6713      	str	r3, [r2, #112]	; 0x70
 80057f8:	e01c      	b.n	8005834 <HAL_RCC_OscConfig+0x324>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	2b05      	cmp	r3, #5
 8005800:	d10c      	bne.n	800581c <HAL_RCC_OscConfig+0x30c>
 8005802:	4b5f      	ldr	r3, [pc, #380]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005804:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005806:	4a5e      	ldr	r2, [pc, #376]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005808:	f043 0304 	orr.w	r3, r3, #4
 800580c:	6713      	str	r3, [r2, #112]	; 0x70
 800580e:	4b5c      	ldr	r3, [pc, #368]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005812:	4a5b      	ldr	r2, [pc, #364]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005814:	f043 0301 	orr.w	r3, r3, #1
 8005818:	6713      	str	r3, [r2, #112]	; 0x70
 800581a:	e00b      	b.n	8005834 <HAL_RCC_OscConfig+0x324>
 800581c:	4b58      	ldr	r3, [pc, #352]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800581e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005820:	4a57      	ldr	r2, [pc, #348]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005822:	f023 0301 	bic.w	r3, r3, #1
 8005826:	6713      	str	r3, [r2, #112]	; 0x70
 8005828:	4b55      	ldr	r3, [pc, #340]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800582a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800582c:	4a54      	ldr	r2, [pc, #336]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800582e:	f023 0304 	bic.w	r3, r3, #4
 8005832:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d015      	beq.n	8005868 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800583c:	f7fe f9aa 	bl	8003b94 <HAL_GetTick>
 8005840:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005842:	e00a      	b.n	800585a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005844:	f7fe f9a6 	bl	8003b94 <HAL_GetTick>
 8005848:	4602      	mov	r2, r0
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005852:	4293      	cmp	r3, r2
 8005854:	d901      	bls.n	800585a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e0cb      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800585a:	4b49      	ldr	r3, [pc, #292]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800585c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800585e:	f003 0302 	and.w	r3, r3, #2
 8005862:	2b00      	cmp	r3, #0
 8005864:	d0ee      	beq.n	8005844 <HAL_RCC_OscConfig+0x334>
 8005866:	e014      	b.n	8005892 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005868:	f7fe f994 	bl	8003b94 <HAL_GetTick>
 800586c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800586e:	e00a      	b.n	8005886 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005870:	f7fe f990 	bl	8003b94 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	f241 3288 	movw	r2, #5000	; 0x1388
 800587e:	4293      	cmp	r3, r2
 8005880:	d901      	bls.n	8005886 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e0b5      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005886:	4b3e      	ldr	r3, [pc, #248]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1ee      	bne.n	8005870 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005892:	7dfb      	ldrb	r3, [r7, #23]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d105      	bne.n	80058a4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005898:	4b39      	ldr	r3, [pc, #228]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800589a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800589c:	4a38      	ldr	r2, [pc, #224]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800589e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058a2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	699b      	ldr	r3, [r3, #24]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	f000 80a1 	beq.w	80059f0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80058ae:	4b34      	ldr	r3, [pc, #208]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 80058b0:	689b      	ldr	r3, [r3, #8]
 80058b2:	f003 030c 	and.w	r3, r3, #12
 80058b6:	2b08      	cmp	r3, #8
 80058b8:	d05c      	beq.n	8005974 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	699b      	ldr	r3, [r3, #24]
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d141      	bne.n	8005946 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058c2:	4b31      	ldr	r3, [pc, #196]	; (8005988 <HAL_RCC_OscConfig+0x478>)
 80058c4:	2200      	movs	r2, #0
 80058c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058c8:	f7fe f964 	bl	8003b94 <HAL_GetTick>
 80058cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ce:	e008      	b.n	80058e2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058d0:	f7fe f960 	bl	8003b94 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	693b      	ldr	r3, [r7, #16]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d901      	bls.n	80058e2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80058de:	2303      	movs	r3, #3
 80058e0:	e087      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058e2:	4b27      	ldr	r3, [pc, #156]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d1f0      	bne.n	80058d0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	69da      	ldr	r2, [r3, #28]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	6a1b      	ldr	r3, [r3, #32]
 80058f6:	431a      	orrs	r2, r3
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058fc:	019b      	lsls	r3, r3, #6
 80058fe:	431a      	orrs	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005904:	085b      	lsrs	r3, r3, #1
 8005906:	3b01      	subs	r3, #1
 8005908:	041b      	lsls	r3, r3, #16
 800590a:	431a      	orrs	r2, r3
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005910:	061b      	lsls	r3, r3, #24
 8005912:	491b      	ldr	r1, [pc, #108]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005914:	4313      	orrs	r3, r2
 8005916:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005918:	4b1b      	ldr	r3, [pc, #108]	; (8005988 <HAL_RCC_OscConfig+0x478>)
 800591a:	2201      	movs	r2, #1
 800591c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800591e:	f7fe f939 	bl	8003b94 <HAL_GetTick>
 8005922:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005924:	e008      	b.n	8005938 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005926:	f7fe f935 	bl	8003b94 <HAL_GetTick>
 800592a:	4602      	mov	r2, r0
 800592c:	693b      	ldr	r3, [r7, #16]
 800592e:	1ad3      	subs	r3, r2, r3
 8005930:	2b02      	cmp	r3, #2
 8005932:	d901      	bls.n	8005938 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005934:	2303      	movs	r3, #3
 8005936:	e05c      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005938:	4b11      	ldr	r3, [pc, #68]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005940:	2b00      	cmp	r3, #0
 8005942:	d0f0      	beq.n	8005926 <HAL_RCC_OscConfig+0x416>
 8005944:	e054      	b.n	80059f0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005946:	4b10      	ldr	r3, [pc, #64]	; (8005988 <HAL_RCC_OscConfig+0x478>)
 8005948:	2200      	movs	r2, #0
 800594a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800594c:	f7fe f922 	bl	8003b94 <HAL_GetTick>
 8005950:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005952:	e008      	b.n	8005966 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005954:	f7fe f91e 	bl	8003b94 <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b02      	cmp	r3, #2
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e045      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005966:	4b06      	ldr	r3, [pc, #24]	; (8005980 <HAL_RCC_OscConfig+0x470>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1f0      	bne.n	8005954 <HAL_RCC_OscConfig+0x444>
 8005972:	e03d      	b.n	80059f0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	699b      	ldr	r3, [r3, #24]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d107      	bne.n	800598c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e038      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
 8005980:	40023800 	.word	0x40023800
 8005984:	40007000 	.word	0x40007000
 8005988:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800598c:	4b1b      	ldr	r3, [pc, #108]	; (80059fc <HAL_RCC_OscConfig+0x4ec>)
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	699b      	ldr	r3, [r3, #24]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d028      	beq.n	80059ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059a4:	429a      	cmp	r2, r3
 80059a6:	d121      	bne.n	80059ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d11a      	bne.n	80059ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059b6:	68fa      	ldr	r2, [r7, #12]
 80059b8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80059bc:	4013      	ands	r3, r2
 80059be:	687a      	ldr	r2, [r7, #4]
 80059c0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80059c2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d111      	bne.n	80059ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059d2:	085b      	lsrs	r3, r3, #1
 80059d4:	3b01      	subs	r3, #1
 80059d6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80059d8:	429a      	cmp	r2, r3
 80059da:	d107      	bne.n	80059ec <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059e6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80059e8:	429a      	cmp	r2, r3
 80059ea:	d001      	beq.n	80059f0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80059ec:	2301      	movs	r3, #1
 80059ee:	e000      	b.n	80059f2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80059f0:	2300      	movs	r3, #0
}
 80059f2:	4618      	mov	r0, r3
 80059f4:	3718      	adds	r7, #24
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}
 80059fa:	bf00      	nop
 80059fc:	40023800 	.word	0x40023800

08005a00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d101      	bne.n	8005a14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a10:	2301      	movs	r3, #1
 8005a12:	e0cc      	b.n	8005bae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a14:	4b68      	ldr	r3, [pc, #416]	; (8005bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f003 030f 	and.w	r3, r3, #15
 8005a1c:	683a      	ldr	r2, [r7, #0]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d90c      	bls.n	8005a3c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a22:	4b65      	ldr	r3, [pc, #404]	; (8005bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8005a24:	683a      	ldr	r2, [r7, #0]
 8005a26:	b2d2      	uxtb	r2, r2
 8005a28:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a2a:	4b63      	ldr	r3, [pc, #396]	; (8005bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	683a      	ldr	r2, [r7, #0]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d001      	beq.n	8005a3c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a38:	2301      	movs	r3, #1
 8005a3a:	e0b8      	b.n	8005bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f003 0302 	and.w	r3, r3, #2
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d020      	beq.n	8005a8a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d005      	beq.n	8005a60 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a54:	4b59      	ldr	r3, [pc, #356]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	4a58      	ldr	r2, [pc, #352]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005a5a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005a5e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 0308 	and.w	r3, r3, #8
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d005      	beq.n	8005a78 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005a6c:	4b53      	ldr	r3, [pc, #332]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005a6e:	689b      	ldr	r3, [r3, #8]
 8005a70:	4a52      	ldr	r2, [pc, #328]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005a72:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005a76:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a78:	4b50      	ldr	r3, [pc, #320]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	494d      	ldr	r1, [pc, #308]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005a86:	4313      	orrs	r3, r2
 8005a88:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	f003 0301 	and.w	r3, r3, #1
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d044      	beq.n	8005b20 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d107      	bne.n	8005aae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a9e:	4b47      	ldr	r3, [pc, #284]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d119      	bne.n	8005ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aaa:	2301      	movs	r3, #1
 8005aac:	e07f      	b.n	8005bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	685b      	ldr	r3, [r3, #4]
 8005ab2:	2b02      	cmp	r3, #2
 8005ab4:	d003      	beq.n	8005abe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005aba:	2b03      	cmp	r3, #3
 8005abc:	d107      	bne.n	8005ace <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005abe:	4b3f      	ldr	r3, [pc, #252]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d109      	bne.n	8005ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005aca:	2301      	movs	r3, #1
 8005acc:	e06f      	b.n	8005bae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ace:	4b3b      	ldr	r3, [pc, #236]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	f003 0302 	and.w	r3, r3, #2
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e067      	b.n	8005bae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005ade:	4b37      	ldr	r3, [pc, #220]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005ae0:	689b      	ldr	r3, [r3, #8]
 8005ae2:	f023 0203 	bic.w	r2, r3, #3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	4934      	ldr	r1, [pc, #208]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005aec:	4313      	orrs	r3, r2
 8005aee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005af0:	f7fe f850 	bl	8003b94 <HAL_GetTick>
 8005af4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005af6:	e00a      	b.n	8005b0e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005af8:	f7fe f84c 	bl	8003b94 <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d901      	bls.n	8005b0e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e04f      	b.n	8005bae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b0e:	4b2b      	ldr	r3, [pc, #172]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f003 020c 	and.w	r2, r3, #12
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	009b      	lsls	r3, r3, #2
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d1eb      	bne.n	8005af8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b20:	4b25      	ldr	r3, [pc, #148]	; (8005bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 030f 	and.w	r3, r3, #15
 8005b28:	683a      	ldr	r2, [r7, #0]
 8005b2a:	429a      	cmp	r2, r3
 8005b2c:	d20c      	bcs.n	8005b48 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b2e:	4b22      	ldr	r3, [pc, #136]	; (8005bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8005b30:	683a      	ldr	r2, [r7, #0]
 8005b32:	b2d2      	uxtb	r2, r2
 8005b34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b36:	4b20      	ldr	r3, [pc, #128]	; (8005bb8 <HAL_RCC_ClockConfig+0x1b8>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f003 030f 	and.w	r3, r3, #15
 8005b3e:	683a      	ldr	r2, [r7, #0]
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d001      	beq.n	8005b48 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e032      	b.n	8005bae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0304 	and.w	r3, r3, #4
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d008      	beq.n	8005b66 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b54:	4b19      	ldr	r3, [pc, #100]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005b56:	689b      	ldr	r3, [r3, #8]
 8005b58:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	68db      	ldr	r3, [r3, #12]
 8005b60:	4916      	ldr	r1, [pc, #88]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005b62:	4313      	orrs	r3, r2
 8005b64:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 0308 	and.w	r3, r3, #8
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d009      	beq.n	8005b86 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005b72:	4b12      	ldr	r3, [pc, #72]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	00db      	lsls	r3, r3, #3
 8005b80:	490e      	ldr	r1, [pc, #56]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005b86:	f000 f821 	bl	8005bcc <HAL_RCC_GetSysClockFreq>
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	4b0b      	ldr	r3, [pc, #44]	; (8005bbc <HAL_RCC_ClockConfig+0x1bc>)
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	091b      	lsrs	r3, r3, #4
 8005b92:	f003 030f 	and.w	r3, r3, #15
 8005b96:	490a      	ldr	r1, [pc, #40]	; (8005bc0 <HAL_RCC_ClockConfig+0x1c0>)
 8005b98:	5ccb      	ldrb	r3, [r1, r3]
 8005b9a:	fa22 f303 	lsr.w	r3, r2, r3
 8005b9e:	4a09      	ldr	r2, [pc, #36]	; (8005bc4 <HAL_RCC_ClockConfig+0x1c4>)
 8005ba0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005ba2:	4b09      	ldr	r3, [pc, #36]	; (8005bc8 <HAL_RCC_ClockConfig+0x1c8>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	f7fd ffb0 	bl	8003b0c <HAL_InitTick>

  return HAL_OK;
 8005bac:	2300      	movs	r3, #0
}
 8005bae:	4618      	mov	r0, r3
 8005bb0:	3710      	adds	r7, #16
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bd80      	pop	{r7, pc}
 8005bb6:	bf00      	nop
 8005bb8:	40023c00 	.word	0x40023c00
 8005bbc:	40023800 	.word	0x40023800
 8005bc0:	0800afa0 	.word	0x0800afa0
 8005bc4:	20000040 	.word	0x20000040
 8005bc8:	20000044 	.word	0x20000044

08005bcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005bd0:	b094      	sub	sp, #80	; 0x50
 8005bd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	647b      	str	r3, [r7, #68]	; 0x44
 8005bd8:	2300      	movs	r3, #0
 8005bda:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005bdc:	2300      	movs	r3, #0
 8005bde:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005be4:	4b79      	ldr	r3, [pc, #484]	; (8005dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	f003 030c 	and.w	r3, r3, #12
 8005bec:	2b08      	cmp	r3, #8
 8005bee:	d00d      	beq.n	8005c0c <HAL_RCC_GetSysClockFreq+0x40>
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	f200 80e1 	bhi.w	8005db8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d002      	beq.n	8005c00 <HAL_RCC_GetSysClockFreq+0x34>
 8005bfa:	2b04      	cmp	r3, #4
 8005bfc:	d003      	beq.n	8005c06 <HAL_RCC_GetSysClockFreq+0x3a>
 8005bfe:	e0db      	b.n	8005db8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c00:	4b73      	ldr	r3, [pc, #460]	; (8005dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005c02:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005c04:	e0db      	b.n	8005dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c06:	4b73      	ldr	r3, [pc, #460]	; (8005dd4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005c08:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005c0a:	e0d8      	b.n	8005dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c0c:	4b6f      	ldr	r3, [pc, #444]	; (8005dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c14:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c16:	4b6d      	ldr	r3, [pc, #436]	; (8005dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8005c18:	685b      	ldr	r3, [r3, #4]
 8005c1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d063      	beq.n	8005cea <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c22:	4b6a      	ldr	r3, [pc, #424]	; (8005dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	099b      	lsrs	r3, r3, #6
 8005c28:	2200      	movs	r2, #0
 8005c2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c2c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005c34:	633b      	str	r3, [r7, #48]	; 0x30
 8005c36:	2300      	movs	r3, #0
 8005c38:	637b      	str	r3, [r7, #52]	; 0x34
 8005c3a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005c3e:	4622      	mov	r2, r4
 8005c40:	462b      	mov	r3, r5
 8005c42:	f04f 0000 	mov.w	r0, #0
 8005c46:	f04f 0100 	mov.w	r1, #0
 8005c4a:	0159      	lsls	r1, r3, #5
 8005c4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005c50:	0150      	lsls	r0, r2, #5
 8005c52:	4602      	mov	r2, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	4621      	mov	r1, r4
 8005c58:	1a51      	subs	r1, r2, r1
 8005c5a:	6139      	str	r1, [r7, #16]
 8005c5c:	4629      	mov	r1, r5
 8005c5e:	eb63 0301 	sbc.w	r3, r3, r1
 8005c62:	617b      	str	r3, [r7, #20]
 8005c64:	f04f 0200 	mov.w	r2, #0
 8005c68:	f04f 0300 	mov.w	r3, #0
 8005c6c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005c70:	4659      	mov	r1, fp
 8005c72:	018b      	lsls	r3, r1, #6
 8005c74:	4651      	mov	r1, sl
 8005c76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005c7a:	4651      	mov	r1, sl
 8005c7c:	018a      	lsls	r2, r1, #6
 8005c7e:	4651      	mov	r1, sl
 8005c80:	ebb2 0801 	subs.w	r8, r2, r1
 8005c84:	4659      	mov	r1, fp
 8005c86:	eb63 0901 	sbc.w	r9, r3, r1
 8005c8a:	f04f 0200 	mov.w	r2, #0
 8005c8e:	f04f 0300 	mov.w	r3, #0
 8005c92:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c96:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c9a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c9e:	4690      	mov	r8, r2
 8005ca0:	4699      	mov	r9, r3
 8005ca2:	4623      	mov	r3, r4
 8005ca4:	eb18 0303 	adds.w	r3, r8, r3
 8005ca8:	60bb      	str	r3, [r7, #8]
 8005caa:	462b      	mov	r3, r5
 8005cac:	eb49 0303 	adc.w	r3, r9, r3
 8005cb0:	60fb      	str	r3, [r7, #12]
 8005cb2:	f04f 0200 	mov.w	r2, #0
 8005cb6:	f04f 0300 	mov.w	r3, #0
 8005cba:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005cbe:	4629      	mov	r1, r5
 8005cc0:	024b      	lsls	r3, r1, #9
 8005cc2:	4621      	mov	r1, r4
 8005cc4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005cc8:	4621      	mov	r1, r4
 8005cca:	024a      	lsls	r2, r1, #9
 8005ccc:	4610      	mov	r0, r2
 8005cce:	4619      	mov	r1, r3
 8005cd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	62bb      	str	r3, [r7, #40]	; 0x28
 8005cd6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005cd8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005cdc:	f7fa fece 	bl	8000a7c <__aeabi_uldivmod>
 8005ce0:	4602      	mov	r2, r0
 8005ce2:	460b      	mov	r3, r1
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ce8:	e058      	b.n	8005d9c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cea:	4b38      	ldr	r3, [pc, #224]	; (8005dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	099b      	lsrs	r3, r3, #6
 8005cf0:	2200      	movs	r2, #0
 8005cf2:	4618      	mov	r0, r3
 8005cf4:	4611      	mov	r1, r2
 8005cf6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005cfa:	623b      	str	r3, [r7, #32]
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8005d00:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005d04:	4642      	mov	r2, r8
 8005d06:	464b      	mov	r3, r9
 8005d08:	f04f 0000 	mov.w	r0, #0
 8005d0c:	f04f 0100 	mov.w	r1, #0
 8005d10:	0159      	lsls	r1, r3, #5
 8005d12:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d16:	0150      	lsls	r0, r2, #5
 8005d18:	4602      	mov	r2, r0
 8005d1a:	460b      	mov	r3, r1
 8005d1c:	4641      	mov	r1, r8
 8005d1e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005d22:	4649      	mov	r1, r9
 8005d24:	eb63 0b01 	sbc.w	fp, r3, r1
 8005d28:	f04f 0200 	mov.w	r2, #0
 8005d2c:	f04f 0300 	mov.w	r3, #0
 8005d30:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005d34:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005d38:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005d3c:	ebb2 040a 	subs.w	r4, r2, sl
 8005d40:	eb63 050b 	sbc.w	r5, r3, fp
 8005d44:	f04f 0200 	mov.w	r2, #0
 8005d48:	f04f 0300 	mov.w	r3, #0
 8005d4c:	00eb      	lsls	r3, r5, #3
 8005d4e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d52:	00e2      	lsls	r2, r4, #3
 8005d54:	4614      	mov	r4, r2
 8005d56:	461d      	mov	r5, r3
 8005d58:	4643      	mov	r3, r8
 8005d5a:	18e3      	adds	r3, r4, r3
 8005d5c:	603b      	str	r3, [r7, #0]
 8005d5e:	464b      	mov	r3, r9
 8005d60:	eb45 0303 	adc.w	r3, r5, r3
 8005d64:	607b      	str	r3, [r7, #4]
 8005d66:	f04f 0200 	mov.w	r2, #0
 8005d6a:	f04f 0300 	mov.w	r3, #0
 8005d6e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d72:	4629      	mov	r1, r5
 8005d74:	028b      	lsls	r3, r1, #10
 8005d76:	4621      	mov	r1, r4
 8005d78:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	028a      	lsls	r2, r1, #10
 8005d80:	4610      	mov	r0, r2
 8005d82:	4619      	mov	r1, r3
 8005d84:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005d86:	2200      	movs	r2, #0
 8005d88:	61bb      	str	r3, [r7, #24]
 8005d8a:	61fa      	str	r2, [r7, #28]
 8005d8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005d90:	f7fa fe74 	bl	8000a7c <__aeabi_uldivmod>
 8005d94:	4602      	mov	r2, r0
 8005d96:	460b      	mov	r3, r1
 8005d98:	4613      	mov	r3, r2
 8005d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005d9c:	4b0b      	ldr	r3, [pc, #44]	; (8005dcc <HAL_RCC_GetSysClockFreq+0x200>)
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	0c1b      	lsrs	r3, r3, #16
 8005da2:	f003 0303 	and.w	r3, r3, #3
 8005da6:	3301      	adds	r3, #1
 8005da8:	005b      	lsls	r3, r3, #1
 8005daa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005dac:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005dae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005db4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005db6:	e002      	b.n	8005dbe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005db8:	4b05      	ldr	r3, [pc, #20]	; (8005dd0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005dba:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005dbc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005dbe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	3750      	adds	r7, #80	; 0x50
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dca:	bf00      	nop
 8005dcc:	40023800 	.word	0x40023800
 8005dd0:	00f42400 	.word	0x00f42400
 8005dd4:	007a1200 	.word	0x007a1200

08005dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dd8:	b480      	push	{r7}
 8005dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ddc:	4b03      	ldr	r3, [pc, #12]	; (8005dec <HAL_RCC_GetHCLKFreq+0x14>)
 8005dde:	681b      	ldr	r3, [r3, #0]
}
 8005de0:	4618      	mov	r0, r3
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr
 8005dea:	bf00      	nop
 8005dec:	20000040 	.word	0x20000040

08005df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005df4:	f7ff fff0 	bl	8005dd8 <HAL_RCC_GetHCLKFreq>
 8005df8:	4602      	mov	r2, r0
 8005dfa:	4b05      	ldr	r3, [pc, #20]	; (8005e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005dfc:	689b      	ldr	r3, [r3, #8]
 8005dfe:	0a9b      	lsrs	r3, r3, #10
 8005e00:	f003 0307 	and.w	r3, r3, #7
 8005e04:	4903      	ldr	r1, [pc, #12]	; (8005e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005e06:	5ccb      	ldrb	r3, [r1, r3]
 8005e08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	40023800 	.word	0x40023800
 8005e14:	0800afb0 	.word	0x0800afb0

08005e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005e1c:	f7ff ffdc 	bl	8005dd8 <HAL_RCC_GetHCLKFreq>
 8005e20:	4602      	mov	r2, r0
 8005e22:	4b05      	ldr	r3, [pc, #20]	; (8005e38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	0b5b      	lsrs	r3, r3, #13
 8005e28:	f003 0307 	and.w	r3, r3, #7
 8005e2c:	4903      	ldr	r1, [pc, #12]	; (8005e3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e2e:	5ccb      	ldrb	r3, [r1, r3]
 8005e30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e34:	4618      	mov	r0, r3
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	40023800 	.word	0x40023800
 8005e3c:	0800afb0 	.word	0x0800afb0

08005e40 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b086      	sub	sp, #24
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0301 	and.w	r3, r3, #1
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d10b      	bne.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d105      	bne.n	8005e74 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d075      	beq.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005e74:	4b91      	ldr	r3, [pc, #580]	; (80060bc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005e76:	2200      	movs	r2, #0
 8005e78:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e7a:	f7fd fe8b 	bl	8003b94 <HAL_GetTick>
 8005e7e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e80:	e008      	b.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e82:	f7fd fe87 	bl	8003b94 <HAL_GetTick>
 8005e86:	4602      	mov	r2, r0
 8005e88:	697b      	ldr	r3, [r7, #20]
 8005e8a:	1ad3      	subs	r3, r2, r3
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d901      	bls.n	8005e94 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e90:	2303      	movs	r3, #3
 8005e92:	e189      	b.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e94:	4b8a      	ldr	r3, [pc, #552]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d1f0      	bne.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f003 0301 	and.w	r3, r3, #1
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d009      	beq.n	8005ec0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	685b      	ldr	r3, [r3, #4]
 8005eb0:	019a      	lsls	r2, r3, #6
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	689b      	ldr	r3, [r3, #8]
 8005eb6:	071b      	lsls	r3, r3, #28
 8005eb8:	4981      	ldr	r1, [pc, #516]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005eba:	4313      	orrs	r3, r2
 8005ebc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0302 	and.w	r3, r3, #2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d01f      	beq.n	8005f0c <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ecc:	4b7c      	ldr	r3, [pc, #496]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ece:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005ed2:	0f1b      	lsrs	r3, r3, #28
 8005ed4:	f003 0307 	and.w	r3, r3, #7
 8005ed8:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	685b      	ldr	r3, [r3, #4]
 8005ede:	019a      	lsls	r2, r3, #6
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	061b      	lsls	r3, r3, #24
 8005ee6:	431a      	orrs	r2, r3
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	071b      	lsls	r3, r3, #28
 8005eec:	4974      	ldr	r1, [pc, #464]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005ef4:	4b72      	ldr	r3, [pc, #456]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ef6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005efa:	f023 021f 	bic.w	r2, r3, #31
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	69db      	ldr	r3, [r3, #28]
 8005f02:	3b01      	subs	r3, #1
 8005f04:	496e      	ldr	r1, [pc, #440]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d00d      	beq.n	8005f34 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	019a      	lsls	r2, r3, #6
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	68db      	ldr	r3, [r3, #12]
 8005f22:	061b      	lsls	r3, r3, #24
 8005f24:	431a      	orrs	r2, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	689b      	ldr	r3, [r3, #8]
 8005f2a:	071b      	lsls	r3, r3, #28
 8005f2c:	4964      	ldr	r1, [pc, #400]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f2e:	4313      	orrs	r3, r2
 8005f30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005f34:	4b61      	ldr	r3, [pc, #388]	; (80060bc <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005f36:	2201      	movs	r2, #1
 8005f38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f3a:	f7fd fe2b 	bl	8003b94 <HAL_GetTick>
 8005f3e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f40:	e008      	b.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005f42:	f7fd fe27 	bl	8003b94 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	2b02      	cmp	r3, #2
 8005f4e:	d901      	bls.n	8005f54 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f50:	2303      	movs	r3, #3
 8005f52:	e129      	b.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005f54:	4b5a      	ldr	r3, [pc, #360]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d0f0      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f003 0304 	and.w	r3, r3, #4
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d105      	bne.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d079      	beq.n	800606c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005f78:	4b52      	ldr	r3, [pc, #328]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005f7e:	f7fd fe09 	bl	8003b94 <HAL_GetTick>
 8005f82:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f84:	e008      	b.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005f86:	f7fd fe05 	bl	8003b94 <HAL_GetTick>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	1ad3      	subs	r3, r2, r3
 8005f90:	2b02      	cmp	r3, #2
 8005f92:	d901      	bls.n	8005f98 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e107      	b.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005f98:	4b49      	ldr	r3, [pc, #292]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005fa0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005fa4:	d0ef      	beq.n	8005f86 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	f003 0304 	and.w	r3, r3, #4
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d020      	beq.n	8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005fb2:	4b43      	ldr	r3, [pc, #268]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fb8:	0f1b      	lsrs	r3, r3, #28
 8005fba:	f003 0307 	and.w	r3, r3, #7
 8005fbe:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	691b      	ldr	r3, [r3, #16]
 8005fc4:	019a      	lsls	r2, r3, #6
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	061b      	lsls	r3, r3, #24
 8005fcc:	431a      	orrs	r2, r3
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	071b      	lsls	r3, r3, #28
 8005fd2:	493b      	ldr	r1, [pc, #236]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005fda:	4b39      	ldr	r3, [pc, #228]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fdc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005fe0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	021b      	lsls	r3, r3, #8
 8005fec:	4934      	ldr	r1, [pc, #208]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005fee:	4313      	orrs	r3, r2
 8005ff0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 0308 	and.w	r3, r3, #8
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d01e      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006000:	4b2f      	ldr	r3, [pc, #188]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006006:	0e1b      	lsrs	r3, r3, #24
 8006008:	f003 030f 	and.w	r3, r3, #15
 800600c:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	691b      	ldr	r3, [r3, #16]
 8006012:	019a      	lsls	r2, r3, #6
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	061b      	lsls	r3, r3, #24
 8006018:	431a      	orrs	r2, r3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	071b      	lsls	r3, r3, #28
 8006020:	4927      	ldr	r1, [pc, #156]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006022:	4313      	orrs	r3, r2
 8006024:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006028:	4b25      	ldr	r3, [pc, #148]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800602a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800602e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006036:	4922      	ldr	r1, [pc, #136]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006038:	4313      	orrs	r3, r2
 800603a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800603e:	4b21      	ldr	r3, [pc, #132]	; (80060c4 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006040:	2201      	movs	r2, #1
 8006042:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006044:	f7fd fda6 	bl	8003b94 <HAL_GetTick>
 8006048:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800604a:	e008      	b.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800604c:	f7fd fda2 	bl	8003b94 <HAL_GetTick>
 8006050:	4602      	mov	r2, r0
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	1ad3      	subs	r3, r2, r3
 8006056:	2b02      	cmp	r3, #2
 8006058:	d901      	bls.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800605a:	2303      	movs	r3, #3
 800605c:	e0a4      	b.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800605e:	4b18      	ldr	r3, [pc, #96]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006066:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800606a:	d1ef      	bne.n	800604c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f003 0320 	and.w	r3, r3, #32
 8006074:	2b00      	cmp	r3, #0
 8006076:	f000 808b 	beq.w	8006190 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800607a:	2300      	movs	r3, #0
 800607c:	60fb      	str	r3, [r7, #12]
 800607e:	4b10      	ldr	r3, [pc, #64]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006082:	4a0f      	ldr	r2, [pc, #60]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006084:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006088:	6413      	str	r3, [r2, #64]	; 0x40
 800608a:	4b0d      	ldr	r3, [pc, #52]	; (80060c0 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800608c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800608e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006092:	60fb      	str	r3, [r7, #12]
 8006094:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8006096:	4b0c      	ldr	r3, [pc, #48]	; (80060c8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	4a0b      	ldr	r2, [pc, #44]	; (80060c8 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800609c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80060a0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060a2:	f7fd fd77 	bl	8003b94 <HAL_GetTick>
 80060a6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80060a8:	e010      	b.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80060aa:	f7fd fd73 	bl	8003b94 <HAL_GetTick>
 80060ae:	4602      	mov	r2, r0
 80060b0:	697b      	ldr	r3, [r7, #20]
 80060b2:	1ad3      	subs	r3, r2, r3
 80060b4:	2b02      	cmp	r3, #2
 80060b6:	d909      	bls.n	80060cc <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 80060b8:	2303      	movs	r3, #3
 80060ba:	e075      	b.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x368>
 80060bc:	42470068 	.word	0x42470068
 80060c0:	40023800 	.word	0x40023800
 80060c4:	42470070 	.word	0x42470070
 80060c8:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80060cc:	4b38      	ldr	r3, [pc, #224]	; (80061b0 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d0e8      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80060d8:	4b36      	ldr	r3, [pc, #216]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80060da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060e0:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d02f      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060f0:	693a      	ldr	r2, [r7, #16]
 80060f2:	429a      	cmp	r2, r3
 80060f4:	d028      	beq.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80060f6:	4b2f      	ldr	r3, [pc, #188]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80060f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80060fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80060fe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006100:	4b2d      	ldr	r3, [pc, #180]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006102:	2201      	movs	r2, #1
 8006104:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006106:	4b2c      	ldr	r3, [pc, #176]	; (80061b8 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8006108:	2200      	movs	r2, #0
 800610a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800610c:	4a29      	ldr	r2, [pc, #164]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800610e:	693b      	ldr	r3, [r7, #16]
 8006110:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006112:	4b28      	ldr	r3, [pc, #160]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006114:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b01      	cmp	r3, #1
 800611c:	d114      	bne.n	8006148 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800611e:	f7fd fd39 	bl	8003b94 <HAL_GetTick>
 8006122:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006124:	e00a      	b.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006126:	f7fd fd35 	bl	8003b94 <HAL_GetTick>
 800612a:	4602      	mov	r2, r0
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	1ad3      	subs	r3, r2, r3
 8006130:	f241 3288 	movw	r2, #5000	; 0x1388
 8006134:	4293      	cmp	r3, r2
 8006136:	d901      	bls.n	800613c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8006138:	2303      	movs	r3, #3
 800613a:	e035      	b.n	80061a8 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800613c:	4b1d      	ldr	r3, [pc, #116]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800613e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006140:	f003 0302 	and.w	r3, r3, #2
 8006144:	2b00      	cmp	r3, #0
 8006146:	d0ee      	beq.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800614c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006150:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006154:	d10d      	bne.n	8006172 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8006156:	4b17      	ldr	r3, [pc, #92]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006162:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006166:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800616a:	4912      	ldr	r1, [pc, #72]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800616c:	4313      	orrs	r3, r2
 800616e:	608b      	str	r3, [r1, #8]
 8006170:	e005      	b.n	800617e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8006172:	4b10      	ldr	r3, [pc, #64]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	4a0f      	ldr	r2, [pc, #60]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006178:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800617c:	6093      	str	r3, [r2, #8]
 800617e:	4b0d      	ldr	r3, [pc, #52]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006180:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006186:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800618a:	490a      	ldr	r1, [pc, #40]	; (80061b4 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800618c:	4313      	orrs	r3, r2
 800618e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 0310 	and.w	r3, r3, #16
 8006198:	2b00      	cmp	r3, #0
 800619a:	d004      	beq.n	80061a6 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 80061a2:	4b06      	ldr	r3, [pc, #24]	; (80061bc <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 80061a4:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80061a6:	2300      	movs	r3, #0
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3718      	adds	r7, #24
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}
 80061b0:	40007000 	.word	0x40007000
 80061b4:	40023800 	.word	0x40023800
 80061b8:	42470e40 	.word	0x42470e40
 80061bc:	424711e0 	.word	0x424711e0

080061c0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	d101      	bne.n	80061d6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	e066      	b.n	80062a4 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	7f5b      	ldrb	r3, [r3, #29]
 80061da:	b2db      	uxtb	r3, r3
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d105      	bne.n	80061ec <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2200      	movs	r2, #0
 80061e4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80061e6:	6878      	ldr	r0, [r7, #4]
 80061e8:	f7fc fbee 	bl	80029c8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2202      	movs	r2, #2
 80061f0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	22ca      	movs	r2, #202	; 0xca
 80061f8:	625a      	str	r2, [r3, #36]	; 0x24
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	2253      	movs	r2, #83	; 0x53
 8006200:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 fa45 	bl	8006692 <RTC_EnterInitMode>
 8006208:	4603      	mov	r3, r0
 800620a:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 800620c:	7bfb      	ldrb	r3, [r7, #15]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d12c      	bne.n	800626c <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	6812      	ldr	r2, [r2, #0]
 800621c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006220:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006224:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	6899      	ldr	r1, [r3, #8]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	685a      	ldr	r2, [r3, #4]
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	691b      	ldr	r3, [r3, #16]
 8006234:	431a      	orrs	r2, r3
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	695b      	ldr	r3, [r3, #20]
 800623a:	431a      	orrs	r2, r3
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	430a      	orrs	r2, r1
 8006242:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	687a      	ldr	r2, [r7, #4]
 800624a:	68d2      	ldr	r2, [r2, #12]
 800624c:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	6919      	ldr	r1, [r3, #16]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	689b      	ldr	r3, [r3, #8]
 8006258:	041a      	lsls	r2, r3, #16
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	430a      	orrs	r2, r1
 8006260:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 fa4c 	bl	8006700 <RTC_ExitInitMode>
 8006268:	4603      	mov	r3, r0
 800626a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d113      	bne.n	800629a <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006280:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	699a      	ldr	r2, [r3, #24]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	430a      	orrs	r2, r1
 8006292:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	22ff      	movs	r2, #255	; 0xff
 80062a0:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80062a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3710      	adds	r7, #16
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80062ac:	b590      	push	{r4, r7, lr}
 80062ae:	b087      	sub	sp, #28
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80062b8:	2300      	movs	r3, #0
 80062ba:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	7f1b      	ldrb	r3, [r3, #28]
 80062c0:	2b01      	cmp	r3, #1
 80062c2:	d101      	bne.n	80062c8 <HAL_RTC_SetTime+0x1c>
 80062c4:	2302      	movs	r3, #2
 80062c6:	e087      	b.n	80063d8 <HAL_RTC_SetTime+0x12c>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2201      	movs	r2, #1
 80062cc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2202      	movs	r2, #2
 80062d2:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d126      	bne.n	8006328 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d102      	bne.n	80062ee <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80062e8:	68bb      	ldr	r3, [r7, #8]
 80062ea:	2200      	movs	r2, #0
 80062ec:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	781b      	ldrb	r3, [r3, #0]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 fa29 	bl	800674a <RTC_ByteToBcd2>
 80062f8:	4603      	mov	r3, r0
 80062fa:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	785b      	ldrb	r3, [r3, #1]
 8006300:	4618      	mov	r0, r3
 8006302:	f000 fa22 	bl	800674a <RTC_ByteToBcd2>
 8006306:	4603      	mov	r3, r0
 8006308:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800630a:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	789b      	ldrb	r3, [r3, #2]
 8006310:	4618      	mov	r0, r3
 8006312:	f000 fa1a 	bl	800674a <RTC_ByteToBcd2>
 8006316:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006318:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800631c:	68bb      	ldr	r3, [r7, #8]
 800631e:	78db      	ldrb	r3, [r3, #3]
 8006320:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006322:	4313      	orrs	r3, r2
 8006324:	617b      	str	r3, [r7, #20]
 8006326:	e018      	b.n	800635a <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006332:	2b00      	cmp	r3, #0
 8006334:	d102      	bne.n	800633c <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006336:	68bb      	ldr	r3, [r7, #8]
 8006338:	2200      	movs	r2, #0
 800633a:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8006342:	68bb      	ldr	r3, [r7, #8]
 8006344:	785b      	ldrb	r3, [r3, #1]
 8006346:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006348:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800634a:	68ba      	ldr	r2, [r7, #8]
 800634c:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800634e:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8006350:	68bb      	ldr	r3, [r7, #8]
 8006352:	78db      	ldrb	r3, [r3, #3]
 8006354:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8006356:	4313      	orrs	r3, r2
 8006358:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	22ca      	movs	r2, #202	; 0xca
 8006360:	625a      	str	r2, [r3, #36]	; 0x24
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	2253      	movs	r2, #83	; 0x53
 8006368:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800636a:	68f8      	ldr	r0, [r7, #12]
 800636c:	f000 f991 	bl	8006692 <RTC_EnterInitMode>
 8006370:	4603      	mov	r3, r0
 8006372:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006374:	7cfb      	ldrb	r3, [r7, #19]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d120      	bne.n	80063bc <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681a      	ldr	r2, [r3, #0]
 800637e:	697b      	ldr	r3, [r7, #20]
 8006380:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006384:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006388:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	689a      	ldr	r2, [r3, #8]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006398:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	6899      	ldr	r1, [r3, #8]
 80063a0:	68bb      	ldr	r3, [r7, #8]
 80063a2:	68da      	ldr	r2, [r3, #12]
 80063a4:	68bb      	ldr	r3, [r7, #8]
 80063a6:	691b      	ldr	r3, [r3, #16]
 80063a8:	431a      	orrs	r2, r3
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	430a      	orrs	r2, r1
 80063b0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80063b2:	68f8      	ldr	r0, [r7, #12]
 80063b4:	f000 f9a4 	bl	8006700 <RTC_ExitInitMode>
 80063b8:	4603      	mov	r3, r0
 80063ba:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80063bc:	7cfb      	ldrb	r3, [r7, #19]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d102      	bne.n	80063c8 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	2201      	movs	r2, #1
 80063c6:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	22ff      	movs	r2, #255	; 0xff
 80063ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2200      	movs	r2, #0
 80063d4:	771a      	strb	r2, [r3, #28]

  return status;
 80063d6:	7cfb      	ldrb	r3, [r7, #19]
}
 80063d8:	4618      	mov	r0, r3
 80063da:	371c      	adds	r7, #28
 80063dc:	46bd      	mov	sp, r7
 80063de:	bd90      	pop	{r4, r7, pc}

080063e0 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80063e0:	b580      	push	{r7, lr}
 80063e2:	b086      	sub	sp, #24
 80063e4:	af00      	add	r7, sp, #0
 80063e6:	60f8      	str	r0, [r7, #12]
 80063e8:	60b9      	str	r1, [r7, #8]
 80063ea:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80063ec:	2300      	movs	r3, #0
 80063ee:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063f6:	68bb      	ldr	r3, [r7, #8]
 80063f8:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	691b      	ldr	r3, [r3, #16]
 8006400:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8006412:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006416:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	0c1b      	lsrs	r3, r3, #16
 800641c:	b2db      	uxtb	r3, r3
 800641e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006422:	b2da      	uxtb	r2, r3
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8006428:	697b      	ldr	r3, [r7, #20]
 800642a:	0a1b      	lsrs	r3, r3, #8
 800642c:	b2db      	uxtb	r3, r3
 800642e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006432:	b2da      	uxtb	r2, r3
 8006434:	68bb      	ldr	r3, [r7, #8]
 8006436:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8006438:	697b      	ldr	r3, [r7, #20]
 800643a:	b2db      	uxtb	r3, r3
 800643c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006440:	b2da      	uxtb	r2, r3
 8006442:	68bb      	ldr	r3, [r7, #8]
 8006444:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8006446:	697b      	ldr	r3, [r7, #20]
 8006448:	0d9b      	lsrs	r3, r3, #22
 800644a:	b2db      	uxtb	r3, r3
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	b2da      	uxtb	r2, r3
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d11a      	bne.n	8006492 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	781b      	ldrb	r3, [r3, #0]
 8006460:	4618      	mov	r0, r3
 8006462:	f000 f98f 	bl	8006784 <RTC_Bcd2ToByte>
 8006466:	4603      	mov	r3, r0
 8006468:	461a      	mov	r2, r3
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800646e:	68bb      	ldr	r3, [r7, #8]
 8006470:	785b      	ldrb	r3, [r3, #1]
 8006472:	4618      	mov	r0, r3
 8006474:	f000 f986 	bl	8006784 <RTC_Bcd2ToByte>
 8006478:	4603      	mov	r3, r0
 800647a:	461a      	mov	r2, r3
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006480:	68bb      	ldr	r3, [r7, #8]
 8006482:	789b      	ldrb	r3, [r3, #2]
 8006484:	4618      	mov	r0, r3
 8006486:	f000 f97d 	bl	8006784 <RTC_Bcd2ToByte>
 800648a:	4603      	mov	r3, r0
 800648c:	461a      	mov	r2, r3
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006492:	2300      	movs	r3, #0
}
 8006494:	4618      	mov	r0, r3
 8006496:	3718      	adds	r7, #24
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}

0800649c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800649c:	b590      	push	{r4, r7, lr}
 800649e:	b087      	sub	sp, #28
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	60f8      	str	r0, [r7, #12]
 80064a4:	60b9      	str	r1, [r7, #8]
 80064a6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	7f1b      	ldrb	r3, [r3, #28]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d101      	bne.n	80064b8 <HAL_RTC_SetDate+0x1c>
 80064b4:	2302      	movs	r3, #2
 80064b6:	e071      	b.n	800659c <HAL_RTC_SetDate+0x100>
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	2201      	movs	r2, #1
 80064bc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2202      	movs	r2, #2
 80064c2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d10e      	bne.n	80064e8 <HAL_RTC_SetDate+0x4c>
 80064ca:	68bb      	ldr	r3, [r7, #8]
 80064cc:	785b      	ldrb	r3, [r3, #1]
 80064ce:	f003 0310 	and.w	r3, r3, #16
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d008      	beq.n	80064e8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80064d6:	68bb      	ldr	r3, [r7, #8]
 80064d8:	785b      	ldrb	r3, [r3, #1]
 80064da:	f023 0310 	bic.w	r3, r3, #16
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	330a      	adds	r3, #10
 80064e2:	b2da      	uxtb	r2, r3
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d11c      	bne.n	8006528 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	78db      	ldrb	r3, [r3, #3]
 80064f2:	4618      	mov	r0, r3
 80064f4:	f000 f929 	bl	800674a <RTC_ByteToBcd2>
 80064f8:	4603      	mov	r3, r0
 80064fa:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80064fc:	68bb      	ldr	r3, [r7, #8]
 80064fe:	785b      	ldrb	r3, [r3, #1]
 8006500:	4618      	mov	r0, r3
 8006502:	f000 f922 	bl	800674a <RTC_ByteToBcd2>
 8006506:	4603      	mov	r3, r0
 8006508:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800650a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	789b      	ldrb	r3, [r3, #2]
 8006510:	4618      	mov	r0, r3
 8006512:	f000 f91a 	bl	800674a <RTC_ByteToBcd2>
 8006516:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006518:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006522:	4313      	orrs	r3, r2
 8006524:	617b      	str	r3, [r7, #20]
 8006526:	e00e      	b.n	8006546 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	78db      	ldrb	r3, [r3, #3]
 800652c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800652e:	68bb      	ldr	r3, [r7, #8]
 8006530:	785b      	ldrb	r3, [r3, #1]
 8006532:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006534:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006536:	68ba      	ldr	r2, [r7, #8]
 8006538:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800653a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	781b      	ldrb	r3, [r3, #0]
 8006540:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006542:	4313      	orrs	r3, r2
 8006544:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	22ca      	movs	r2, #202	; 0xca
 800654c:	625a      	str	r2, [r3, #36]	; 0x24
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2253      	movs	r2, #83	; 0x53
 8006554:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006556:	68f8      	ldr	r0, [r7, #12]
 8006558:	f000 f89b 	bl	8006692 <RTC_EnterInitMode>
 800655c:	4603      	mov	r3, r0
 800655e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006560:	7cfb      	ldrb	r3, [r7, #19]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d10c      	bne.n	8006580 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681a      	ldr	r2, [r3, #0]
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006570:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006574:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f000 f8c2 	bl	8006700 <RTC_ExitInitMode>
 800657c:	4603      	mov	r3, r0
 800657e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006580:	7cfb      	ldrb	r3, [r7, #19]
 8006582:	2b00      	cmp	r3, #0
 8006584:	d102      	bne.n	800658c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2201      	movs	r2, #1
 800658a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	22ff      	movs	r2, #255	; 0xff
 8006592:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	2200      	movs	r2, #0
 8006598:	771a      	strb	r2, [r3, #28]

  return status;
 800659a:	7cfb      	ldrb	r3, [r7, #19]
}
 800659c:	4618      	mov	r0, r3
 800659e:	371c      	adds	r7, #28
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd90      	pop	{r4, r7, pc}

080065a4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b086      	sub	sp, #24
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	60f8      	str	r0, [r7, #12]
 80065ac:	60b9      	str	r1, [r7, #8]
 80065ae:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80065b0:	2300      	movs	r3, #0
 80065b2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	685b      	ldr	r3, [r3, #4]
 80065ba:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80065be:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80065c2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80065c4:	697b      	ldr	r3, [r7, #20]
 80065c6:	0c1b      	lsrs	r3, r3, #16
 80065c8:	b2da      	uxtb	r2, r3
 80065ca:	68bb      	ldr	r3, [r7, #8]
 80065cc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80065ce:	697b      	ldr	r3, [r7, #20]
 80065d0:	0a1b      	lsrs	r3, r3, #8
 80065d2:	b2db      	uxtb	r3, r3
 80065d4:	f003 031f 	and.w	r3, r3, #31
 80065d8:	b2da      	uxtb	r2, r3
 80065da:	68bb      	ldr	r3, [r7, #8]
 80065dc:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80065de:	697b      	ldr	r3, [r7, #20]
 80065e0:	b2db      	uxtb	r3, r3
 80065e2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80065e6:	b2da      	uxtb	r2, r3
 80065e8:	68bb      	ldr	r3, [r7, #8]
 80065ea:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	0b5b      	lsrs	r3, r3, #13
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	f003 0307 	and.w	r3, r3, #7
 80065f6:	b2da      	uxtb	r2, r3
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d11a      	bne.n	8006638 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	78db      	ldrb	r3, [r3, #3]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 f8bc 	bl	8006784 <RTC_Bcd2ToByte>
 800660c:	4603      	mov	r3, r0
 800660e:	461a      	mov	r2, r3
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	785b      	ldrb	r3, [r3, #1]
 8006618:	4618      	mov	r0, r3
 800661a:	f000 f8b3 	bl	8006784 <RTC_Bcd2ToByte>
 800661e:	4603      	mov	r3, r0
 8006620:	461a      	mov	r2, r3
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	789b      	ldrb	r3, [r3, #2]
 800662a:	4618      	mov	r0, r3
 800662c:	f000 f8aa 	bl	8006784 <RTC_Bcd2ToByte>
 8006630:	4603      	mov	r3, r0
 8006632:	461a      	mov	r2, r3
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006638:	2300      	movs	r3, #0
}
 800663a:	4618      	mov	r0, r3
 800663c:	3718      	adds	r7, #24
 800663e:	46bd      	mov	sp, r7
 8006640:	bd80      	pop	{r7, pc}

08006642 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006642:	b580      	push	{r7, lr}
 8006644:	b084      	sub	sp, #16
 8006646:	af00      	add	r7, sp, #0
 8006648:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800664a:	2300      	movs	r3, #0
 800664c:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	68da      	ldr	r2, [r3, #12]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800665c:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800665e:	f7fd fa99 	bl	8003b94 <HAL_GetTick>
 8006662:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006664:	e009      	b.n	800667a <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006666:	f7fd fa95 	bl	8003b94 <HAL_GetTick>
 800666a:	4602      	mov	r2, r0
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006674:	d901      	bls.n	800667a <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e007      	b.n	800668a <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	68db      	ldr	r3, [r3, #12]
 8006680:	f003 0320 	and.w	r3, r3, #32
 8006684:	2b00      	cmp	r3, #0
 8006686:	d0ee      	beq.n	8006666 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006688:	2300      	movs	r3, #0
}
 800668a:	4618      	mov	r0, r3
 800668c:	3710      	adds	r7, #16
 800668e:	46bd      	mov	sp, r7
 8006690:	bd80      	pop	{r7, pc}

08006692 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800669a:	2300      	movs	r3, #0
 800669c:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800669e:	2300      	movs	r3, #0
 80066a0:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	68db      	ldr	r3, [r3, #12]
 80066a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d122      	bne.n	80066f6 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68da      	ldr	r2, [r3, #12]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80066be:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80066c0:	f7fd fa68 	bl	8003b94 <HAL_GetTick>
 80066c4:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80066c6:	e00c      	b.n	80066e2 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80066c8:	f7fd fa64 	bl	8003b94 <HAL_GetTick>
 80066cc:	4602      	mov	r2, r0
 80066ce:	68bb      	ldr	r3, [r7, #8]
 80066d0:	1ad3      	subs	r3, r2, r3
 80066d2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80066d6:	d904      	bls.n	80066e2 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2204      	movs	r2, #4
 80066dc:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80066de:	2301      	movs	r3, #1
 80066e0:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	68db      	ldr	r3, [r3, #12]
 80066e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d102      	bne.n	80066f6 <RTC_EnterInitMode+0x64>
 80066f0:	7bfb      	ldrb	r3, [r7, #15]
 80066f2:	2b01      	cmp	r3, #1
 80066f4:	d1e8      	bne.n	80066c8 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80066f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3710      	adds	r7, #16
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}

08006700 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006708:	2300      	movs	r3, #0
 800670a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68da      	ldr	r2, [r3, #12]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800671a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f003 0320 	and.w	r3, r3, #32
 8006726:	2b00      	cmp	r3, #0
 8006728:	d10a      	bne.n	8006740 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f7ff ff89 	bl	8006642 <HAL_RTC_WaitForSynchro>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d004      	beq.n	8006740 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2204      	movs	r2, #4
 800673a:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800673c:	2301      	movs	r3, #1
 800673e:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006740:	7bfb      	ldrb	r3, [r7, #15]
}
 8006742:	4618      	mov	r0, r3
 8006744:	3710      	adds	r7, #16
 8006746:	46bd      	mov	sp, r7
 8006748:	bd80      	pop	{r7, pc}

0800674a <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800674a:	b480      	push	{r7}
 800674c:	b085      	sub	sp, #20
 800674e:	af00      	add	r7, sp, #0
 8006750:	4603      	mov	r3, r0
 8006752:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8006754:	2300      	movs	r3, #0
 8006756:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006758:	e005      	b.n	8006766 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800675a:	7bfb      	ldrb	r3, [r7, #15]
 800675c:	3301      	adds	r3, #1
 800675e:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006760:	79fb      	ldrb	r3, [r7, #7]
 8006762:	3b0a      	subs	r3, #10
 8006764:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006766:	79fb      	ldrb	r3, [r7, #7]
 8006768:	2b09      	cmp	r3, #9
 800676a:	d8f6      	bhi.n	800675a <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800676c:	7bfb      	ldrb	r3, [r7, #15]
 800676e:	011b      	lsls	r3, r3, #4
 8006770:	b2da      	uxtb	r2, r3
 8006772:	79fb      	ldrb	r3, [r7, #7]
 8006774:	4313      	orrs	r3, r2
 8006776:	b2db      	uxtb	r3, r3
}
 8006778:	4618      	mov	r0, r3
 800677a:	3714      	adds	r7, #20
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
 800678a:	4603      	mov	r3, r0
 800678c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 800678e:	2300      	movs	r3, #0
 8006790:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006792:	79fb      	ldrb	r3, [r7, #7]
 8006794:	091b      	lsrs	r3, r3, #4
 8006796:	b2db      	uxtb	r3, r3
 8006798:	461a      	mov	r2, r3
 800679a:	0092      	lsls	r2, r2, #2
 800679c:	4413      	add	r3, r2
 800679e:	005b      	lsls	r3, r3, #1
 80067a0:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 80067a2:	79fb      	ldrb	r3, [r7, #7]
 80067a4:	f003 030f 	and.w	r3, r3, #15
 80067a8:	b2da      	uxtb	r2, r3
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
 80067ac:	4413      	add	r3, r2
 80067ae:	b2db      	uxtb	r3, r3
}
 80067b0:	4618      	mov	r0, r3
 80067b2:	3714      	adds	r7, #20
 80067b4:	46bd      	mov	sp, r7
 80067b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ba:	4770      	bx	lr

080067bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b082      	sub	sp, #8
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d101      	bne.n	80067ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e041      	b.n	8006852 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d106      	bne.n	80067e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f7fc f940 	bl	8002a68 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2202      	movs	r2, #2
 80067ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681a      	ldr	r2, [r3, #0]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	3304      	adds	r3, #4
 80067f8:	4619      	mov	r1, r3
 80067fa:	4610      	mov	r0, r2
 80067fc:	f000 ffde 	bl	80077bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006850:	2300      	movs	r3, #0
}
 8006852:	4618      	mov	r0, r3
 8006854:	3708      	adds	r7, #8
 8006856:	46bd      	mov	sp, r7
 8006858:	bd80      	pop	{r7, pc}
	...

0800685c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800685c:	b480      	push	{r7}
 800685e:	b085      	sub	sp, #20
 8006860:	af00      	add	r7, sp, #0
 8006862:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800686a:	b2db      	uxtb	r3, r3
 800686c:	2b01      	cmp	r3, #1
 800686e:	d001      	beq.n	8006874 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	e04e      	b.n	8006912 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2202      	movs	r2, #2
 8006878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	68da      	ldr	r2, [r3, #12]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f042 0201 	orr.w	r2, r2, #1
 800688a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	4a23      	ldr	r2, [pc, #140]	; (8006920 <HAL_TIM_Base_Start_IT+0xc4>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d022      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x80>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800689e:	d01d      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x80>
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a1f      	ldr	r2, [pc, #124]	; (8006924 <HAL_TIM_Base_Start_IT+0xc8>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d018      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x80>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	4a1e      	ldr	r2, [pc, #120]	; (8006928 <HAL_TIM_Base_Start_IT+0xcc>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d013      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x80>
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	4a1c      	ldr	r2, [pc, #112]	; (800692c <HAL_TIM_Base_Start_IT+0xd0>)
 80068ba:	4293      	cmp	r3, r2
 80068bc:	d00e      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x80>
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a1b      	ldr	r2, [pc, #108]	; (8006930 <HAL_TIM_Base_Start_IT+0xd4>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d009      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x80>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	4a19      	ldr	r2, [pc, #100]	; (8006934 <HAL_TIM_Base_Start_IT+0xd8>)
 80068ce:	4293      	cmp	r3, r2
 80068d0:	d004      	beq.n	80068dc <HAL_TIM_Base_Start_IT+0x80>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	4a18      	ldr	r2, [pc, #96]	; (8006938 <HAL_TIM_Base_Start_IT+0xdc>)
 80068d8:	4293      	cmp	r3, r2
 80068da:	d111      	bne.n	8006900 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	f003 0307 	and.w	r3, r3, #7
 80068e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	2b06      	cmp	r3, #6
 80068ec:	d010      	beq.n	8006910 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	681a      	ldr	r2, [r3, #0]
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f042 0201 	orr.w	r2, r2, #1
 80068fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068fe:	e007      	b.n	8006910 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f042 0201 	orr.w	r2, r2, #1
 800690e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006910:	2300      	movs	r3, #0
}
 8006912:	4618      	mov	r0, r3
 8006914:	3714      	adds	r7, #20
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	40010000 	.word	0x40010000
 8006924:	40000400 	.word	0x40000400
 8006928:	40000800 	.word	0x40000800
 800692c:	40000c00 	.word	0x40000c00
 8006930:	40010400 	.word	0x40010400
 8006934:	40014000 	.word	0x40014000
 8006938:	40001800 	.word	0x40001800

0800693c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b082      	sub	sp, #8
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2b00      	cmp	r3, #0
 8006948:	d101      	bne.n	800694e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800694a:	2301      	movs	r3, #1
 800694c:	e041      	b.n	80069d2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006954:	b2db      	uxtb	r3, r3
 8006956:	2b00      	cmp	r3, #0
 8006958:	d106      	bne.n	8006968 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	2200      	movs	r2, #0
 800695e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006962:	6878      	ldr	r0, [r7, #4]
 8006964:	f7fc f85a 	bl	8002a1c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2202      	movs	r2, #2
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681a      	ldr	r2, [r3, #0]
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	3304      	adds	r3, #4
 8006978:	4619      	mov	r1, r3
 800697a:	4610      	mov	r0, r2
 800697c:	f000 ff1e 	bl	80077bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2201      	movs	r2, #1
 8006984:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	2201      	movs	r2, #1
 800698c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2201      	movs	r2, #1
 8006994:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2201      	movs	r2, #1
 800699c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3708      	adds	r7, #8
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
	...

080069dc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
 80069e4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80069e6:	683b      	ldr	r3, [r7, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d109      	bne.n	8006a00 <HAL_TIM_PWM_Start+0x24>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	2b01      	cmp	r3, #1
 80069f6:	bf14      	ite	ne
 80069f8:	2301      	movne	r3, #1
 80069fa:	2300      	moveq	r3, #0
 80069fc:	b2db      	uxtb	r3, r3
 80069fe:	e022      	b.n	8006a46 <HAL_TIM_PWM_Start+0x6a>
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	2b04      	cmp	r3, #4
 8006a04:	d109      	bne.n	8006a1a <HAL_TIM_PWM_Start+0x3e>
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	2b01      	cmp	r3, #1
 8006a10:	bf14      	ite	ne
 8006a12:	2301      	movne	r3, #1
 8006a14:	2300      	moveq	r3, #0
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	e015      	b.n	8006a46 <HAL_TIM_PWM_Start+0x6a>
 8006a1a:	683b      	ldr	r3, [r7, #0]
 8006a1c:	2b08      	cmp	r3, #8
 8006a1e:	d109      	bne.n	8006a34 <HAL_TIM_PWM_Start+0x58>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	bf14      	ite	ne
 8006a2c:	2301      	movne	r3, #1
 8006a2e:	2300      	moveq	r3, #0
 8006a30:	b2db      	uxtb	r3, r3
 8006a32:	e008      	b.n	8006a46 <HAL_TIM_PWM_Start+0x6a>
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a3a:	b2db      	uxtb	r3, r3
 8006a3c:	2b01      	cmp	r3, #1
 8006a3e:	bf14      	ite	ne
 8006a40:	2301      	movne	r3, #1
 8006a42:	2300      	moveq	r3, #0
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d001      	beq.n	8006a4e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e07c      	b.n	8006b48 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a4e:	683b      	ldr	r3, [r7, #0]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d104      	bne.n	8006a5e <HAL_TIM_PWM_Start+0x82>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2202      	movs	r2, #2
 8006a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a5c:	e013      	b.n	8006a86 <HAL_TIM_PWM_Start+0xaa>
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	2b04      	cmp	r3, #4
 8006a62:	d104      	bne.n	8006a6e <HAL_TIM_PWM_Start+0x92>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2202      	movs	r2, #2
 8006a68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a6c:	e00b      	b.n	8006a86 <HAL_TIM_PWM_Start+0xaa>
 8006a6e:	683b      	ldr	r3, [r7, #0]
 8006a70:	2b08      	cmp	r3, #8
 8006a72:	d104      	bne.n	8006a7e <HAL_TIM_PWM_Start+0xa2>
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2202      	movs	r2, #2
 8006a78:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a7c:	e003      	b.n	8006a86 <HAL_TIM_PWM_Start+0xaa>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2202      	movs	r2, #2
 8006a82:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	2201      	movs	r2, #1
 8006a8c:	6839      	ldr	r1, [r7, #0]
 8006a8e:	4618      	mov	r0, r3
 8006a90:	f001 faa8 	bl	8007fe4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a2d      	ldr	r2, [pc, #180]	; (8006b50 <HAL_TIM_PWM_Start+0x174>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d004      	beq.n	8006aa8 <HAL_TIM_PWM_Start+0xcc>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a2c      	ldr	r2, [pc, #176]	; (8006b54 <HAL_TIM_PWM_Start+0x178>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d101      	bne.n	8006aac <HAL_TIM_PWM_Start+0xd0>
 8006aa8:	2301      	movs	r3, #1
 8006aaa:	e000      	b.n	8006aae <HAL_TIM_PWM_Start+0xd2>
 8006aac:	2300      	movs	r3, #0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d007      	beq.n	8006ac2 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ac0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	4a22      	ldr	r2, [pc, #136]	; (8006b50 <HAL_TIM_PWM_Start+0x174>)
 8006ac8:	4293      	cmp	r3, r2
 8006aca:	d022      	beq.n	8006b12 <HAL_TIM_PWM_Start+0x136>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ad4:	d01d      	beq.n	8006b12 <HAL_TIM_PWM_Start+0x136>
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	4a1f      	ldr	r2, [pc, #124]	; (8006b58 <HAL_TIM_PWM_Start+0x17c>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d018      	beq.n	8006b12 <HAL_TIM_PWM_Start+0x136>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	4a1d      	ldr	r2, [pc, #116]	; (8006b5c <HAL_TIM_PWM_Start+0x180>)
 8006ae6:	4293      	cmp	r3, r2
 8006ae8:	d013      	beq.n	8006b12 <HAL_TIM_PWM_Start+0x136>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	4a1c      	ldr	r2, [pc, #112]	; (8006b60 <HAL_TIM_PWM_Start+0x184>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d00e      	beq.n	8006b12 <HAL_TIM_PWM_Start+0x136>
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	4a16      	ldr	r2, [pc, #88]	; (8006b54 <HAL_TIM_PWM_Start+0x178>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d009      	beq.n	8006b12 <HAL_TIM_PWM_Start+0x136>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a18      	ldr	r2, [pc, #96]	; (8006b64 <HAL_TIM_PWM_Start+0x188>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d004      	beq.n	8006b12 <HAL_TIM_PWM_Start+0x136>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a16      	ldr	r2, [pc, #88]	; (8006b68 <HAL_TIM_PWM_Start+0x18c>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d111      	bne.n	8006b36 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	f003 0307 	and.w	r3, r3, #7
 8006b1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	2b06      	cmp	r3, #6
 8006b22:	d010      	beq.n	8006b46 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f042 0201 	orr.w	r2, r2, #1
 8006b32:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b34:	e007      	b.n	8006b46 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f042 0201 	orr.w	r2, r2, #1
 8006b44:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b46:	2300      	movs	r3, #0
}
 8006b48:	4618      	mov	r0, r3
 8006b4a:	3710      	adds	r7, #16
 8006b4c:	46bd      	mov	sp, r7
 8006b4e:	bd80      	pop	{r7, pc}
 8006b50:	40010000 	.word	0x40010000
 8006b54:	40010400 	.word	0x40010400
 8006b58:	40000400 	.word	0x40000400
 8006b5c:	40000800 	.word	0x40000800
 8006b60:	40000c00 	.word	0x40000c00
 8006b64:	40014000 	.word	0x40014000
 8006b68:	40001800 	.word	0x40001800

08006b6c <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006b76:	2300      	movs	r3, #0
 8006b78:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b7a:	683b      	ldr	r3, [r7, #0]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d109      	bne.n	8006b94 <HAL_TIM_PWM_Start_IT+0x28>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006b86:	b2db      	uxtb	r3, r3
 8006b88:	2b01      	cmp	r3, #1
 8006b8a:	bf14      	ite	ne
 8006b8c:	2301      	movne	r3, #1
 8006b8e:	2300      	moveq	r3, #0
 8006b90:	b2db      	uxtb	r3, r3
 8006b92:	e022      	b.n	8006bda <HAL_TIM_PWM_Start_IT+0x6e>
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	2b04      	cmp	r3, #4
 8006b98:	d109      	bne.n	8006bae <HAL_TIM_PWM_Start_IT+0x42>
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	2b01      	cmp	r3, #1
 8006ba4:	bf14      	ite	ne
 8006ba6:	2301      	movne	r3, #1
 8006ba8:	2300      	moveq	r3, #0
 8006baa:	b2db      	uxtb	r3, r3
 8006bac:	e015      	b.n	8006bda <HAL_TIM_PWM_Start_IT+0x6e>
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2b08      	cmp	r3, #8
 8006bb2:	d109      	bne.n	8006bc8 <HAL_TIM_PWM_Start_IT+0x5c>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006bba:	b2db      	uxtb	r3, r3
 8006bbc:	2b01      	cmp	r3, #1
 8006bbe:	bf14      	ite	ne
 8006bc0:	2301      	movne	r3, #1
 8006bc2:	2300      	moveq	r3, #0
 8006bc4:	b2db      	uxtb	r3, r3
 8006bc6:	e008      	b.n	8006bda <HAL_TIM_PWM_Start_IT+0x6e>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006bce:	b2db      	uxtb	r3, r3
 8006bd0:	2b01      	cmp	r3, #1
 8006bd2:	bf14      	ite	ne
 8006bd4:	2301      	movne	r3, #1
 8006bd6:	2300      	moveq	r3, #0
 8006bd8:	b2db      	uxtb	r3, r3
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d001      	beq.n	8006be2 <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e0c7      	b.n	8006d72 <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d104      	bne.n	8006bf2 <HAL_TIM_PWM_Start_IT+0x86>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2202      	movs	r2, #2
 8006bec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006bf0:	e013      	b.n	8006c1a <HAL_TIM_PWM_Start_IT+0xae>
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	2b04      	cmp	r3, #4
 8006bf6:	d104      	bne.n	8006c02 <HAL_TIM_PWM_Start_IT+0x96>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006c00:	e00b      	b.n	8006c1a <HAL_TIM_PWM_Start_IT+0xae>
 8006c02:	683b      	ldr	r3, [r7, #0]
 8006c04:	2b08      	cmp	r3, #8
 8006c06:	d104      	bne.n	8006c12 <HAL_TIM_PWM_Start_IT+0xa6>
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	2202      	movs	r2, #2
 8006c0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006c10:	e003      	b.n	8006c1a <HAL_TIM_PWM_Start_IT+0xae>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2202      	movs	r2, #2
 8006c16:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	2b0c      	cmp	r3, #12
 8006c1e:	d841      	bhi.n	8006ca4 <HAL_TIM_PWM_Start_IT+0x138>
 8006c20:	a201      	add	r2, pc, #4	; (adr r2, 8006c28 <HAL_TIM_PWM_Start_IT+0xbc>)
 8006c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c26:	bf00      	nop
 8006c28:	08006c5d 	.word	0x08006c5d
 8006c2c:	08006ca5 	.word	0x08006ca5
 8006c30:	08006ca5 	.word	0x08006ca5
 8006c34:	08006ca5 	.word	0x08006ca5
 8006c38:	08006c6f 	.word	0x08006c6f
 8006c3c:	08006ca5 	.word	0x08006ca5
 8006c40:	08006ca5 	.word	0x08006ca5
 8006c44:	08006ca5 	.word	0x08006ca5
 8006c48:	08006c81 	.word	0x08006c81
 8006c4c:	08006ca5 	.word	0x08006ca5
 8006c50:	08006ca5 	.word	0x08006ca5
 8006c54:	08006ca5 	.word	0x08006ca5
 8006c58:	08006c93 	.word	0x08006c93
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	68da      	ldr	r2, [r3, #12]
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	f042 0202 	orr.w	r2, r2, #2
 8006c6a:	60da      	str	r2, [r3, #12]
      break;
 8006c6c:	e01d      	b.n	8006caa <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68da      	ldr	r2, [r3, #12]
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f042 0204 	orr.w	r2, r2, #4
 8006c7c:	60da      	str	r2, [r3, #12]
      break;
 8006c7e:	e014      	b.n	8006caa <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	68da      	ldr	r2, [r3, #12]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	f042 0208 	orr.w	r2, r2, #8
 8006c8e:	60da      	str	r2, [r3, #12]
      break;
 8006c90:	e00b      	b.n	8006caa <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	68da      	ldr	r2, [r3, #12]
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f042 0210 	orr.w	r2, r2, #16
 8006ca0:	60da      	str	r2, [r3, #12]
      break;
 8006ca2:	e002      	b.n	8006caa <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8006ca8:	bf00      	nop
  }

  if (status == HAL_OK)
 8006caa:	7bfb      	ldrb	r3, [r7, #15]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d15f      	bne.n	8006d70 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2201      	movs	r2, #1
 8006cb6:	6839      	ldr	r1, [r7, #0]
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f001 f993 	bl	8007fe4 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	4a2e      	ldr	r2, [pc, #184]	; (8006d7c <HAL_TIM_PWM_Start_IT+0x210>)
 8006cc4:	4293      	cmp	r3, r2
 8006cc6:	d004      	beq.n	8006cd2 <HAL_TIM_PWM_Start_IT+0x166>
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4a2c      	ldr	r2, [pc, #176]	; (8006d80 <HAL_TIM_PWM_Start_IT+0x214>)
 8006cce:	4293      	cmp	r3, r2
 8006cd0:	d101      	bne.n	8006cd6 <HAL_TIM_PWM_Start_IT+0x16a>
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	e000      	b.n	8006cd8 <HAL_TIM_PWM_Start_IT+0x16c>
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d007      	beq.n	8006cec <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006cea:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4a22      	ldr	r2, [pc, #136]	; (8006d7c <HAL_TIM_PWM_Start_IT+0x210>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d022      	beq.n	8006d3c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cfe:	d01d      	beq.n	8006d3c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a1f      	ldr	r2, [pc, #124]	; (8006d84 <HAL_TIM_PWM_Start_IT+0x218>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d018      	beq.n	8006d3c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	4a1e      	ldr	r2, [pc, #120]	; (8006d88 <HAL_TIM_PWM_Start_IT+0x21c>)
 8006d10:	4293      	cmp	r3, r2
 8006d12:	d013      	beq.n	8006d3c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4a1c      	ldr	r2, [pc, #112]	; (8006d8c <HAL_TIM_PWM_Start_IT+0x220>)
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d00e      	beq.n	8006d3c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	4a17      	ldr	r2, [pc, #92]	; (8006d80 <HAL_TIM_PWM_Start_IT+0x214>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d009      	beq.n	8006d3c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4a18      	ldr	r2, [pc, #96]	; (8006d90 <HAL_TIM_PWM_Start_IT+0x224>)
 8006d2e:	4293      	cmp	r3, r2
 8006d30:	d004      	beq.n	8006d3c <HAL_TIM_PWM_Start_IT+0x1d0>
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	4a17      	ldr	r2, [pc, #92]	; (8006d94 <HAL_TIM_PWM_Start_IT+0x228>)
 8006d38:	4293      	cmp	r3, r2
 8006d3a:	d111      	bne.n	8006d60 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f003 0307 	and.w	r3, r3, #7
 8006d46:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	2b06      	cmp	r3, #6
 8006d4c:	d010      	beq.n	8006d70 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	681a      	ldr	r2, [r3, #0]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f042 0201 	orr.w	r2, r2, #1
 8006d5c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d5e:	e007      	b.n	8006d70 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	681a      	ldr	r2, [r3, #0]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f042 0201 	orr.w	r2, r2, #1
 8006d6e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006d70:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d72:	4618      	mov	r0, r3
 8006d74:	3710      	adds	r7, #16
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	40010000 	.word	0x40010000
 8006d80:	40010400 	.word	0x40010400
 8006d84:	40000400 	.word	0x40000400
 8006d88:	40000800 	.word	0x40000800
 8006d8c:	40000c00 	.word	0x40000c00
 8006d90:	40014000 	.word	0x40014000
 8006d94:	40001800 	.word	0x40001800

08006d98 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b082      	sub	sp, #8
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d101      	bne.n	8006daa <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006da6:	2301      	movs	r3, #1
 8006da8:	e041      	b.n	8006e2e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006db0:	b2db      	uxtb	r3, r3
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d106      	bne.n	8006dc4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	2200      	movs	r2, #0
 8006dba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 f839 	bl	8006e36 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2202      	movs	r2, #2
 8006dc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681a      	ldr	r2, [r3, #0]
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	3304      	adds	r3, #4
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	4610      	mov	r0, r2
 8006dd8:	f000 fcf0 	bl	80077bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e2c:	2300      	movs	r3, #0
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3708      	adds	r7, #8
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006e36:	b480      	push	{r7}
 8006e38:	b083      	sub	sp, #12
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006e3e:	bf00      	nop
 8006e40:	370c      	adds	r7, #12
 8006e42:	46bd      	mov	sp, r7
 8006e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e48:	4770      	bx	lr
	...

08006e4c <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	b084      	sub	sp, #16
 8006e50:	af00      	add	r7, sp, #0
 8006e52:	6078      	str	r0, [r7, #4]
 8006e54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006e56:	2300      	movs	r3, #0
 8006e58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d104      	bne.n	8006e6a <HAL_TIM_IC_Start_IT+0x1e>
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e66:	b2db      	uxtb	r3, r3
 8006e68:	e013      	b.n	8006e92 <HAL_TIM_IC_Start_IT+0x46>
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	2b04      	cmp	r3, #4
 8006e6e:	d104      	bne.n	8006e7a <HAL_TIM_IC_Start_IT+0x2e>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e76:	b2db      	uxtb	r3, r3
 8006e78:	e00b      	b.n	8006e92 <HAL_TIM_IC_Start_IT+0x46>
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	2b08      	cmp	r3, #8
 8006e7e:	d104      	bne.n	8006e8a <HAL_TIM_IC_Start_IT+0x3e>
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e86:	b2db      	uxtb	r3, r3
 8006e88:	e003      	b.n	8006e92 <HAL_TIM_IC_Start_IT+0x46>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d104      	bne.n	8006ea4 <HAL_TIM_IC_Start_IT+0x58>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006ea0:	b2db      	uxtb	r3, r3
 8006ea2:	e013      	b.n	8006ecc <HAL_TIM_IC_Start_IT+0x80>
 8006ea4:	683b      	ldr	r3, [r7, #0]
 8006ea6:	2b04      	cmp	r3, #4
 8006ea8:	d104      	bne.n	8006eb4 <HAL_TIM_IC_Start_IT+0x68>
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	e00b      	b.n	8006ecc <HAL_TIM_IC_Start_IT+0x80>
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	2b08      	cmp	r3, #8
 8006eb8:	d104      	bne.n	8006ec4 <HAL_TIM_IC_Start_IT+0x78>
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006ec0:	b2db      	uxtb	r3, r3
 8006ec2:	e003      	b.n	8006ecc <HAL_TIM_IC_Start_IT+0x80>
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006eca:	b2db      	uxtb	r3, r3
 8006ecc:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006ece:	7bbb      	ldrb	r3, [r7, #14]
 8006ed0:	2b01      	cmp	r3, #1
 8006ed2:	d102      	bne.n	8006eda <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006ed4:	7b7b      	ldrb	r3, [r7, #13]
 8006ed6:	2b01      	cmp	r3, #1
 8006ed8:	d001      	beq.n	8006ede <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	e0cc      	b.n	8007078 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d104      	bne.n	8006eee <HAL_TIM_IC_Start_IT+0xa2>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2202      	movs	r2, #2
 8006ee8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006eec:	e013      	b.n	8006f16 <HAL_TIM_IC_Start_IT+0xca>
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	2b04      	cmp	r3, #4
 8006ef2:	d104      	bne.n	8006efe <HAL_TIM_IC_Start_IT+0xb2>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2202      	movs	r2, #2
 8006ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006efc:	e00b      	b.n	8006f16 <HAL_TIM_IC_Start_IT+0xca>
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	2b08      	cmp	r3, #8
 8006f02:	d104      	bne.n	8006f0e <HAL_TIM_IC_Start_IT+0xc2>
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2202      	movs	r2, #2
 8006f08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f0c:	e003      	b.n	8006f16 <HAL_TIM_IC_Start_IT+0xca>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2202      	movs	r2, #2
 8006f12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d104      	bne.n	8006f26 <HAL_TIM_IC_Start_IT+0xda>
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2202      	movs	r2, #2
 8006f20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f24:	e013      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x102>
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	d104      	bne.n	8006f36 <HAL_TIM_IC_Start_IT+0xea>
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2202      	movs	r2, #2
 8006f30:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f34:	e00b      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x102>
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	2b08      	cmp	r3, #8
 8006f3a:	d104      	bne.n	8006f46 <HAL_TIM_IC_Start_IT+0xfa>
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2202      	movs	r2, #2
 8006f40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f44:	e003      	b.n	8006f4e <HAL_TIM_IC_Start_IT+0x102>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2202      	movs	r2, #2
 8006f4a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006f4e:	683b      	ldr	r3, [r7, #0]
 8006f50:	2b0c      	cmp	r3, #12
 8006f52:	d841      	bhi.n	8006fd8 <HAL_TIM_IC_Start_IT+0x18c>
 8006f54:	a201      	add	r2, pc, #4	; (adr r2, 8006f5c <HAL_TIM_IC_Start_IT+0x110>)
 8006f56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f5a:	bf00      	nop
 8006f5c:	08006f91 	.word	0x08006f91
 8006f60:	08006fd9 	.word	0x08006fd9
 8006f64:	08006fd9 	.word	0x08006fd9
 8006f68:	08006fd9 	.word	0x08006fd9
 8006f6c:	08006fa3 	.word	0x08006fa3
 8006f70:	08006fd9 	.word	0x08006fd9
 8006f74:	08006fd9 	.word	0x08006fd9
 8006f78:	08006fd9 	.word	0x08006fd9
 8006f7c:	08006fb5 	.word	0x08006fb5
 8006f80:	08006fd9 	.word	0x08006fd9
 8006f84:	08006fd9 	.word	0x08006fd9
 8006f88:	08006fd9 	.word	0x08006fd9
 8006f8c:	08006fc7 	.word	0x08006fc7
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	68da      	ldr	r2, [r3, #12]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f042 0202 	orr.w	r2, r2, #2
 8006f9e:	60da      	str	r2, [r3, #12]
      break;
 8006fa0:	e01d      	b.n	8006fde <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	68da      	ldr	r2, [r3, #12]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f042 0204 	orr.w	r2, r2, #4
 8006fb0:	60da      	str	r2, [r3, #12]
      break;
 8006fb2:	e014      	b.n	8006fde <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	68da      	ldr	r2, [r3, #12]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	f042 0208 	orr.w	r2, r2, #8
 8006fc2:	60da      	str	r2, [r3, #12]
      break;
 8006fc4:	e00b      	b.n	8006fde <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	68da      	ldr	r2, [r3, #12]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	f042 0210 	orr.w	r2, r2, #16
 8006fd4:	60da      	str	r2, [r3, #12]
      break;
 8006fd6:	e002      	b.n	8006fde <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8006fd8:	2301      	movs	r3, #1
 8006fda:	73fb      	strb	r3, [r7, #15]
      break;
 8006fdc:	bf00      	nop
  }

  if (status == HAL_OK)
 8006fde:	7bfb      	ldrb	r3, [r7, #15]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d148      	bne.n	8007076 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	6839      	ldr	r1, [r7, #0]
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 fff9 	bl	8007fe4 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	4a22      	ldr	r2, [pc, #136]	; (8007080 <HAL_TIM_IC_Start_IT+0x234>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d022      	beq.n	8007042 <HAL_TIM_IC_Start_IT+0x1f6>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007004:	d01d      	beq.n	8007042 <HAL_TIM_IC_Start_IT+0x1f6>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a1e      	ldr	r2, [pc, #120]	; (8007084 <HAL_TIM_IC_Start_IT+0x238>)
 800700c:	4293      	cmp	r3, r2
 800700e:	d018      	beq.n	8007042 <HAL_TIM_IC_Start_IT+0x1f6>
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	4a1c      	ldr	r2, [pc, #112]	; (8007088 <HAL_TIM_IC_Start_IT+0x23c>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d013      	beq.n	8007042 <HAL_TIM_IC_Start_IT+0x1f6>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	4a1b      	ldr	r2, [pc, #108]	; (800708c <HAL_TIM_IC_Start_IT+0x240>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d00e      	beq.n	8007042 <HAL_TIM_IC_Start_IT+0x1f6>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	4a19      	ldr	r2, [pc, #100]	; (8007090 <HAL_TIM_IC_Start_IT+0x244>)
 800702a:	4293      	cmp	r3, r2
 800702c:	d009      	beq.n	8007042 <HAL_TIM_IC_Start_IT+0x1f6>
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	4a18      	ldr	r2, [pc, #96]	; (8007094 <HAL_TIM_IC_Start_IT+0x248>)
 8007034:	4293      	cmp	r3, r2
 8007036:	d004      	beq.n	8007042 <HAL_TIM_IC_Start_IT+0x1f6>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a16      	ldr	r2, [pc, #88]	; (8007098 <HAL_TIM_IC_Start_IT+0x24c>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d111      	bne.n	8007066 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	f003 0307 	and.w	r3, r3, #7
 800704c:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800704e:	68bb      	ldr	r3, [r7, #8]
 8007050:	2b06      	cmp	r3, #6
 8007052:	d010      	beq.n	8007076 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f042 0201 	orr.w	r2, r2, #1
 8007062:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007064:	e007      	b.n	8007076 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f042 0201 	orr.w	r2, r2, #1
 8007074:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007076:	7bfb      	ldrb	r3, [r7, #15]
}
 8007078:	4618      	mov	r0, r3
 800707a:	3710      	adds	r7, #16
 800707c:	46bd      	mov	sp, r7
 800707e:	bd80      	pop	{r7, pc}
 8007080:	40010000 	.word	0x40010000
 8007084:	40000400 	.word	0x40000400
 8007088:	40000800 	.word	0x40000800
 800708c:	40000c00 	.word	0x40000c00
 8007090:	40010400 	.word	0x40010400
 8007094:	40014000 	.word	0x40014000
 8007098:	40001800 	.word	0x40001800

0800709c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800709c:	b580      	push	{r7, lr}
 800709e:	b082      	sub	sp, #8
 80070a0:	af00      	add	r7, sp, #0
 80070a2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	f003 0302 	and.w	r3, r3, #2
 80070ae:	2b02      	cmp	r3, #2
 80070b0:	d122      	bne.n	80070f8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	f003 0302 	and.w	r3, r3, #2
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d11b      	bne.n	80070f8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f06f 0202 	mvn.w	r2, #2
 80070c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2201      	movs	r2, #1
 80070ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	f003 0303 	and.w	r3, r3, #3
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d003      	beq.n	80070e6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80070de:	6878      	ldr	r0, [r7, #4]
 80070e0:	f7fc fc18 	bl	8003914 <HAL_TIM_IC_CaptureCallback>
 80070e4:	e005      	b.n	80070f2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80070e6:	6878      	ldr	r0, [r7, #4]
 80070e8:	f000 fb4a 	bl	8007780 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80070ec:	6878      	ldr	r0, [r7, #4]
 80070ee:	f000 fb51 	bl	8007794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	2200      	movs	r2, #0
 80070f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	691b      	ldr	r3, [r3, #16]
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	2b04      	cmp	r3, #4
 8007104:	d122      	bne.n	800714c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	68db      	ldr	r3, [r3, #12]
 800710c:	f003 0304 	and.w	r3, r3, #4
 8007110:	2b04      	cmp	r3, #4
 8007112:	d11b      	bne.n	800714c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	f06f 0204 	mvn.w	r2, #4
 800711c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	2202      	movs	r2, #2
 8007122:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800712e:	2b00      	cmp	r3, #0
 8007130:	d003      	beq.n	800713a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007132:	6878      	ldr	r0, [r7, #4]
 8007134:	f7fc fbee 	bl	8003914 <HAL_TIM_IC_CaptureCallback>
 8007138:	e005      	b.n	8007146 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fb20 	bl	8007780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 fb27 	bl	8007794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	691b      	ldr	r3, [r3, #16]
 8007152:	f003 0308 	and.w	r3, r3, #8
 8007156:	2b08      	cmp	r3, #8
 8007158:	d122      	bne.n	80071a0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	68db      	ldr	r3, [r3, #12]
 8007160:	f003 0308 	and.w	r3, r3, #8
 8007164:	2b08      	cmp	r3, #8
 8007166:	d11b      	bne.n	80071a0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f06f 0208 	mvn.w	r2, #8
 8007170:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2204      	movs	r2, #4
 8007176:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	69db      	ldr	r3, [r3, #28]
 800717e:	f003 0303 	and.w	r3, r3, #3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d003      	beq.n	800718e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f7fc fbc4 	bl	8003914 <HAL_TIM_IC_CaptureCallback>
 800718c:	e005      	b.n	800719a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f000 faf6 	bl	8007780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007194:	6878      	ldr	r0, [r7, #4]
 8007196:	f000 fafd 	bl	8007794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	2200      	movs	r2, #0
 800719e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	691b      	ldr	r3, [r3, #16]
 80071a6:	f003 0310 	and.w	r3, r3, #16
 80071aa:	2b10      	cmp	r3, #16
 80071ac:	d122      	bne.n	80071f4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	68db      	ldr	r3, [r3, #12]
 80071b4:	f003 0310 	and.w	r3, r3, #16
 80071b8:	2b10      	cmp	r3, #16
 80071ba:	d11b      	bne.n	80071f4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	f06f 0210 	mvn.w	r2, #16
 80071c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2208      	movs	r2, #8
 80071ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	69db      	ldr	r3, [r3, #28]
 80071d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d003      	beq.n	80071e2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071da:	6878      	ldr	r0, [r7, #4]
 80071dc:	f7fc fb9a 	bl	8003914 <HAL_TIM_IC_CaptureCallback>
 80071e0:	e005      	b.n	80071ee <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 facc 	bl	8007780 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071e8:	6878      	ldr	r0, [r7, #4]
 80071ea:	f000 fad3 	bl	8007794 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	691b      	ldr	r3, [r3, #16]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d10e      	bne.n	8007220 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	68db      	ldr	r3, [r3, #12]
 8007208:	f003 0301 	and.w	r3, r3, #1
 800720c:	2b01      	cmp	r3, #1
 800720e:	d107      	bne.n	8007220 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f06f 0201 	mvn.w	r2, #1
 8007218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800721a:	6878      	ldr	r0, [r7, #4]
 800721c:	f7fa fcc4 	bl	8001ba8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	691b      	ldr	r3, [r3, #16]
 8007226:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800722a:	2b80      	cmp	r3, #128	; 0x80
 800722c:	d10e      	bne.n	800724c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007238:	2b80      	cmp	r3, #128	; 0x80
 800723a:	d107      	bne.n	800724c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007244:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 ff78 	bl	800813c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	691b      	ldr	r3, [r3, #16]
 8007252:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007256:	2b40      	cmp	r3, #64	; 0x40
 8007258:	d10e      	bne.n	8007278 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007264:	2b40      	cmp	r3, #64	; 0x40
 8007266:	d107      	bne.n	8007278 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007270:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f000 fa98 	bl	80077a8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	f003 0320 	and.w	r3, r3, #32
 8007282:	2b20      	cmp	r3, #32
 8007284:	d10e      	bne.n	80072a4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f003 0320 	and.w	r3, r3, #32
 8007290:	2b20      	cmp	r3, #32
 8007292:	d107      	bne.n	80072a4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f06f 0220 	mvn.w	r2, #32
 800729c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800729e:	6878      	ldr	r0, [r7, #4]
 80072a0:	f000 ff42 	bl	8008128 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072a4:	bf00      	nop
 80072a6:	3708      	adds	r7, #8
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b086      	sub	sp, #24
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	60b9      	str	r1, [r7, #8]
 80072b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072b8:	2300      	movs	r3, #0
 80072ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d101      	bne.n	80072ca <HAL_TIM_IC_ConfigChannel+0x1e>
 80072c6:	2302      	movs	r3, #2
 80072c8:	e088      	b.n	80073dc <HAL_TIM_IC_ConfigChannel+0x130>
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	2201      	movs	r2, #1
 80072ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d11b      	bne.n	8007310 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6818      	ldr	r0, [r3, #0]
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	6819      	ldr	r1, [r3, #0]
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	685a      	ldr	r2, [r3, #4]
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	f000 fcb8 	bl	8007c5c <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80072ec:	68fb      	ldr	r3, [r7, #12]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	699a      	ldr	r2, [r3, #24]
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f022 020c 	bic.w	r2, r2, #12
 80072fa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	6999      	ldr	r1, [r3, #24]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	689a      	ldr	r2, [r3, #8]
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	430a      	orrs	r2, r1
 800730c:	619a      	str	r2, [r3, #24]
 800730e:	e060      	b.n	80073d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2b04      	cmp	r3, #4
 8007314:	d11c      	bne.n	8007350 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	6818      	ldr	r0, [r3, #0]
 800731a:	68bb      	ldr	r3, [r7, #8]
 800731c:	6819      	ldr	r1, [r3, #0]
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	685a      	ldr	r2, [r3, #4]
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	f000 fd3c 	bl	8007da2 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	699a      	ldr	r2, [r3, #24]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007338:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	6999      	ldr	r1, [r3, #24]
 8007340:	68bb      	ldr	r3, [r7, #8]
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	021a      	lsls	r2, r3, #8
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	430a      	orrs	r2, r1
 800734c:	619a      	str	r2, [r3, #24]
 800734e:	e040      	b.n	80073d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	2b08      	cmp	r3, #8
 8007354:	d11b      	bne.n	800738e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	6818      	ldr	r0, [r3, #0]
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	6819      	ldr	r1, [r3, #0]
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	f000 fd89 	bl	8007e7c <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	69da      	ldr	r2, [r3, #28]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f022 020c 	bic.w	r2, r2, #12
 8007378:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	69d9      	ldr	r1, [r3, #28]
 8007380:	68bb      	ldr	r3, [r7, #8]
 8007382:	689a      	ldr	r2, [r3, #8]
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	430a      	orrs	r2, r1
 800738a:	61da      	str	r2, [r3, #28]
 800738c:	e021      	b.n	80073d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2b0c      	cmp	r3, #12
 8007392:	d11c      	bne.n	80073ce <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	6818      	ldr	r0, [r3, #0]
 8007398:	68bb      	ldr	r3, [r7, #8]
 800739a:	6819      	ldr	r1, [r3, #0]
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	f000 fda6 	bl	8007ef4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	681b      	ldr	r3, [r3, #0]
 80073ac:	69da      	ldr	r2, [r3, #28]
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80073b6:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	69d9      	ldr	r1, [r3, #28]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	021a      	lsls	r2, r3, #8
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	430a      	orrs	r2, r1
 80073ca:	61da      	str	r2, [r3, #28]
 80073cc:	e001      	b.n	80073d2 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80073da:	7dfb      	ldrb	r3, [r7, #23]
}
 80073dc:	4618      	mov	r0, r3
 80073de:	3718      	adds	r7, #24
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd80      	pop	{r7, pc}

080073e4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073e4:	b580      	push	{r7, lr}
 80073e6:	b086      	sub	sp, #24
 80073e8:	af00      	add	r7, sp, #0
 80073ea:	60f8      	str	r0, [r7, #12]
 80073ec:	60b9      	str	r1, [r7, #8]
 80073ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073f0:	2300      	movs	r3, #0
 80073f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073fa:	2b01      	cmp	r3, #1
 80073fc:	d101      	bne.n	8007402 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80073fe:	2302      	movs	r3, #2
 8007400:	e0ae      	b.n	8007560 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2201      	movs	r2, #1
 8007406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2b0c      	cmp	r3, #12
 800740e:	f200 809f 	bhi.w	8007550 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007412:	a201      	add	r2, pc, #4	; (adr r2, 8007418 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007418:	0800744d 	.word	0x0800744d
 800741c:	08007551 	.word	0x08007551
 8007420:	08007551 	.word	0x08007551
 8007424:	08007551 	.word	0x08007551
 8007428:	0800748d 	.word	0x0800748d
 800742c:	08007551 	.word	0x08007551
 8007430:	08007551 	.word	0x08007551
 8007434:	08007551 	.word	0x08007551
 8007438:	080074cf 	.word	0x080074cf
 800743c:	08007551 	.word	0x08007551
 8007440:	08007551 	.word	0x08007551
 8007444:	08007551 	.word	0x08007551
 8007448:	0800750f 	.word	0x0800750f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68b9      	ldr	r1, [r7, #8]
 8007452:	4618      	mov	r0, r3
 8007454:	f000 fa52 	bl	80078fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	699a      	ldr	r2, [r3, #24]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f042 0208 	orr.w	r2, r2, #8
 8007466:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	699a      	ldr	r2, [r3, #24]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0204 	bic.w	r2, r2, #4
 8007476:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	6999      	ldr	r1, [r3, #24]
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	691a      	ldr	r2, [r3, #16]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	430a      	orrs	r2, r1
 8007488:	619a      	str	r2, [r3, #24]
      break;
 800748a:	e064      	b.n	8007556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68b9      	ldr	r1, [r7, #8]
 8007492:	4618      	mov	r0, r3
 8007494:	f000 faa2 	bl	80079dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	699a      	ldr	r2, [r3, #24]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	699a      	ldr	r2, [r3, #24]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	6999      	ldr	r1, [r3, #24]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	021a      	lsls	r2, r3, #8
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	430a      	orrs	r2, r1
 80074ca:	619a      	str	r2, [r3, #24]
      break;
 80074cc:	e043      	b.n	8007556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68b9      	ldr	r1, [r7, #8]
 80074d4:	4618      	mov	r0, r3
 80074d6:	f000 faf7 	bl	8007ac8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	69da      	ldr	r2, [r3, #28]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f042 0208 	orr.w	r2, r2, #8
 80074e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	69da      	ldr	r2, [r3, #28]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f022 0204 	bic.w	r2, r2, #4
 80074f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	69d9      	ldr	r1, [r3, #28]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	691a      	ldr	r2, [r3, #16]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	430a      	orrs	r2, r1
 800750a:	61da      	str	r2, [r3, #28]
      break;
 800750c:	e023      	b.n	8007556 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68b9      	ldr	r1, [r7, #8]
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fb4b 	bl	8007bb0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	69da      	ldr	r2, [r3, #28]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007528:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	69da      	ldr	r2, [r3, #28]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007538:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	69d9      	ldr	r1, [r3, #28]
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	021a      	lsls	r2, r3, #8
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	61da      	str	r2, [r3, #28]
      break;
 800754e:	e002      	b.n	8007556 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007550:	2301      	movs	r3, #1
 8007552:	75fb      	strb	r3, [r7, #23]
      break;
 8007554:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800755e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007560:	4618      	mov	r0, r3
 8007562:	3718      	adds	r7, #24
 8007564:	46bd      	mov	sp, r7
 8007566:	bd80      	pop	{r7, pc}

08007568 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007568:	b580      	push	{r7, lr}
 800756a:	b084      	sub	sp, #16
 800756c:	af00      	add	r7, sp, #0
 800756e:	6078      	str	r0, [r7, #4]
 8007570:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007572:	2300      	movs	r3, #0
 8007574:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800757c:	2b01      	cmp	r3, #1
 800757e:	d101      	bne.n	8007584 <HAL_TIM_ConfigClockSource+0x1c>
 8007580:	2302      	movs	r3, #2
 8007582:	e0b4      	b.n	80076ee <HAL_TIM_ConfigClockSource+0x186>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2202      	movs	r2, #2
 8007590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800759c:	68bb      	ldr	r3, [r7, #8]
 800759e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80075a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68ba      	ldr	r2, [r7, #8]
 80075b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075bc:	d03e      	beq.n	800763c <HAL_TIM_ConfigClockSource+0xd4>
 80075be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075c2:	f200 8087 	bhi.w	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
 80075c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ca:	f000 8086 	beq.w	80076da <HAL_TIM_ConfigClockSource+0x172>
 80075ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075d2:	d87f      	bhi.n	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
 80075d4:	2b70      	cmp	r3, #112	; 0x70
 80075d6:	d01a      	beq.n	800760e <HAL_TIM_ConfigClockSource+0xa6>
 80075d8:	2b70      	cmp	r3, #112	; 0x70
 80075da:	d87b      	bhi.n	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
 80075dc:	2b60      	cmp	r3, #96	; 0x60
 80075de:	d050      	beq.n	8007682 <HAL_TIM_ConfigClockSource+0x11a>
 80075e0:	2b60      	cmp	r3, #96	; 0x60
 80075e2:	d877      	bhi.n	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
 80075e4:	2b50      	cmp	r3, #80	; 0x50
 80075e6:	d03c      	beq.n	8007662 <HAL_TIM_ConfigClockSource+0xfa>
 80075e8:	2b50      	cmp	r3, #80	; 0x50
 80075ea:	d873      	bhi.n	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
 80075ec:	2b40      	cmp	r3, #64	; 0x40
 80075ee:	d058      	beq.n	80076a2 <HAL_TIM_ConfigClockSource+0x13a>
 80075f0:	2b40      	cmp	r3, #64	; 0x40
 80075f2:	d86f      	bhi.n	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
 80075f4:	2b30      	cmp	r3, #48	; 0x30
 80075f6:	d064      	beq.n	80076c2 <HAL_TIM_ConfigClockSource+0x15a>
 80075f8:	2b30      	cmp	r3, #48	; 0x30
 80075fa:	d86b      	bhi.n	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
 80075fc:	2b20      	cmp	r3, #32
 80075fe:	d060      	beq.n	80076c2 <HAL_TIM_ConfigClockSource+0x15a>
 8007600:	2b20      	cmp	r3, #32
 8007602:	d867      	bhi.n	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
 8007604:	2b00      	cmp	r3, #0
 8007606:	d05c      	beq.n	80076c2 <HAL_TIM_ConfigClockSource+0x15a>
 8007608:	2b10      	cmp	r3, #16
 800760a:	d05a      	beq.n	80076c2 <HAL_TIM_ConfigClockSource+0x15a>
 800760c:	e062      	b.n	80076d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	6818      	ldr	r0, [r3, #0]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	6899      	ldr	r1, [r3, #8]
 8007616:	683b      	ldr	r3, [r7, #0]
 8007618:	685a      	ldr	r2, [r3, #4]
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	68db      	ldr	r3, [r3, #12]
 800761e:	f000 fcc1 	bl	8007fa4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	689b      	ldr	r3, [r3, #8]
 8007628:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800762a:	68bb      	ldr	r3, [r7, #8]
 800762c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007630:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	609a      	str	r2, [r3, #8]
      break;
 800763a:	e04f      	b.n	80076dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6818      	ldr	r0, [r3, #0]
 8007640:	683b      	ldr	r3, [r7, #0]
 8007642:	6899      	ldr	r1, [r3, #8]
 8007644:	683b      	ldr	r3, [r7, #0]
 8007646:	685a      	ldr	r2, [r3, #4]
 8007648:	683b      	ldr	r3, [r7, #0]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	f000 fcaa 	bl	8007fa4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	689a      	ldr	r2, [r3, #8]
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800765e:	609a      	str	r2, [r3, #8]
      break;
 8007660:	e03c      	b.n	80076dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6818      	ldr	r0, [r3, #0]
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	6859      	ldr	r1, [r3, #4]
 800766a:	683b      	ldr	r3, [r7, #0]
 800766c:	68db      	ldr	r3, [r3, #12]
 800766e:	461a      	mov	r2, r3
 8007670:	f000 fb68 	bl	8007d44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2150      	movs	r1, #80	; 0x50
 800767a:	4618      	mov	r0, r3
 800767c:	f000 fc77 	bl	8007f6e <TIM_ITRx_SetConfig>
      break;
 8007680:	e02c      	b.n	80076dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6818      	ldr	r0, [r3, #0]
 8007686:	683b      	ldr	r3, [r7, #0]
 8007688:	6859      	ldr	r1, [r3, #4]
 800768a:	683b      	ldr	r3, [r7, #0]
 800768c:	68db      	ldr	r3, [r3, #12]
 800768e:	461a      	mov	r2, r3
 8007690:	f000 fbc4 	bl	8007e1c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	2160      	movs	r1, #96	; 0x60
 800769a:	4618      	mov	r0, r3
 800769c:	f000 fc67 	bl	8007f6e <TIM_ITRx_SetConfig>
      break;
 80076a0:	e01c      	b.n	80076dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6818      	ldr	r0, [r3, #0]
 80076a6:	683b      	ldr	r3, [r7, #0]
 80076a8:	6859      	ldr	r1, [r3, #4]
 80076aa:	683b      	ldr	r3, [r7, #0]
 80076ac:	68db      	ldr	r3, [r3, #12]
 80076ae:	461a      	mov	r2, r3
 80076b0:	f000 fb48 	bl	8007d44 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	2140      	movs	r1, #64	; 0x40
 80076ba:	4618      	mov	r0, r3
 80076bc:	f000 fc57 	bl	8007f6e <TIM_ITRx_SetConfig>
      break;
 80076c0:	e00c      	b.n	80076dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4619      	mov	r1, r3
 80076cc:	4610      	mov	r0, r2
 80076ce:	f000 fc4e 	bl	8007f6e <TIM_ITRx_SetConfig>
      break;
 80076d2:	e003      	b.n	80076dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80076d4:	2301      	movs	r3, #1
 80076d6:	73fb      	strb	r3, [r7, #15]
      break;
 80076d8:	e000      	b.n	80076dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80076da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	2201      	movs	r2, #1
 80076e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	2200      	movs	r2, #0
 80076e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80076ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80076ee:	4618      	mov	r0, r3
 80076f0:	3710      	adds	r7, #16
 80076f2:	46bd      	mov	sp, r7
 80076f4:	bd80      	pop	{r7, pc}
	...

080076f8 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076f8:	b480      	push	{r7}
 80076fa:	b085      	sub	sp, #20
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
 8007700:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007702:	2300      	movs	r3, #0
 8007704:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	2b0c      	cmp	r3, #12
 800770a:	d831      	bhi.n	8007770 <HAL_TIM_ReadCapturedValue+0x78>
 800770c:	a201      	add	r2, pc, #4	; (adr r2, 8007714 <HAL_TIM_ReadCapturedValue+0x1c>)
 800770e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007712:	bf00      	nop
 8007714:	08007749 	.word	0x08007749
 8007718:	08007771 	.word	0x08007771
 800771c:	08007771 	.word	0x08007771
 8007720:	08007771 	.word	0x08007771
 8007724:	08007753 	.word	0x08007753
 8007728:	08007771 	.word	0x08007771
 800772c:	08007771 	.word	0x08007771
 8007730:	08007771 	.word	0x08007771
 8007734:	0800775d 	.word	0x0800775d
 8007738:	08007771 	.word	0x08007771
 800773c:	08007771 	.word	0x08007771
 8007740:	08007771 	.word	0x08007771
 8007744:	08007767 	.word	0x08007767
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800774e:	60fb      	str	r3, [r7, #12]

      break;
 8007750:	e00f      	b.n	8007772 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007758:	60fb      	str	r3, [r7, #12]

      break;
 800775a:	e00a      	b.n	8007772 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007762:	60fb      	str	r3, [r7, #12]

      break;
 8007764:	e005      	b.n	8007772 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800776c:	60fb      	str	r3, [r7, #12]

      break;
 800776e:	e000      	b.n	8007772 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007770:	bf00      	nop
  }

  return tmpreg;
 8007772:	68fb      	ldr	r3, [r7, #12]
}
 8007774:	4618      	mov	r0, r3
 8007776:	3714      	adds	r7, #20
 8007778:	46bd      	mov	sp, r7
 800777a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800777e:	4770      	bx	lr

08007780 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007780:	b480      	push	{r7}
 8007782:	b083      	sub	sp, #12
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr

08007794 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007794:	b480      	push	{r7}
 8007796:	b083      	sub	sp, #12
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800779c:	bf00      	nop
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a6:	4770      	bx	lr

080077a8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80077a8:	b480      	push	{r7}
 80077aa:	b083      	sub	sp, #12
 80077ac:	af00      	add	r7, sp, #0
 80077ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80077b0:	bf00      	nop
 80077b2:	370c      	adds	r7, #12
 80077b4:	46bd      	mov	sp, r7
 80077b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ba:	4770      	bx	lr

080077bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80077bc:	b480      	push	{r7}
 80077be:	b085      	sub	sp, #20
 80077c0:	af00      	add	r7, sp, #0
 80077c2:	6078      	str	r0, [r7, #4]
 80077c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	4a40      	ldr	r2, [pc, #256]	; (80078d0 <TIM_Base_SetConfig+0x114>)
 80077d0:	4293      	cmp	r3, r2
 80077d2:	d013      	beq.n	80077fc <TIM_Base_SetConfig+0x40>
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80077da:	d00f      	beq.n	80077fc <TIM_Base_SetConfig+0x40>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	4a3d      	ldr	r2, [pc, #244]	; (80078d4 <TIM_Base_SetConfig+0x118>)
 80077e0:	4293      	cmp	r3, r2
 80077e2:	d00b      	beq.n	80077fc <TIM_Base_SetConfig+0x40>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	4a3c      	ldr	r2, [pc, #240]	; (80078d8 <TIM_Base_SetConfig+0x11c>)
 80077e8:	4293      	cmp	r3, r2
 80077ea:	d007      	beq.n	80077fc <TIM_Base_SetConfig+0x40>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a3b      	ldr	r2, [pc, #236]	; (80078dc <TIM_Base_SetConfig+0x120>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d003      	beq.n	80077fc <TIM_Base_SetConfig+0x40>
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	4a3a      	ldr	r2, [pc, #232]	; (80078e0 <TIM_Base_SetConfig+0x124>)
 80077f8:	4293      	cmp	r3, r2
 80077fa:	d108      	bne.n	800780e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007802:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	68fa      	ldr	r2, [r7, #12]
 800780a:	4313      	orrs	r3, r2
 800780c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	4a2f      	ldr	r2, [pc, #188]	; (80078d0 <TIM_Base_SetConfig+0x114>)
 8007812:	4293      	cmp	r3, r2
 8007814:	d02b      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800781c:	d027      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	4a2c      	ldr	r2, [pc, #176]	; (80078d4 <TIM_Base_SetConfig+0x118>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d023      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	4a2b      	ldr	r2, [pc, #172]	; (80078d8 <TIM_Base_SetConfig+0x11c>)
 800782a:	4293      	cmp	r3, r2
 800782c:	d01f      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	4a2a      	ldr	r2, [pc, #168]	; (80078dc <TIM_Base_SetConfig+0x120>)
 8007832:	4293      	cmp	r3, r2
 8007834:	d01b      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	4a29      	ldr	r2, [pc, #164]	; (80078e0 <TIM_Base_SetConfig+0x124>)
 800783a:	4293      	cmp	r3, r2
 800783c:	d017      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a28      	ldr	r2, [pc, #160]	; (80078e4 <TIM_Base_SetConfig+0x128>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d013      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a27      	ldr	r2, [pc, #156]	; (80078e8 <TIM_Base_SetConfig+0x12c>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d00f      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a26      	ldr	r2, [pc, #152]	; (80078ec <TIM_Base_SetConfig+0x130>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d00b      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a25      	ldr	r2, [pc, #148]	; (80078f0 <TIM_Base_SetConfig+0x134>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d007      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a24      	ldr	r2, [pc, #144]	; (80078f4 <TIM_Base_SetConfig+0x138>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d003      	beq.n	800786e <TIM_Base_SetConfig+0xb2>
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a23      	ldr	r2, [pc, #140]	; (80078f8 <TIM_Base_SetConfig+0x13c>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d108      	bne.n	8007880 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007874:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	68db      	ldr	r3, [r3, #12]
 800787a:	68fa      	ldr	r2, [r7, #12]
 800787c:	4313      	orrs	r3, r2
 800787e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	695b      	ldr	r3, [r3, #20]
 800788a:	4313      	orrs	r3, r2
 800788c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	68fa      	ldr	r2, [r7, #12]
 8007892:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	689a      	ldr	r2, [r3, #8]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800789c:	683b      	ldr	r3, [r7, #0]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	4a0a      	ldr	r2, [pc, #40]	; (80078d0 <TIM_Base_SetConfig+0x114>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d003      	beq.n	80078b4 <TIM_Base_SetConfig+0xf8>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	4a0c      	ldr	r2, [pc, #48]	; (80078e0 <TIM_Base_SetConfig+0x124>)
 80078b0:	4293      	cmp	r3, r2
 80078b2:	d103      	bne.n	80078bc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80078b4:	683b      	ldr	r3, [r7, #0]
 80078b6:	691a      	ldr	r2, [r3, #16]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	615a      	str	r2, [r3, #20]
}
 80078c2:	bf00      	nop
 80078c4:	3714      	adds	r7, #20
 80078c6:	46bd      	mov	sp, r7
 80078c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078cc:	4770      	bx	lr
 80078ce:	bf00      	nop
 80078d0:	40010000 	.word	0x40010000
 80078d4:	40000400 	.word	0x40000400
 80078d8:	40000800 	.word	0x40000800
 80078dc:	40000c00 	.word	0x40000c00
 80078e0:	40010400 	.word	0x40010400
 80078e4:	40014000 	.word	0x40014000
 80078e8:	40014400 	.word	0x40014400
 80078ec:	40014800 	.word	0x40014800
 80078f0:	40001800 	.word	0x40001800
 80078f4:	40001c00 	.word	0x40001c00
 80078f8:	40002000 	.word	0x40002000

080078fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b087      	sub	sp, #28
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
 8007904:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6a1b      	ldr	r3, [r3, #32]
 800790a:	f023 0201 	bic.w	r2, r3, #1
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a1b      	ldr	r3, [r3, #32]
 8007916:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	699b      	ldr	r3, [r3, #24]
 8007922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800792a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	f023 0303 	bic.w	r3, r3, #3
 8007932:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	68fa      	ldr	r2, [r7, #12]
 800793a:	4313      	orrs	r3, r2
 800793c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800793e:	697b      	ldr	r3, [r7, #20]
 8007940:	f023 0302 	bic.w	r3, r3, #2
 8007944:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	4313      	orrs	r3, r2
 800794e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a20      	ldr	r2, [pc, #128]	; (80079d4 <TIM_OC1_SetConfig+0xd8>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d003      	beq.n	8007960 <TIM_OC1_SetConfig+0x64>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a1f      	ldr	r2, [pc, #124]	; (80079d8 <TIM_OC1_SetConfig+0xdc>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d10c      	bne.n	800797a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007960:	697b      	ldr	r3, [r7, #20]
 8007962:	f023 0308 	bic.w	r3, r3, #8
 8007966:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	68db      	ldr	r3, [r3, #12]
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	4313      	orrs	r3, r2
 8007970:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	f023 0304 	bic.w	r3, r3, #4
 8007978:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	4a15      	ldr	r2, [pc, #84]	; (80079d4 <TIM_OC1_SetConfig+0xd8>)
 800797e:	4293      	cmp	r3, r2
 8007980:	d003      	beq.n	800798a <TIM_OC1_SetConfig+0x8e>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	4a14      	ldr	r2, [pc, #80]	; (80079d8 <TIM_OC1_SetConfig+0xdc>)
 8007986:	4293      	cmp	r3, r2
 8007988:	d111      	bne.n	80079ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800798a:	693b      	ldr	r3, [r7, #16]
 800798c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007990:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007992:	693b      	ldr	r3, [r7, #16]
 8007994:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007998:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	695b      	ldr	r3, [r3, #20]
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079a4:	683b      	ldr	r3, [r7, #0]
 80079a6:	699b      	ldr	r3, [r3, #24]
 80079a8:	693a      	ldr	r2, [r7, #16]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	68fa      	ldr	r2, [r7, #12]
 80079b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80079ba:	683b      	ldr	r3, [r7, #0]
 80079bc:	685a      	ldr	r2, [r3, #4]
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	697a      	ldr	r2, [r7, #20]
 80079c6:	621a      	str	r2, [r3, #32]
}
 80079c8:	bf00      	nop
 80079ca:	371c      	adds	r7, #28
 80079cc:	46bd      	mov	sp, r7
 80079ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d2:	4770      	bx	lr
 80079d4:	40010000 	.word	0x40010000
 80079d8:	40010400 	.word	0x40010400

080079dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079dc:	b480      	push	{r7}
 80079de:	b087      	sub	sp, #28
 80079e0:	af00      	add	r7, sp, #0
 80079e2:	6078      	str	r0, [r7, #4]
 80079e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	f023 0210 	bic.w	r2, r3, #16
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	6a1b      	ldr	r3, [r3, #32]
 80079f6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	685b      	ldr	r3, [r3, #4]
 80079fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	699b      	ldr	r3, [r3, #24]
 8007a02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a12:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	021b      	lsls	r3, r3, #8
 8007a1a:	68fa      	ldr	r2, [r7, #12]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f023 0320 	bic.w	r3, r3, #32
 8007a26:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	011b      	lsls	r3, r3, #4
 8007a2e:	697a      	ldr	r2, [r7, #20]
 8007a30:	4313      	orrs	r3, r2
 8007a32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4a22      	ldr	r2, [pc, #136]	; (8007ac0 <TIM_OC2_SetConfig+0xe4>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d003      	beq.n	8007a44 <TIM_OC2_SetConfig+0x68>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a21      	ldr	r2, [pc, #132]	; (8007ac4 <TIM_OC2_SetConfig+0xe8>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d10d      	bne.n	8007a60 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007a4a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	011b      	lsls	r3, r3, #4
 8007a52:	697a      	ldr	r2, [r7, #20]
 8007a54:	4313      	orrs	r3, r2
 8007a56:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007a5e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	4a17      	ldr	r2, [pc, #92]	; (8007ac0 <TIM_OC2_SetConfig+0xe4>)
 8007a64:	4293      	cmp	r3, r2
 8007a66:	d003      	beq.n	8007a70 <TIM_OC2_SetConfig+0x94>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	4a16      	ldr	r2, [pc, #88]	; (8007ac4 <TIM_OC2_SetConfig+0xe8>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d113      	bne.n	8007a98 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a70:	693b      	ldr	r3, [r7, #16]
 8007a72:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a76:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a78:	693b      	ldr	r3, [r7, #16]
 8007a7a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a7e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a80:	683b      	ldr	r3, [r7, #0]
 8007a82:	695b      	ldr	r3, [r3, #20]
 8007a84:	009b      	lsls	r3, r3, #2
 8007a86:	693a      	ldr	r2, [r7, #16]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	699b      	ldr	r3, [r3, #24]
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	693a      	ldr	r2, [r7, #16]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	68fa      	ldr	r2, [r7, #12]
 8007aa2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	685a      	ldr	r2, [r3, #4]
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	621a      	str	r2, [r3, #32]
}
 8007ab2:	bf00      	nop
 8007ab4:	371c      	adds	r7, #28
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007abc:	4770      	bx	lr
 8007abe:	bf00      	nop
 8007ac0:	40010000 	.word	0x40010000
 8007ac4:	40010400 	.word	0x40010400

08007ac8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b087      	sub	sp, #28
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
 8007ad0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a1b      	ldr	r3, [r3, #32]
 8007ad6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a1b      	ldr	r3, [r3, #32]
 8007ae2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	685b      	ldr	r3, [r3, #4]
 8007ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	69db      	ldr	r3, [r3, #28]
 8007aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007af6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	f023 0303 	bic.w	r3, r3, #3
 8007afe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	68fa      	ldr	r2, [r7, #12]
 8007b06:	4313      	orrs	r3, r2
 8007b08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b10:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	689b      	ldr	r3, [r3, #8]
 8007b16:	021b      	lsls	r3, r3, #8
 8007b18:	697a      	ldr	r2, [r7, #20]
 8007b1a:	4313      	orrs	r3, r2
 8007b1c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	4a21      	ldr	r2, [pc, #132]	; (8007ba8 <TIM_OC3_SetConfig+0xe0>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d003      	beq.n	8007b2e <TIM_OC3_SetConfig+0x66>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	4a20      	ldr	r2, [pc, #128]	; (8007bac <TIM_OC3_SetConfig+0xe4>)
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d10d      	bne.n	8007b4a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b36:	683b      	ldr	r3, [r7, #0]
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	021b      	lsls	r3, r3, #8
 8007b3c:	697a      	ldr	r2, [r7, #20]
 8007b3e:	4313      	orrs	r3, r2
 8007b40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	4a16      	ldr	r2, [pc, #88]	; (8007ba8 <TIM_OC3_SetConfig+0xe0>)
 8007b4e:	4293      	cmp	r3, r2
 8007b50:	d003      	beq.n	8007b5a <TIM_OC3_SetConfig+0x92>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	4a15      	ldr	r2, [pc, #84]	; (8007bac <TIM_OC3_SetConfig+0xe4>)
 8007b56:	4293      	cmp	r3, r2
 8007b58:	d113      	bne.n	8007b82 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007b5a:	693b      	ldr	r3, [r7, #16]
 8007b5c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b60:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007b68:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	695b      	ldr	r3, [r3, #20]
 8007b6e:	011b      	lsls	r3, r3, #4
 8007b70:	693a      	ldr	r2, [r7, #16]
 8007b72:	4313      	orrs	r3, r2
 8007b74:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	699b      	ldr	r3, [r3, #24]
 8007b7a:	011b      	lsls	r3, r3, #4
 8007b7c:	693a      	ldr	r2, [r7, #16]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	68fa      	ldr	r2, [r7, #12]
 8007b8c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	685a      	ldr	r2, [r3, #4]
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	697a      	ldr	r2, [r7, #20]
 8007b9a:	621a      	str	r2, [r3, #32]
}
 8007b9c:	bf00      	nop
 8007b9e:	371c      	adds	r7, #28
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr
 8007ba8:	40010000 	.word	0x40010000
 8007bac:	40010400 	.word	0x40010400

08007bb0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b087      	sub	sp, #28
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6a1b      	ldr	r3, [r3, #32]
 8007bbe:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6a1b      	ldr	r3, [r3, #32]
 8007bca:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	685b      	ldr	r3, [r3, #4]
 8007bd0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	69db      	ldr	r3, [r3, #28]
 8007bd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007be6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	021b      	lsls	r3, r3, #8
 8007bee:	68fa      	ldr	r2, [r7, #12]
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	689b      	ldr	r3, [r3, #8]
 8007c00:	031b      	lsls	r3, r3, #12
 8007c02:	693a      	ldr	r2, [r7, #16]
 8007c04:	4313      	orrs	r3, r2
 8007c06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	4a12      	ldr	r2, [pc, #72]	; (8007c54 <TIM_OC4_SetConfig+0xa4>)
 8007c0c:	4293      	cmp	r3, r2
 8007c0e:	d003      	beq.n	8007c18 <TIM_OC4_SetConfig+0x68>
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	4a11      	ldr	r2, [pc, #68]	; (8007c58 <TIM_OC4_SetConfig+0xa8>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d109      	bne.n	8007c2c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c18:	697b      	ldr	r3, [r7, #20]
 8007c1a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c1e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c20:	683b      	ldr	r3, [r7, #0]
 8007c22:	695b      	ldr	r3, [r3, #20]
 8007c24:	019b      	lsls	r3, r3, #6
 8007c26:	697a      	ldr	r2, [r7, #20]
 8007c28:	4313      	orrs	r3, r2
 8007c2a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	697a      	ldr	r2, [r7, #20]
 8007c30:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	68fa      	ldr	r2, [r7, #12]
 8007c36:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	685a      	ldr	r2, [r3, #4]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	693a      	ldr	r2, [r7, #16]
 8007c44:	621a      	str	r2, [r3, #32]
}
 8007c46:	bf00      	nop
 8007c48:	371c      	adds	r7, #28
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	40010000 	.word	0x40010000
 8007c58:	40010400 	.word	0x40010400

08007c5c <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b087      	sub	sp, #28
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	60f8      	str	r0, [r7, #12]
 8007c64:	60b9      	str	r1, [r7, #8]
 8007c66:	607a      	str	r2, [r7, #4]
 8007c68:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	6a1b      	ldr	r3, [r3, #32]
 8007c6e:	f023 0201 	bic.w	r2, r3, #1
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	699b      	ldr	r3, [r3, #24]
 8007c7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	6a1b      	ldr	r3, [r3, #32]
 8007c80:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	4a28      	ldr	r2, [pc, #160]	; (8007d28 <TIM_TI1_SetConfig+0xcc>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d01b      	beq.n	8007cc2 <TIM_TI1_SetConfig+0x66>
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c90:	d017      	beq.n	8007cc2 <TIM_TI1_SetConfig+0x66>
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	4a25      	ldr	r2, [pc, #148]	; (8007d2c <TIM_TI1_SetConfig+0xd0>)
 8007c96:	4293      	cmp	r3, r2
 8007c98:	d013      	beq.n	8007cc2 <TIM_TI1_SetConfig+0x66>
 8007c9a:	68fb      	ldr	r3, [r7, #12]
 8007c9c:	4a24      	ldr	r2, [pc, #144]	; (8007d30 <TIM_TI1_SetConfig+0xd4>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d00f      	beq.n	8007cc2 <TIM_TI1_SetConfig+0x66>
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	4a23      	ldr	r2, [pc, #140]	; (8007d34 <TIM_TI1_SetConfig+0xd8>)
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d00b      	beq.n	8007cc2 <TIM_TI1_SetConfig+0x66>
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	4a22      	ldr	r2, [pc, #136]	; (8007d38 <TIM_TI1_SetConfig+0xdc>)
 8007cae:	4293      	cmp	r3, r2
 8007cb0:	d007      	beq.n	8007cc2 <TIM_TI1_SetConfig+0x66>
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	4a21      	ldr	r2, [pc, #132]	; (8007d3c <TIM_TI1_SetConfig+0xe0>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d003      	beq.n	8007cc2 <TIM_TI1_SetConfig+0x66>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	4a20      	ldr	r2, [pc, #128]	; (8007d40 <TIM_TI1_SetConfig+0xe4>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d101      	bne.n	8007cc6 <TIM_TI1_SetConfig+0x6a>
 8007cc2:	2301      	movs	r3, #1
 8007cc4:	e000      	b.n	8007cc8 <TIM_TI1_SetConfig+0x6c>
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d008      	beq.n	8007cde <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	f023 0303 	bic.w	r3, r3, #3
 8007cd2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	4313      	orrs	r3, r2
 8007cda:	617b      	str	r3, [r7, #20]
 8007cdc:	e003      	b.n	8007ce6 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f043 0301 	orr.w	r3, r3, #1
 8007ce4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	011b      	lsls	r3, r3, #4
 8007cf2:	b2db      	uxtb	r3, r3
 8007cf4:	697a      	ldr	r2, [r7, #20]
 8007cf6:	4313      	orrs	r3, r2
 8007cf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	f023 030a 	bic.w	r3, r3, #10
 8007d00:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	f003 030a 	and.w	r3, r3, #10
 8007d08:	693a      	ldr	r2, [r7, #16]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	697a      	ldr	r2, [r7, #20]
 8007d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	621a      	str	r2, [r3, #32]
}
 8007d1a:	bf00      	nop
 8007d1c:	371c      	adds	r7, #28
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d24:	4770      	bx	lr
 8007d26:	bf00      	nop
 8007d28:	40010000 	.word	0x40010000
 8007d2c:	40000400 	.word	0x40000400
 8007d30:	40000800 	.word	0x40000800
 8007d34:	40000c00 	.word	0x40000c00
 8007d38:	40010400 	.word	0x40010400
 8007d3c:	40014000 	.word	0x40014000
 8007d40:	40001800 	.word	0x40001800

08007d44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d44:	b480      	push	{r7}
 8007d46:	b087      	sub	sp, #28
 8007d48:	af00      	add	r7, sp, #0
 8007d4a:	60f8      	str	r0, [r7, #12]
 8007d4c:	60b9      	str	r1, [r7, #8]
 8007d4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	6a1b      	ldr	r3, [r3, #32]
 8007d54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	6a1b      	ldr	r3, [r3, #32]
 8007d5a:	f023 0201 	bic.w	r2, r3, #1
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	699b      	ldr	r3, [r3, #24]
 8007d66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d68:	693b      	ldr	r3, [r7, #16]
 8007d6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	011b      	lsls	r3, r3, #4
 8007d74:	693a      	ldr	r2, [r7, #16]
 8007d76:	4313      	orrs	r3, r2
 8007d78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	f023 030a 	bic.w	r3, r3, #10
 8007d80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d82:	697a      	ldr	r2, [r7, #20]
 8007d84:	68bb      	ldr	r3, [r7, #8]
 8007d86:	4313      	orrs	r3, r2
 8007d88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	693a      	ldr	r2, [r7, #16]
 8007d8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	697a      	ldr	r2, [r7, #20]
 8007d94:	621a      	str	r2, [r3, #32]
}
 8007d96:	bf00      	nop
 8007d98:	371c      	adds	r7, #28
 8007d9a:	46bd      	mov	sp, r7
 8007d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da0:	4770      	bx	lr

08007da2 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007da2:	b480      	push	{r7}
 8007da4:	b087      	sub	sp, #28
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	60f8      	str	r0, [r7, #12]
 8007daa:	60b9      	str	r1, [r7, #8]
 8007dac:	607a      	str	r2, [r7, #4]
 8007dae:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	6a1b      	ldr	r3, [r3, #32]
 8007db4:	f023 0210 	bic.w	r2, r3, #16
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	699b      	ldr	r3, [r3, #24]
 8007dc0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6a1b      	ldr	r3, [r3, #32]
 8007dc6:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007dce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	021b      	lsls	r3, r3, #8
 8007dd4:	697a      	ldr	r2, [r7, #20]
 8007dd6:	4313      	orrs	r3, r2
 8007dd8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007de0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	031b      	lsls	r3, r3, #12
 8007de6:	b29b      	uxth	r3, r3
 8007de8:	697a      	ldr	r2, [r7, #20]
 8007dea:	4313      	orrs	r3, r2
 8007dec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007dee:	693b      	ldr	r3, [r7, #16]
 8007df0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007df4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007df6:	68bb      	ldr	r3, [r7, #8]
 8007df8:	011b      	lsls	r3, r3, #4
 8007dfa:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007dfe:	693a      	ldr	r2, [r7, #16]
 8007e00:	4313      	orrs	r3, r2
 8007e02:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	697a      	ldr	r2, [r7, #20]
 8007e08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	693a      	ldr	r2, [r7, #16]
 8007e0e:	621a      	str	r2, [r3, #32]
}
 8007e10:	bf00      	nop
 8007e12:	371c      	adds	r7, #28
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr

08007e1c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	b087      	sub	sp, #28
 8007e20:	af00      	add	r7, sp, #0
 8007e22:	60f8      	str	r0, [r7, #12]
 8007e24:	60b9      	str	r1, [r7, #8]
 8007e26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	6a1b      	ldr	r3, [r3, #32]
 8007e2c:	f023 0210 	bic.w	r2, r3, #16
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	699b      	ldr	r3, [r3, #24]
 8007e38:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	6a1b      	ldr	r3, [r3, #32]
 8007e3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e46:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	031b      	lsls	r3, r3, #12
 8007e4c:	697a      	ldr	r2, [r7, #20]
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e52:	693b      	ldr	r3, [r7, #16]
 8007e54:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e58:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	011b      	lsls	r3, r3, #4
 8007e5e:	693a      	ldr	r2, [r7, #16]
 8007e60:	4313      	orrs	r3, r2
 8007e62:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	697a      	ldr	r2, [r7, #20]
 8007e68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	693a      	ldr	r2, [r7, #16]
 8007e6e:	621a      	str	r2, [r3, #32]
}
 8007e70:	bf00      	nop
 8007e72:	371c      	adds	r7, #28
 8007e74:	46bd      	mov	sp, r7
 8007e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7a:	4770      	bx	lr

08007e7c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e7c:	b480      	push	{r7}
 8007e7e:	b087      	sub	sp, #28
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	607a      	str	r2, [r7, #4]
 8007e88:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	6a1b      	ldr	r3, [r3, #32]
 8007e8e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	69db      	ldr	r3, [r3, #28]
 8007e9a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	6a1b      	ldr	r3, [r3, #32]
 8007ea0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007ea2:	697b      	ldr	r3, [r7, #20]
 8007ea4:	f023 0303 	bic.w	r3, r3, #3
 8007ea8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007eaa:	697a      	ldr	r2, [r7, #20]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	4313      	orrs	r3, r2
 8007eb0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007eb2:	697b      	ldr	r3, [r7, #20]
 8007eb4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007eb8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007eba:	683b      	ldr	r3, [r7, #0]
 8007ebc:	011b      	lsls	r3, r3, #4
 8007ebe:	b2db      	uxtb	r3, r3
 8007ec0:	697a      	ldr	r2, [r7, #20]
 8007ec2:	4313      	orrs	r3, r2
 8007ec4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007ecc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007ece:	68bb      	ldr	r3, [r7, #8]
 8007ed0:	021b      	lsls	r3, r3, #8
 8007ed2:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	4313      	orrs	r3, r2
 8007eda:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	693a      	ldr	r2, [r7, #16]
 8007ee6:	621a      	str	r2, [r3, #32]
}
 8007ee8:	bf00      	nop
 8007eea:	371c      	adds	r7, #28
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr

08007ef4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b087      	sub	sp, #28
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	60f8      	str	r0, [r7, #12]
 8007efc:	60b9      	str	r1, [r7, #8]
 8007efe:	607a      	str	r2, [r7, #4]
 8007f00:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	6a1b      	ldr	r3, [r3, #32]
 8007f06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	69db      	ldr	r3, [r3, #28]
 8007f12:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	6a1b      	ldr	r3, [r3, #32]
 8007f18:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f20:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	021b      	lsls	r3, r3, #8
 8007f26:	697a      	ldr	r2, [r7, #20]
 8007f28:	4313      	orrs	r3, r2
 8007f2a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007f32:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	031b      	lsls	r3, r3, #12
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	697a      	ldr	r2, [r7, #20]
 8007f3c:	4313      	orrs	r3, r2
 8007f3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007f46:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007f48:	68bb      	ldr	r3, [r7, #8]
 8007f4a:	031b      	lsls	r3, r3, #12
 8007f4c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007f50:	693a      	ldr	r2, [r7, #16]
 8007f52:	4313      	orrs	r3, r2
 8007f54:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	697a      	ldr	r2, [r7, #20]
 8007f5a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	693a      	ldr	r2, [r7, #16]
 8007f60:	621a      	str	r2, [r3, #32]
}
 8007f62:	bf00      	nop
 8007f64:	371c      	adds	r7, #28
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr

08007f6e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f6e:	b480      	push	{r7}
 8007f70:	b085      	sub	sp, #20
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	6078      	str	r0, [r7, #4]
 8007f76:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f84:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007f86:	683a      	ldr	r2, [r7, #0]
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	f043 0307 	orr.w	r3, r3, #7
 8007f90:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	68fa      	ldr	r2, [r7, #12]
 8007f96:	609a      	str	r2, [r3, #8]
}
 8007f98:	bf00      	nop
 8007f9a:	3714      	adds	r7, #20
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr

08007fa4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fa4:	b480      	push	{r7}
 8007fa6:	b087      	sub	sp, #28
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	60f8      	str	r0, [r7, #12]
 8007fac:	60b9      	str	r1, [r7, #8]
 8007fae:	607a      	str	r2, [r7, #4]
 8007fb0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007fb2:	68fb      	ldr	r3, [r7, #12]
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fb8:	697b      	ldr	r3, [r7, #20]
 8007fba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007fbe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	021a      	lsls	r2, r3, #8
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	431a      	orrs	r2, r3
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	4313      	orrs	r3, r2
 8007fcc:	697a      	ldr	r2, [r7, #20]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	697a      	ldr	r2, [r7, #20]
 8007fd6:	609a      	str	r2, [r3, #8]
}
 8007fd8:	bf00      	nop
 8007fda:	371c      	adds	r7, #28
 8007fdc:	46bd      	mov	sp, r7
 8007fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe2:	4770      	bx	lr

08007fe4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b087      	sub	sp, #28
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	f003 031f 	and.w	r3, r3, #31
 8007ff6:	2201      	movs	r2, #1
 8007ff8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ffc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	6a1a      	ldr	r2, [r3, #32]
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	43db      	mvns	r3, r3
 8008006:	401a      	ands	r2, r3
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	6a1a      	ldr	r2, [r3, #32]
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	f003 031f 	and.w	r3, r3, #31
 8008016:	6879      	ldr	r1, [r7, #4]
 8008018:	fa01 f303 	lsl.w	r3, r1, r3
 800801c:	431a      	orrs	r2, r3
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	621a      	str	r2, [r3, #32]
}
 8008022:	bf00      	nop
 8008024:	371c      	adds	r7, #28
 8008026:	46bd      	mov	sp, r7
 8008028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800802c:	4770      	bx	lr
	...

08008030 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008030:	b480      	push	{r7}
 8008032:	b085      	sub	sp, #20
 8008034:	af00      	add	r7, sp, #0
 8008036:	6078      	str	r0, [r7, #4]
 8008038:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008040:	2b01      	cmp	r3, #1
 8008042:	d101      	bne.n	8008048 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008044:	2302      	movs	r3, #2
 8008046:	e05a      	b.n	80080fe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2202      	movs	r2, #2
 8008054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	689b      	ldr	r3, [r3, #8]
 8008066:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800806e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	68fa      	ldr	r2, [r7, #12]
 8008076:	4313      	orrs	r3, r2
 8008078:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	68fa      	ldr	r2, [r7, #12]
 8008080:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4a21      	ldr	r2, [pc, #132]	; (800810c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008088:	4293      	cmp	r3, r2
 800808a:	d022      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008094:	d01d      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	4a1d      	ldr	r2, [pc, #116]	; (8008110 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800809c:	4293      	cmp	r3, r2
 800809e:	d018      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	4a1b      	ldr	r2, [pc, #108]	; (8008114 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d013      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	4a1a      	ldr	r2, [pc, #104]	; (8008118 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d00e      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	4a18      	ldr	r2, [pc, #96]	; (800811c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d009      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4a17      	ldr	r2, [pc, #92]	; (8008120 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80080c4:	4293      	cmp	r3, r2
 80080c6:	d004      	beq.n	80080d2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a15      	ldr	r2, [pc, #84]	; (8008124 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d10c      	bne.n	80080ec <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080d2:	68bb      	ldr	r3, [r7, #8]
 80080d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080da:	683b      	ldr	r3, [r7, #0]
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	68ba      	ldr	r2, [r7, #8]
 80080e0:	4313      	orrs	r3, r2
 80080e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	2201      	movs	r2, #1
 80080f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	2200      	movs	r2, #0
 80080f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80080fc:	2300      	movs	r3, #0
}
 80080fe:	4618      	mov	r0, r3
 8008100:	3714      	adds	r7, #20
 8008102:	46bd      	mov	sp, r7
 8008104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008108:	4770      	bx	lr
 800810a:	bf00      	nop
 800810c:	40010000 	.word	0x40010000
 8008110:	40000400 	.word	0x40000400
 8008114:	40000800 	.word	0x40000800
 8008118:	40000c00 	.word	0x40000c00
 800811c:	40010400 	.word	0x40010400
 8008120:	40014000 	.word	0x40014000
 8008124:	40001800 	.word	0x40001800

08008128 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008128:	b480      	push	{r7}
 800812a:	b083      	sub	sp, #12
 800812c:	af00      	add	r7, sp, #0
 800812e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008130:	bf00      	nop
 8008132:	370c      	adds	r7, #12
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr

0800813c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800813c:	b480      	push	{r7}
 800813e:	b083      	sub	sp, #12
 8008140:	af00      	add	r7, sp, #0
 8008142:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008144:	bf00      	nop
 8008146:	370c      	adds	r7, #12
 8008148:	46bd      	mov	sp, r7
 800814a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814e:	4770      	bx	lr

08008150 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b082      	sub	sp, #8
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d101      	bne.n	8008162 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800815e:	2301      	movs	r3, #1
 8008160:	e03f      	b.n	80081e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008168:	b2db      	uxtb	r3, r3
 800816a:	2b00      	cmp	r3, #0
 800816c:	d106      	bne.n	800817c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7fa fdc4 	bl	8002d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2224      	movs	r2, #36	; 0x24
 8008180:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	68da      	ldr	r2, [r3, #12]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008192:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 fddf 	bl	8008d58 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	691a      	ldr	r2, [r3, #16]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80081a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	695a      	ldr	r2, [r3, #20]
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80081b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	68da      	ldr	r2, [r3, #12]
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80081c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	2200      	movs	r2, #0
 80081ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2220      	movs	r2, #32
 80081d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2220      	movs	r2, #32
 80081dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80081e0:	2300      	movs	r3, #0
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3708      	adds	r7, #8
 80081e6:	46bd      	mov	sp, r7
 80081e8:	bd80      	pop	{r7, pc}

080081ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b08a      	sub	sp, #40	; 0x28
 80081ee:	af02      	add	r7, sp, #8
 80081f0:	60f8      	str	r0, [r7, #12]
 80081f2:	60b9      	str	r1, [r7, #8]
 80081f4:	603b      	str	r3, [r7, #0]
 80081f6:	4613      	mov	r3, r2
 80081f8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80081fa:	2300      	movs	r3, #0
 80081fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b20      	cmp	r3, #32
 8008208:	d17c      	bne.n	8008304 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d002      	beq.n	8008216 <HAL_UART_Transmit+0x2c>
 8008210:	88fb      	ldrh	r3, [r7, #6]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d101      	bne.n	800821a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e075      	b.n	8008306 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008220:	2b01      	cmp	r3, #1
 8008222:	d101      	bne.n	8008228 <HAL_UART_Transmit+0x3e>
 8008224:	2302      	movs	r3, #2
 8008226:	e06e      	b.n	8008306 <HAL_UART_Transmit+0x11c>
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2200      	movs	r2, #0
 8008234:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2221      	movs	r2, #33	; 0x21
 800823a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800823e:	f7fb fca9 	bl	8003b94 <HAL_GetTick>
 8008242:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	88fa      	ldrh	r2, [r7, #6]
 8008248:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	88fa      	ldrh	r2, [r7, #6]
 800824e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	689b      	ldr	r3, [r3, #8]
 8008254:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008258:	d108      	bne.n	800826c <HAL_UART_Transmit+0x82>
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	691b      	ldr	r3, [r3, #16]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d104      	bne.n	800826c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008262:	2300      	movs	r3, #0
 8008264:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	61bb      	str	r3, [r7, #24]
 800826a:	e003      	b.n	8008274 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008270:	2300      	movs	r3, #0
 8008272:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	2200      	movs	r2, #0
 8008278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800827c:	e02a      	b.n	80082d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	9300      	str	r3, [sp, #0]
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	2200      	movs	r2, #0
 8008286:	2180      	movs	r1, #128	; 0x80
 8008288:	68f8      	ldr	r0, [r7, #12]
 800828a:	f000 fb1f 	bl	80088cc <UART_WaitOnFlagUntilTimeout>
 800828e:	4603      	mov	r3, r0
 8008290:	2b00      	cmp	r3, #0
 8008292:	d001      	beq.n	8008298 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008294:	2303      	movs	r3, #3
 8008296:	e036      	b.n	8008306 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008298:	69fb      	ldr	r3, [r7, #28]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d10b      	bne.n	80082b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800829e:	69bb      	ldr	r3, [r7, #24]
 80082a0:	881b      	ldrh	r3, [r3, #0]
 80082a2:	461a      	mov	r2, r3
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	681b      	ldr	r3, [r3, #0]
 80082a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80082ae:	69bb      	ldr	r3, [r7, #24]
 80082b0:	3302      	adds	r3, #2
 80082b2:	61bb      	str	r3, [r7, #24]
 80082b4:	e007      	b.n	80082c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	781a      	ldrb	r2, [r3, #0]
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80082c0:	69fb      	ldr	r3, [r7, #28]
 80082c2:	3301      	adds	r3, #1
 80082c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082ca:	b29b      	uxth	r3, r3
 80082cc:	3b01      	subs	r3, #1
 80082ce:	b29a      	uxth	r2, r3
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80082d8:	b29b      	uxth	r3, r3
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1cf      	bne.n	800827e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	9300      	str	r3, [sp, #0]
 80082e2:	697b      	ldr	r3, [r7, #20]
 80082e4:	2200      	movs	r2, #0
 80082e6:	2140      	movs	r1, #64	; 0x40
 80082e8:	68f8      	ldr	r0, [r7, #12]
 80082ea:	f000 faef 	bl	80088cc <UART_WaitOnFlagUntilTimeout>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d001      	beq.n	80082f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80082f4:	2303      	movs	r3, #3
 80082f6:	e006      	b.n	8008306 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2220      	movs	r2, #32
 80082fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008300:	2300      	movs	r3, #0
 8008302:	e000      	b.n	8008306 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008304:	2302      	movs	r3, #2
  }
}
 8008306:	4618      	mov	r0, r3
 8008308:	3720      	adds	r7, #32
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}

0800830e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800830e:	b580      	push	{r7, lr}
 8008310:	b084      	sub	sp, #16
 8008312:	af00      	add	r7, sp, #0
 8008314:	60f8      	str	r0, [r7, #12]
 8008316:	60b9      	str	r1, [r7, #8]
 8008318:	4613      	mov	r3, r2
 800831a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008322:	b2db      	uxtb	r3, r3
 8008324:	2b20      	cmp	r3, #32
 8008326:	d11d      	bne.n	8008364 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	2b00      	cmp	r3, #0
 800832c:	d002      	beq.n	8008334 <HAL_UART_Receive_IT+0x26>
 800832e:	88fb      	ldrh	r3, [r7, #6]
 8008330:	2b00      	cmp	r3, #0
 8008332:	d101      	bne.n	8008338 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008334:	2301      	movs	r3, #1
 8008336:	e016      	b.n	8008366 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800833e:	2b01      	cmp	r3, #1
 8008340:	d101      	bne.n	8008346 <HAL_UART_Receive_IT+0x38>
 8008342:	2302      	movs	r3, #2
 8008344:	e00f      	b.n	8008366 <HAL_UART_Receive_IT+0x58>
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2201      	movs	r2, #1
 800834a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	2200      	movs	r2, #0
 8008352:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008354:	88fb      	ldrh	r3, [r7, #6]
 8008356:	461a      	mov	r2, r3
 8008358:	68b9      	ldr	r1, [r7, #8]
 800835a:	68f8      	ldr	r0, [r7, #12]
 800835c:	f000 fb24 	bl	80089a8 <UART_Start_Receive_IT>
 8008360:	4603      	mov	r3, r0
 8008362:	e000      	b.n	8008366 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008364:	2302      	movs	r3, #2
  }
}
 8008366:	4618      	mov	r0, r3
 8008368:	3710      	adds	r7, #16
 800836a:	46bd      	mov	sp, r7
 800836c:	bd80      	pop	{r7, pc}
	...

08008370 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b0ba      	sub	sp, #232	; 0xe8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	695b      	ldr	r3, [r3, #20]
 8008392:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8008396:	2300      	movs	r3, #0
 8008398:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800839c:	2300      	movs	r3, #0
 800839e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80083a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083a6:	f003 030f 	and.w	r3, r3, #15
 80083aa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80083ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10f      	bne.n	80083d6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80083b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083ba:	f003 0320 	and.w	r3, r3, #32
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d009      	beq.n	80083d6 <HAL_UART_IRQHandler+0x66>
 80083c2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083c6:	f003 0320 	and.w	r3, r3, #32
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d003      	beq.n	80083d6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 fc07 	bl	8008be2 <UART_Receive_IT>
      return;
 80083d4:	e256      	b.n	8008884 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80083d6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80083da:	2b00      	cmp	r3, #0
 80083dc:	f000 80de 	beq.w	800859c <HAL_UART_IRQHandler+0x22c>
 80083e0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80083e4:	f003 0301 	and.w	r3, r3, #1
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d106      	bne.n	80083fa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80083ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083f0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80083f4:	2b00      	cmp	r3, #0
 80083f6:	f000 80d1 	beq.w	800859c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80083fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083fe:	f003 0301 	and.w	r3, r3, #1
 8008402:	2b00      	cmp	r3, #0
 8008404:	d00b      	beq.n	800841e <HAL_UART_IRQHandler+0xae>
 8008406:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800840a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800840e:	2b00      	cmp	r3, #0
 8008410:	d005      	beq.n	800841e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008416:	f043 0201 	orr.w	r2, r3, #1
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800841e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008422:	f003 0304 	and.w	r3, r3, #4
 8008426:	2b00      	cmp	r3, #0
 8008428:	d00b      	beq.n	8008442 <HAL_UART_IRQHandler+0xd2>
 800842a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800842e:	f003 0301 	and.w	r3, r3, #1
 8008432:	2b00      	cmp	r3, #0
 8008434:	d005      	beq.n	8008442 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800843a:	f043 0202 	orr.w	r2, r3, #2
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008446:	f003 0302 	and.w	r3, r3, #2
 800844a:	2b00      	cmp	r3, #0
 800844c:	d00b      	beq.n	8008466 <HAL_UART_IRQHandler+0xf6>
 800844e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008452:	f003 0301 	and.w	r3, r3, #1
 8008456:	2b00      	cmp	r3, #0
 8008458:	d005      	beq.n	8008466 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800845e:	f043 0204 	orr.w	r2, r3, #4
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008466:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800846a:	f003 0308 	and.w	r3, r3, #8
 800846e:	2b00      	cmp	r3, #0
 8008470:	d011      	beq.n	8008496 <HAL_UART_IRQHandler+0x126>
 8008472:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008476:	f003 0320 	and.w	r3, r3, #32
 800847a:	2b00      	cmp	r3, #0
 800847c:	d105      	bne.n	800848a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800847e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008482:	f003 0301 	and.w	r3, r3, #1
 8008486:	2b00      	cmp	r3, #0
 8008488:	d005      	beq.n	8008496 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800848e:	f043 0208 	orr.w	r2, r3, #8
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800849a:	2b00      	cmp	r3, #0
 800849c:	f000 81ed 	beq.w	800887a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80084a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084a4:	f003 0320 	and.w	r3, r3, #32
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d008      	beq.n	80084be <HAL_UART_IRQHandler+0x14e>
 80084ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084b0:	f003 0320 	and.w	r3, r3, #32
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d002      	beq.n	80084be <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 fb92 	bl	8008be2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	695b      	ldr	r3, [r3, #20]
 80084c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084c8:	2b40      	cmp	r3, #64	; 0x40
 80084ca:	bf0c      	ite	eq
 80084cc:	2301      	moveq	r3, #1
 80084ce:	2300      	movne	r3, #0
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084da:	f003 0308 	and.w	r3, r3, #8
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d103      	bne.n	80084ea <HAL_UART_IRQHandler+0x17a>
 80084e2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d04f      	beq.n	800858a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f000 fa9a 	bl	8008a24 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	695b      	ldr	r3, [r3, #20]
 80084f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084fa:	2b40      	cmp	r3, #64	; 0x40
 80084fc:	d141      	bne.n	8008582 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	3314      	adds	r3, #20
 8008504:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008508:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800850c:	e853 3f00 	ldrex	r3, [r3]
 8008510:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008514:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008518:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800851c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	3314      	adds	r3, #20
 8008526:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800852a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800852e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008532:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008536:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800853a:	e841 2300 	strex	r3, r2, [r1]
 800853e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008542:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008546:	2b00      	cmp	r3, #0
 8008548:	d1d9      	bne.n	80084fe <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800854e:	2b00      	cmp	r3, #0
 8008550:	d013      	beq.n	800857a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008556:	4a7d      	ldr	r2, [pc, #500]	; (800874c <HAL_UART_IRQHandler+0x3dc>)
 8008558:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800855e:	4618      	mov	r0, r3
 8008560:	f7fb fcc9 	bl	8003ef6 <HAL_DMA_Abort_IT>
 8008564:	4603      	mov	r3, r0
 8008566:	2b00      	cmp	r3, #0
 8008568:	d016      	beq.n	8008598 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800856e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008574:	4610      	mov	r0, r2
 8008576:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008578:	e00e      	b.n	8008598 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800857a:	6878      	ldr	r0, [r7, #4]
 800857c:	f000 f990 	bl	80088a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008580:	e00a      	b.n	8008598 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f000 f98c 	bl	80088a0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008588:	e006      	b.n	8008598 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 f988 	bl	80088a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2200      	movs	r2, #0
 8008594:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008596:	e170      	b.n	800887a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008598:	bf00      	nop
    return;
 800859a:	e16e      	b.n	800887a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085a0:	2b01      	cmp	r3, #1
 80085a2:	f040 814a 	bne.w	800883a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80085a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80085aa:	f003 0310 	and.w	r3, r3, #16
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	f000 8143 	beq.w	800883a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80085b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80085b8:	f003 0310 	and.w	r3, r3, #16
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f000 813c 	beq.w	800883a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80085c2:	2300      	movs	r3, #0
 80085c4:	60bb      	str	r3, [r7, #8]
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	60bb      	str	r3, [r7, #8]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	685b      	ldr	r3, [r3, #4]
 80085d4:	60bb      	str	r3, [r7, #8]
 80085d6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	695b      	ldr	r3, [r3, #20]
 80085de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085e2:	2b40      	cmp	r3, #64	; 0x40
 80085e4:	f040 80b4 	bne.w	8008750 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	685b      	ldr	r3, [r3, #4]
 80085f0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80085f4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	f000 8140 	beq.w	800887e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008602:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008606:	429a      	cmp	r2, r3
 8008608:	f080 8139 	bcs.w	800887e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008612:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008618:	69db      	ldr	r3, [r3, #28]
 800861a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800861e:	f000 8088 	beq.w	8008732 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	330c      	adds	r3, #12
 8008628:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008630:	e853 3f00 	ldrex	r3, [r3]
 8008634:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008638:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800863c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008640:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	330c      	adds	r3, #12
 800864a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800864e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008652:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008656:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800865a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800865e:	e841 2300 	strex	r3, r2, [r1]
 8008662:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008666:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800866a:	2b00      	cmp	r3, #0
 800866c:	d1d9      	bne.n	8008622 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	3314      	adds	r3, #20
 8008674:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008676:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008678:	e853 3f00 	ldrex	r3, [r3]
 800867c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800867e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008680:	f023 0301 	bic.w	r3, r3, #1
 8008684:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	3314      	adds	r3, #20
 800868e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008692:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008696:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008698:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800869a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800869e:	e841 2300 	strex	r3, r2, [r1]
 80086a2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80086a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d1e1      	bne.n	800866e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	3314      	adds	r3, #20
 80086b0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80086b4:	e853 3f00 	ldrex	r3, [r3]
 80086b8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80086ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80086bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	3314      	adds	r3, #20
 80086ca:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80086ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80086d0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80086d4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80086d6:	e841 2300 	strex	r3, r2, [r1]
 80086da:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80086dc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1e3      	bne.n	80086aa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2220      	movs	r2, #32
 80086e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	2200      	movs	r2, #0
 80086ee:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	330c      	adds	r3, #12
 80086f6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086fa:	e853 3f00 	ldrex	r3, [r3]
 80086fe:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008700:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008702:	f023 0310 	bic.w	r3, r3, #16
 8008706:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	330c      	adds	r3, #12
 8008710:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008714:	65ba      	str	r2, [r7, #88]	; 0x58
 8008716:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008718:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800871a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800871c:	e841 2300 	strex	r3, r2, [r1]
 8008720:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008722:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008724:	2b00      	cmp	r3, #0
 8008726:	d1e3      	bne.n	80086f0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800872c:	4618      	mov	r0, r3
 800872e:	f7fb fb72 	bl	8003e16 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800873a:	b29b      	uxth	r3, r3
 800873c:	1ad3      	subs	r3, r2, r3
 800873e:	b29b      	uxth	r3, r3
 8008740:	4619      	mov	r1, r3
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 f8b6 	bl	80088b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008748:	e099      	b.n	800887e <HAL_UART_IRQHandler+0x50e>
 800874a:	bf00      	nop
 800874c:	08008aeb 	.word	0x08008aeb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008758:	b29b      	uxth	r3, r3
 800875a:	1ad3      	subs	r3, r2, r3
 800875c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008764:	b29b      	uxth	r3, r3
 8008766:	2b00      	cmp	r3, #0
 8008768:	f000 808b 	beq.w	8008882 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800876c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008770:	2b00      	cmp	r3, #0
 8008772:	f000 8086 	beq.w	8008882 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	681b      	ldr	r3, [r3, #0]
 800877a:	330c      	adds	r3, #12
 800877c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800877e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008780:	e853 3f00 	ldrex	r3, [r3]
 8008784:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008786:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008788:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800878c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	330c      	adds	r3, #12
 8008796:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800879a:	647a      	str	r2, [r7, #68]	; 0x44
 800879c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80087a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80087a2:	e841 2300 	strex	r3, r2, [r1]
 80087a6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80087a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d1e3      	bne.n	8008776 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	3314      	adds	r3, #20
 80087b4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087b8:	e853 3f00 	ldrex	r3, [r3]
 80087bc:	623b      	str	r3, [r7, #32]
   return(result);
 80087be:	6a3b      	ldr	r3, [r7, #32]
 80087c0:	f023 0301 	bic.w	r3, r3, #1
 80087c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3314      	adds	r3, #20
 80087ce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80087d2:	633a      	str	r2, [r7, #48]	; 0x30
 80087d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80087d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80087da:	e841 2300 	strex	r3, r2, [r1]
 80087de:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80087e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	d1e3      	bne.n	80087ae <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	2220      	movs	r2, #32
 80087ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	330c      	adds	r3, #12
 80087fa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087fc:	693b      	ldr	r3, [r7, #16]
 80087fe:	e853 3f00 	ldrex	r3, [r3]
 8008802:	60fb      	str	r3, [r7, #12]
   return(result);
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f023 0310 	bic.w	r3, r3, #16
 800880a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	330c      	adds	r3, #12
 8008814:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008818:	61fa      	str	r2, [r7, #28]
 800881a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800881c:	69b9      	ldr	r1, [r7, #24]
 800881e:	69fa      	ldr	r2, [r7, #28]
 8008820:	e841 2300 	strex	r3, r2, [r1]
 8008824:	617b      	str	r3, [r7, #20]
   return(result);
 8008826:	697b      	ldr	r3, [r7, #20]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d1e3      	bne.n	80087f4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800882c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008830:	4619      	mov	r1, r3
 8008832:	6878      	ldr	r0, [r7, #4]
 8008834:	f000 f83e 	bl	80088b4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008838:	e023      	b.n	8008882 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800883a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800883e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008842:	2b00      	cmp	r3, #0
 8008844:	d009      	beq.n	800885a <HAL_UART_IRQHandler+0x4ea>
 8008846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800884a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800884e:	2b00      	cmp	r3, #0
 8008850:	d003      	beq.n	800885a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008852:	6878      	ldr	r0, [r7, #4]
 8008854:	f000 f95d 	bl	8008b12 <UART_Transmit_IT>
    return;
 8008858:	e014      	b.n	8008884 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800885a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800885e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008862:	2b00      	cmp	r3, #0
 8008864:	d00e      	beq.n	8008884 <HAL_UART_IRQHandler+0x514>
 8008866:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800886a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800886e:	2b00      	cmp	r3, #0
 8008870:	d008      	beq.n	8008884 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008872:	6878      	ldr	r0, [r7, #4]
 8008874:	f000 f99d 	bl	8008bb2 <UART_EndTransmit_IT>
    return;
 8008878:	e004      	b.n	8008884 <HAL_UART_IRQHandler+0x514>
    return;
 800887a:	bf00      	nop
 800887c:	e002      	b.n	8008884 <HAL_UART_IRQHandler+0x514>
      return;
 800887e:	bf00      	nop
 8008880:	e000      	b.n	8008884 <HAL_UART_IRQHandler+0x514>
      return;
 8008882:	bf00      	nop
  }
}
 8008884:	37e8      	adds	r7, #232	; 0xe8
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop

0800888c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800888c:	b480      	push	{r7}
 800888e:	b083      	sub	sp, #12
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008894:	bf00      	nop
 8008896:	370c      	adds	r7, #12
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr

080088a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088a0:	b480      	push	{r7}
 80088a2:	b083      	sub	sp, #12
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80088a8:	bf00      	nop
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b083      	sub	sp, #12
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	460b      	mov	r3, r1
 80088be:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80088c0:	bf00      	nop
 80088c2:	370c      	adds	r7, #12
 80088c4:	46bd      	mov	sp, r7
 80088c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088ca:	4770      	bx	lr

080088cc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b090      	sub	sp, #64	; 0x40
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	60f8      	str	r0, [r7, #12]
 80088d4:	60b9      	str	r1, [r7, #8]
 80088d6:	603b      	str	r3, [r7, #0]
 80088d8:	4613      	mov	r3, r2
 80088da:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80088dc:	e050      	b.n	8008980 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088e4:	d04c      	beq.n	8008980 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80088e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d007      	beq.n	80088fc <UART_WaitOnFlagUntilTimeout+0x30>
 80088ec:	f7fb f952 	bl	8003b94 <HAL_GetTick>
 80088f0:	4602      	mov	r2, r0
 80088f2:	683b      	ldr	r3, [r7, #0]
 80088f4:	1ad3      	subs	r3, r2, r3
 80088f6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80088f8:	429a      	cmp	r2, r3
 80088fa:	d241      	bcs.n	8008980 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	330c      	adds	r3, #12
 8008902:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008904:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008906:	e853 3f00 	ldrex	r3, [r3]
 800890a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800890c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800890e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008912:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	330c      	adds	r3, #12
 800891a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800891c:	637a      	str	r2, [r7, #52]	; 0x34
 800891e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008920:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008922:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008924:	e841 2300 	strex	r3, r2, [r1]
 8008928:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800892a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800892c:	2b00      	cmp	r3, #0
 800892e:	d1e5      	bne.n	80088fc <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	3314      	adds	r3, #20
 8008936:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	e853 3f00 	ldrex	r3, [r3]
 800893e:	613b      	str	r3, [r7, #16]
   return(result);
 8008940:	693b      	ldr	r3, [r7, #16]
 8008942:	f023 0301 	bic.w	r3, r3, #1
 8008946:	63bb      	str	r3, [r7, #56]	; 0x38
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	3314      	adds	r3, #20
 800894e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008950:	623a      	str	r2, [r7, #32]
 8008952:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008954:	69f9      	ldr	r1, [r7, #28]
 8008956:	6a3a      	ldr	r2, [r7, #32]
 8008958:	e841 2300 	strex	r3, r2, [r1]
 800895c:	61bb      	str	r3, [r7, #24]
   return(result);
 800895e:	69bb      	ldr	r3, [r7, #24]
 8008960:	2b00      	cmp	r3, #0
 8008962:	d1e5      	bne.n	8008930 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	2220      	movs	r2, #32
 8008968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	2220      	movs	r2, #32
 8008970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	2200      	movs	r2, #0
 8008978:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800897c:	2303      	movs	r3, #3
 800897e:	e00f      	b.n	80089a0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	4013      	ands	r3, r2
 800898a:	68ba      	ldr	r2, [r7, #8]
 800898c:	429a      	cmp	r2, r3
 800898e:	bf0c      	ite	eq
 8008990:	2301      	moveq	r3, #1
 8008992:	2300      	movne	r3, #0
 8008994:	b2db      	uxtb	r3, r3
 8008996:	461a      	mov	r2, r3
 8008998:	79fb      	ldrb	r3, [r7, #7]
 800899a:	429a      	cmp	r2, r3
 800899c:	d09f      	beq.n	80088de <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800899e:	2300      	movs	r3, #0
}
 80089a0:	4618      	mov	r0, r3
 80089a2:	3740      	adds	r7, #64	; 0x40
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089a8:	b480      	push	{r7}
 80089aa:	b085      	sub	sp, #20
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	60f8      	str	r0, [r7, #12]
 80089b0:	60b9      	str	r1, [r7, #8]
 80089b2:	4613      	mov	r3, r2
 80089b4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	68ba      	ldr	r2, [r7, #8]
 80089ba:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	88fa      	ldrh	r2, [r7, #6]
 80089c0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	88fa      	ldrh	r2, [r7, #6]
 80089c6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2222      	movs	r2, #34	; 0x22
 80089d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2200      	movs	r2, #0
 80089da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	691b      	ldr	r3, [r3, #16]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d007      	beq.n	80089f6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	68da      	ldr	r2, [r3, #12]
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80089f4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	695a      	ldr	r2, [r3, #20]
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f042 0201 	orr.w	r2, r2, #1
 8008a04:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	68da      	ldr	r2, [r3, #12]
 8008a0c:	68fb      	ldr	r3, [r7, #12]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f042 0220 	orr.w	r2, r2, #32
 8008a14:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008a16:	2300      	movs	r3, #0
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3714      	adds	r7, #20
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr

08008a24 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008a24:	b480      	push	{r7}
 8008a26:	b095      	sub	sp, #84	; 0x54
 8008a28:	af00      	add	r7, sp, #0
 8008a2a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	330c      	adds	r3, #12
 8008a32:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a36:	e853 3f00 	ldrex	r3, [r3]
 8008a3a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008a3e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008a42:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	330c      	adds	r3, #12
 8008a4a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a4c:	643a      	str	r2, [r7, #64]	; 0x40
 8008a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a50:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008a52:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a54:	e841 2300 	strex	r3, r2, [r1]
 8008a58:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008a5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d1e5      	bne.n	8008a2c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	3314      	adds	r3, #20
 8008a66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a68:	6a3b      	ldr	r3, [r7, #32]
 8008a6a:	e853 3f00 	ldrex	r3, [r3]
 8008a6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a70:	69fb      	ldr	r3, [r7, #28]
 8008a72:	f023 0301 	bic.w	r3, r3, #1
 8008a76:	64bb      	str	r3, [r7, #72]	; 0x48
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	3314      	adds	r3, #20
 8008a7e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008a80:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008a82:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008a88:	e841 2300 	strex	r3, r2, [r1]
 8008a8c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d1e5      	bne.n	8008a60 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	d119      	bne.n	8008ad0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	330c      	adds	r3, #12
 8008aa2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	e853 3f00 	ldrex	r3, [r3]
 8008aaa:	60bb      	str	r3, [r7, #8]
   return(result);
 8008aac:	68bb      	ldr	r3, [r7, #8]
 8008aae:	f023 0310 	bic.w	r3, r3, #16
 8008ab2:	647b      	str	r3, [r7, #68]	; 0x44
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	330c      	adds	r3, #12
 8008aba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008abc:	61ba      	str	r2, [r7, #24]
 8008abe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac0:	6979      	ldr	r1, [r7, #20]
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	e841 2300 	strex	r3, r2, [r1]
 8008ac8:	613b      	str	r3, [r7, #16]
   return(result);
 8008aca:	693b      	ldr	r3, [r7, #16]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d1e5      	bne.n	8008a9c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2220      	movs	r2, #32
 8008ad4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	2200      	movs	r2, #0
 8008adc:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008ade:	bf00      	nop
 8008ae0:	3754      	adds	r7, #84	; 0x54
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae8:	4770      	bx	lr

08008aea <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b084      	sub	sp, #16
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2200      	movs	r2, #0
 8008afc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008b04:	68f8      	ldr	r0, [r7, #12]
 8008b06:	f7ff fecb 	bl	80088a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b0a:	bf00      	nop
 8008b0c:	3710      	adds	r7, #16
 8008b0e:	46bd      	mov	sp, r7
 8008b10:	bd80      	pop	{r7, pc}

08008b12 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008b12:	b480      	push	{r7}
 8008b14:	b085      	sub	sp, #20
 8008b16:	af00      	add	r7, sp, #0
 8008b18:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b20:	b2db      	uxtb	r3, r3
 8008b22:	2b21      	cmp	r3, #33	; 0x21
 8008b24:	d13e      	bne.n	8008ba4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	689b      	ldr	r3, [r3, #8]
 8008b2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b2e:	d114      	bne.n	8008b5a <UART_Transmit_IT+0x48>
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	691b      	ldr	r3, [r3, #16]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d110      	bne.n	8008b5a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	6a1b      	ldr	r3, [r3, #32]
 8008b3c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	881b      	ldrh	r3, [r3, #0]
 8008b42:	461a      	mov	r2, r3
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b4c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	6a1b      	ldr	r3, [r3, #32]
 8008b52:	1c9a      	adds	r2, r3, #2
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	621a      	str	r2, [r3, #32]
 8008b58:	e008      	b.n	8008b6c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6a1b      	ldr	r3, [r3, #32]
 8008b5e:	1c59      	adds	r1, r3, #1
 8008b60:	687a      	ldr	r2, [r7, #4]
 8008b62:	6211      	str	r1, [r2, #32]
 8008b64:	781a      	ldrb	r2, [r3, #0]
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008b70:	b29b      	uxth	r3, r3
 8008b72:	3b01      	subs	r3, #1
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	687a      	ldr	r2, [r7, #4]
 8008b78:	4619      	mov	r1, r3
 8008b7a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d10f      	bne.n	8008ba0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	68da      	ldr	r2, [r3, #12]
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b8e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	68da      	ldr	r2, [r3, #12]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008b9e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	e000      	b.n	8008ba6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008ba4:	2302      	movs	r3, #2
  }
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3714      	adds	r7, #20
 8008baa:	46bd      	mov	sp, r7
 8008bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb0:	4770      	bx	lr

08008bb2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008bb2:	b580      	push	{r7, lr}
 8008bb4:	b082      	sub	sp, #8
 8008bb6:	af00      	add	r7, sp, #0
 8008bb8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68da      	ldr	r2, [r3, #12]
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008bc8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2220      	movs	r2, #32
 8008bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008bd2:	6878      	ldr	r0, [r7, #4]
 8008bd4:	f7ff fe5a 	bl	800888c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008bd8:	2300      	movs	r3, #0
}
 8008bda:	4618      	mov	r0, r3
 8008bdc:	3708      	adds	r7, #8
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b08c      	sub	sp, #48	; 0x30
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008bf0:	b2db      	uxtb	r3, r3
 8008bf2:	2b22      	cmp	r3, #34	; 0x22
 8008bf4:	f040 80ab 	bne.w	8008d4e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c00:	d117      	bne.n	8008c32 <UART_Receive_IT+0x50>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	691b      	ldr	r3, [r3, #16]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d113      	bne.n	8008c32 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c12:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	b29b      	uxth	r3, r3
 8008c1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008c20:	b29a      	uxth	r2, r3
 8008c22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c24:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c2a:	1c9a      	adds	r2, r3, #2
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	629a      	str	r2, [r3, #40]	; 0x28
 8008c30:	e026      	b.n	8008c80 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c36:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	689b      	ldr	r3, [r3, #8]
 8008c40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c44:	d007      	beq.n	8008c56 <UART_Receive_IT+0x74>
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	689b      	ldr	r3, [r3, #8]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d10a      	bne.n	8008c64 <UART_Receive_IT+0x82>
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	691b      	ldr	r3, [r3, #16]
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d106      	bne.n	8008c64 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	685b      	ldr	r3, [r3, #4]
 8008c5c:	b2da      	uxtb	r2, r3
 8008c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c60:	701a      	strb	r2, [r3, #0]
 8008c62:	e008      	b.n	8008c76 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	685b      	ldr	r3, [r3, #4]
 8008c6a:	b2db      	uxtb	r3, r3
 8008c6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008c70:	b2da      	uxtb	r2, r3
 8008c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c74:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008c7a:	1c5a      	adds	r2, r3, #1
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	3b01      	subs	r3, #1
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	687a      	ldr	r2, [r7, #4]
 8008c8c:	4619      	mov	r1, r3
 8008c8e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d15a      	bne.n	8008d4a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	68da      	ldr	r2, [r3, #12]
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f022 0220 	bic.w	r2, r2, #32
 8008ca2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68da      	ldr	r2, [r3, #12]
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008cb2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	695a      	ldr	r2, [r3, #20]
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f022 0201 	bic.w	r2, r2, #1
 8008cc2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2220      	movs	r2, #32
 8008cc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d135      	bne.n	8008d40 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	330c      	adds	r3, #12
 8008ce0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	e853 3f00 	ldrex	r3, [r3]
 8008ce8:	613b      	str	r3, [r7, #16]
   return(result);
 8008cea:	693b      	ldr	r3, [r7, #16]
 8008cec:	f023 0310 	bic.w	r3, r3, #16
 8008cf0:	627b      	str	r3, [r7, #36]	; 0x24
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	330c      	adds	r3, #12
 8008cf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008cfa:	623a      	str	r2, [r7, #32]
 8008cfc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cfe:	69f9      	ldr	r1, [r7, #28]
 8008d00:	6a3a      	ldr	r2, [r7, #32]
 8008d02:	e841 2300 	strex	r3, r2, [r1]
 8008d06:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d08:	69bb      	ldr	r3, [r7, #24]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d1e5      	bne.n	8008cda <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f003 0310 	and.w	r3, r3, #16
 8008d18:	2b10      	cmp	r3, #16
 8008d1a:	d10a      	bne.n	8008d32 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008d1c:	2300      	movs	r3, #0
 8008d1e:	60fb      	str	r3, [r7, #12]
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	60fb      	str	r3, [r7, #12]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	685b      	ldr	r3, [r3, #4]
 8008d2e:	60fb      	str	r3, [r7, #12]
 8008d30:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008d36:	4619      	mov	r1, r3
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f7ff fdbb 	bl	80088b4 <HAL_UARTEx_RxEventCallback>
 8008d3e:	e002      	b.n	8008d46 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f7fa f9f9 	bl	8003138 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008d46:	2300      	movs	r3, #0
 8008d48:	e002      	b.n	8008d50 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	e000      	b.n	8008d50 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8008d4e:	2302      	movs	r3, #2
  }
}
 8008d50:	4618      	mov	r0, r3
 8008d52:	3730      	adds	r7, #48	; 0x30
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}

08008d58 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008d58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008d5c:	b0c0      	sub	sp, #256	; 0x100
 8008d5e:	af00      	add	r7, sp, #0
 8008d60:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	691b      	ldr	r3, [r3, #16]
 8008d6c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8008d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d74:	68d9      	ldr	r1, [r3, #12]
 8008d76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	ea40 0301 	orr.w	r3, r0, r1
 8008d80:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008d82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d86:	689a      	ldr	r2, [r3, #8]
 8008d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	431a      	orrs	r2, r3
 8008d90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d94:	695b      	ldr	r3, [r3, #20]
 8008d96:	431a      	orrs	r2, r3
 8008d98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008d9c:	69db      	ldr	r3, [r3, #28]
 8008d9e:	4313      	orrs	r3, r2
 8008da0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008da4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	68db      	ldr	r3, [r3, #12]
 8008dac:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8008db0:	f021 010c 	bic.w	r1, r1, #12
 8008db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008db8:	681a      	ldr	r2, [r3, #0]
 8008dba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008dbe:	430b      	orrs	r3, r1
 8008dc0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008dc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	695b      	ldr	r3, [r3, #20]
 8008dca:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8008dce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dd2:	6999      	ldr	r1, [r3, #24]
 8008dd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008dd8:	681a      	ldr	r2, [r3, #0]
 8008dda:	ea40 0301 	orr.w	r3, r0, r1
 8008dde:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008de0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	4b8f      	ldr	r3, [pc, #572]	; (8009024 <UART_SetConfig+0x2cc>)
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d005      	beq.n	8008df8 <UART_SetConfig+0xa0>
 8008dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008df0:	681a      	ldr	r2, [r3, #0]
 8008df2:	4b8d      	ldr	r3, [pc, #564]	; (8009028 <UART_SetConfig+0x2d0>)
 8008df4:	429a      	cmp	r2, r3
 8008df6:	d104      	bne.n	8008e02 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008df8:	f7fd f80e 	bl	8005e18 <HAL_RCC_GetPCLK2Freq>
 8008dfc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8008e00:	e003      	b.n	8008e0a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008e02:	f7fc fff5 	bl	8005df0 <HAL_RCC_GetPCLK1Freq>
 8008e06:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e0a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e0e:	69db      	ldr	r3, [r3, #28]
 8008e10:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e14:	f040 810c 	bne.w	8009030 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008e18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008e1c:	2200      	movs	r2, #0
 8008e1e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008e22:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008e26:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008e2a:	4622      	mov	r2, r4
 8008e2c:	462b      	mov	r3, r5
 8008e2e:	1891      	adds	r1, r2, r2
 8008e30:	65b9      	str	r1, [r7, #88]	; 0x58
 8008e32:	415b      	adcs	r3, r3
 8008e34:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008e36:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008e3a:	4621      	mov	r1, r4
 8008e3c:	eb12 0801 	adds.w	r8, r2, r1
 8008e40:	4629      	mov	r1, r5
 8008e42:	eb43 0901 	adc.w	r9, r3, r1
 8008e46:	f04f 0200 	mov.w	r2, #0
 8008e4a:	f04f 0300 	mov.w	r3, #0
 8008e4e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008e52:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008e56:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008e5a:	4690      	mov	r8, r2
 8008e5c:	4699      	mov	r9, r3
 8008e5e:	4623      	mov	r3, r4
 8008e60:	eb18 0303 	adds.w	r3, r8, r3
 8008e64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008e68:	462b      	mov	r3, r5
 8008e6a:	eb49 0303 	adc.w	r3, r9, r3
 8008e6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008e76:	685b      	ldr	r3, [r3, #4]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008e7e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008e82:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008e86:	460b      	mov	r3, r1
 8008e88:	18db      	adds	r3, r3, r3
 8008e8a:	653b      	str	r3, [r7, #80]	; 0x50
 8008e8c:	4613      	mov	r3, r2
 8008e8e:	eb42 0303 	adc.w	r3, r2, r3
 8008e92:	657b      	str	r3, [r7, #84]	; 0x54
 8008e94:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008e98:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008e9c:	f7f7 fdee 	bl	8000a7c <__aeabi_uldivmod>
 8008ea0:	4602      	mov	r2, r0
 8008ea2:	460b      	mov	r3, r1
 8008ea4:	4b61      	ldr	r3, [pc, #388]	; (800902c <UART_SetConfig+0x2d4>)
 8008ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8008eaa:	095b      	lsrs	r3, r3, #5
 8008eac:	011c      	lsls	r4, r3, #4
 8008eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008eb2:	2200      	movs	r2, #0
 8008eb4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008eb8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008ebc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008ec0:	4642      	mov	r2, r8
 8008ec2:	464b      	mov	r3, r9
 8008ec4:	1891      	adds	r1, r2, r2
 8008ec6:	64b9      	str	r1, [r7, #72]	; 0x48
 8008ec8:	415b      	adcs	r3, r3
 8008eca:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008ecc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008ed0:	4641      	mov	r1, r8
 8008ed2:	eb12 0a01 	adds.w	sl, r2, r1
 8008ed6:	4649      	mov	r1, r9
 8008ed8:	eb43 0b01 	adc.w	fp, r3, r1
 8008edc:	f04f 0200 	mov.w	r2, #0
 8008ee0:	f04f 0300 	mov.w	r3, #0
 8008ee4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008ee8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008eec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008ef0:	4692      	mov	sl, r2
 8008ef2:	469b      	mov	fp, r3
 8008ef4:	4643      	mov	r3, r8
 8008ef6:	eb1a 0303 	adds.w	r3, sl, r3
 8008efa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008efe:	464b      	mov	r3, r9
 8008f00:	eb4b 0303 	adc.w	r3, fp, r3
 8008f04:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008f08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008f0c:	685b      	ldr	r3, [r3, #4]
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008f14:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008f18:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	18db      	adds	r3, r3, r3
 8008f20:	643b      	str	r3, [r7, #64]	; 0x40
 8008f22:	4613      	mov	r3, r2
 8008f24:	eb42 0303 	adc.w	r3, r2, r3
 8008f28:	647b      	str	r3, [r7, #68]	; 0x44
 8008f2a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008f2e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008f32:	f7f7 fda3 	bl	8000a7c <__aeabi_uldivmod>
 8008f36:	4602      	mov	r2, r0
 8008f38:	460b      	mov	r3, r1
 8008f3a:	4611      	mov	r1, r2
 8008f3c:	4b3b      	ldr	r3, [pc, #236]	; (800902c <UART_SetConfig+0x2d4>)
 8008f3e:	fba3 2301 	umull	r2, r3, r3, r1
 8008f42:	095b      	lsrs	r3, r3, #5
 8008f44:	2264      	movs	r2, #100	; 0x64
 8008f46:	fb02 f303 	mul.w	r3, r2, r3
 8008f4a:	1acb      	subs	r3, r1, r3
 8008f4c:	00db      	lsls	r3, r3, #3
 8008f4e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008f52:	4b36      	ldr	r3, [pc, #216]	; (800902c <UART_SetConfig+0x2d4>)
 8008f54:	fba3 2302 	umull	r2, r3, r3, r2
 8008f58:	095b      	lsrs	r3, r3, #5
 8008f5a:	005b      	lsls	r3, r3, #1
 8008f5c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008f60:	441c      	add	r4, r3
 8008f62:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008f66:	2200      	movs	r2, #0
 8008f68:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008f6c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008f70:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008f74:	4642      	mov	r2, r8
 8008f76:	464b      	mov	r3, r9
 8008f78:	1891      	adds	r1, r2, r2
 8008f7a:	63b9      	str	r1, [r7, #56]	; 0x38
 8008f7c:	415b      	adcs	r3, r3
 8008f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008f80:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008f84:	4641      	mov	r1, r8
 8008f86:	1851      	adds	r1, r2, r1
 8008f88:	6339      	str	r1, [r7, #48]	; 0x30
 8008f8a:	4649      	mov	r1, r9
 8008f8c:	414b      	adcs	r3, r1
 8008f8e:	637b      	str	r3, [r7, #52]	; 0x34
 8008f90:	f04f 0200 	mov.w	r2, #0
 8008f94:	f04f 0300 	mov.w	r3, #0
 8008f98:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008f9c:	4659      	mov	r1, fp
 8008f9e:	00cb      	lsls	r3, r1, #3
 8008fa0:	4651      	mov	r1, sl
 8008fa2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008fa6:	4651      	mov	r1, sl
 8008fa8:	00ca      	lsls	r2, r1, #3
 8008faa:	4610      	mov	r0, r2
 8008fac:	4619      	mov	r1, r3
 8008fae:	4603      	mov	r3, r0
 8008fb0:	4642      	mov	r2, r8
 8008fb2:	189b      	adds	r3, r3, r2
 8008fb4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008fb8:	464b      	mov	r3, r9
 8008fba:	460a      	mov	r2, r1
 8008fbc:	eb42 0303 	adc.w	r3, r2, r3
 8008fc0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008fd0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008fd4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008fd8:	460b      	mov	r3, r1
 8008fda:	18db      	adds	r3, r3, r3
 8008fdc:	62bb      	str	r3, [r7, #40]	; 0x28
 8008fde:	4613      	mov	r3, r2
 8008fe0:	eb42 0303 	adc.w	r3, r2, r3
 8008fe4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008fe6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008fea:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008fee:	f7f7 fd45 	bl	8000a7c <__aeabi_uldivmod>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	460b      	mov	r3, r1
 8008ff6:	4b0d      	ldr	r3, [pc, #52]	; (800902c <UART_SetConfig+0x2d4>)
 8008ff8:	fba3 1302 	umull	r1, r3, r3, r2
 8008ffc:	095b      	lsrs	r3, r3, #5
 8008ffe:	2164      	movs	r1, #100	; 0x64
 8009000:	fb01 f303 	mul.w	r3, r1, r3
 8009004:	1ad3      	subs	r3, r2, r3
 8009006:	00db      	lsls	r3, r3, #3
 8009008:	3332      	adds	r3, #50	; 0x32
 800900a:	4a08      	ldr	r2, [pc, #32]	; (800902c <UART_SetConfig+0x2d4>)
 800900c:	fba2 2303 	umull	r2, r3, r2, r3
 8009010:	095b      	lsrs	r3, r3, #5
 8009012:	f003 0207 	and.w	r2, r3, #7
 8009016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4422      	add	r2, r4
 800901e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009020:	e105      	b.n	800922e <UART_SetConfig+0x4d6>
 8009022:	bf00      	nop
 8009024:	40011000 	.word	0x40011000
 8009028:	40011400 	.word	0x40011400
 800902c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009030:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009034:	2200      	movs	r2, #0
 8009036:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800903a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800903e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009042:	4642      	mov	r2, r8
 8009044:	464b      	mov	r3, r9
 8009046:	1891      	adds	r1, r2, r2
 8009048:	6239      	str	r1, [r7, #32]
 800904a:	415b      	adcs	r3, r3
 800904c:	627b      	str	r3, [r7, #36]	; 0x24
 800904e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009052:	4641      	mov	r1, r8
 8009054:	1854      	adds	r4, r2, r1
 8009056:	4649      	mov	r1, r9
 8009058:	eb43 0501 	adc.w	r5, r3, r1
 800905c:	f04f 0200 	mov.w	r2, #0
 8009060:	f04f 0300 	mov.w	r3, #0
 8009064:	00eb      	lsls	r3, r5, #3
 8009066:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800906a:	00e2      	lsls	r2, r4, #3
 800906c:	4614      	mov	r4, r2
 800906e:	461d      	mov	r5, r3
 8009070:	4643      	mov	r3, r8
 8009072:	18e3      	adds	r3, r4, r3
 8009074:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009078:	464b      	mov	r3, r9
 800907a:	eb45 0303 	adc.w	r3, r5, r3
 800907e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009086:	685b      	ldr	r3, [r3, #4]
 8009088:	2200      	movs	r2, #0
 800908a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800908e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009092:	f04f 0200 	mov.w	r2, #0
 8009096:	f04f 0300 	mov.w	r3, #0
 800909a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800909e:	4629      	mov	r1, r5
 80090a0:	008b      	lsls	r3, r1, #2
 80090a2:	4621      	mov	r1, r4
 80090a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80090a8:	4621      	mov	r1, r4
 80090aa:	008a      	lsls	r2, r1, #2
 80090ac:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80090b0:	f7f7 fce4 	bl	8000a7c <__aeabi_uldivmod>
 80090b4:	4602      	mov	r2, r0
 80090b6:	460b      	mov	r3, r1
 80090b8:	4b60      	ldr	r3, [pc, #384]	; (800923c <UART_SetConfig+0x4e4>)
 80090ba:	fba3 2302 	umull	r2, r3, r3, r2
 80090be:	095b      	lsrs	r3, r3, #5
 80090c0:	011c      	lsls	r4, r3, #4
 80090c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80090c6:	2200      	movs	r2, #0
 80090c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80090cc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80090d0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80090d4:	4642      	mov	r2, r8
 80090d6:	464b      	mov	r3, r9
 80090d8:	1891      	adds	r1, r2, r2
 80090da:	61b9      	str	r1, [r7, #24]
 80090dc:	415b      	adcs	r3, r3
 80090de:	61fb      	str	r3, [r7, #28]
 80090e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80090e4:	4641      	mov	r1, r8
 80090e6:	1851      	adds	r1, r2, r1
 80090e8:	6139      	str	r1, [r7, #16]
 80090ea:	4649      	mov	r1, r9
 80090ec:	414b      	adcs	r3, r1
 80090ee:	617b      	str	r3, [r7, #20]
 80090f0:	f04f 0200 	mov.w	r2, #0
 80090f4:	f04f 0300 	mov.w	r3, #0
 80090f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80090fc:	4659      	mov	r1, fp
 80090fe:	00cb      	lsls	r3, r1, #3
 8009100:	4651      	mov	r1, sl
 8009102:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009106:	4651      	mov	r1, sl
 8009108:	00ca      	lsls	r2, r1, #3
 800910a:	4610      	mov	r0, r2
 800910c:	4619      	mov	r1, r3
 800910e:	4603      	mov	r3, r0
 8009110:	4642      	mov	r2, r8
 8009112:	189b      	adds	r3, r3, r2
 8009114:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009118:	464b      	mov	r3, r9
 800911a:	460a      	mov	r2, r1
 800911c:	eb42 0303 	adc.w	r3, r2, r3
 8009120:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009124:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009128:	685b      	ldr	r3, [r3, #4]
 800912a:	2200      	movs	r2, #0
 800912c:	67bb      	str	r3, [r7, #120]	; 0x78
 800912e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009130:	f04f 0200 	mov.w	r2, #0
 8009134:	f04f 0300 	mov.w	r3, #0
 8009138:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800913c:	4649      	mov	r1, r9
 800913e:	008b      	lsls	r3, r1, #2
 8009140:	4641      	mov	r1, r8
 8009142:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009146:	4641      	mov	r1, r8
 8009148:	008a      	lsls	r2, r1, #2
 800914a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800914e:	f7f7 fc95 	bl	8000a7c <__aeabi_uldivmod>
 8009152:	4602      	mov	r2, r0
 8009154:	460b      	mov	r3, r1
 8009156:	4b39      	ldr	r3, [pc, #228]	; (800923c <UART_SetConfig+0x4e4>)
 8009158:	fba3 1302 	umull	r1, r3, r3, r2
 800915c:	095b      	lsrs	r3, r3, #5
 800915e:	2164      	movs	r1, #100	; 0x64
 8009160:	fb01 f303 	mul.w	r3, r1, r3
 8009164:	1ad3      	subs	r3, r2, r3
 8009166:	011b      	lsls	r3, r3, #4
 8009168:	3332      	adds	r3, #50	; 0x32
 800916a:	4a34      	ldr	r2, [pc, #208]	; (800923c <UART_SetConfig+0x4e4>)
 800916c:	fba2 2303 	umull	r2, r3, r2, r3
 8009170:	095b      	lsrs	r3, r3, #5
 8009172:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009176:	441c      	add	r4, r3
 8009178:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800917c:	2200      	movs	r2, #0
 800917e:	673b      	str	r3, [r7, #112]	; 0x70
 8009180:	677a      	str	r2, [r7, #116]	; 0x74
 8009182:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8009186:	4642      	mov	r2, r8
 8009188:	464b      	mov	r3, r9
 800918a:	1891      	adds	r1, r2, r2
 800918c:	60b9      	str	r1, [r7, #8]
 800918e:	415b      	adcs	r3, r3
 8009190:	60fb      	str	r3, [r7, #12]
 8009192:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009196:	4641      	mov	r1, r8
 8009198:	1851      	adds	r1, r2, r1
 800919a:	6039      	str	r1, [r7, #0]
 800919c:	4649      	mov	r1, r9
 800919e:	414b      	adcs	r3, r1
 80091a0:	607b      	str	r3, [r7, #4]
 80091a2:	f04f 0200 	mov.w	r2, #0
 80091a6:	f04f 0300 	mov.w	r3, #0
 80091aa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80091ae:	4659      	mov	r1, fp
 80091b0:	00cb      	lsls	r3, r1, #3
 80091b2:	4651      	mov	r1, sl
 80091b4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80091b8:	4651      	mov	r1, sl
 80091ba:	00ca      	lsls	r2, r1, #3
 80091bc:	4610      	mov	r0, r2
 80091be:	4619      	mov	r1, r3
 80091c0:	4603      	mov	r3, r0
 80091c2:	4642      	mov	r2, r8
 80091c4:	189b      	adds	r3, r3, r2
 80091c6:	66bb      	str	r3, [r7, #104]	; 0x68
 80091c8:	464b      	mov	r3, r9
 80091ca:	460a      	mov	r2, r1
 80091cc:	eb42 0303 	adc.w	r3, r2, r3
 80091d0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80091d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	2200      	movs	r2, #0
 80091da:	663b      	str	r3, [r7, #96]	; 0x60
 80091dc:	667a      	str	r2, [r7, #100]	; 0x64
 80091de:	f04f 0200 	mov.w	r2, #0
 80091e2:	f04f 0300 	mov.w	r3, #0
 80091e6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80091ea:	4649      	mov	r1, r9
 80091ec:	008b      	lsls	r3, r1, #2
 80091ee:	4641      	mov	r1, r8
 80091f0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80091f4:	4641      	mov	r1, r8
 80091f6:	008a      	lsls	r2, r1, #2
 80091f8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80091fc:	f7f7 fc3e 	bl	8000a7c <__aeabi_uldivmod>
 8009200:	4602      	mov	r2, r0
 8009202:	460b      	mov	r3, r1
 8009204:	4b0d      	ldr	r3, [pc, #52]	; (800923c <UART_SetConfig+0x4e4>)
 8009206:	fba3 1302 	umull	r1, r3, r3, r2
 800920a:	095b      	lsrs	r3, r3, #5
 800920c:	2164      	movs	r1, #100	; 0x64
 800920e:	fb01 f303 	mul.w	r3, r1, r3
 8009212:	1ad3      	subs	r3, r2, r3
 8009214:	011b      	lsls	r3, r3, #4
 8009216:	3332      	adds	r3, #50	; 0x32
 8009218:	4a08      	ldr	r2, [pc, #32]	; (800923c <UART_SetConfig+0x4e4>)
 800921a:	fba2 2303 	umull	r2, r3, r2, r3
 800921e:	095b      	lsrs	r3, r3, #5
 8009220:	f003 020f 	and.w	r2, r3, #15
 8009224:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4422      	add	r2, r4
 800922c:	609a      	str	r2, [r3, #8]
}
 800922e:	bf00      	nop
 8009230:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8009234:	46bd      	mov	sp, r7
 8009236:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800923a:	bf00      	nop
 800923c:	51eb851f 	.word	0x51eb851f

08009240 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009240:	b084      	sub	sp, #16
 8009242:	b580      	push	{r7, lr}
 8009244:	b084      	sub	sp, #16
 8009246:	af00      	add	r7, sp, #0
 8009248:	6078      	str	r0, [r7, #4]
 800924a:	f107 001c 	add.w	r0, r7, #28
 800924e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009252:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009254:	2b01      	cmp	r3, #1
 8009256:	d122      	bne.n	800929e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800925c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800926c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009270:	687a      	ldr	r2, [r7, #4]
 8009272:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	68db      	ldr	r3, [r3, #12]
 8009278:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009280:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009282:	2b01      	cmp	r3, #1
 8009284:	d105      	bne.n	8009292 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	68db      	ldr	r3, [r3, #12]
 800928a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009292:	6878      	ldr	r0, [r7, #4]
 8009294:	f000 faa2 	bl	80097dc <USB_CoreReset>
 8009298:	4603      	mov	r3, r0
 800929a:	73fb      	strb	r3, [r7, #15]
 800929c:	e01a      	b.n	80092d4 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	68db      	ldr	r3, [r3, #12]
 80092a2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 fa96 	bl	80097dc <USB_CoreReset>
 80092b0:	4603      	mov	r3, r0
 80092b2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80092b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d106      	bne.n	80092c8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092be:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	639a      	str	r2, [r3, #56]	; 0x38
 80092c6:	e005      	b.n	80092d4 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092cc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80092d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092d6:	2b01      	cmp	r3, #1
 80092d8:	d10b      	bne.n	80092f2 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	f043 0206 	orr.w	r2, r3, #6
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	f043 0220 	orr.w	r2, r3, #32
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80092f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3710      	adds	r7, #16
 80092f8:	46bd      	mov	sp, r7
 80092fa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80092fe:	b004      	add	sp, #16
 8009300:	4770      	bx	lr

08009302 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009302:	b480      	push	{r7}
 8009304:	b083      	sub	sp, #12
 8009306:	af00      	add	r7, sp, #0
 8009308:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	689b      	ldr	r3, [r3, #8]
 800930e:	f023 0201 	bic.w	r2, r3, #1
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009316:	2300      	movs	r3, #0
}
 8009318:	4618      	mov	r0, r3
 800931a:	370c      	adds	r7, #12
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr

08009324 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009330:	2300      	movs	r3, #0
 8009332:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	68db      	ldr	r3, [r3, #12]
 8009338:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009340:	78fb      	ldrb	r3, [r7, #3]
 8009342:	2b01      	cmp	r3, #1
 8009344:	d115      	bne.n	8009372 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	68db      	ldr	r3, [r3, #12]
 800934a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009352:	2001      	movs	r0, #1
 8009354:	f7fa fc2a 	bl	8003bac <HAL_Delay>
      ms++;
 8009358:	68fb      	ldr	r3, [r7, #12]
 800935a:	3301      	adds	r3, #1
 800935c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	f000 fa2e 	bl	80097c0 <USB_GetMode>
 8009364:	4603      	mov	r3, r0
 8009366:	2b01      	cmp	r3, #1
 8009368:	d01e      	beq.n	80093a8 <USB_SetCurrentMode+0x84>
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	2b31      	cmp	r3, #49	; 0x31
 800936e:	d9f0      	bls.n	8009352 <USB_SetCurrentMode+0x2e>
 8009370:	e01a      	b.n	80093a8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009372:	78fb      	ldrb	r3, [r7, #3]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d115      	bne.n	80093a4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	68db      	ldr	r3, [r3, #12]
 800937c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009384:	2001      	movs	r0, #1
 8009386:	f7fa fc11 	bl	8003bac <HAL_Delay>
      ms++;
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	3301      	adds	r3, #1
 800938e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 fa15 	bl	80097c0 <USB_GetMode>
 8009396:	4603      	mov	r3, r0
 8009398:	2b00      	cmp	r3, #0
 800939a:	d005      	beq.n	80093a8 <USB_SetCurrentMode+0x84>
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	2b31      	cmp	r3, #49	; 0x31
 80093a0:	d9f0      	bls.n	8009384 <USB_SetCurrentMode+0x60>
 80093a2:	e001      	b.n	80093a8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80093a4:	2301      	movs	r3, #1
 80093a6:	e005      	b.n	80093b4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	2b32      	cmp	r3, #50	; 0x32
 80093ac:	d101      	bne.n	80093b2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80093ae:	2301      	movs	r3, #1
 80093b0:	e000      	b.n	80093b4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80093b2:	2300      	movs	r3, #0
}
 80093b4:	4618      	mov	r0, r3
 80093b6:	3710      	adds	r7, #16
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80093bc:	b084      	sub	sp, #16
 80093be:	b580      	push	{r7, lr}
 80093c0:	b086      	sub	sp, #24
 80093c2:	af00      	add	r7, sp, #0
 80093c4:	6078      	str	r0, [r7, #4]
 80093c6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80093ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80093ce:	2300      	movs	r3, #0
 80093d0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80093d6:	2300      	movs	r3, #0
 80093d8:	613b      	str	r3, [r7, #16]
 80093da:	e009      	b.n	80093f0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80093dc:	687a      	ldr	r2, [r7, #4]
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	3340      	adds	r3, #64	; 0x40
 80093e2:	009b      	lsls	r3, r3, #2
 80093e4:	4413      	add	r3, r2
 80093e6:	2200      	movs	r2, #0
 80093e8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	3301      	adds	r3, #1
 80093ee:	613b      	str	r3, [r7, #16]
 80093f0:	693b      	ldr	r3, [r7, #16]
 80093f2:	2b0e      	cmp	r3, #14
 80093f4:	d9f2      	bls.n	80093dc <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80093f6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d11c      	bne.n	8009436 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009402:	685b      	ldr	r3, [r3, #4]
 8009404:	68fa      	ldr	r2, [r7, #12]
 8009406:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800940a:	f043 0302 	orr.w	r3, r3, #2
 800940e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009414:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009420:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800942c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	639a      	str	r2, [r3, #56]	; 0x38
 8009434:	e00b      	b.n	800944e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800943a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009446:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009454:	461a      	mov	r2, r3
 8009456:	2300      	movs	r3, #0
 8009458:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009460:	4619      	mov	r1, r3
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009468:	461a      	mov	r2, r3
 800946a:	680b      	ldr	r3, [r1, #0]
 800946c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800946e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009470:	2b01      	cmp	r3, #1
 8009472:	d10c      	bne.n	800948e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009476:	2b00      	cmp	r3, #0
 8009478:	d104      	bne.n	8009484 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800947a:	2100      	movs	r1, #0
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 f965 	bl	800974c <USB_SetDevSpeed>
 8009482:	e008      	b.n	8009496 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009484:	2101      	movs	r1, #1
 8009486:	6878      	ldr	r0, [r7, #4]
 8009488:	f000 f960 	bl	800974c <USB_SetDevSpeed>
 800948c:	e003      	b.n	8009496 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800948e:	2103      	movs	r1, #3
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 f95b 	bl	800974c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009496:	2110      	movs	r1, #16
 8009498:	6878      	ldr	r0, [r7, #4]
 800949a:	f000 f8f3 	bl	8009684 <USB_FlushTxFifo>
 800949e:	4603      	mov	r3, r0
 80094a0:	2b00      	cmp	r3, #0
 80094a2:	d001      	beq.n	80094a8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80094a4:	2301      	movs	r3, #1
 80094a6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 f91f 	bl	80096ec <USB_FlushRxFifo>
 80094ae:	4603      	mov	r3, r0
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d001      	beq.n	80094b8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80094b4:	2301      	movs	r3, #1
 80094b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094be:	461a      	mov	r2, r3
 80094c0:	2300      	movs	r3, #0
 80094c2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094ca:	461a      	mov	r2, r3
 80094cc:	2300      	movs	r3, #0
 80094ce:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094d6:	461a      	mov	r2, r3
 80094d8:	2300      	movs	r3, #0
 80094da:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094dc:	2300      	movs	r3, #0
 80094de:	613b      	str	r3, [r7, #16]
 80094e0:	e043      	b.n	800956a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	015a      	lsls	r2, r3, #5
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	4413      	add	r3, r2
 80094ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80094f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80094f8:	d118      	bne.n	800952c <USB_DevInit+0x170>
    {
      if (i == 0U)
 80094fa:	693b      	ldr	r3, [r7, #16]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d10a      	bne.n	8009516 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009500:	693b      	ldr	r3, [r7, #16]
 8009502:	015a      	lsls	r2, r3, #5
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	4413      	add	r3, r2
 8009508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800950c:	461a      	mov	r2, r3
 800950e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009512:	6013      	str	r3, [r2, #0]
 8009514:	e013      	b.n	800953e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009516:	693b      	ldr	r3, [r7, #16]
 8009518:	015a      	lsls	r2, r3, #5
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	4413      	add	r3, r2
 800951e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009522:	461a      	mov	r2, r3
 8009524:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009528:	6013      	str	r3, [r2, #0]
 800952a:	e008      	b.n	800953e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800952c:	693b      	ldr	r3, [r7, #16]
 800952e:	015a      	lsls	r2, r3, #5
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	4413      	add	r3, r2
 8009534:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009538:	461a      	mov	r2, r3
 800953a:	2300      	movs	r3, #0
 800953c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800953e:	693b      	ldr	r3, [r7, #16]
 8009540:	015a      	lsls	r2, r3, #5
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	4413      	add	r3, r2
 8009546:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800954a:	461a      	mov	r2, r3
 800954c:	2300      	movs	r3, #0
 800954e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009550:	693b      	ldr	r3, [r7, #16]
 8009552:	015a      	lsls	r2, r3, #5
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	4413      	add	r3, r2
 8009558:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800955c:	461a      	mov	r2, r3
 800955e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009562:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009564:	693b      	ldr	r3, [r7, #16]
 8009566:	3301      	adds	r3, #1
 8009568:	613b      	str	r3, [r7, #16]
 800956a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956c:	693a      	ldr	r2, [r7, #16]
 800956e:	429a      	cmp	r2, r3
 8009570:	d3b7      	bcc.n	80094e2 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009572:	2300      	movs	r3, #0
 8009574:	613b      	str	r3, [r7, #16]
 8009576:	e043      	b.n	8009600 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	015a      	lsls	r2, r3, #5
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	4413      	add	r3, r2
 8009580:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800958a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800958e:	d118      	bne.n	80095c2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009590:	693b      	ldr	r3, [r7, #16]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d10a      	bne.n	80095ac <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	015a      	lsls	r2, r3, #5
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	4413      	add	r3, r2
 800959e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095a2:	461a      	mov	r2, r3
 80095a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80095a8:	6013      	str	r3, [r2, #0]
 80095aa:	e013      	b.n	80095d4 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	015a      	lsls	r2, r3, #5
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	4413      	add	r3, r2
 80095b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095b8:	461a      	mov	r2, r3
 80095ba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80095be:	6013      	str	r3, [r2, #0]
 80095c0:	e008      	b.n	80095d4 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80095c2:	693b      	ldr	r3, [r7, #16]
 80095c4:	015a      	lsls	r2, r3, #5
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	4413      	add	r3, r2
 80095ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095ce:	461a      	mov	r2, r3
 80095d0:	2300      	movs	r3, #0
 80095d2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80095d4:	693b      	ldr	r3, [r7, #16]
 80095d6:	015a      	lsls	r2, r3, #5
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	4413      	add	r3, r2
 80095dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095e0:	461a      	mov	r2, r3
 80095e2:	2300      	movs	r3, #0
 80095e4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80095e6:	693b      	ldr	r3, [r7, #16]
 80095e8:	015a      	lsls	r2, r3, #5
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	4413      	add	r3, r2
 80095ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095f2:	461a      	mov	r2, r3
 80095f4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80095f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80095fa:	693b      	ldr	r3, [r7, #16]
 80095fc:	3301      	adds	r3, #1
 80095fe:	613b      	str	r3, [r7, #16]
 8009600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009602:	693a      	ldr	r2, [r7, #16]
 8009604:	429a      	cmp	r2, r3
 8009606:	d3b7      	bcc.n	8009578 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800960e:	691b      	ldr	r3, [r3, #16]
 8009610:	68fa      	ldr	r2, [r7, #12]
 8009612:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009616:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800961a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009628:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800962a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800962c:	2b00      	cmp	r3, #0
 800962e:	d105      	bne.n	800963c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	699b      	ldr	r3, [r3, #24]
 8009634:	f043 0210 	orr.w	r2, r3, #16
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	699a      	ldr	r2, [r3, #24]
 8009640:	4b0f      	ldr	r3, [pc, #60]	; (8009680 <USB_DevInit+0x2c4>)
 8009642:	4313      	orrs	r3, r2
 8009644:	687a      	ldr	r2, [r7, #4]
 8009646:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800964a:	2b00      	cmp	r3, #0
 800964c:	d005      	beq.n	800965a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	699b      	ldr	r3, [r3, #24]
 8009652:	f043 0208 	orr.w	r2, r3, #8
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800965a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800965c:	2b01      	cmp	r3, #1
 800965e:	d107      	bne.n	8009670 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	699b      	ldr	r3, [r3, #24]
 8009664:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009668:	f043 0304 	orr.w	r3, r3, #4
 800966c:	687a      	ldr	r2, [r7, #4]
 800966e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009670:	7dfb      	ldrb	r3, [r7, #23]
}
 8009672:	4618      	mov	r0, r3
 8009674:	3718      	adds	r7, #24
 8009676:	46bd      	mov	sp, r7
 8009678:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800967c:	b004      	add	sp, #16
 800967e:	4770      	bx	lr
 8009680:	803c3800 	.word	0x803c3800

08009684 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800968e:	2300      	movs	r3, #0
 8009690:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	3301      	adds	r3, #1
 8009696:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	4a13      	ldr	r2, [pc, #76]	; (80096e8 <USB_FlushTxFifo+0x64>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d901      	bls.n	80096a4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80096a0:	2303      	movs	r3, #3
 80096a2:	e01b      	b.n	80096dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	691b      	ldr	r3, [r3, #16]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	daf2      	bge.n	8009692 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80096ac:	2300      	movs	r3, #0
 80096ae:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80096b0:	683b      	ldr	r3, [r7, #0]
 80096b2:	019b      	lsls	r3, r3, #6
 80096b4:	f043 0220 	orr.w	r2, r3, #32
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	3301      	adds	r3, #1
 80096c0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	4a08      	ldr	r2, [pc, #32]	; (80096e8 <USB_FlushTxFifo+0x64>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d901      	bls.n	80096ce <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80096ca:	2303      	movs	r3, #3
 80096cc:	e006      	b.n	80096dc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	691b      	ldr	r3, [r3, #16]
 80096d2:	f003 0320 	and.w	r3, r3, #32
 80096d6:	2b20      	cmp	r3, #32
 80096d8:	d0f0      	beq.n	80096bc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80096da:	2300      	movs	r3, #0
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3714      	adds	r7, #20
 80096e0:	46bd      	mov	sp, r7
 80096e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e6:	4770      	bx	lr
 80096e8:	00030d40 	.word	0x00030d40

080096ec <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80096ec:	b480      	push	{r7}
 80096ee:	b085      	sub	sp, #20
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80096f4:	2300      	movs	r3, #0
 80096f6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	3301      	adds	r3, #1
 80096fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	4a11      	ldr	r2, [pc, #68]	; (8009748 <USB_FlushRxFifo+0x5c>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d901      	bls.n	800970a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009706:	2303      	movs	r3, #3
 8009708:	e018      	b.n	800973c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	691b      	ldr	r3, [r3, #16]
 800970e:	2b00      	cmp	r3, #0
 8009710:	daf2      	bge.n	80096f8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009712:	2300      	movs	r3, #0
 8009714:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	2210      	movs	r2, #16
 800971a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	3301      	adds	r3, #1
 8009720:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	4a08      	ldr	r2, [pc, #32]	; (8009748 <USB_FlushRxFifo+0x5c>)
 8009726:	4293      	cmp	r3, r2
 8009728:	d901      	bls.n	800972e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800972a:	2303      	movs	r3, #3
 800972c:	e006      	b.n	800973c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	f003 0310 	and.w	r3, r3, #16
 8009736:	2b10      	cmp	r3, #16
 8009738:	d0f0      	beq.n	800971c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800973a:	2300      	movs	r3, #0
}
 800973c:	4618      	mov	r0, r3
 800973e:	3714      	adds	r7, #20
 8009740:	46bd      	mov	sp, r7
 8009742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009746:	4770      	bx	lr
 8009748:	00030d40 	.word	0x00030d40

0800974c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800974c:	b480      	push	{r7}
 800974e:	b085      	sub	sp, #20
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	460b      	mov	r3, r1
 8009756:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009762:	681a      	ldr	r2, [r3, #0]
 8009764:	78fb      	ldrb	r3, [r7, #3]
 8009766:	68f9      	ldr	r1, [r7, #12]
 8009768:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800976c:	4313      	orrs	r3, r2
 800976e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009770:	2300      	movs	r3, #0
}
 8009772:	4618      	mov	r0, r3
 8009774:	3714      	adds	r7, #20
 8009776:	46bd      	mov	sp, r7
 8009778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800977c:	4770      	bx	lr

0800977e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800977e:	b480      	push	{r7}
 8009780:	b085      	sub	sp, #20
 8009782:	af00      	add	r7, sp, #0
 8009784:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	68fa      	ldr	r2, [r7, #12]
 8009794:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009798:	f023 0303 	bic.w	r3, r3, #3
 800979c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	68fa      	ldr	r2, [r7, #12]
 80097a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80097ac:	f043 0302 	orr.w	r3, r3, #2
 80097b0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80097b2:	2300      	movs	r3, #0
}
 80097b4:	4618      	mov	r0, r3
 80097b6:	3714      	adds	r7, #20
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr

080097c0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80097c0:	b480      	push	{r7}
 80097c2:	b083      	sub	sp, #12
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	695b      	ldr	r3, [r3, #20]
 80097cc:	f003 0301 	and.w	r3, r3, #1
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr

080097dc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80097dc:	b480      	push	{r7}
 80097de:	b085      	sub	sp, #20
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80097e4:	2300      	movs	r3, #0
 80097e6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	3301      	adds	r3, #1
 80097ec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	4a13      	ldr	r2, [pc, #76]	; (8009840 <USB_CoreReset+0x64>)
 80097f2:	4293      	cmp	r3, r2
 80097f4:	d901      	bls.n	80097fa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80097f6:	2303      	movs	r3, #3
 80097f8:	e01b      	b.n	8009832 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	691b      	ldr	r3, [r3, #16]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	daf2      	bge.n	80097e8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009802:	2300      	movs	r3, #0
 8009804:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	691b      	ldr	r3, [r3, #16]
 800980a:	f043 0201 	orr.w	r2, r3, #1
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	3301      	adds	r3, #1
 8009816:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	4a09      	ldr	r2, [pc, #36]	; (8009840 <USB_CoreReset+0x64>)
 800981c:	4293      	cmp	r3, r2
 800981e:	d901      	bls.n	8009824 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009820:	2303      	movs	r3, #3
 8009822:	e006      	b.n	8009832 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	691b      	ldr	r3, [r3, #16]
 8009828:	f003 0301 	and.w	r3, r3, #1
 800982c:	2b01      	cmp	r3, #1
 800982e:	d0f0      	beq.n	8009812 <USB_CoreReset+0x36>

  return HAL_OK;
 8009830:	2300      	movs	r3, #0
}
 8009832:	4618      	mov	r0, r3
 8009834:	3714      	adds	r7, #20
 8009836:	46bd      	mov	sp, r7
 8009838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983c:	4770      	bx	lr
 800983e:	bf00      	nop
 8009840:	00030d40 	.word	0x00030d40

08009844 <atoi>:
 8009844:	220a      	movs	r2, #10
 8009846:	2100      	movs	r1, #0
 8009848:	f000 b98a 	b.w	8009b60 <strtol>

0800984c <__errno>:
 800984c:	4b01      	ldr	r3, [pc, #4]	; (8009854 <__errno+0x8>)
 800984e:	6818      	ldr	r0, [r3, #0]
 8009850:	4770      	bx	lr
 8009852:	bf00      	nop
 8009854:	2000004c 	.word	0x2000004c

08009858 <__libc_init_array>:
 8009858:	b570      	push	{r4, r5, r6, lr}
 800985a:	4d0d      	ldr	r5, [pc, #52]	; (8009890 <__libc_init_array+0x38>)
 800985c:	4c0d      	ldr	r4, [pc, #52]	; (8009894 <__libc_init_array+0x3c>)
 800985e:	1b64      	subs	r4, r4, r5
 8009860:	10a4      	asrs	r4, r4, #2
 8009862:	2600      	movs	r6, #0
 8009864:	42a6      	cmp	r6, r4
 8009866:	d109      	bne.n	800987c <__libc_init_array+0x24>
 8009868:	4d0b      	ldr	r5, [pc, #44]	; (8009898 <__libc_init_array+0x40>)
 800986a:	4c0c      	ldr	r4, [pc, #48]	; (800989c <__libc_init_array+0x44>)
 800986c:	f001 fab4 	bl	800add8 <_init>
 8009870:	1b64      	subs	r4, r4, r5
 8009872:	10a4      	asrs	r4, r4, #2
 8009874:	2600      	movs	r6, #0
 8009876:	42a6      	cmp	r6, r4
 8009878:	d105      	bne.n	8009886 <__libc_init_array+0x2e>
 800987a:	bd70      	pop	{r4, r5, r6, pc}
 800987c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009880:	4798      	blx	r3
 8009882:	3601      	adds	r6, #1
 8009884:	e7ee      	b.n	8009864 <__libc_init_array+0xc>
 8009886:	f855 3b04 	ldr.w	r3, [r5], #4
 800988a:	4798      	blx	r3
 800988c:	3601      	adds	r6, #1
 800988e:	e7f2      	b.n	8009876 <__libc_init_array+0x1e>
 8009890:	0800b15c 	.word	0x0800b15c
 8009894:	0800b15c 	.word	0x0800b15c
 8009898:	0800b15c 	.word	0x0800b15c
 800989c:	0800b160 	.word	0x0800b160

080098a0 <memset>:
 80098a0:	4402      	add	r2, r0
 80098a2:	4603      	mov	r3, r0
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d100      	bne.n	80098aa <memset+0xa>
 80098a8:	4770      	bx	lr
 80098aa:	f803 1b01 	strb.w	r1, [r3], #1
 80098ae:	e7f9      	b.n	80098a4 <memset+0x4>

080098b0 <iprintf>:
 80098b0:	b40f      	push	{r0, r1, r2, r3}
 80098b2:	4b0a      	ldr	r3, [pc, #40]	; (80098dc <iprintf+0x2c>)
 80098b4:	b513      	push	{r0, r1, r4, lr}
 80098b6:	681c      	ldr	r4, [r3, #0]
 80098b8:	b124      	cbz	r4, 80098c4 <iprintf+0x14>
 80098ba:	69a3      	ldr	r3, [r4, #24]
 80098bc:	b913      	cbnz	r3, 80098c4 <iprintf+0x14>
 80098be:	4620      	mov	r0, r4
 80098c0:	f000 fb32 	bl	8009f28 <__sinit>
 80098c4:	ab05      	add	r3, sp, #20
 80098c6:	9a04      	ldr	r2, [sp, #16]
 80098c8:	68a1      	ldr	r1, [r4, #8]
 80098ca:	9301      	str	r3, [sp, #4]
 80098cc:	4620      	mov	r0, r4
 80098ce:	f000 fe97 	bl	800a600 <_vfiprintf_r>
 80098d2:	b002      	add	sp, #8
 80098d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098d8:	b004      	add	sp, #16
 80098da:	4770      	bx	lr
 80098dc:	2000004c 	.word	0x2000004c

080098e0 <_puts_r>:
 80098e0:	b570      	push	{r4, r5, r6, lr}
 80098e2:	460e      	mov	r6, r1
 80098e4:	4605      	mov	r5, r0
 80098e6:	b118      	cbz	r0, 80098f0 <_puts_r+0x10>
 80098e8:	6983      	ldr	r3, [r0, #24]
 80098ea:	b90b      	cbnz	r3, 80098f0 <_puts_r+0x10>
 80098ec:	f000 fb1c 	bl	8009f28 <__sinit>
 80098f0:	69ab      	ldr	r3, [r5, #24]
 80098f2:	68ac      	ldr	r4, [r5, #8]
 80098f4:	b913      	cbnz	r3, 80098fc <_puts_r+0x1c>
 80098f6:	4628      	mov	r0, r5
 80098f8:	f000 fb16 	bl	8009f28 <__sinit>
 80098fc:	4b2c      	ldr	r3, [pc, #176]	; (80099b0 <_puts_r+0xd0>)
 80098fe:	429c      	cmp	r4, r3
 8009900:	d120      	bne.n	8009944 <_puts_r+0x64>
 8009902:	686c      	ldr	r4, [r5, #4]
 8009904:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009906:	07db      	lsls	r3, r3, #31
 8009908:	d405      	bmi.n	8009916 <_puts_r+0x36>
 800990a:	89a3      	ldrh	r3, [r4, #12]
 800990c:	0598      	lsls	r0, r3, #22
 800990e:	d402      	bmi.n	8009916 <_puts_r+0x36>
 8009910:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009912:	f000 fba7 	bl	800a064 <__retarget_lock_acquire_recursive>
 8009916:	89a3      	ldrh	r3, [r4, #12]
 8009918:	0719      	lsls	r1, r3, #28
 800991a:	d51d      	bpl.n	8009958 <_puts_r+0x78>
 800991c:	6923      	ldr	r3, [r4, #16]
 800991e:	b1db      	cbz	r3, 8009958 <_puts_r+0x78>
 8009920:	3e01      	subs	r6, #1
 8009922:	68a3      	ldr	r3, [r4, #8]
 8009924:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009928:	3b01      	subs	r3, #1
 800992a:	60a3      	str	r3, [r4, #8]
 800992c:	bb39      	cbnz	r1, 800997e <_puts_r+0x9e>
 800992e:	2b00      	cmp	r3, #0
 8009930:	da38      	bge.n	80099a4 <_puts_r+0xc4>
 8009932:	4622      	mov	r2, r4
 8009934:	210a      	movs	r1, #10
 8009936:	4628      	mov	r0, r5
 8009938:	f000 f91c 	bl	8009b74 <__swbuf_r>
 800993c:	3001      	adds	r0, #1
 800993e:	d011      	beq.n	8009964 <_puts_r+0x84>
 8009940:	250a      	movs	r5, #10
 8009942:	e011      	b.n	8009968 <_puts_r+0x88>
 8009944:	4b1b      	ldr	r3, [pc, #108]	; (80099b4 <_puts_r+0xd4>)
 8009946:	429c      	cmp	r4, r3
 8009948:	d101      	bne.n	800994e <_puts_r+0x6e>
 800994a:	68ac      	ldr	r4, [r5, #8]
 800994c:	e7da      	b.n	8009904 <_puts_r+0x24>
 800994e:	4b1a      	ldr	r3, [pc, #104]	; (80099b8 <_puts_r+0xd8>)
 8009950:	429c      	cmp	r4, r3
 8009952:	bf08      	it	eq
 8009954:	68ec      	ldreq	r4, [r5, #12]
 8009956:	e7d5      	b.n	8009904 <_puts_r+0x24>
 8009958:	4621      	mov	r1, r4
 800995a:	4628      	mov	r0, r5
 800995c:	f000 f95c 	bl	8009c18 <__swsetup_r>
 8009960:	2800      	cmp	r0, #0
 8009962:	d0dd      	beq.n	8009920 <_puts_r+0x40>
 8009964:	f04f 35ff 	mov.w	r5, #4294967295
 8009968:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800996a:	07da      	lsls	r2, r3, #31
 800996c:	d405      	bmi.n	800997a <_puts_r+0x9a>
 800996e:	89a3      	ldrh	r3, [r4, #12]
 8009970:	059b      	lsls	r3, r3, #22
 8009972:	d402      	bmi.n	800997a <_puts_r+0x9a>
 8009974:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009976:	f000 fb76 	bl	800a066 <__retarget_lock_release_recursive>
 800997a:	4628      	mov	r0, r5
 800997c:	bd70      	pop	{r4, r5, r6, pc}
 800997e:	2b00      	cmp	r3, #0
 8009980:	da04      	bge.n	800998c <_puts_r+0xac>
 8009982:	69a2      	ldr	r2, [r4, #24]
 8009984:	429a      	cmp	r2, r3
 8009986:	dc06      	bgt.n	8009996 <_puts_r+0xb6>
 8009988:	290a      	cmp	r1, #10
 800998a:	d004      	beq.n	8009996 <_puts_r+0xb6>
 800998c:	6823      	ldr	r3, [r4, #0]
 800998e:	1c5a      	adds	r2, r3, #1
 8009990:	6022      	str	r2, [r4, #0]
 8009992:	7019      	strb	r1, [r3, #0]
 8009994:	e7c5      	b.n	8009922 <_puts_r+0x42>
 8009996:	4622      	mov	r2, r4
 8009998:	4628      	mov	r0, r5
 800999a:	f000 f8eb 	bl	8009b74 <__swbuf_r>
 800999e:	3001      	adds	r0, #1
 80099a0:	d1bf      	bne.n	8009922 <_puts_r+0x42>
 80099a2:	e7df      	b.n	8009964 <_puts_r+0x84>
 80099a4:	6823      	ldr	r3, [r4, #0]
 80099a6:	250a      	movs	r5, #10
 80099a8:	1c5a      	adds	r2, r3, #1
 80099aa:	6022      	str	r2, [r4, #0]
 80099ac:	701d      	strb	r5, [r3, #0]
 80099ae:	e7db      	b.n	8009968 <_puts_r+0x88>
 80099b0:	0800b0e0 	.word	0x0800b0e0
 80099b4:	0800b100 	.word	0x0800b100
 80099b8:	0800b0c0 	.word	0x0800b0c0

080099bc <puts>:
 80099bc:	4b02      	ldr	r3, [pc, #8]	; (80099c8 <puts+0xc>)
 80099be:	4601      	mov	r1, r0
 80099c0:	6818      	ldr	r0, [r3, #0]
 80099c2:	f7ff bf8d 	b.w	80098e0 <_puts_r>
 80099c6:	bf00      	nop
 80099c8:	2000004c 	.word	0x2000004c

080099cc <siprintf>:
 80099cc:	b40e      	push	{r1, r2, r3}
 80099ce:	b500      	push	{lr}
 80099d0:	b09c      	sub	sp, #112	; 0x70
 80099d2:	ab1d      	add	r3, sp, #116	; 0x74
 80099d4:	9002      	str	r0, [sp, #8]
 80099d6:	9006      	str	r0, [sp, #24]
 80099d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80099dc:	4809      	ldr	r0, [pc, #36]	; (8009a04 <siprintf+0x38>)
 80099de:	9107      	str	r1, [sp, #28]
 80099e0:	9104      	str	r1, [sp, #16]
 80099e2:	4909      	ldr	r1, [pc, #36]	; (8009a08 <siprintf+0x3c>)
 80099e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80099e8:	9105      	str	r1, [sp, #20]
 80099ea:	6800      	ldr	r0, [r0, #0]
 80099ec:	9301      	str	r3, [sp, #4]
 80099ee:	a902      	add	r1, sp, #8
 80099f0:	f000 fcdc 	bl	800a3ac <_svfiprintf_r>
 80099f4:	9b02      	ldr	r3, [sp, #8]
 80099f6:	2200      	movs	r2, #0
 80099f8:	701a      	strb	r2, [r3, #0]
 80099fa:	b01c      	add	sp, #112	; 0x70
 80099fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a00:	b003      	add	sp, #12
 8009a02:	4770      	bx	lr
 8009a04:	2000004c 	.word	0x2000004c
 8009a08:	ffff0208 	.word	0xffff0208

08009a0c <strncmp>:
 8009a0c:	b510      	push	{r4, lr}
 8009a0e:	b17a      	cbz	r2, 8009a30 <strncmp+0x24>
 8009a10:	4603      	mov	r3, r0
 8009a12:	3901      	subs	r1, #1
 8009a14:	1884      	adds	r4, r0, r2
 8009a16:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009a1a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009a1e:	4290      	cmp	r0, r2
 8009a20:	d101      	bne.n	8009a26 <strncmp+0x1a>
 8009a22:	42a3      	cmp	r3, r4
 8009a24:	d101      	bne.n	8009a2a <strncmp+0x1e>
 8009a26:	1a80      	subs	r0, r0, r2
 8009a28:	bd10      	pop	{r4, pc}
 8009a2a:	2800      	cmp	r0, #0
 8009a2c:	d1f3      	bne.n	8009a16 <strncmp+0xa>
 8009a2e:	e7fa      	b.n	8009a26 <strncmp+0x1a>
 8009a30:	4610      	mov	r0, r2
 8009a32:	e7f9      	b.n	8009a28 <strncmp+0x1c>

08009a34 <strncpy>:
 8009a34:	b510      	push	{r4, lr}
 8009a36:	3901      	subs	r1, #1
 8009a38:	4603      	mov	r3, r0
 8009a3a:	b132      	cbz	r2, 8009a4a <strncpy+0x16>
 8009a3c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009a40:	f803 4b01 	strb.w	r4, [r3], #1
 8009a44:	3a01      	subs	r2, #1
 8009a46:	2c00      	cmp	r4, #0
 8009a48:	d1f7      	bne.n	8009a3a <strncpy+0x6>
 8009a4a:	441a      	add	r2, r3
 8009a4c:	2100      	movs	r1, #0
 8009a4e:	4293      	cmp	r3, r2
 8009a50:	d100      	bne.n	8009a54 <strncpy+0x20>
 8009a52:	bd10      	pop	{r4, pc}
 8009a54:	f803 1b01 	strb.w	r1, [r3], #1
 8009a58:	e7f9      	b.n	8009a4e <strncpy+0x1a>
	...

08009a5c <_strtol_l.constprop.0>:
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a62:	d001      	beq.n	8009a68 <_strtol_l.constprop.0+0xc>
 8009a64:	2b24      	cmp	r3, #36	; 0x24
 8009a66:	d906      	bls.n	8009a76 <_strtol_l.constprop.0+0x1a>
 8009a68:	f7ff fef0 	bl	800984c <__errno>
 8009a6c:	2316      	movs	r3, #22
 8009a6e:	6003      	str	r3, [r0, #0]
 8009a70:	2000      	movs	r0, #0
 8009a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a76:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009b5c <_strtol_l.constprop.0+0x100>
 8009a7a:	460d      	mov	r5, r1
 8009a7c:	462e      	mov	r6, r5
 8009a7e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a82:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009a86:	f017 0708 	ands.w	r7, r7, #8
 8009a8a:	d1f7      	bne.n	8009a7c <_strtol_l.constprop.0+0x20>
 8009a8c:	2c2d      	cmp	r4, #45	; 0x2d
 8009a8e:	d132      	bne.n	8009af6 <_strtol_l.constprop.0+0x9a>
 8009a90:	782c      	ldrb	r4, [r5, #0]
 8009a92:	2701      	movs	r7, #1
 8009a94:	1cb5      	adds	r5, r6, #2
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d05b      	beq.n	8009b52 <_strtol_l.constprop.0+0xf6>
 8009a9a:	2b10      	cmp	r3, #16
 8009a9c:	d109      	bne.n	8009ab2 <_strtol_l.constprop.0+0x56>
 8009a9e:	2c30      	cmp	r4, #48	; 0x30
 8009aa0:	d107      	bne.n	8009ab2 <_strtol_l.constprop.0+0x56>
 8009aa2:	782c      	ldrb	r4, [r5, #0]
 8009aa4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009aa8:	2c58      	cmp	r4, #88	; 0x58
 8009aaa:	d14d      	bne.n	8009b48 <_strtol_l.constprop.0+0xec>
 8009aac:	786c      	ldrb	r4, [r5, #1]
 8009aae:	2310      	movs	r3, #16
 8009ab0:	3502      	adds	r5, #2
 8009ab2:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009ab6:	f108 38ff 	add.w	r8, r8, #4294967295
 8009aba:	f04f 0c00 	mov.w	ip, #0
 8009abe:	fbb8 f9f3 	udiv	r9, r8, r3
 8009ac2:	4666      	mov	r6, ip
 8009ac4:	fb03 8a19 	mls	sl, r3, r9, r8
 8009ac8:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009acc:	f1be 0f09 	cmp.w	lr, #9
 8009ad0:	d816      	bhi.n	8009b00 <_strtol_l.constprop.0+0xa4>
 8009ad2:	4674      	mov	r4, lr
 8009ad4:	42a3      	cmp	r3, r4
 8009ad6:	dd24      	ble.n	8009b22 <_strtol_l.constprop.0+0xc6>
 8009ad8:	f1bc 0f00 	cmp.w	ip, #0
 8009adc:	db1e      	blt.n	8009b1c <_strtol_l.constprop.0+0xc0>
 8009ade:	45b1      	cmp	r9, r6
 8009ae0:	d31c      	bcc.n	8009b1c <_strtol_l.constprop.0+0xc0>
 8009ae2:	d101      	bne.n	8009ae8 <_strtol_l.constprop.0+0x8c>
 8009ae4:	45a2      	cmp	sl, r4
 8009ae6:	db19      	blt.n	8009b1c <_strtol_l.constprop.0+0xc0>
 8009ae8:	fb06 4603 	mla	r6, r6, r3, r4
 8009aec:	f04f 0c01 	mov.w	ip, #1
 8009af0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009af4:	e7e8      	b.n	8009ac8 <_strtol_l.constprop.0+0x6c>
 8009af6:	2c2b      	cmp	r4, #43	; 0x2b
 8009af8:	bf04      	itt	eq
 8009afa:	782c      	ldrbeq	r4, [r5, #0]
 8009afc:	1cb5      	addeq	r5, r6, #2
 8009afe:	e7ca      	b.n	8009a96 <_strtol_l.constprop.0+0x3a>
 8009b00:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009b04:	f1be 0f19 	cmp.w	lr, #25
 8009b08:	d801      	bhi.n	8009b0e <_strtol_l.constprop.0+0xb2>
 8009b0a:	3c37      	subs	r4, #55	; 0x37
 8009b0c:	e7e2      	b.n	8009ad4 <_strtol_l.constprop.0+0x78>
 8009b0e:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009b12:	f1be 0f19 	cmp.w	lr, #25
 8009b16:	d804      	bhi.n	8009b22 <_strtol_l.constprop.0+0xc6>
 8009b18:	3c57      	subs	r4, #87	; 0x57
 8009b1a:	e7db      	b.n	8009ad4 <_strtol_l.constprop.0+0x78>
 8009b1c:	f04f 3cff 	mov.w	ip, #4294967295
 8009b20:	e7e6      	b.n	8009af0 <_strtol_l.constprop.0+0x94>
 8009b22:	f1bc 0f00 	cmp.w	ip, #0
 8009b26:	da05      	bge.n	8009b34 <_strtol_l.constprop.0+0xd8>
 8009b28:	2322      	movs	r3, #34	; 0x22
 8009b2a:	6003      	str	r3, [r0, #0]
 8009b2c:	4646      	mov	r6, r8
 8009b2e:	b942      	cbnz	r2, 8009b42 <_strtol_l.constprop.0+0xe6>
 8009b30:	4630      	mov	r0, r6
 8009b32:	e79e      	b.n	8009a72 <_strtol_l.constprop.0+0x16>
 8009b34:	b107      	cbz	r7, 8009b38 <_strtol_l.constprop.0+0xdc>
 8009b36:	4276      	negs	r6, r6
 8009b38:	2a00      	cmp	r2, #0
 8009b3a:	d0f9      	beq.n	8009b30 <_strtol_l.constprop.0+0xd4>
 8009b3c:	f1bc 0f00 	cmp.w	ip, #0
 8009b40:	d000      	beq.n	8009b44 <_strtol_l.constprop.0+0xe8>
 8009b42:	1e69      	subs	r1, r5, #1
 8009b44:	6011      	str	r1, [r2, #0]
 8009b46:	e7f3      	b.n	8009b30 <_strtol_l.constprop.0+0xd4>
 8009b48:	2430      	movs	r4, #48	; 0x30
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d1b1      	bne.n	8009ab2 <_strtol_l.constprop.0+0x56>
 8009b4e:	2308      	movs	r3, #8
 8009b50:	e7af      	b.n	8009ab2 <_strtol_l.constprop.0+0x56>
 8009b52:	2c30      	cmp	r4, #48	; 0x30
 8009b54:	d0a5      	beq.n	8009aa2 <_strtol_l.constprop.0+0x46>
 8009b56:	230a      	movs	r3, #10
 8009b58:	e7ab      	b.n	8009ab2 <_strtol_l.constprop.0+0x56>
 8009b5a:	bf00      	nop
 8009b5c:	0800afbd 	.word	0x0800afbd

08009b60 <strtol>:
 8009b60:	4613      	mov	r3, r2
 8009b62:	460a      	mov	r2, r1
 8009b64:	4601      	mov	r1, r0
 8009b66:	4802      	ldr	r0, [pc, #8]	; (8009b70 <strtol+0x10>)
 8009b68:	6800      	ldr	r0, [r0, #0]
 8009b6a:	f7ff bf77 	b.w	8009a5c <_strtol_l.constprop.0>
 8009b6e:	bf00      	nop
 8009b70:	2000004c 	.word	0x2000004c

08009b74 <__swbuf_r>:
 8009b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b76:	460e      	mov	r6, r1
 8009b78:	4614      	mov	r4, r2
 8009b7a:	4605      	mov	r5, r0
 8009b7c:	b118      	cbz	r0, 8009b86 <__swbuf_r+0x12>
 8009b7e:	6983      	ldr	r3, [r0, #24]
 8009b80:	b90b      	cbnz	r3, 8009b86 <__swbuf_r+0x12>
 8009b82:	f000 f9d1 	bl	8009f28 <__sinit>
 8009b86:	4b21      	ldr	r3, [pc, #132]	; (8009c0c <__swbuf_r+0x98>)
 8009b88:	429c      	cmp	r4, r3
 8009b8a:	d12b      	bne.n	8009be4 <__swbuf_r+0x70>
 8009b8c:	686c      	ldr	r4, [r5, #4]
 8009b8e:	69a3      	ldr	r3, [r4, #24]
 8009b90:	60a3      	str	r3, [r4, #8]
 8009b92:	89a3      	ldrh	r3, [r4, #12]
 8009b94:	071a      	lsls	r2, r3, #28
 8009b96:	d52f      	bpl.n	8009bf8 <__swbuf_r+0x84>
 8009b98:	6923      	ldr	r3, [r4, #16]
 8009b9a:	b36b      	cbz	r3, 8009bf8 <__swbuf_r+0x84>
 8009b9c:	6923      	ldr	r3, [r4, #16]
 8009b9e:	6820      	ldr	r0, [r4, #0]
 8009ba0:	1ac0      	subs	r0, r0, r3
 8009ba2:	6963      	ldr	r3, [r4, #20]
 8009ba4:	b2f6      	uxtb	r6, r6
 8009ba6:	4283      	cmp	r3, r0
 8009ba8:	4637      	mov	r7, r6
 8009baa:	dc04      	bgt.n	8009bb6 <__swbuf_r+0x42>
 8009bac:	4621      	mov	r1, r4
 8009bae:	4628      	mov	r0, r5
 8009bb0:	f000 f926 	bl	8009e00 <_fflush_r>
 8009bb4:	bb30      	cbnz	r0, 8009c04 <__swbuf_r+0x90>
 8009bb6:	68a3      	ldr	r3, [r4, #8]
 8009bb8:	3b01      	subs	r3, #1
 8009bba:	60a3      	str	r3, [r4, #8]
 8009bbc:	6823      	ldr	r3, [r4, #0]
 8009bbe:	1c5a      	adds	r2, r3, #1
 8009bc0:	6022      	str	r2, [r4, #0]
 8009bc2:	701e      	strb	r6, [r3, #0]
 8009bc4:	6963      	ldr	r3, [r4, #20]
 8009bc6:	3001      	adds	r0, #1
 8009bc8:	4283      	cmp	r3, r0
 8009bca:	d004      	beq.n	8009bd6 <__swbuf_r+0x62>
 8009bcc:	89a3      	ldrh	r3, [r4, #12]
 8009bce:	07db      	lsls	r3, r3, #31
 8009bd0:	d506      	bpl.n	8009be0 <__swbuf_r+0x6c>
 8009bd2:	2e0a      	cmp	r6, #10
 8009bd4:	d104      	bne.n	8009be0 <__swbuf_r+0x6c>
 8009bd6:	4621      	mov	r1, r4
 8009bd8:	4628      	mov	r0, r5
 8009bda:	f000 f911 	bl	8009e00 <_fflush_r>
 8009bde:	b988      	cbnz	r0, 8009c04 <__swbuf_r+0x90>
 8009be0:	4638      	mov	r0, r7
 8009be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009be4:	4b0a      	ldr	r3, [pc, #40]	; (8009c10 <__swbuf_r+0x9c>)
 8009be6:	429c      	cmp	r4, r3
 8009be8:	d101      	bne.n	8009bee <__swbuf_r+0x7a>
 8009bea:	68ac      	ldr	r4, [r5, #8]
 8009bec:	e7cf      	b.n	8009b8e <__swbuf_r+0x1a>
 8009bee:	4b09      	ldr	r3, [pc, #36]	; (8009c14 <__swbuf_r+0xa0>)
 8009bf0:	429c      	cmp	r4, r3
 8009bf2:	bf08      	it	eq
 8009bf4:	68ec      	ldreq	r4, [r5, #12]
 8009bf6:	e7ca      	b.n	8009b8e <__swbuf_r+0x1a>
 8009bf8:	4621      	mov	r1, r4
 8009bfa:	4628      	mov	r0, r5
 8009bfc:	f000 f80c 	bl	8009c18 <__swsetup_r>
 8009c00:	2800      	cmp	r0, #0
 8009c02:	d0cb      	beq.n	8009b9c <__swbuf_r+0x28>
 8009c04:	f04f 37ff 	mov.w	r7, #4294967295
 8009c08:	e7ea      	b.n	8009be0 <__swbuf_r+0x6c>
 8009c0a:	bf00      	nop
 8009c0c:	0800b0e0 	.word	0x0800b0e0
 8009c10:	0800b100 	.word	0x0800b100
 8009c14:	0800b0c0 	.word	0x0800b0c0

08009c18 <__swsetup_r>:
 8009c18:	4b32      	ldr	r3, [pc, #200]	; (8009ce4 <__swsetup_r+0xcc>)
 8009c1a:	b570      	push	{r4, r5, r6, lr}
 8009c1c:	681d      	ldr	r5, [r3, #0]
 8009c1e:	4606      	mov	r6, r0
 8009c20:	460c      	mov	r4, r1
 8009c22:	b125      	cbz	r5, 8009c2e <__swsetup_r+0x16>
 8009c24:	69ab      	ldr	r3, [r5, #24]
 8009c26:	b913      	cbnz	r3, 8009c2e <__swsetup_r+0x16>
 8009c28:	4628      	mov	r0, r5
 8009c2a:	f000 f97d 	bl	8009f28 <__sinit>
 8009c2e:	4b2e      	ldr	r3, [pc, #184]	; (8009ce8 <__swsetup_r+0xd0>)
 8009c30:	429c      	cmp	r4, r3
 8009c32:	d10f      	bne.n	8009c54 <__swsetup_r+0x3c>
 8009c34:	686c      	ldr	r4, [r5, #4]
 8009c36:	89a3      	ldrh	r3, [r4, #12]
 8009c38:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c3c:	0719      	lsls	r1, r3, #28
 8009c3e:	d42c      	bmi.n	8009c9a <__swsetup_r+0x82>
 8009c40:	06dd      	lsls	r5, r3, #27
 8009c42:	d411      	bmi.n	8009c68 <__swsetup_r+0x50>
 8009c44:	2309      	movs	r3, #9
 8009c46:	6033      	str	r3, [r6, #0]
 8009c48:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c4c:	81a3      	strh	r3, [r4, #12]
 8009c4e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c52:	e03e      	b.n	8009cd2 <__swsetup_r+0xba>
 8009c54:	4b25      	ldr	r3, [pc, #148]	; (8009cec <__swsetup_r+0xd4>)
 8009c56:	429c      	cmp	r4, r3
 8009c58:	d101      	bne.n	8009c5e <__swsetup_r+0x46>
 8009c5a:	68ac      	ldr	r4, [r5, #8]
 8009c5c:	e7eb      	b.n	8009c36 <__swsetup_r+0x1e>
 8009c5e:	4b24      	ldr	r3, [pc, #144]	; (8009cf0 <__swsetup_r+0xd8>)
 8009c60:	429c      	cmp	r4, r3
 8009c62:	bf08      	it	eq
 8009c64:	68ec      	ldreq	r4, [r5, #12]
 8009c66:	e7e6      	b.n	8009c36 <__swsetup_r+0x1e>
 8009c68:	0758      	lsls	r0, r3, #29
 8009c6a:	d512      	bpl.n	8009c92 <__swsetup_r+0x7a>
 8009c6c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c6e:	b141      	cbz	r1, 8009c82 <__swsetup_r+0x6a>
 8009c70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c74:	4299      	cmp	r1, r3
 8009c76:	d002      	beq.n	8009c7e <__swsetup_r+0x66>
 8009c78:	4630      	mov	r0, r6
 8009c7a:	f000 fa5b 	bl	800a134 <_free_r>
 8009c7e:	2300      	movs	r3, #0
 8009c80:	6363      	str	r3, [r4, #52]	; 0x34
 8009c82:	89a3      	ldrh	r3, [r4, #12]
 8009c84:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009c88:	81a3      	strh	r3, [r4, #12]
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	6063      	str	r3, [r4, #4]
 8009c8e:	6923      	ldr	r3, [r4, #16]
 8009c90:	6023      	str	r3, [r4, #0]
 8009c92:	89a3      	ldrh	r3, [r4, #12]
 8009c94:	f043 0308 	orr.w	r3, r3, #8
 8009c98:	81a3      	strh	r3, [r4, #12]
 8009c9a:	6923      	ldr	r3, [r4, #16]
 8009c9c:	b94b      	cbnz	r3, 8009cb2 <__swsetup_r+0x9a>
 8009c9e:	89a3      	ldrh	r3, [r4, #12]
 8009ca0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ca4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ca8:	d003      	beq.n	8009cb2 <__swsetup_r+0x9a>
 8009caa:	4621      	mov	r1, r4
 8009cac:	4630      	mov	r0, r6
 8009cae:	f000 fa01 	bl	800a0b4 <__smakebuf_r>
 8009cb2:	89a0      	ldrh	r0, [r4, #12]
 8009cb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009cb8:	f010 0301 	ands.w	r3, r0, #1
 8009cbc:	d00a      	beq.n	8009cd4 <__swsetup_r+0xbc>
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	60a3      	str	r3, [r4, #8]
 8009cc2:	6963      	ldr	r3, [r4, #20]
 8009cc4:	425b      	negs	r3, r3
 8009cc6:	61a3      	str	r3, [r4, #24]
 8009cc8:	6923      	ldr	r3, [r4, #16]
 8009cca:	b943      	cbnz	r3, 8009cde <__swsetup_r+0xc6>
 8009ccc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009cd0:	d1ba      	bne.n	8009c48 <__swsetup_r+0x30>
 8009cd2:	bd70      	pop	{r4, r5, r6, pc}
 8009cd4:	0781      	lsls	r1, r0, #30
 8009cd6:	bf58      	it	pl
 8009cd8:	6963      	ldrpl	r3, [r4, #20]
 8009cda:	60a3      	str	r3, [r4, #8]
 8009cdc:	e7f4      	b.n	8009cc8 <__swsetup_r+0xb0>
 8009cde:	2000      	movs	r0, #0
 8009ce0:	e7f7      	b.n	8009cd2 <__swsetup_r+0xba>
 8009ce2:	bf00      	nop
 8009ce4:	2000004c 	.word	0x2000004c
 8009ce8:	0800b0e0 	.word	0x0800b0e0
 8009cec:	0800b100 	.word	0x0800b100
 8009cf0:	0800b0c0 	.word	0x0800b0c0

08009cf4 <__sflush_r>:
 8009cf4:	898a      	ldrh	r2, [r1, #12]
 8009cf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cfa:	4605      	mov	r5, r0
 8009cfc:	0710      	lsls	r0, r2, #28
 8009cfe:	460c      	mov	r4, r1
 8009d00:	d458      	bmi.n	8009db4 <__sflush_r+0xc0>
 8009d02:	684b      	ldr	r3, [r1, #4]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	dc05      	bgt.n	8009d14 <__sflush_r+0x20>
 8009d08:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	dc02      	bgt.n	8009d14 <__sflush_r+0x20>
 8009d0e:	2000      	movs	r0, #0
 8009d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d14:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d16:	2e00      	cmp	r6, #0
 8009d18:	d0f9      	beq.n	8009d0e <__sflush_r+0x1a>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d20:	682f      	ldr	r7, [r5, #0]
 8009d22:	602b      	str	r3, [r5, #0]
 8009d24:	d032      	beq.n	8009d8c <__sflush_r+0x98>
 8009d26:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d28:	89a3      	ldrh	r3, [r4, #12]
 8009d2a:	075a      	lsls	r2, r3, #29
 8009d2c:	d505      	bpl.n	8009d3a <__sflush_r+0x46>
 8009d2e:	6863      	ldr	r3, [r4, #4]
 8009d30:	1ac0      	subs	r0, r0, r3
 8009d32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d34:	b10b      	cbz	r3, 8009d3a <__sflush_r+0x46>
 8009d36:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d38:	1ac0      	subs	r0, r0, r3
 8009d3a:	2300      	movs	r3, #0
 8009d3c:	4602      	mov	r2, r0
 8009d3e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d40:	6a21      	ldr	r1, [r4, #32]
 8009d42:	4628      	mov	r0, r5
 8009d44:	47b0      	blx	r6
 8009d46:	1c43      	adds	r3, r0, #1
 8009d48:	89a3      	ldrh	r3, [r4, #12]
 8009d4a:	d106      	bne.n	8009d5a <__sflush_r+0x66>
 8009d4c:	6829      	ldr	r1, [r5, #0]
 8009d4e:	291d      	cmp	r1, #29
 8009d50:	d82c      	bhi.n	8009dac <__sflush_r+0xb8>
 8009d52:	4a2a      	ldr	r2, [pc, #168]	; (8009dfc <__sflush_r+0x108>)
 8009d54:	40ca      	lsrs	r2, r1
 8009d56:	07d6      	lsls	r6, r2, #31
 8009d58:	d528      	bpl.n	8009dac <__sflush_r+0xb8>
 8009d5a:	2200      	movs	r2, #0
 8009d5c:	6062      	str	r2, [r4, #4]
 8009d5e:	04d9      	lsls	r1, r3, #19
 8009d60:	6922      	ldr	r2, [r4, #16]
 8009d62:	6022      	str	r2, [r4, #0]
 8009d64:	d504      	bpl.n	8009d70 <__sflush_r+0x7c>
 8009d66:	1c42      	adds	r2, r0, #1
 8009d68:	d101      	bne.n	8009d6e <__sflush_r+0x7a>
 8009d6a:	682b      	ldr	r3, [r5, #0]
 8009d6c:	b903      	cbnz	r3, 8009d70 <__sflush_r+0x7c>
 8009d6e:	6560      	str	r0, [r4, #84]	; 0x54
 8009d70:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d72:	602f      	str	r7, [r5, #0]
 8009d74:	2900      	cmp	r1, #0
 8009d76:	d0ca      	beq.n	8009d0e <__sflush_r+0x1a>
 8009d78:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d7c:	4299      	cmp	r1, r3
 8009d7e:	d002      	beq.n	8009d86 <__sflush_r+0x92>
 8009d80:	4628      	mov	r0, r5
 8009d82:	f000 f9d7 	bl	800a134 <_free_r>
 8009d86:	2000      	movs	r0, #0
 8009d88:	6360      	str	r0, [r4, #52]	; 0x34
 8009d8a:	e7c1      	b.n	8009d10 <__sflush_r+0x1c>
 8009d8c:	6a21      	ldr	r1, [r4, #32]
 8009d8e:	2301      	movs	r3, #1
 8009d90:	4628      	mov	r0, r5
 8009d92:	47b0      	blx	r6
 8009d94:	1c41      	adds	r1, r0, #1
 8009d96:	d1c7      	bne.n	8009d28 <__sflush_r+0x34>
 8009d98:	682b      	ldr	r3, [r5, #0]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d0c4      	beq.n	8009d28 <__sflush_r+0x34>
 8009d9e:	2b1d      	cmp	r3, #29
 8009da0:	d001      	beq.n	8009da6 <__sflush_r+0xb2>
 8009da2:	2b16      	cmp	r3, #22
 8009da4:	d101      	bne.n	8009daa <__sflush_r+0xb6>
 8009da6:	602f      	str	r7, [r5, #0]
 8009da8:	e7b1      	b.n	8009d0e <__sflush_r+0x1a>
 8009daa:	89a3      	ldrh	r3, [r4, #12]
 8009dac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009db0:	81a3      	strh	r3, [r4, #12]
 8009db2:	e7ad      	b.n	8009d10 <__sflush_r+0x1c>
 8009db4:	690f      	ldr	r7, [r1, #16]
 8009db6:	2f00      	cmp	r7, #0
 8009db8:	d0a9      	beq.n	8009d0e <__sflush_r+0x1a>
 8009dba:	0793      	lsls	r3, r2, #30
 8009dbc:	680e      	ldr	r6, [r1, #0]
 8009dbe:	bf08      	it	eq
 8009dc0:	694b      	ldreq	r3, [r1, #20]
 8009dc2:	600f      	str	r7, [r1, #0]
 8009dc4:	bf18      	it	ne
 8009dc6:	2300      	movne	r3, #0
 8009dc8:	eba6 0807 	sub.w	r8, r6, r7
 8009dcc:	608b      	str	r3, [r1, #8]
 8009dce:	f1b8 0f00 	cmp.w	r8, #0
 8009dd2:	dd9c      	ble.n	8009d0e <__sflush_r+0x1a>
 8009dd4:	6a21      	ldr	r1, [r4, #32]
 8009dd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009dd8:	4643      	mov	r3, r8
 8009dda:	463a      	mov	r2, r7
 8009ddc:	4628      	mov	r0, r5
 8009dde:	47b0      	blx	r6
 8009de0:	2800      	cmp	r0, #0
 8009de2:	dc06      	bgt.n	8009df2 <__sflush_r+0xfe>
 8009de4:	89a3      	ldrh	r3, [r4, #12]
 8009de6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dea:	81a3      	strh	r3, [r4, #12]
 8009dec:	f04f 30ff 	mov.w	r0, #4294967295
 8009df0:	e78e      	b.n	8009d10 <__sflush_r+0x1c>
 8009df2:	4407      	add	r7, r0
 8009df4:	eba8 0800 	sub.w	r8, r8, r0
 8009df8:	e7e9      	b.n	8009dce <__sflush_r+0xda>
 8009dfa:	bf00      	nop
 8009dfc:	20400001 	.word	0x20400001

08009e00 <_fflush_r>:
 8009e00:	b538      	push	{r3, r4, r5, lr}
 8009e02:	690b      	ldr	r3, [r1, #16]
 8009e04:	4605      	mov	r5, r0
 8009e06:	460c      	mov	r4, r1
 8009e08:	b913      	cbnz	r3, 8009e10 <_fflush_r+0x10>
 8009e0a:	2500      	movs	r5, #0
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	bd38      	pop	{r3, r4, r5, pc}
 8009e10:	b118      	cbz	r0, 8009e1a <_fflush_r+0x1a>
 8009e12:	6983      	ldr	r3, [r0, #24]
 8009e14:	b90b      	cbnz	r3, 8009e1a <_fflush_r+0x1a>
 8009e16:	f000 f887 	bl	8009f28 <__sinit>
 8009e1a:	4b14      	ldr	r3, [pc, #80]	; (8009e6c <_fflush_r+0x6c>)
 8009e1c:	429c      	cmp	r4, r3
 8009e1e:	d11b      	bne.n	8009e58 <_fflush_r+0x58>
 8009e20:	686c      	ldr	r4, [r5, #4]
 8009e22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d0ef      	beq.n	8009e0a <_fflush_r+0xa>
 8009e2a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e2c:	07d0      	lsls	r0, r2, #31
 8009e2e:	d404      	bmi.n	8009e3a <_fflush_r+0x3a>
 8009e30:	0599      	lsls	r1, r3, #22
 8009e32:	d402      	bmi.n	8009e3a <_fflush_r+0x3a>
 8009e34:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e36:	f000 f915 	bl	800a064 <__retarget_lock_acquire_recursive>
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	4621      	mov	r1, r4
 8009e3e:	f7ff ff59 	bl	8009cf4 <__sflush_r>
 8009e42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e44:	07da      	lsls	r2, r3, #31
 8009e46:	4605      	mov	r5, r0
 8009e48:	d4e0      	bmi.n	8009e0c <_fflush_r+0xc>
 8009e4a:	89a3      	ldrh	r3, [r4, #12]
 8009e4c:	059b      	lsls	r3, r3, #22
 8009e4e:	d4dd      	bmi.n	8009e0c <_fflush_r+0xc>
 8009e50:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e52:	f000 f908 	bl	800a066 <__retarget_lock_release_recursive>
 8009e56:	e7d9      	b.n	8009e0c <_fflush_r+0xc>
 8009e58:	4b05      	ldr	r3, [pc, #20]	; (8009e70 <_fflush_r+0x70>)
 8009e5a:	429c      	cmp	r4, r3
 8009e5c:	d101      	bne.n	8009e62 <_fflush_r+0x62>
 8009e5e:	68ac      	ldr	r4, [r5, #8]
 8009e60:	e7df      	b.n	8009e22 <_fflush_r+0x22>
 8009e62:	4b04      	ldr	r3, [pc, #16]	; (8009e74 <_fflush_r+0x74>)
 8009e64:	429c      	cmp	r4, r3
 8009e66:	bf08      	it	eq
 8009e68:	68ec      	ldreq	r4, [r5, #12]
 8009e6a:	e7da      	b.n	8009e22 <_fflush_r+0x22>
 8009e6c:	0800b0e0 	.word	0x0800b0e0
 8009e70:	0800b100 	.word	0x0800b100
 8009e74:	0800b0c0 	.word	0x0800b0c0

08009e78 <std>:
 8009e78:	2300      	movs	r3, #0
 8009e7a:	b510      	push	{r4, lr}
 8009e7c:	4604      	mov	r4, r0
 8009e7e:	e9c0 3300 	strd	r3, r3, [r0]
 8009e82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e86:	6083      	str	r3, [r0, #8]
 8009e88:	8181      	strh	r1, [r0, #12]
 8009e8a:	6643      	str	r3, [r0, #100]	; 0x64
 8009e8c:	81c2      	strh	r2, [r0, #14]
 8009e8e:	6183      	str	r3, [r0, #24]
 8009e90:	4619      	mov	r1, r3
 8009e92:	2208      	movs	r2, #8
 8009e94:	305c      	adds	r0, #92	; 0x5c
 8009e96:	f7ff fd03 	bl	80098a0 <memset>
 8009e9a:	4b05      	ldr	r3, [pc, #20]	; (8009eb0 <std+0x38>)
 8009e9c:	6263      	str	r3, [r4, #36]	; 0x24
 8009e9e:	4b05      	ldr	r3, [pc, #20]	; (8009eb4 <std+0x3c>)
 8009ea0:	62a3      	str	r3, [r4, #40]	; 0x28
 8009ea2:	4b05      	ldr	r3, [pc, #20]	; (8009eb8 <std+0x40>)
 8009ea4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009ea6:	4b05      	ldr	r3, [pc, #20]	; (8009ebc <std+0x44>)
 8009ea8:	6224      	str	r4, [r4, #32]
 8009eaa:	6323      	str	r3, [r4, #48]	; 0x30
 8009eac:	bd10      	pop	{r4, pc}
 8009eae:	bf00      	nop
 8009eb0:	0800aba9 	.word	0x0800aba9
 8009eb4:	0800abcb 	.word	0x0800abcb
 8009eb8:	0800ac03 	.word	0x0800ac03
 8009ebc:	0800ac27 	.word	0x0800ac27

08009ec0 <_cleanup_r>:
 8009ec0:	4901      	ldr	r1, [pc, #4]	; (8009ec8 <_cleanup_r+0x8>)
 8009ec2:	f000 b8af 	b.w	800a024 <_fwalk_reent>
 8009ec6:	bf00      	nop
 8009ec8:	08009e01 	.word	0x08009e01

08009ecc <__sfmoreglue>:
 8009ecc:	b570      	push	{r4, r5, r6, lr}
 8009ece:	2268      	movs	r2, #104	; 0x68
 8009ed0:	1e4d      	subs	r5, r1, #1
 8009ed2:	4355      	muls	r5, r2
 8009ed4:	460e      	mov	r6, r1
 8009ed6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009eda:	f000 f997 	bl	800a20c <_malloc_r>
 8009ede:	4604      	mov	r4, r0
 8009ee0:	b140      	cbz	r0, 8009ef4 <__sfmoreglue+0x28>
 8009ee2:	2100      	movs	r1, #0
 8009ee4:	e9c0 1600 	strd	r1, r6, [r0]
 8009ee8:	300c      	adds	r0, #12
 8009eea:	60a0      	str	r0, [r4, #8]
 8009eec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009ef0:	f7ff fcd6 	bl	80098a0 <memset>
 8009ef4:	4620      	mov	r0, r4
 8009ef6:	bd70      	pop	{r4, r5, r6, pc}

08009ef8 <__sfp_lock_acquire>:
 8009ef8:	4801      	ldr	r0, [pc, #4]	; (8009f00 <__sfp_lock_acquire+0x8>)
 8009efa:	f000 b8b3 	b.w	800a064 <__retarget_lock_acquire_recursive>
 8009efe:	bf00      	nop
 8009f00:	20000e91 	.word	0x20000e91

08009f04 <__sfp_lock_release>:
 8009f04:	4801      	ldr	r0, [pc, #4]	; (8009f0c <__sfp_lock_release+0x8>)
 8009f06:	f000 b8ae 	b.w	800a066 <__retarget_lock_release_recursive>
 8009f0a:	bf00      	nop
 8009f0c:	20000e91 	.word	0x20000e91

08009f10 <__sinit_lock_acquire>:
 8009f10:	4801      	ldr	r0, [pc, #4]	; (8009f18 <__sinit_lock_acquire+0x8>)
 8009f12:	f000 b8a7 	b.w	800a064 <__retarget_lock_acquire_recursive>
 8009f16:	bf00      	nop
 8009f18:	20000e92 	.word	0x20000e92

08009f1c <__sinit_lock_release>:
 8009f1c:	4801      	ldr	r0, [pc, #4]	; (8009f24 <__sinit_lock_release+0x8>)
 8009f1e:	f000 b8a2 	b.w	800a066 <__retarget_lock_release_recursive>
 8009f22:	bf00      	nop
 8009f24:	20000e92 	.word	0x20000e92

08009f28 <__sinit>:
 8009f28:	b510      	push	{r4, lr}
 8009f2a:	4604      	mov	r4, r0
 8009f2c:	f7ff fff0 	bl	8009f10 <__sinit_lock_acquire>
 8009f30:	69a3      	ldr	r3, [r4, #24]
 8009f32:	b11b      	cbz	r3, 8009f3c <__sinit+0x14>
 8009f34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f38:	f7ff bff0 	b.w	8009f1c <__sinit_lock_release>
 8009f3c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f40:	6523      	str	r3, [r4, #80]	; 0x50
 8009f42:	4b13      	ldr	r3, [pc, #76]	; (8009f90 <__sinit+0x68>)
 8009f44:	4a13      	ldr	r2, [pc, #76]	; (8009f94 <__sinit+0x6c>)
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f4a:	42a3      	cmp	r3, r4
 8009f4c:	bf04      	itt	eq
 8009f4e:	2301      	moveq	r3, #1
 8009f50:	61a3      	streq	r3, [r4, #24]
 8009f52:	4620      	mov	r0, r4
 8009f54:	f000 f820 	bl	8009f98 <__sfp>
 8009f58:	6060      	str	r0, [r4, #4]
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f000 f81c 	bl	8009f98 <__sfp>
 8009f60:	60a0      	str	r0, [r4, #8]
 8009f62:	4620      	mov	r0, r4
 8009f64:	f000 f818 	bl	8009f98 <__sfp>
 8009f68:	2200      	movs	r2, #0
 8009f6a:	60e0      	str	r0, [r4, #12]
 8009f6c:	2104      	movs	r1, #4
 8009f6e:	6860      	ldr	r0, [r4, #4]
 8009f70:	f7ff ff82 	bl	8009e78 <std>
 8009f74:	68a0      	ldr	r0, [r4, #8]
 8009f76:	2201      	movs	r2, #1
 8009f78:	2109      	movs	r1, #9
 8009f7a:	f7ff ff7d 	bl	8009e78 <std>
 8009f7e:	68e0      	ldr	r0, [r4, #12]
 8009f80:	2202      	movs	r2, #2
 8009f82:	2112      	movs	r1, #18
 8009f84:	f7ff ff78 	bl	8009e78 <std>
 8009f88:	2301      	movs	r3, #1
 8009f8a:	61a3      	str	r3, [r4, #24]
 8009f8c:	e7d2      	b.n	8009f34 <__sinit+0xc>
 8009f8e:	bf00      	nop
 8009f90:	0800afb8 	.word	0x0800afb8
 8009f94:	08009ec1 	.word	0x08009ec1

08009f98 <__sfp>:
 8009f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f9a:	4607      	mov	r7, r0
 8009f9c:	f7ff ffac 	bl	8009ef8 <__sfp_lock_acquire>
 8009fa0:	4b1e      	ldr	r3, [pc, #120]	; (800a01c <__sfp+0x84>)
 8009fa2:	681e      	ldr	r6, [r3, #0]
 8009fa4:	69b3      	ldr	r3, [r6, #24]
 8009fa6:	b913      	cbnz	r3, 8009fae <__sfp+0x16>
 8009fa8:	4630      	mov	r0, r6
 8009faa:	f7ff ffbd 	bl	8009f28 <__sinit>
 8009fae:	3648      	adds	r6, #72	; 0x48
 8009fb0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009fb4:	3b01      	subs	r3, #1
 8009fb6:	d503      	bpl.n	8009fc0 <__sfp+0x28>
 8009fb8:	6833      	ldr	r3, [r6, #0]
 8009fba:	b30b      	cbz	r3, 800a000 <__sfp+0x68>
 8009fbc:	6836      	ldr	r6, [r6, #0]
 8009fbe:	e7f7      	b.n	8009fb0 <__sfp+0x18>
 8009fc0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009fc4:	b9d5      	cbnz	r5, 8009ffc <__sfp+0x64>
 8009fc6:	4b16      	ldr	r3, [pc, #88]	; (800a020 <__sfp+0x88>)
 8009fc8:	60e3      	str	r3, [r4, #12]
 8009fca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009fce:	6665      	str	r5, [r4, #100]	; 0x64
 8009fd0:	f000 f847 	bl	800a062 <__retarget_lock_init_recursive>
 8009fd4:	f7ff ff96 	bl	8009f04 <__sfp_lock_release>
 8009fd8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009fdc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009fe0:	6025      	str	r5, [r4, #0]
 8009fe2:	61a5      	str	r5, [r4, #24]
 8009fe4:	2208      	movs	r2, #8
 8009fe6:	4629      	mov	r1, r5
 8009fe8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009fec:	f7ff fc58 	bl	80098a0 <memset>
 8009ff0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009ff4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009ff8:	4620      	mov	r0, r4
 8009ffa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ffc:	3468      	adds	r4, #104	; 0x68
 8009ffe:	e7d9      	b.n	8009fb4 <__sfp+0x1c>
 800a000:	2104      	movs	r1, #4
 800a002:	4638      	mov	r0, r7
 800a004:	f7ff ff62 	bl	8009ecc <__sfmoreglue>
 800a008:	4604      	mov	r4, r0
 800a00a:	6030      	str	r0, [r6, #0]
 800a00c:	2800      	cmp	r0, #0
 800a00e:	d1d5      	bne.n	8009fbc <__sfp+0x24>
 800a010:	f7ff ff78 	bl	8009f04 <__sfp_lock_release>
 800a014:	230c      	movs	r3, #12
 800a016:	603b      	str	r3, [r7, #0]
 800a018:	e7ee      	b.n	8009ff8 <__sfp+0x60>
 800a01a:	bf00      	nop
 800a01c:	0800afb8 	.word	0x0800afb8
 800a020:	ffff0001 	.word	0xffff0001

0800a024 <_fwalk_reent>:
 800a024:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a028:	4606      	mov	r6, r0
 800a02a:	4688      	mov	r8, r1
 800a02c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a030:	2700      	movs	r7, #0
 800a032:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a036:	f1b9 0901 	subs.w	r9, r9, #1
 800a03a:	d505      	bpl.n	800a048 <_fwalk_reent+0x24>
 800a03c:	6824      	ldr	r4, [r4, #0]
 800a03e:	2c00      	cmp	r4, #0
 800a040:	d1f7      	bne.n	800a032 <_fwalk_reent+0xe>
 800a042:	4638      	mov	r0, r7
 800a044:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a048:	89ab      	ldrh	r3, [r5, #12]
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d907      	bls.n	800a05e <_fwalk_reent+0x3a>
 800a04e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a052:	3301      	adds	r3, #1
 800a054:	d003      	beq.n	800a05e <_fwalk_reent+0x3a>
 800a056:	4629      	mov	r1, r5
 800a058:	4630      	mov	r0, r6
 800a05a:	47c0      	blx	r8
 800a05c:	4307      	orrs	r7, r0
 800a05e:	3568      	adds	r5, #104	; 0x68
 800a060:	e7e9      	b.n	800a036 <_fwalk_reent+0x12>

0800a062 <__retarget_lock_init_recursive>:
 800a062:	4770      	bx	lr

0800a064 <__retarget_lock_acquire_recursive>:
 800a064:	4770      	bx	lr

0800a066 <__retarget_lock_release_recursive>:
 800a066:	4770      	bx	lr

0800a068 <__swhatbuf_r>:
 800a068:	b570      	push	{r4, r5, r6, lr}
 800a06a:	460e      	mov	r6, r1
 800a06c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a070:	2900      	cmp	r1, #0
 800a072:	b096      	sub	sp, #88	; 0x58
 800a074:	4614      	mov	r4, r2
 800a076:	461d      	mov	r5, r3
 800a078:	da08      	bge.n	800a08c <__swhatbuf_r+0x24>
 800a07a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a07e:	2200      	movs	r2, #0
 800a080:	602a      	str	r2, [r5, #0]
 800a082:	061a      	lsls	r2, r3, #24
 800a084:	d410      	bmi.n	800a0a8 <__swhatbuf_r+0x40>
 800a086:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a08a:	e00e      	b.n	800a0aa <__swhatbuf_r+0x42>
 800a08c:	466a      	mov	r2, sp
 800a08e:	f000 fdf1 	bl	800ac74 <_fstat_r>
 800a092:	2800      	cmp	r0, #0
 800a094:	dbf1      	blt.n	800a07a <__swhatbuf_r+0x12>
 800a096:	9a01      	ldr	r2, [sp, #4]
 800a098:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a09c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a0a0:	425a      	negs	r2, r3
 800a0a2:	415a      	adcs	r2, r3
 800a0a4:	602a      	str	r2, [r5, #0]
 800a0a6:	e7ee      	b.n	800a086 <__swhatbuf_r+0x1e>
 800a0a8:	2340      	movs	r3, #64	; 0x40
 800a0aa:	2000      	movs	r0, #0
 800a0ac:	6023      	str	r3, [r4, #0]
 800a0ae:	b016      	add	sp, #88	; 0x58
 800a0b0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a0b4 <__smakebuf_r>:
 800a0b4:	898b      	ldrh	r3, [r1, #12]
 800a0b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a0b8:	079d      	lsls	r5, r3, #30
 800a0ba:	4606      	mov	r6, r0
 800a0bc:	460c      	mov	r4, r1
 800a0be:	d507      	bpl.n	800a0d0 <__smakebuf_r+0x1c>
 800a0c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a0c4:	6023      	str	r3, [r4, #0]
 800a0c6:	6123      	str	r3, [r4, #16]
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	6163      	str	r3, [r4, #20]
 800a0cc:	b002      	add	sp, #8
 800a0ce:	bd70      	pop	{r4, r5, r6, pc}
 800a0d0:	ab01      	add	r3, sp, #4
 800a0d2:	466a      	mov	r2, sp
 800a0d4:	f7ff ffc8 	bl	800a068 <__swhatbuf_r>
 800a0d8:	9900      	ldr	r1, [sp, #0]
 800a0da:	4605      	mov	r5, r0
 800a0dc:	4630      	mov	r0, r6
 800a0de:	f000 f895 	bl	800a20c <_malloc_r>
 800a0e2:	b948      	cbnz	r0, 800a0f8 <__smakebuf_r+0x44>
 800a0e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0e8:	059a      	lsls	r2, r3, #22
 800a0ea:	d4ef      	bmi.n	800a0cc <__smakebuf_r+0x18>
 800a0ec:	f023 0303 	bic.w	r3, r3, #3
 800a0f0:	f043 0302 	orr.w	r3, r3, #2
 800a0f4:	81a3      	strh	r3, [r4, #12]
 800a0f6:	e7e3      	b.n	800a0c0 <__smakebuf_r+0xc>
 800a0f8:	4b0d      	ldr	r3, [pc, #52]	; (800a130 <__smakebuf_r+0x7c>)
 800a0fa:	62b3      	str	r3, [r6, #40]	; 0x28
 800a0fc:	89a3      	ldrh	r3, [r4, #12]
 800a0fe:	6020      	str	r0, [r4, #0]
 800a100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a104:	81a3      	strh	r3, [r4, #12]
 800a106:	9b00      	ldr	r3, [sp, #0]
 800a108:	6163      	str	r3, [r4, #20]
 800a10a:	9b01      	ldr	r3, [sp, #4]
 800a10c:	6120      	str	r0, [r4, #16]
 800a10e:	b15b      	cbz	r3, 800a128 <__smakebuf_r+0x74>
 800a110:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a114:	4630      	mov	r0, r6
 800a116:	f000 fdbf 	bl	800ac98 <_isatty_r>
 800a11a:	b128      	cbz	r0, 800a128 <__smakebuf_r+0x74>
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	f023 0303 	bic.w	r3, r3, #3
 800a122:	f043 0301 	orr.w	r3, r3, #1
 800a126:	81a3      	strh	r3, [r4, #12]
 800a128:	89a0      	ldrh	r0, [r4, #12]
 800a12a:	4305      	orrs	r5, r0
 800a12c:	81a5      	strh	r5, [r4, #12]
 800a12e:	e7cd      	b.n	800a0cc <__smakebuf_r+0x18>
 800a130:	08009ec1 	.word	0x08009ec1

0800a134 <_free_r>:
 800a134:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a136:	2900      	cmp	r1, #0
 800a138:	d044      	beq.n	800a1c4 <_free_r+0x90>
 800a13a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a13e:	9001      	str	r0, [sp, #4]
 800a140:	2b00      	cmp	r3, #0
 800a142:	f1a1 0404 	sub.w	r4, r1, #4
 800a146:	bfb8      	it	lt
 800a148:	18e4      	addlt	r4, r4, r3
 800a14a:	f000 fdef 	bl	800ad2c <__malloc_lock>
 800a14e:	4a1e      	ldr	r2, [pc, #120]	; (800a1c8 <_free_r+0x94>)
 800a150:	9801      	ldr	r0, [sp, #4]
 800a152:	6813      	ldr	r3, [r2, #0]
 800a154:	b933      	cbnz	r3, 800a164 <_free_r+0x30>
 800a156:	6063      	str	r3, [r4, #4]
 800a158:	6014      	str	r4, [r2, #0]
 800a15a:	b003      	add	sp, #12
 800a15c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a160:	f000 bdea 	b.w	800ad38 <__malloc_unlock>
 800a164:	42a3      	cmp	r3, r4
 800a166:	d908      	bls.n	800a17a <_free_r+0x46>
 800a168:	6825      	ldr	r5, [r4, #0]
 800a16a:	1961      	adds	r1, r4, r5
 800a16c:	428b      	cmp	r3, r1
 800a16e:	bf01      	itttt	eq
 800a170:	6819      	ldreq	r1, [r3, #0]
 800a172:	685b      	ldreq	r3, [r3, #4]
 800a174:	1949      	addeq	r1, r1, r5
 800a176:	6021      	streq	r1, [r4, #0]
 800a178:	e7ed      	b.n	800a156 <_free_r+0x22>
 800a17a:	461a      	mov	r2, r3
 800a17c:	685b      	ldr	r3, [r3, #4]
 800a17e:	b10b      	cbz	r3, 800a184 <_free_r+0x50>
 800a180:	42a3      	cmp	r3, r4
 800a182:	d9fa      	bls.n	800a17a <_free_r+0x46>
 800a184:	6811      	ldr	r1, [r2, #0]
 800a186:	1855      	adds	r5, r2, r1
 800a188:	42a5      	cmp	r5, r4
 800a18a:	d10b      	bne.n	800a1a4 <_free_r+0x70>
 800a18c:	6824      	ldr	r4, [r4, #0]
 800a18e:	4421      	add	r1, r4
 800a190:	1854      	adds	r4, r2, r1
 800a192:	42a3      	cmp	r3, r4
 800a194:	6011      	str	r1, [r2, #0]
 800a196:	d1e0      	bne.n	800a15a <_free_r+0x26>
 800a198:	681c      	ldr	r4, [r3, #0]
 800a19a:	685b      	ldr	r3, [r3, #4]
 800a19c:	6053      	str	r3, [r2, #4]
 800a19e:	4421      	add	r1, r4
 800a1a0:	6011      	str	r1, [r2, #0]
 800a1a2:	e7da      	b.n	800a15a <_free_r+0x26>
 800a1a4:	d902      	bls.n	800a1ac <_free_r+0x78>
 800a1a6:	230c      	movs	r3, #12
 800a1a8:	6003      	str	r3, [r0, #0]
 800a1aa:	e7d6      	b.n	800a15a <_free_r+0x26>
 800a1ac:	6825      	ldr	r5, [r4, #0]
 800a1ae:	1961      	adds	r1, r4, r5
 800a1b0:	428b      	cmp	r3, r1
 800a1b2:	bf04      	itt	eq
 800a1b4:	6819      	ldreq	r1, [r3, #0]
 800a1b6:	685b      	ldreq	r3, [r3, #4]
 800a1b8:	6063      	str	r3, [r4, #4]
 800a1ba:	bf04      	itt	eq
 800a1bc:	1949      	addeq	r1, r1, r5
 800a1be:	6021      	streq	r1, [r4, #0]
 800a1c0:	6054      	str	r4, [r2, #4]
 800a1c2:	e7ca      	b.n	800a15a <_free_r+0x26>
 800a1c4:	b003      	add	sp, #12
 800a1c6:	bd30      	pop	{r4, r5, pc}
 800a1c8:	20000e94 	.word	0x20000e94

0800a1cc <sbrk_aligned>:
 800a1cc:	b570      	push	{r4, r5, r6, lr}
 800a1ce:	4e0e      	ldr	r6, [pc, #56]	; (800a208 <sbrk_aligned+0x3c>)
 800a1d0:	460c      	mov	r4, r1
 800a1d2:	6831      	ldr	r1, [r6, #0]
 800a1d4:	4605      	mov	r5, r0
 800a1d6:	b911      	cbnz	r1, 800a1de <sbrk_aligned+0x12>
 800a1d8:	f000 fcd6 	bl	800ab88 <_sbrk_r>
 800a1dc:	6030      	str	r0, [r6, #0]
 800a1de:	4621      	mov	r1, r4
 800a1e0:	4628      	mov	r0, r5
 800a1e2:	f000 fcd1 	bl	800ab88 <_sbrk_r>
 800a1e6:	1c43      	adds	r3, r0, #1
 800a1e8:	d00a      	beq.n	800a200 <sbrk_aligned+0x34>
 800a1ea:	1cc4      	adds	r4, r0, #3
 800a1ec:	f024 0403 	bic.w	r4, r4, #3
 800a1f0:	42a0      	cmp	r0, r4
 800a1f2:	d007      	beq.n	800a204 <sbrk_aligned+0x38>
 800a1f4:	1a21      	subs	r1, r4, r0
 800a1f6:	4628      	mov	r0, r5
 800a1f8:	f000 fcc6 	bl	800ab88 <_sbrk_r>
 800a1fc:	3001      	adds	r0, #1
 800a1fe:	d101      	bne.n	800a204 <sbrk_aligned+0x38>
 800a200:	f04f 34ff 	mov.w	r4, #4294967295
 800a204:	4620      	mov	r0, r4
 800a206:	bd70      	pop	{r4, r5, r6, pc}
 800a208:	20000e98 	.word	0x20000e98

0800a20c <_malloc_r>:
 800a20c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a210:	1ccd      	adds	r5, r1, #3
 800a212:	f025 0503 	bic.w	r5, r5, #3
 800a216:	3508      	adds	r5, #8
 800a218:	2d0c      	cmp	r5, #12
 800a21a:	bf38      	it	cc
 800a21c:	250c      	movcc	r5, #12
 800a21e:	2d00      	cmp	r5, #0
 800a220:	4607      	mov	r7, r0
 800a222:	db01      	blt.n	800a228 <_malloc_r+0x1c>
 800a224:	42a9      	cmp	r1, r5
 800a226:	d905      	bls.n	800a234 <_malloc_r+0x28>
 800a228:	230c      	movs	r3, #12
 800a22a:	603b      	str	r3, [r7, #0]
 800a22c:	2600      	movs	r6, #0
 800a22e:	4630      	mov	r0, r6
 800a230:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a234:	4e2e      	ldr	r6, [pc, #184]	; (800a2f0 <_malloc_r+0xe4>)
 800a236:	f000 fd79 	bl	800ad2c <__malloc_lock>
 800a23a:	6833      	ldr	r3, [r6, #0]
 800a23c:	461c      	mov	r4, r3
 800a23e:	bb34      	cbnz	r4, 800a28e <_malloc_r+0x82>
 800a240:	4629      	mov	r1, r5
 800a242:	4638      	mov	r0, r7
 800a244:	f7ff ffc2 	bl	800a1cc <sbrk_aligned>
 800a248:	1c43      	adds	r3, r0, #1
 800a24a:	4604      	mov	r4, r0
 800a24c:	d14d      	bne.n	800a2ea <_malloc_r+0xde>
 800a24e:	6834      	ldr	r4, [r6, #0]
 800a250:	4626      	mov	r6, r4
 800a252:	2e00      	cmp	r6, #0
 800a254:	d140      	bne.n	800a2d8 <_malloc_r+0xcc>
 800a256:	6823      	ldr	r3, [r4, #0]
 800a258:	4631      	mov	r1, r6
 800a25a:	4638      	mov	r0, r7
 800a25c:	eb04 0803 	add.w	r8, r4, r3
 800a260:	f000 fc92 	bl	800ab88 <_sbrk_r>
 800a264:	4580      	cmp	r8, r0
 800a266:	d13a      	bne.n	800a2de <_malloc_r+0xd2>
 800a268:	6821      	ldr	r1, [r4, #0]
 800a26a:	3503      	adds	r5, #3
 800a26c:	1a6d      	subs	r5, r5, r1
 800a26e:	f025 0503 	bic.w	r5, r5, #3
 800a272:	3508      	adds	r5, #8
 800a274:	2d0c      	cmp	r5, #12
 800a276:	bf38      	it	cc
 800a278:	250c      	movcc	r5, #12
 800a27a:	4629      	mov	r1, r5
 800a27c:	4638      	mov	r0, r7
 800a27e:	f7ff ffa5 	bl	800a1cc <sbrk_aligned>
 800a282:	3001      	adds	r0, #1
 800a284:	d02b      	beq.n	800a2de <_malloc_r+0xd2>
 800a286:	6823      	ldr	r3, [r4, #0]
 800a288:	442b      	add	r3, r5
 800a28a:	6023      	str	r3, [r4, #0]
 800a28c:	e00e      	b.n	800a2ac <_malloc_r+0xa0>
 800a28e:	6822      	ldr	r2, [r4, #0]
 800a290:	1b52      	subs	r2, r2, r5
 800a292:	d41e      	bmi.n	800a2d2 <_malloc_r+0xc6>
 800a294:	2a0b      	cmp	r2, #11
 800a296:	d916      	bls.n	800a2c6 <_malloc_r+0xba>
 800a298:	1961      	adds	r1, r4, r5
 800a29a:	42a3      	cmp	r3, r4
 800a29c:	6025      	str	r5, [r4, #0]
 800a29e:	bf18      	it	ne
 800a2a0:	6059      	strne	r1, [r3, #4]
 800a2a2:	6863      	ldr	r3, [r4, #4]
 800a2a4:	bf08      	it	eq
 800a2a6:	6031      	streq	r1, [r6, #0]
 800a2a8:	5162      	str	r2, [r4, r5]
 800a2aa:	604b      	str	r3, [r1, #4]
 800a2ac:	4638      	mov	r0, r7
 800a2ae:	f104 060b 	add.w	r6, r4, #11
 800a2b2:	f000 fd41 	bl	800ad38 <__malloc_unlock>
 800a2b6:	f026 0607 	bic.w	r6, r6, #7
 800a2ba:	1d23      	adds	r3, r4, #4
 800a2bc:	1af2      	subs	r2, r6, r3
 800a2be:	d0b6      	beq.n	800a22e <_malloc_r+0x22>
 800a2c0:	1b9b      	subs	r3, r3, r6
 800a2c2:	50a3      	str	r3, [r4, r2]
 800a2c4:	e7b3      	b.n	800a22e <_malloc_r+0x22>
 800a2c6:	6862      	ldr	r2, [r4, #4]
 800a2c8:	42a3      	cmp	r3, r4
 800a2ca:	bf0c      	ite	eq
 800a2cc:	6032      	streq	r2, [r6, #0]
 800a2ce:	605a      	strne	r2, [r3, #4]
 800a2d0:	e7ec      	b.n	800a2ac <_malloc_r+0xa0>
 800a2d2:	4623      	mov	r3, r4
 800a2d4:	6864      	ldr	r4, [r4, #4]
 800a2d6:	e7b2      	b.n	800a23e <_malloc_r+0x32>
 800a2d8:	4634      	mov	r4, r6
 800a2da:	6876      	ldr	r6, [r6, #4]
 800a2dc:	e7b9      	b.n	800a252 <_malloc_r+0x46>
 800a2de:	230c      	movs	r3, #12
 800a2e0:	603b      	str	r3, [r7, #0]
 800a2e2:	4638      	mov	r0, r7
 800a2e4:	f000 fd28 	bl	800ad38 <__malloc_unlock>
 800a2e8:	e7a1      	b.n	800a22e <_malloc_r+0x22>
 800a2ea:	6025      	str	r5, [r4, #0]
 800a2ec:	e7de      	b.n	800a2ac <_malloc_r+0xa0>
 800a2ee:	bf00      	nop
 800a2f0:	20000e94 	.word	0x20000e94

0800a2f4 <__ssputs_r>:
 800a2f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2f8:	688e      	ldr	r6, [r1, #8]
 800a2fa:	429e      	cmp	r6, r3
 800a2fc:	4682      	mov	sl, r0
 800a2fe:	460c      	mov	r4, r1
 800a300:	4690      	mov	r8, r2
 800a302:	461f      	mov	r7, r3
 800a304:	d838      	bhi.n	800a378 <__ssputs_r+0x84>
 800a306:	898a      	ldrh	r2, [r1, #12]
 800a308:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a30c:	d032      	beq.n	800a374 <__ssputs_r+0x80>
 800a30e:	6825      	ldr	r5, [r4, #0]
 800a310:	6909      	ldr	r1, [r1, #16]
 800a312:	eba5 0901 	sub.w	r9, r5, r1
 800a316:	6965      	ldr	r5, [r4, #20]
 800a318:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a31c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a320:	3301      	adds	r3, #1
 800a322:	444b      	add	r3, r9
 800a324:	106d      	asrs	r5, r5, #1
 800a326:	429d      	cmp	r5, r3
 800a328:	bf38      	it	cc
 800a32a:	461d      	movcc	r5, r3
 800a32c:	0553      	lsls	r3, r2, #21
 800a32e:	d531      	bpl.n	800a394 <__ssputs_r+0xa0>
 800a330:	4629      	mov	r1, r5
 800a332:	f7ff ff6b 	bl	800a20c <_malloc_r>
 800a336:	4606      	mov	r6, r0
 800a338:	b950      	cbnz	r0, 800a350 <__ssputs_r+0x5c>
 800a33a:	230c      	movs	r3, #12
 800a33c:	f8ca 3000 	str.w	r3, [sl]
 800a340:	89a3      	ldrh	r3, [r4, #12]
 800a342:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a346:	81a3      	strh	r3, [r4, #12]
 800a348:	f04f 30ff 	mov.w	r0, #4294967295
 800a34c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a350:	6921      	ldr	r1, [r4, #16]
 800a352:	464a      	mov	r2, r9
 800a354:	f000 fcc2 	bl	800acdc <memcpy>
 800a358:	89a3      	ldrh	r3, [r4, #12]
 800a35a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a35e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a362:	81a3      	strh	r3, [r4, #12]
 800a364:	6126      	str	r6, [r4, #16]
 800a366:	6165      	str	r5, [r4, #20]
 800a368:	444e      	add	r6, r9
 800a36a:	eba5 0509 	sub.w	r5, r5, r9
 800a36e:	6026      	str	r6, [r4, #0]
 800a370:	60a5      	str	r5, [r4, #8]
 800a372:	463e      	mov	r6, r7
 800a374:	42be      	cmp	r6, r7
 800a376:	d900      	bls.n	800a37a <__ssputs_r+0x86>
 800a378:	463e      	mov	r6, r7
 800a37a:	6820      	ldr	r0, [r4, #0]
 800a37c:	4632      	mov	r2, r6
 800a37e:	4641      	mov	r1, r8
 800a380:	f000 fcba 	bl	800acf8 <memmove>
 800a384:	68a3      	ldr	r3, [r4, #8]
 800a386:	1b9b      	subs	r3, r3, r6
 800a388:	60a3      	str	r3, [r4, #8]
 800a38a:	6823      	ldr	r3, [r4, #0]
 800a38c:	4433      	add	r3, r6
 800a38e:	6023      	str	r3, [r4, #0]
 800a390:	2000      	movs	r0, #0
 800a392:	e7db      	b.n	800a34c <__ssputs_r+0x58>
 800a394:	462a      	mov	r2, r5
 800a396:	f000 fcd5 	bl	800ad44 <_realloc_r>
 800a39a:	4606      	mov	r6, r0
 800a39c:	2800      	cmp	r0, #0
 800a39e:	d1e1      	bne.n	800a364 <__ssputs_r+0x70>
 800a3a0:	6921      	ldr	r1, [r4, #16]
 800a3a2:	4650      	mov	r0, sl
 800a3a4:	f7ff fec6 	bl	800a134 <_free_r>
 800a3a8:	e7c7      	b.n	800a33a <__ssputs_r+0x46>
	...

0800a3ac <_svfiprintf_r>:
 800a3ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3b0:	4698      	mov	r8, r3
 800a3b2:	898b      	ldrh	r3, [r1, #12]
 800a3b4:	061b      	lsls	r3, r3, #24
 800a3b6:	b09d      	sub	sp, #116	; 0x74
 800a3b8:	4607      	mov	r7, r0
 800a3ba:	460d      	mov	r5, r1
 800a3bc:	4614      	mov	r4, r2
 800a3be:	d50e      	bpl.n	800a3de <_svfiprintf_r+0x32>
 800a3c0:	690b      	ldr	r3, [r1, #16]
 800a3c2:	b963      	cbnz	r3, 800a3de <_svfiprintf_r+0x32>
 800a3c4:	2140      	movs	r1, #64	; 0x40
 800a3c6:	f7ff ff21 	bl	800a20c <_malloc_r>
 800a3ca:	6028      	str	r0, [r5, #0]
 800a3cc:	6128      	str	r0, [r5, #16]
 800a3ce:	b920      	cbnz	r0, 800a3da <_svfiprintf_r+0x2e>
 800a3d0:	230c      	movs	r3, #12
 800a3d2:	603b      	str	r3, [r7, #0]
 800a3d4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3d8:	e0d1      	b.n	800a57e <_svfiprintf_r+0x1d2>
 800a3da:	2340      	movs	r3, #64	; 0x40
 800a3dc:	616b      	str	r3, [r5, #20]
 800a3de:	2300      	movs	r3, #0
 800a3e0:	9309      	str	r3, [sp, #36]	; 0x24
 800a3e2:	2320      	movs	r3, #32
 800a3e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a3e8:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3ec:	2330      	movs	r3, #48	; 0x30
 800a3ee:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a598 <_svfiprintf_r+0x1ec>
 800a3f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a3f6:	f04f 0901 	mov.w	r9, #1
 800a3fa:	4623      	mov	r3, r4
 800a3fc:	469a      	mov	sl, r3
 800a3fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a402:	b10a      	cbz	r2, 800a408 <_svfiprintf_r+0x5c>
 800a404:	2a25      	cmp	r2, #37	; 0x25
 800a406:	d1f9      	bne.n	800a3fc <_svfiprintf_r+0x50>
 800a408:	ebba 0b04 	subs.w	fp, sl, r4
 800a40c:	d00b      	beq.n	800a426 <_svfiprintf_r+0x7a>
 800a40e:	465b      	mov	r3, fp
 800a410:	4622      	mov	r2, r4
 800a412:	4629      	mov	r1, r5
 800a414:	4638      	mov	r0, r7
 800a416:	f7ff ff6d 	bl	800a2f4 <__ssputs_r>
 800a41a:	3001      	adds	r0, #1
 800a41c:	f000 80aa 	beq.w	800a574 <_svfiprintf_r+0x1c8>
 800a420:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a422:	445a      	add	r2, fp
 800a424:	9209      	str	r2, [sp, #36]	; 0x24
 800a426:	f89a 3000 	ldrb.w	r3, [sl]
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	f000 80a2 	beq.w	800a574 <_svfiprintf_r+0x1c8>
 800a430:	2300      	movs	r3, #0
 800a432:	f04f 32ff 	mov.w	r2, #4294967295
 800a436:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a43a:	f10a 0a01 	add.w	sl, sl, #1
 800a43e:	9304      	str	r3, [sp, #16]
 800a440:	9307      	str	r3, [sp, #28]
 800a442:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a446:	931a      	str	r3, [sp, #104]	; 0x68
 800a448:	4654      	mov	r4, sl
 800a44a:	2205      	movs	r2, #5
 800a44c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a450:	4851      	ldr	r0, [pc, #324]	; (800a598 <_svfiprintf_r+0x1ec>)
 800a452:	f7f5 fecd 	bl	80001f0 <memchr>
 800a456:	9a04      	ldr	r2, [sp, #16]
 800a458:	b9d8      	cbnz	r0, 800a492 <_svfiprintf_r+0xe6>
 800a45a:	06d0      	lsls	r0, r2, #27
 800a45c:	bf44      	itt	mi
 800a45e:	2320      	movmi	r3, #32
 800a460:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a464:	0711      	lsls	r1, r2, #28
 800a466:	bf44      	itt	mi
 800a468:	232b      	movmi	r3, #43	; 0x2b
 800a46a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a46e:	f89a 3000 	ldrb.w	r3, [sl]
 800a472:	2b2a      	cmp	r3, #42	; 0x2a
 800a474:	d015      	beq.n	800a4a2 <_svfiprintf_r+0xf6>
 800a476:	9a07      	ldr	r2, [sp, #28]
 800a478:	4654      	mov	r4, sl
 800a47a:	2000      	movs	r0, #0
 800a47c:	f04f 0c0a 	mov.w	ip, #10
 800a480:	4621      	mov	r1, r4
 800a482:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a486:	3b30      	subs	r3, #48	; 0x30
 800a488:	2b09      	cmp	r3, #9
 800a48a:	d94e      	bls.n	800a52a <_svfiprintf_r+0x17e>
 800a48c:	b1b0      	cbz	r0, 800a4bc <_svfiprintf_r+0x110>
 800a48e:	9207      	str	r2, [sp, #28]
 800a490:	e014      	b.n	800a4bc <_svfiprintf_r+0x110>
 800a492:	eba0 0308 	sub.w	r3, r0, r8
 800a496:	fa09 f303 	lsl.w	r3, r9, r3
 800a49a:	4313      	orrs	r3, r2
 800a49c:	9304      	str	r3, [sp, #16]
 800a49e:	46a2      	mov	sl, r4
 800a4a0:	e7d2      	b.n	800a448 <_svfiprintf_r+0x9c>
 800a4a2:	9b03      	ldr	r3, [sp, #12]
 800a4a4:	1d19      	adds	r1, r3, #4
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	9103      	str	r1, [sp, #12]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	bfbb      	ittet	lt
 800a4ae:	425b      	neglt	r3, r3
 800a4b0:	f042 0202 	orrlt.w	r2, r2, #2
 800a4b4:	9307      	strge	r3, [sp, #28]
 800a4b6:	9307      	strlt	r3, [sp, #28]
 800a4b8:	bfb8      	it	lt
 800a4ba:	9204      	strlt	r2, [sp, #16]
 800a4bc:	7823      	ldrb	r3, [r4, #0]
 800a4be:	2b2e      	cmp	r3, #46	; 0x2e
 800a4c0:	d10c      	bne.n	800a4dc <_svfiprintf_r+0x130>
 800a4c2:	7863      	ldrb	r3, [r4, #1]
 800a4c4:	2b2a      	cmp	r3, #42	; 0x2a
 800a4c6:	d135      	bne.n	800a534 <_svfiprintf_r+0x188>
 800a4c8:	9b03      	ldr	r3, [sp, #12]
 800a4ca:	1d1a      	adds	r2, r3, #4
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	9203      	str	r2, [sp, #12]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	bfb8      	it	lt
 800a4d4:	f04f 33ff 	movlt.w	r3, #4294967295
 800a4d8:	3402      	adds	r4, #2
 800a4da:	9305      	str	r3, [sp, #20]
 800a4dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a5a8 <_svfiprintf_r+0x1fc>
 800a4e0:	7821      	ldrb	r1, [r4, #0]
 800a4e2:	2203      	movs	r2, #3
 800a4e4:	4650      	mov	r0, sl
 800a4e6:	f7f5 fe83 	bl	80001f0 <memchr>
 800a4ea:	b140      	cbz	r0, 800a4fe <_svfiprintf_r+0x152>
 800a4ec:	2340      	movs	r3, #64	; 0x40
 800a4ee:	eba0 000a 	sub.w	r0, r0, sl
 800a4f2:	fa03 f000 	lsl.w	r0, r3, r0
 800a4f6:	9b04      	ldr	r3, [sp, #16]
 800a4f8:	4303      	orrs	r3, r0
 800a4fa:	3401      	adds	r4, #1
 800a4fc:	9304      	str	r3, [sp, #16]
 800a4fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a502:	4826      	ldr	r0, [pc, #152]	; (800a59c <_svfiprintf_r+0x1f0>)
 800a504:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a508:	2206      	movs	r2, #6
 800a50a:	f7f5 fe71 	bl	80001f0 <memchr>
 800a50e:	2800      	cmp	r0, #0
 800a510:	d038      	beq.n	800a584 <_svfiprintf_r+0x1d8>
 800a512:	4b23      	ldr	r3, [pc, #140]	; (800a5a0 <_svfiprintf_r+0x1f4>)
 800a514:	bb1b      	cbnz	r3, 800a55e <_svfiprintf_r+0x1b2>
 800a516:	9b03      	ldr	r3, [sp, #12]
 800a518:	3307      	adds	r3, #7
 800a51a:	f023 0307 	bic.w	r3, r3, #7
 800a51e:	3308      	adds	r3, #8
 800a520:	9303      	str	r3, [sp, #12]
 800a522:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a524:	4433      	add	r3, r6
 800a526:	9309      	str	r3, [sp, #36]	; 0x24
 800a528:	e767      	b.n	800a3fa <_svfiprintf_r+0x4e>
 800a52a:	fb0c 3202 	mla	r2, ip, r2, r3
 800a52e:	460c      	mov	r4, r1
 800a530:	2001      	movs	r0, #1
 800a532:	e7a5      	b.n	800a480 <_svfiprintf_r+0xd4>
 800a534:	2300      	movs	r3, #0
 800a536:	3401      	adds	r4, #1
 800a538:	9305      	str	r3, [sp, #20]
 800a53a:	4619      	mov	r1, r3
 800a53c:	f04f 0c0a 	mov.w	ip, #10
 800a540:	4620      	mov	r0, r4
 800a542:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a546:	3a30      	subs	r2, #48	; 0x30
 800a548:	2a09      	cmp	r2, #9
 800a54a:	d903      	bls.n	800a554 <_svfiprintf_r+0x1a8>
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d0c5      	beq.n	800a4dc <_svfiprintf_r+0x130>
 800a550:	9105      	str	r1, [sp, #20]
 800a552:	e7c3      	b.n	800a4dc <_svfiprintf_r+0x130>
 800a554:	fb0c 2101 	mla	r1, ip, r1, r2
 800a558:	4604      	mov	r4, r0
 800a55a:	2301      	movs	r3, #1
 800a55c:	e7f0      	b.n	800a540 <_svfiprintf_r+0x194>
 800a55e:	ab03      	add	r3, sp, #12
 800a560:	9300      	str	r3, [sp, #0]
 800a562:	462a      	mov	r2, r5
 800a564:	4b0f      	ldr	r3, [pc, #60]	; (800a5a4 <_svfiprintf_r+0x1f8>)
 800a566:	a904      	add	r1, sp, #16
 800a568:	4638      	mov	r0, r7
 800a56a:	f3af 8000 	nop.w
 800a56e:	1c42      	adds	r2, r0, #1
 800a570:	4606      	mov	r6, r0
 800a572:	d1d6      	bne.n	800a522 <_svfiprintf_r+0x176>
 800a574:	89ab      	ldrh	r3, [r5, #12]
 800a576:	065b      	lsls	r3, r3, #25
 800a578:	f53f af2c 	bmi.w	800a3d4 <_svfiprintf_r+0x28>
 800a57c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a57e:	b01d      	add	sp, #116	; 0x74
 800a580:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a584:	ab03      	add	r3, sp, #12
 800a586:	9300      	str	r3, [sp, #0]
 800a588:	462a      	mov	r2, r5
 800a58a:	4b06      	ldr	r3, [pc, #24]	; (800a5a4 <_svfiprintf_r+0x1f8>)
 800a58c:	a904      	add	r1, sp, #16
 800a58e:	4638      	mov	r0, r7
 800a590:	f000 f9d4 	bl	800a93c <_printf_i>
 800a594:	e7eb      	b.n	800a56e <_svfiprintf_r+0x1c2>
 800a596:	bf00      	nop
 800a598:	0800b120 	.word	0x0800b120
 800a59c:	0800b12a 	.word	0x0800b12a
 800a5a0:	00000000 	.word	0x00000000
 800a5a4:	0800a2f5 	.word	0x0800a2f5
 800a5a8:	0800b126 	.word	0x0800b126

0800a5ac <__sfputc_r>:
 800a5ac:	6893      	ldr	r3, [r2, #8]
 800a5ae:	3b01      	subs	r3, #1
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	b410      	push	{r4}
 800a5b4:	6093      	str	r3, [r2, #8]
 800a5b6:	da08      	bge.n	800a5ca <__sfputc_r+0x1e>
 800a5b8:	6994      	ldr	r4, [r2, #24]
 800a5ba:	42a3      	cmp	r3, r4
 800a5bc:	db01      	blt.n	800a5c2 <__sfputc_r+0x16>
 800a5be:	290a      	cmp	r1, #10
 800a5c0:	d103      	bne.n	800a5ca <__sfputc_r+0x1e>
 800a5c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5c6:	f7ff bad5 	b.w	8009b74 <__swbuf_r>
 800a5ca:	6813      	ldr	r3, [r2, #0]
 800a5cc:	1c58      	adds	r0, r3, #1
 800a5ce:	6010      	str	r0, [r2, #0]
 800a5d0:	7019      	strb	r1, [r3, #0]
 800a5d2:	4608      	mov	r0, r1
 800a5d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a5d8:	4770      	bx	lr

0800a5da <__sfputs_r>:
 800a5da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a5dc:	4606      	mov	r6, r0
 800a5de:	460f      	mov	r7, r1
 800a5e0:	4614      	mov	r4, r2
 800a5e2:	18d5      	adds	r5, r2, r3
 800a5e4:	42ac      	cmp	r4, r5
 800a5e6:	d101      	bne.n	800a5ec <__sfputs_r+0x12>
 800a5e8:	2000      	movs	r0, #0
 800a5ea:	e007      	b.n	800a5fc <__sfputs_r+0x22>
 800a5ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5f0:	463a      	mov	r2, r7
 800a5f2:	4630      	mov	r0, r6
 800a5f4:	f7ff ffda 	bl	800a5ac <__sfputc_r>
 800a5f8:	1c43      	adds	r3, r0, #1
 800a5fa:	d1f3      	bne.n	800a5e4 <__sfputs_r+0xa>
 800a5fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a600 <_vfiprintf_r>:
 800a600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a604:	460d      	mov	r5, r1
 800a606:	b09d      	sub	sp, #116	; 0x74
 800a608:	4614      	mov	r4, r2
 800a60a:	4698      	mov	r8, r3
 800a60c:	4606      	mov	r6, r0
 800a60e:	b118      	cbz	r0, 800a618 <_vfiprintf_r+0x18>
 800a610:	6983      	ldr	r3, [r0, #24]
 800a612:	b90b      	cbnz	r3, 800a618 <_vfiprintf_r+0x18>
 800a614:	f7ff fc88 	bl	8009f28 <__sinit>
 800a618:	4b89      	ldr	r3, [pc, #548]	; (800a840 <_vfiprintf_r+0x240>)
 800a61a:	429d      	cmp	r5, r3
 800a61c:	d11b      	bne.n	800a656 <_vfiprintf_r+0x56>
 800a61e:	6875      	ldr	r5, [r6, #4]
 800a620:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a622:	07d9      	lsls	r1, r3, #31
 800a624:	d405      	bmi.n	800a632 <_vfiprintf_r+0x32>
 800a626:	89ab      	ldrh	r3, [r5, #12]
 800a628:	059a      	lsls	r2, r3, #22
 800a62a:	d402      	bmi.n	800a632 <_vfiprintf_r+0x32>
 800a62c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a62e:	f7ff fd19 	bl	800a064 <__retarget_lock_acquire_recursive>
 800a632:	89ab      	ldrh	r3, [r5, #12]
 800a634:	071b      	lsls	r3, r3, #28
 800a636:	d501      	bpl.n	800a63c <_vfiprintf_r+0x3c>
 800a638:	692b      	ldr	r3, [r5, #16]
 800a63a:	b9eb      	cbnz	r3, 800a678 <_vfiprintf_r+0x78>
 800a63c:	4629      	mov	r1, r5
 800a63e:	4630      	mov	r0, r6
 800a640:	f7ff faea 	bl	8009c18 <__swsetup_r>
 800a644:	b1c0      	cbz	r0, 800a678 <_vfiprintf_r+0x78>
 800a646:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a648:	07dc      	lsls	r4, r3, #31
 800a64a:	d50e      	bpl.n	800a66a <_vfiprintf_r+0x6a>
 800a64c:	f04f 30ff 	mov.w	r0, #4294967295
 800a650:	b01d      	add	sp, #116	; 0x74
 800a652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a656:	4b7b      	ldr	r3, [pc, #492]	; (800a844 <_vfiprintf_r+0x244>)
 800a658:	429d      	cmp	r5, r3
 800a65a:	d101      	bne.n	800a660 <_vfiprintf_r+0x60>
 800a65c:	68b5      	ldr	r5, [r6, #8]
 800a65e:	e7df      	b.n	800a620 <_vfiprintf_r+0x20>
 800a660:	4b79      	ldr	r3, [pc, #484]	; (800a848 <_vfiprintf_r+0x248>)
 800a662:	429d      	cmp	r5, r3
 800a664:	bf08      	it	eq
 800a666:	68f5      	ldreq	r5, [r6, #12]
 800a668:	e7da      	b.n	800a620 <_vfiprintf_r+0x20>
 800a66a:	89ab      	ldrh	r3, [r5, #12]
 800a66c:	0598      	lsls	r0, r3, #22
 800a66e:	d4ed      	bmi.n	800a64c <_vfiprintf_r+0x4c>
 800a670:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a672:	f7ff fcf8 	bl	800a066 <__retarget_lock_release_recursive>
 800a676:	e7e9      	b.n	800a64c <_vfiprintf_r+0x4c>
 800a678:	2300      	movs	r3, #0
 800a67a:	9309      	str	r3, [sp, #36]	; 0x24
 800a67c:	2320      	movs	r3, #32
 800a67e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a682:	f8cd 800c 	str.w	r8, [sp, #12]
 800a686:	2330      	movs	r3, #48	; 0x30
 800a688:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a84c <_vfiprintf_r+0x24c>
 800a68c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a690:	f04f 0901 	mov.w	r9, #1
 800a694:	4623      	mov	r3, r4
 800a696:	469a      	mov	sl, r3
 800a698:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a69c:	b10a      	cbz	r2, 800a6a2 <_vfiprintf_r+0xa2>
 800a69e:	2a25      	cmp	r2, #37	; 0x25
 800a6a0:	d1f9      	bne.n	800a696 <_vfiprintf_r+0x96>
 800a6a2:	ebba 0b04 	subs.w	fp, sl, r4
 800a6a6:	d00b      	beq.n	800a6c0 <_vfiprintf_r+0xc0>
 800a6a8:	465b      	mov	r3, fp
 800a6aa:	4622      	mov	r2, r4
 800a6ac:	4629      	mov	r1, r5
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	f7ff ff93 	bl	800a5da <__sfputs_r>
 800a6b4:	3001      	adds	r0, #1
 800a6b6:	f000 80aa 	beq.w	800a80e <_vfiprintf_r+0x20e>
 800a6ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a6bc:	445a      	add	r2, fp
 800a6be:	9209      	str	r2, [sp, #36]	; 0x24
 800a6c0:	f89a 3000 	ldrb.w	r3, [sl]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	f000 80a2 	beq.w	800a80e <_vfiprintf_r+0x20e>
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	f04f 32ff 	mov.w	r2, #4294967295
 800a6d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6d4:	f10a 0a01 	add.w	sl, sl, #1
 800a6d8:	9304      	str	r3, [sp, #16]
 800a6da:	9307      	str	r3, [sp, #28]
 800a6dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a6e0:	931a      	str	r3, [sp, #104]	; 0x68
 800a6e2:	4654      	mov	r4, sl
 800a6e4:	2205      	movs	r2, #5
 800a6e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6ea:	4858      	ldr	r0, [pc, #352]	; (800a84c <_vfiprintf_r+0x24c>)
 800a6ec:	f7f5 fd80 	bl	80001f0 <memchr>
 800a6f0:	9a04      	ldr	r2, [sp, #16]
 800a6f2:	b9d8      	cbnz	r0, 800a72c <_vfiprintf_r+0x12c>
 800a6f4:	06d1      	lsls	r1, r2, #27
 800a6f6:	bf44      	itt	mi
 800a6f8:	2320      	movmi	r3, #32
 800a6fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a6fe:	0713      	lsls	r3, r2, #28
 800a700:	bf44      	itt	mi
 800a702:	232b      	movmi	r3, #43	; 0x2b
 800a704:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a708:	f89a 3000 	ldrb.w	r3, [sl]
 800a70c:	2b2a      	cmp	r3, #42	; 0x2a
 800a70e:	d015      	beq.n	800a73c <_vfiprintf_r+0x13c>
 800a710:	9a07      	ldr	r2, [sp, #28]
 800a712:	4654      	mov	r4, sl
 800a714:	2000      	movs	r0, #0
 800a716:	f04f 0c0a 	mov.w	ip, #10
 800a71a:	4621      	mov	r1, r4
 800a71c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a720:	3b30      	subs	r3, #48	; 0x30
 800a722:	2b09      	cmp	r3, #9
 800a724:	d94e      	bls.n	800a7c4 <_vfiprintf_r+0x1c4>
 800a726:	b1b0      	cbz	r0, 800a756 <_vfiprintf_r+0x156>
 800a728:	9207      	str	r2, [sp, #28]
 800a72a:	e014      	b.n	800a756 <_vfiprintf_r+0x156>
 800a72c:	eba0 0308 	sub.w	r3, r0, r8
 800a730:	fa09 f303 	lsl.w	r3, r9, r3
 800a734:	4313      	orrs	r3, r2
 800a736:	9304      	str	r3, [sp, #16]
 800a738:	46a2      	mov	sl, r4
 800a73a:	e7d2      	b.n	800a6e2 <_vfiprintf_r+0xe2>
 800a73c:	9b03      	ldr	r3, [sp, #12]
 800a73e:	1d19      	adds	r1, r3, #4
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	9103      	str	r1, [sp, #12]
 800a744:	2b00      	cmp	r3, #0
 800a746:	bfbb      	ittet	lt
 800a748:	425b      	neglt	r3, r3
 800a74a:	f042 0202 	orrlt.w	r2, r2, #2
 800a74e:	9307      	strge	r3, [sp, #28]
 800a750:	9307      	strlt	r3, [sp, #28]
 800a752:	bfb8      	it	lt
 800a754:	9204      	strlt	r2, [sp, #16]
 800a756:	7823      	ldrb	r3, [r4, #0]
 800a758:	2b2e      	cmp	r3, #46	; 0x2e
 800a75a:	d10c      	bne.n	800a776 <_vfiprintf_r+0x176>
 800a75c:	7863      	ldrb	r3, [r4, #1]
 800a75e:	2b2a      	cmp	r3, #42	; 0x2a
 800a760:	d135      	bne.n	800a7ce <_vfiprintf_r+0x1ce>
 800a762:	9b03      	ldr	r3, [sp, #12]
 800a764:	1d1a      	adds	r2, r3, #4
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	9203      	str	r2, [sp, #12]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	bfb8      	it	lt
 800a76e:	f04f 33ff 	movlt.w	r3, #4294967295
 800a772:	3402      	adds	r4, #2
 800a774:	9305      	str	r3, [sp, #20]
 800a776:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a85c <_vfiprintf_r+0x25c>
 800a77a:	7821      	ldrb	r1, [r4, #0]
 800a77c:	2203      	movs	r2, #3
 800a77e:	4650      	mov	r0, sl
 800a780:	f7f5 fd36 	bl	80001f0 <memchr>
 800a784:	b140      	cbz	r0, 800a798 <_vfiprintf_r+0x198>
 800a786:	2340      	movs	r3, #64	; 0x40
 800a788:	eba0 000a 	sub.w	r0, r0, sl
 800a78c:	fa03 f000 	lsl.w	r0, r3, r0
 800a790:	9b04      	ldr	r3, [sp, #16]
 800a792:	4303      	orrs	r3, r0
 800a794:	3401      	adds	r4, #1
 800a796:	9304      	str	r3, [sp, #16]
 800a798:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a79c:	482c      	ldr	r0, [pc, #176]	; (800a850 <_vfiprintf_r+0x250>)
 800a79e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a7a2:	2206      	movs	r2, #6
 800a7a4:	f7f5 fd24 	bl	80001f0 <memchr>
 800a7a8:	2800      	cmp	r0, #0
 800a7aa:	d03f      	beq.n	800a82c <_vfiprintf_r+0x22c>
 800a7ac:	4b29      	ldr	r3, [pc, #164]	; (800a854 <_vfiprintf_r+0x254>)
 800a7ae:	bb1b      	cbnz	r3, 800a7f8 <_vfiprintf_r+0x1f8>
 800a7b0:	9b03      	ldr	r3, [sp, #12]
 800a7b2:	3307      	adds	r3, #7
 800a7b4:	f023 0307 	bic.w	r3, r3, #7
 800a7b8:	3308      	adds	r3, #8
 800a7ba:	9303      	str	r3, [sp, #12]
 800a7bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a7be:	443b      	add	r3, r7
 800a7c0:	9309      	str	r3, [sp, #36]	; 0x24
 800a7c2:	e767      	b.n	800a694 <_vfiprintf_r+0x94>
 800a7c4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7c8:	460c      	mov	r4, r1
 800a7ca:	2001      	movs	r0, #1
 800a7cc:	e7a5      	b.n	800a71a <_vfiprintf_r+0x11a>
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	3401      	adds	r4, #1
 800a7d2:	9305      	str	r3, [sp, #20]
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	f04f 0c0a 	mov.w	ip, #10
 800a7da:	4620      	mov	r0, r4
 800a7dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7e0:	3a30      	subs	r2, #48	; 0x30
 800a7e2:	2a09      	cmp	r2, #9
 800a7e4:	d903      	bls.n	800a7ee <_vfiprintf_r+0x1ee>
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d0c5      	beq.n	800a776 <_vfiprintf_r+0x176>
 800a7ea:	9105      	str	r1, [sp, #20]
 800a7ec:	e7c3      	b.n	800a776 <_vfiprintf_r+0x176>
 800a7ee:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7f2:	4604      	mov	r4, r0
 800a7f4:	2301      	movs	r3, #1
 800a7f6:	e7f0      	b.n	800a7da <_vfiprintf_r+0x1da>
 800a7f8:	ab03      	add	r3, sp, #12
 800a7fa:	9300      	str	r3, [sp, #0]
 800a7fc:	462a      	mov	r2, r5
 800a7fe:	4b16      	ldr	r3, [pc, #88]	; (800a858 <_vfiprintf_r+0x258>)
 800a800:	a904      	add	r1, sp, #16
 800a802:	4630      	mov	r0, r6
 800a804:	f3af 8000 	nop.w
 800a808:	4607      	mov	r7, r0
 800a80a:	1c78      	adds	r0, r7, #1
 800a80c:	d1d6      	bne.n	800a7bc <_vfiprintf_r+0x1bc>
 800a80e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a810:	07d9      	lsls	r1, r3, #31
 800a812:	d405      	bmi.n	800a820 <_vfiprintf_r+0x220>
 800a814:	89ab      	ldrh	r3, [r5, #12]
 800a816:	059a      	lsls	r2, r3, #22
 800a818:	d402      	bmi.n	800a820 <_vfiprintf_r+0x220>
 800a81a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a81c:	f7ff fc23 	bl	800a066 <__retarget_lock_release_recursive>
 800a820:	89ab      	ldrh	r3, [r5, #12]
 800a822:	065b      	lsls	r3, r3, #25
 800a824:	f53f af12 	bmi.w	800a64c <_vfiprintf_r+0x4c>
 800a828:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a82a:	e711      	b.n	800a650 <_vfiprintf_r+0x50>
 800a82c:	ab03      	add	r3, sp, #12
 800a82e:	9300      	str	r3, [sp, #0]
 800a830:	462a      	mov	r2, r5
 800a832:	4b09      	ldr	r3, [pc, #36]	; (800a858 <_vfiprintf_r+0x258>)
 800a834:	a904      	add	r1, sp, #16
 800a836:	4630      	mov	r0, r6
 800a838:	f000 f880 	bl	800a93c <_printf_i>
 800a83c:	e7e4      	b.n	800a808 <_vfiprintf_r+0x208>
 800a83e:	bf00      	nop
 800a840:	0800b0e0 	.word	0x0800b0e0
 800a844:	0800b100 	.word	0x0800b100
 800a848:	0800b0c0 	.word	0x0800b0c0
 800a84c:	0800b120 	.word	0x0800b120
 800a850:	0800b12a 	.word	0x0800b12a
 800a854:	00000000 	.word	0x00000000
 800a858:	0800a5db 	.word	0x0800a5db
 800a85c:	0800b126 	.word	0x0800b126

0800a860 <_printf_common>:
 800a860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a864:	4616      	mov	r6, r2
 800a866:	4699      	mov	r9, r3
 800a868:	688a      	ldr	r2, [r1, #8]
 800a86a:	690b      	ldr	r3, [r1, #16]
 800a86c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a870:	4293      	cmp	r3, r2
 800a872:	bfb8      	it	lt
 800a874:	4613      	movlt	r3, r2
 800a876:	6033      	str	r3, [r6, #0]
 800a878:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a87c:	4607      	mov	r7, r0
 800a87e:	460c      	mov	r4, r1
 800a880:	b10a      	cbz	r2, 800a886 <_printf_common+0x26>
 800a882:	3301      	adds	r3, #1
 800a884:	6033      	str	r3, [r6, #0]
 800a886:	6823      	ldr	r3, [r4, #0]
 800a888:	0699      	lsls	r1, r3, #26
 800a88a:	bf42      	ittt	mi
 800a88c:	6833      	ldrmi	r3, [r6, #0]
 800a88e:	3302      	addmi	r3, #2
 800a890:	6033      	strmi	r3, [r6, #0]
 800a892:	6825      	ldr	r5, [r4, #0]
 800a894:	f015 0506 	ands.w	r5, r5, #6
 800a898:	d106      	bne.n	800a8a8 <_printf_common+0x48>
 800a89a:	f104 0a19 	add.w	sl, r4, #25
 800a89e:	68e3      	ldr	r3, [r4, #12]
 800a8a0:	6832      	ldr	r2, [r6, #0]
 800a8a2:	1a9b      	subs	r3, r3, r2
 800a8a4:	42ab      	cmp	r3, r5
 800a8a6:	dc26      	bgt.n	800a8f6 <_printf_common+0x96>
 800a8a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a8ac:	1e13      	subs	r3, r2, #0
 800a8ae:	6822      	ldr	r2, [r4, #0]
 800a8b0:	bf18      	it	ne
 800a8b2:	2301      	movne	r3, #1
 800a8b4:	0692      	lsls	r2, r2, #26
 800a8b6:	d42b      	bmi.n	800a910 <_printf_common+0xb0>
 800a8b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a8bc:	4649      	mov	r1, r9
 800a8be:	4638      	mov	r0, r7
 800a8c0:	47c0      	blx	r8
 800a8c2:	3001      	adds	r0, #1
 800a8c4:	d01e      	beq.n	800a904 <_printf_common+0xa4>
 800a8c6:	6823      	ldr	r3, [r4, #0]
 800a8c8:	68e5      	ldr	r5, [r4, #12]
 800a8ca:	6832      	ldr	r2, [r6, #0]
 800a8cc:	f003 0306 	and.w	r3, r3, #6
 800a8d0:	2b04      	cmp	r3, #4
 800a8d2:	bf08      	it	eq
 800a8d4:	1aad      	subeq	r5, r5, r2
 800a8d6:	68a3      	ldr	r3, [r4, #8]
 800a8d8:	6922      	ldr	r2, [r4, #16]
 800a8da:	bf0c      	ite	eq
 800a8dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a8e0:	2500      	movne	r5, #0
 800a8e2:	4293      	cmp	r3, r2
 800a8e4:	bfc4      	itt	gt
 800a8e6:	1a9b      	subgt	r3, r3, r2
 800a8e8:	18ed      	addgt	r5, r5, r3
 800a8ea:	2600      	movs	r6, #0
 800a8ec:	341a      	adds	r4, #26
 800a8ee:	42b5      	cmp	r5, r6
 800a8f0:	d11a      	bne.n	800a928 <_printf_common+0xc8>
 800a8f2:	2000      	movs	r0, #0
 800a8f4:	e008      	b.n	800a908 <_printf_common+0xa8>
 800a8f6:	2301      	movs	r3, #1
 800a8f8:	4652      	mov	r2, sl
 800a8fa:	4649      	mov	r1, r9
 800a8fc:	4638      	mov	r0, r7
 800a8fe:	47c0      	blx	r8
 800a900:	3001      	adds	r0, #1
 800a902:	d103      	bne.n	800a90c <_printf_common+0xac>
 800a904:	f04f 30ff 	mov.w	r0, #4294967295
 800a908:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a90c:	3501      	adds	r5, #1
 800a90e:	e7c6      	b.n	800a89e <_printf_common+0x3e>
 800a910:	18e1      	adds	r1, r4, r3
 800a912:	1c5a      	adds	r2, r3, #1
 800a914:	2030      	movs	r0, #48	; 0x30
 800a916:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a91a:	4422      	add	r2, r4
 800a91c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a920:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a924:	3302      	adds	r3, #2
 800a926:	e7c7      	b.n	800a8b8 <_printf_common+0x58>
 800a928:	2301      	movs	r3, #1
 800a92a:	4622      	mov	r2, r4
 800a92c:	4649      	mov	r1, r9
 800a92e:	4638      	mov	r0, r7
 800a930:	47c0      	blx	r8
 800a932:	3001      	adds	r0, #1
 800a934:	d0e6      	beq.n	800a904 <_printf_common+0xa4>
 800a936:	3601      	adds	r6, #1
 800a938:	e7d9      	b.n	800a8ee <_printf_common+0x8e>
	...

0800a93c <_printf_i>:
 800a93c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a940:	7e0f      	ldrb	r7, [r1, #24]
 800a942:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a944:	2f78      	cmp	r7, #120	; 0x78
 800a946:	4691      	mov	r9, r2
 800a948:	4680      	mov	r8, r0
 800a94a:	460c      	mov	r4, r1
 800a94c:	469a      	mov	sl, r3
 800a94e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a952:	d807      	bhi.n	800a964 <_printf_i+0x28>
 800a954:	2f62      	cmp	r7, #98	; 0x62
 800a956:	d80a      	bhi.n	800a96e <_printf_i+0x32>
 800a958:	2f00      	cmp	r7, #0
 800a95a:	f000 80d8 	beq.w	800ab0e <_printf_i+0x1d2>
 800a95e:	2f58      	cmp	r7, #88	; 0x58
 800a960:	f000 80a3 	beq.w	800aaaa <_printf_i+0x16e>
 800a964:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a968:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a96c:	e03a      	b.n	800a9e4 <_printf_i+0xa8>
 800a96e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a972:	2b15      	cmp	r3, #21
 800a974:	d8f6      	bhi.n	800a964 <_printf_i+0x28>
 800a976:	a101      	add	r1, pc, #4	; (adr r1, 800a97c <_printf_i+0x40>)
 800a978:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a97c:	0800a9d5 	.word	0x0800a9d5
 800a980:	0800a9e9 	.word	0x0800a9e9
 800a984:	0800a965 	.word	0x0800a965
 800a988:	0800a965 	.word	0x0800a965
 800a98c:	0800a965 	.word	0x0800a965
 800a990:	0800a965 	.word	0x0800a965
 800a994:	0800a9e9 	.word	0x0800a9e9
 800a998:	0800a965 	.word	0x0800a965
 800a99c:	0800a965 	.word	0x0800a965
 800a9a0:	0800a965 	.word	0x0800a965
 800a9a4:	0800a965 	.word	0x0800a965
 800a9a8:	0800aaf5 	.word	0x0800aaf5
 800a9ac:	0800aa19 	.word	0x0800aa19
 800a9b0:	0800aad7 	.word	0x0800aad7
 800a9b4:	0800a965 	.word	0x0800a965
 800a9b8:	0800a965 	.word	0x0800a965
 800a9bc:	0800ab17 	.word	0x0800ab17
 800a9c0:	0800a965 	.word	0x0800a965
 800a9c4:	0800aa19 	.word	0x0800aa19
 800a9c8:	0800a965 	.word	0x0800a965
 800a9cc:	0800a965 	.word	0x0800a965
 800a9d0:	0800aadf 	.word	0x0800aadf
 800a9d4:	682b      	ldr	r3, [r5, #0]
 800a9d6:	1d1a      	adds	r2, r3, #4
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	602a      	str	r2, [r5, #0]
 800a9dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a9e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a9e4:	2301      	movs	r3, #1
 800a9e6:	e0a3      	b.n	800ab30 <_printf_i+0x1f4>
 800a9e8:	6820      	ldr	r0, [r4, #0]
 800a9ea:	6829      	ldr	r1, [r5, #0]
 800a9ec:	0606      	lsls	r6, r0, #24
 800a9ee:	f101 0304 	add.w	r3, r1, #4
 800a9f2:	d50a      	bpl.n	800aa0a <_printf_i+0xce>
 800a9f4:	680e      	ldr	r6, [r1, #0]
 800a9f6:	602b      	str	r3, [r5, #0]
 800a9f8:	2e00      	cmp	r6, #0
 800a9fa:	da03      	bge.n	800aa04 <_printf_i+0xc8>
 800a9fc:	232d      	movs	r3, #45	; 0x2d
 800a9fe:	4276      	negs	r6, r6
 800aa00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aa04:	485e      	ldr	r0, [pc, #376]	; (800ab80 <_printf_i+0x244>)
 800aa06:	230a      	movs	r3, #10
 800aa08:	e019      	b.n	800aa3e <_printf_i+0x102>
 800aa0a:	680e      	ldr	r6, [r1, #0]
 800aa0c:	602b      	str	r3, [r5, #0]
 800aa0e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800aa12:	bf18      	it	ne
 800aa14:	b236      	sxthne	r6, r6
 800aa16:	e7ef      	b.n	800a9f8 <_printf_i+0xbc>
 800aa18:	682b      	ldr	r3, [r5, #0]
 800aa1a:	6820      	ldr	r0, [r4, #0]
 800aa1c:	1d19      	adds	r1, r3, #4
 800aa1e:	6029      	str	r1, [r5, #0]
 800aa20:	0601      	lsls	r1, r0, #24
 800aa22:	d501      	bpl.n	800aa28 <_printf_i+0xec>
 800aa24:	681e      	ldr	r6, [r3, #0]
 800aa26:	e002      	b.n	800aa2e <_printf_i+0xf2>
 800aa28:	0646      	lsls	r6, r0, #25
 800aa2a:	d5fb      	bpl.n	800aa24 <_printf_i+0xe8>
 800aa2c:	881e      	ldrh	r6, [r3, #0]
 800aa2e:	4854      	ldr	r0, [pc, #336]	; (800ab80 <_printf_i+0x244>)
 800aa30:	2f6f      	cmp	r7, #111	; 0x6f
 800aa32:	bf0c      	ite	eq
 800aa34:	2308      	moveq	r3, #8
 800aa36:	230a      	movne	r3, #10
 800aa38:	2100      	movs	r1, #0
 800aa3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800aa3e:	6865      	ldr	r5, [r4, #4]
 800aa40:	60a5      	str	r5, [r4, #8]
 800aa42:	2d00      	cmp	r5, #0
 800aa44:	bfa2      	ittt	ge
 800aa46:	6821      	ldrge	r1, [r4, #0]
 800aa48:	f021 0104 	bicge.w	r1, r1, #4
 800aa4c:	6021      	strge	r1, [r4, #0]
 800aa4e:	b90e      	cbnz	r6, 800aa54 <_printf_i+0x118>
 800aa50:	2d00      	cmp	r5, #0
 800aa52:	d04d      	beq.n	800aaf0 <_printf_i+0x1b4>
 800aa54:	4615      	mov	r5, r2
 800aa56:	fbb6 f1f3 	udiv	r1, r6, r3
 800aa5a:	fb03 6711 	mls	r7, r3, r1, r6
 800aa5e:	5dc7      	ldrb	r7, [r0, r7]
 800aa60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aa64:	4637      	mov	r7, r6
 800aa66:	42bb      	cmp	r3, r7
 800aa68:	460e      	mov	r6, r1
 800aa6a:	d9f4      	bls.n	800aa56 <_printf_i+0x11a>
 800aa6c:	2b08      	cmp	r3, #8
 800aa6e:	d10b      	bne.n	800aa88 <_printf_i+0x14c>
 800aa70:	6823      	ldr	r3, [r4, #0]
 800aa72:	07de      	lsls	r6, r3, #31
 800aa74:	d508      	bpl.n	800aa88 <_printf_i+0x14c>
 800aa76:	6923      	ldr	r3, [r4, #16]
 800aa78:	6861      	ldr	r1, [r4, #4]
 800aa7a:	4299      	cmp	r1, r3
 800aa7c:	bfde      	ittt	le
 800aa7e:	2330      	movle	r3, #48	; 0x30
 800aa80:	f805 3c01 	strble.w	r3, [r5, #-1]
 800aa84:	f105 35ff 	addle.w	r5, r5, #4294967295
 800aa88:	1b52      	subs	r2, r2, r5
 800aa8a:	6122      	str	r2, [r4, #16]
 800aa8c:	f8cd a000 	str.w	sl, [sp]
 800aa90:	464b      	mov	r3, r9
 800aa92:	aa03      	add	r2, sp, #12
 800aa94:	4621      	mov	r1, r4
 800aa96:	4640      	mov	r0, r8
 800aa98:	f7ff fee2 	bl	800a860 <_printf_common>
 800aa9c:	3001      	adds	r0, #1
 800aa9e:	d14c      	bne.n	800ab3a <_printf_i+0x1fe>
 800aaa0:	f04f 30ff 	mov.w	r0, #4294967295
 800aaa4:	b004      	add	sp, #16
 800aaa6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaaa:	4835      	ldr	r0, [pc, #212]	; (800ab80 <_printf_i+0x244>)
 800aaac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800aab0:	6829      	ldr	r1, [r5, #0]
 800aab2:	6823      	ldr	r3, [r4, #0]
 800aab4:	f851 6b04 	ldr.w	r6, [r1], #4
 800aab8:	6029      	str	r1, [r5, #0]
 800aaba:	061d      	lsls	r5, r3, #24
 800aabc:	d514      	bpl.n	800aae8 <_printf_i+0x1ac>
 800aabe:	07df      	lsls	r7, r3, #31
 800aac0:	bf44      	itt	mi
 800aac2:	f043 0320 	orrmi.w	r3, r3, #32
 800aac6:	6023      	strmi	r3, [r4, #0]
 800aac8:	b91e      	cbnz	r6, 800aad2 <_printf_i+0x196>
 800aaca:	6823      	ldr	r3, [r4, #0]
 800aacc:	f023 0320 	bic.w	r3, r3, #32
 800aad0:	6023      	str	r3, [r4, #0]
 800aad2:	2310      	movs	r3, #16
 800aad4:	e7b0      	b.n	800aa38 <_printf_i+0xfc>
 800aad6:	6823      	ldr	r3, [r4, #0]
 800aad8:	f043 0320 	orr.w	r3, r3, #32
 800aadc:	6023      	str	r3, [r4, #0]
 800aade:	2378      	movs	r3, #120	; 0x78
 800aae0:	4828      	ldr	r0, [pc, #160]	; (800ab84 <_printf_i+0x248>)
 800aae2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aae6:	e7e3      	b.n	800aab0 <_printf_i+0x174>
 800aae8:	0659      	lsls	r1, r3, #25
 800aaea:	bf48      	it	mi
 800aaec:	b2b6      	uxthmi	r6, r6
 800aaee:	e7e6      	b.n	800aabe <_printf_i+0x182>
 800aaf0:	4615      	mov	r5, r2
 800aaf2:	e7bb      	b.n	800aa6c <_printf_i+0x130>
 800aaf4:	682b      	ldr	r3, [r5, #0]
 800aaf6:	6826      	ldr	r6, [r4, #0]
 800aaf8:	6961      	ldr	r1, [r4, #20]
 800aafa:	1d18      	adds	r0, r3, #4
 800aafc:	6028      	str	r0, [r5, #0]
 800aafe:	0635      	lsls	r5, r6, #24
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	d501      	bpl.n	800ab08 <_printf_i+0x1cc>
 800ab04:	6019      	str	r1, [r3, #0]
 800ab06:	e002      	b.n	800ab0e <_printf_i+0x1d2>
 800ab08:	0670      	lsls	r0, r6, #25
 800ab0a:	d5fb      	bpl.n	800ab04 <_printf_i+0x1c8>
 800ab0c:	8019      	strh	r1, [r3, #0]
 800ab0e:	2300      	movs	r3, #0
 800ab10:	6123      	str	r3, [r4, #16]
 800ab12:	4615      	mov	r5, r2
 800ab14:	e7ba      	b.n	800aa8c <_printf_i+0x150>
 800ab16:	682b      	ldr	r3, [r5, #0]
 800ab18:	1d1a      	adds	r2, r3, #4
 800ab1a:	602a      	str	r2, [r5, #0]
 800ab1c:	681d      	ldr	r5, [r3, #0]
 800ab1e:	6862      	ldr	r2, [r4, #4]
 800ab20:	2100      	movs	r1, #0
 800ab22:	4628      	mov	r0, r5
 800ab24:	f7f5 fb64 	bl	80001f0 <memchr>
 800ab28:	b108      	cbz	r0, 800ab2e <_printf_i+0x1f2>
 800ab2a:	1b40      	subs	r0, r0, r5
 800ab2c:	6060      	str	r0, [r4, #4]
 800ab2e:	6863      	ldr	r3, [r4, #4]
 800ab30:	6123      	str	r3, [r4, #16]
 800ab32:	2300      	movs	r3, #0
 800ab34:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab38:	e7a8      	b.n	800aa8c <_printf_i+0x150>
 800ab3a:	6923      	ldr	r3, [r4, #16]
 800ab3c:	462a      	mov	r2, r5
 800ab3e:	4649      	mov	r1, r9
 800ab40:	4640      	mov	r0, r8
 800ab42:	47d0      	blx	sl
 800ab44:	3001      	adds	r0, #1
 800ab46:	d0ab      	beq.n	800aaa0 <_printf_i+0x164>
 800ab48:	6823      	ldr	r3, [r4, #0]
 800ab4a:	079b      	lsls	r3, r3, #30
 800ab4c:	d413      	bmi.n	800ab76 <_printf_i+0x23a>
 800ab4e:	68e0      	ldr	r0, [r4, #12]
 800ab50:	9b03      	ldr	r3, [sp, #12]
 800ab52:	4298      	cmp	r0, r3
 800ab54:	bfb8      	it	lt
 800ab56:	4618      	movlt	r0, r3
 800ab58:	e7a4      	b.n	800aaa4 <_printf_i+0x168>
 800ab5a:	2301      	movs	r3, #1
 800ab5c:	4632      	mov	r2, r6
 800ab5e:	4649      	mov	r1, r9
 800ab60:	4640      	mov	r0, r8
 800ab62:	47d0      	blx	sl
 800ab64:	3001      	adds	r0, #1
 800ab66:	d09b      	beq.n	800aaa0 <_printf_i+0x164>
 800ab68:	3501      	adds	r5, #1
 800ab6a:	68e3      	ldr	r3, [r4, #12]
 800ab6c:	9903      	ldr	r1, [sp, #12]
 800ab6e:	1a5b      	subs	r3, r3, r1
 800ab70:	42ab      	cmp	r3, r5
 800ab72:	dcf2      	bgt.n	800ab5a <_printf_i+0x21e>
 800ab74:	e7eb      	b.n	800ab4e <_printf_i+0x212>
 800ab76:	2500      	movs	r5, #0
 800ab78:	f104 0619 	add.w	r6, r4, #25
 800ab7c:	e7f5      	b.n	800ab6a <_printf_i+0x22e>
 800ab7e:	bf00      	nop
 800ab80:	0800b131 	.word	0x0800b131
 800ab84:	0800b142 	.word	0x0800b142

0800ab88 <_sbrk_r>:
 800ab88:	b538      	push	{r3, r4, r5, lr}
 800ab8a:	4d06      	ldr	r5, [pc, #24]	; (800aba4 <_sbrk_r+0x1c>)
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	4604      	mov	r4, r0
 800ab90:	4608      	mov	r0, r1
 800ab92:	602b      	str	r3, [r5, #0]
 800ab94:	f7f8 fa88 	bl	80030a8 <_sbrk>
 800ab98:	1c43      	adds	r3, r0, #1
 800ab9a:	d102      	bne.n	800aba2 <_sbrk_r+0x1a>
 800ab9c:	682b      	ldr	r3, [r5, #0]
 800ab9e:	b103      	cbz	r3, 800aba2 <_sbrk_r+0x1a>
 800aba0:	6023      	str	r3, [r4, #0]
 800aba2:	bd38      	pop	{r3, r4, r5, pc}
 800aba4:	20000e9c 	.word	0x20000e9c

0800aba8 <__sread>:
 800aba8:	b510      	push	{r4, lr}
 800abaa:	460c      	mov	r4, r1
 800abac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abb0:	f000 f8f8 	bl	800ada4 <_read_r>
 800abb4:	2800      	cmp	r0, #0
 800abb6:	bfab      	itete	ge
 800abb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800abba:	89a3      	ldrhlt	r3, [r4, #12]
 800abbc:	181b      	addge	r3, r3, r0
 800abbe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800abc2:	bfac      	ite	ge
 800abc4:	6563      	strge	r3, [r4, #84]	; 0x54
 800abc6:	81a3      	strhlt	r3, [r4, #12]
 800abc8:	bd10      	pop	{r4, pc}

0800abca <__swrite>:
 800abca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abce:	461f      	mov	r7, r3
 800abd0:	898b      	ldrh	r3, [r1, #12]
 800abd2:	05db      	lsls	r3, r3, #23
 800abd4:	4605      	mov	r5, r0
 800abd6:	460c      	mov	r4, r1
 800abd8:	4616      	mov	r6, r2
 800abda:	d505      	bpl.n	800abe8 <__swrite+0x1e>
 800abdc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abe0:	2302      	movs	r3, #2
 800abe2:	2200      	movs	r2, #0
 800abe4:	f000 f868 	bl	800acb8 <_lseek_r>
 800abe8:	89a3      	ldrh	r3, [r4, #12]
 800abea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800abee:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800abf2:	81a3      	strh	r3, [r4, #12]
 800abf4:	4632      	mov	r2, r6
 800abf6:	463b      	mov	r3, r7
 800abf8:	4628      	mov	r0, r5
 800abfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800abfe:	f000 b817 	b.w	800ac30 <_write_r>

0800ac02 <__sseek>:
 800ac02:	b510      	push	{r4, lr}
 800ac04:	460c      	mov	r4, r1
 800ac06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac0a:	f000 f855 	bl	800acb8 <_lseek_r>
 800ac0e:	1c43      	adds	r3, r0, #1
 800ac10:	89a3      	ldrh	r3, [r4, #12]
 800ac12:	bf15      	itete	ne
 800ac14:	6560      	strne	r0, [r4, #84]	; 0x54
 800ac16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ac1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ac1e:	81a3      	strheq	r3, [r4, #12]
 800ac20:	bf18      	it	ne
 800ac22:	81a3      	strhne	r3, [r4, #12]
 800ac24:	bd10      	pop	{r4, pc}

0800ac26 <__sclose>:
 800ac26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ac2a:	f000 b813 	b.w	800ac54 <_close_r>
	...

0800ac30 <_write_r>:
 800ac30:	b538      	push	{r3, r4, r5, lr}
 800ac32:	4d07      	ldr	r5, [pc, #28]	; (800ac50 <_write_r+0x20>)
 800ac34:	4604      	mov	r4, r0
 800ac36:	4608      	mov	r0, r1
 800ac38:	4611      	mov	r1, r2
 800ac3a:	2200      	movs	r2, #0
 800ac3c:	602a      	str	r2, [r5, #0]
 800ac3e:	461a      	mov	r2, r3
 800ac40:	f7f8 f9e1 	bl	8003006 <_write>
 800ac44:	1c43      	adds	r3, r0, #1
 800ac46:	d102      	bne.n	800ac4e <_write_r+0x1e>
 800ac48:	682b      	ldr	r3, [r5, #0]
 800ac4a:	b103      	cbz	r3, 800ac4e <_write_r+0x1e>
 800ac4c:	6023      	str	r3, [r4, #0]
 800ac4e:	bd38      	pop	{r3, r4, r5, pc}
 800ac50:	20000e9c 	.word	0x20000e9c

0800ac54 <_close_r>:
 800ac54:	b538      	push	{r3, r4, r5, lr}
 800ac56:	4d06      	ldr	r5, [pc, #24]	; (800ac70 <_close_r+0x1c>)
 800ac58:	2300      	movs	r3, #0
 800ac5a:	4604      	mov	r4, r0
 800ac5c:	4608      	mov	r0, r1
 800ac5e:	602b      	str	r3, [r5, #0]
 800ac60:	f7f8 f9ed 	bl	800303e <_close>
 800ac64:	1c43      	adds	r3, r0, #1
 800ac66:	d102      	bne.n	800ac6e <_close_r+0x1a>
 800ac68:	682b      	ldr	r3, [r5, #0]
 800ac6a:	b103      	cbz	r3, 800ac6e <_close_r+0x1a>
 800ac6c:	6023      	str	r3, [r4, #0]
 800ac6e:	bd38      	pop	{r3, r4, r5, pc}
 800ac70:	20000e9c 	.word	0x20000e9c

0800ac74 <_fstat_r>:
 800ac74:	b538      	push	{r3, r4, r5, lr}
 800ac76:	4d07      	ldr	r5, [pc, #28]	; (800ac94 <_fstat_r+0x20>)
 800ac78:	2300      	movs	r3, #0
 800ac7a:	4604      	mov	r4, r0
 800ac7c:	4608      	mov	r0, r1
 800ac7e:	4611      	mov	r1, r2
 800ac80:	602b      	str	r3, [r5, #0]
 800ac82:	f7f8 f9e8 	bl	8003056 <_fstat>
 800ac86:	1c43      	adds	r3, r0, #1
 800ac88:	d102      	bne.n	800ac90 <_fstat_r+0x1c>
 800ac8a:	682b      	ldr	r3, [r5, #0]
 800ac8c:	b103      	cbz	r3, 800ac90 <_fstat_r+0x1c>
 800ac8e:	6023      	str	r3, [r4, #0]
 800ac90:	bd38      	pop	{r3, r4, r5, pc}
 800ac92:	bf00      	nop
 800ac94:	20000e9c 	.word	0x20000e9c

0800ac98 <_isatty_r>:
 800ac98:	b538      	push	{r3, r4, r5, lr}
 800ac9a:	4d06      	ldr	r5, [pc, #24]	; (800acb4 <_isatty_r+0x1c>)
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	4604      	mov	r4, r0
 800aca0:	4608      	mov	r0, r1
 800aca2:	602b      	str	r3, [r5, #0]
 800aca4:	f7f8 f9e7 	bl	8003076 <_isatty>
 800aca8:	1c43      	adds	r3, r0, #1
 800acaa:	d102      	bne.n	800acb2 <_isatty_r+0x1a>
 800acac:	682b      	ldr	r3, [r5, #0]
 800acae:	b103      	cbz	r3, 800acb2 <_isatty_r+0x1a>
 800acb0:	6023      	str	r3, [r4, #0]
 800acb2:	bd38      	pop	{r3, r4, r5, pc}
 800acb4:	20000e9c 	.word	0x20000e9c

0800acb8 <_lseek_r>:
 800acb8:	b538      	push	{r3, r4, r5, lr}
 800acba:	4d07      	ldr	r5, [pc, #28]	; (800acd8 <_lseek_r+0x20>)
 800acbc:	4604      	mov	r4, r0
 800acbe:	4608      	mov	r0, r1
 800acc0:	4611      	mov	r1, r2
 800acc2:	2200      	movs	r2, #0
 800acc4:	602a      	str	r2, [r5, #0]
 800acc6:	461a      	mov	r2, r3
 800acc8:	f7f8 f9e0 	bl	800308c <_lseek>
 800accc:	1c43      	adds	r3, r0, #1
 800acce:	d102      	bne.n	800acd6 <_lseek_r+0x1e>
 800acd0:	682b      	ldr	r3, [r5, #0]
 800acd2:	b103      	cbz	r3, 800acd6 <_lseek_r+0x1e>
 800acd4:	6023      	str	r3, [r4, #0]
 800acd6:	bd38      	pop	{r3, r4, r5, pc}
 800acd8:	20000e9c 	.word	0x20000e9c

0800acdc <memcpy>:
 800acdc:	440a      	add	r2, r1
 800acde:	4291      	cmp	r1, r2
 800ace0:	f100 33ff 	add.w	r3, r0, #4294967295
 800ace4:	d100      	bne.n	800ace8 <memcpy+0xc>
 800ace6:	4770      	bx	lr
 800ace8:	b510      	push	{r4, lr}
 800acea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acee:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acf2:	4291      	cmp	r1, r2
 800acf4:	d1f9      	bne.n	800acea <memcpy+0xe>
 800acf6:	bd10      	pop	{r4, pc}

0800acf8 <memmove>:
 800acf8:	4288      	cmp	r0, r1
 800acfa:	b510      	push	{r4, lr}
 800acfc:	eb01 0402 	add.w	r4, r1, r2
 800ad00:	d902      	bls.n	800ad08 <memmove+0x10>
 800ad02:	4284      	cmp	r4, r0
 800ad04:	4623      	mov	r3, r4
 800ad06:	d807      	bhi.n	800ad18 <memmove+0x20>
 800ad08:	1e43      	subs	r3, r0, #1
 800ad0a:	42a1      	cmp	r1, r4
 800ad0c:	d008      	beq.n	800ad20 <memmove+0x28>
 800ad0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ad12:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ad16:	e7f8      	b.n	800ad0a <memmove+0x12>
 800ad18:	4402      	add	r2, r0
 800ad1a:	4601      	mov	r1, r0
 800ad1c:	428a      	cmp	r2, r1
 800ad1e:	d100      	bne.n	800ad22 <memmove+0x2a>
 800ad20:	bd10      	pop	{r4, pc}
 800ad22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ad26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ad2a:	e7f7      	b.n	800ad1c <memmove+0x24>

0800ad2c <__malloc_lock>:
 800ad2c:	4801      	ldr	r0, [pc, #4]	; (800ad34 <__malloc_lock+0x8>)
 800ad2e:	f7ff b999 	b.w	800a064 <__retarget_lock_acquire_recursive>
 800ad32:	bf00      	nop
 800ad34:	20000e90 	.word	0x20000e90

0800ad38 <__malloc_unlock>:
 800ad38:	4801      	ldr	r0, [pc, #4]	; (800ad40 <__malloc_unlock+0x8>)
 800ad3a:	f7ff b994 	b.w	800a066 <__retarget_lock_release_recursive>
 800ad3e:	bf00      	nop
 800ad40:	20000e90 	.word	0x20000e90

0800ad44 <_realloc_r>:
 800ad44:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad48:	4680      	mov	r8, r0
 800ad4a:	4614      	mov	r4, r2
 800ad4c:	460e      	mov	r6, r1
 800ad4e:	b921      	cbnz	r1, 800ad5a <_realloc_r+0x16>
 800ad50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad54:	4611      	mov	r1, r2
 800ad56:	f7ff ba59 	b.w	800a20c <_malloc_r>
 800ad5a:	b92a      	cbnz	r2, 800ad68 <_realloc_r+0x24>
 800ad5c:	f7ff f9ea 	bl	800a134 <_free_r>
 800ad60:	4625      	mov	r5, r4
 800ad62:	4628      	mov	r0, r5
 800ad64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad68:	f000 f82e 	bl	800adc8 <_malloc_usable_size_r>
 800ad6c:	4284      	cmp	r4, r0
 800ad6e:	4607      	mov	r7, r0
 800ad70:	d802      	bhi.n	800ad78 <_realloc_r+0x34>
 800ad72:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad76:	d812      	bhi.n	800ad9e <_realloc_r+0x5a>
 800ad78:	4621      	mov	r1, r4
 800ad7a:	4640      	mov	r0, r8
 800ad7c:	f7ff fa46 	bl	800a20c <_malloc_r>
 800ad80:	4605      	mov	r5, r0
 800ad82:	2800      	cmp	r0, #0
 800ad84:	d0ed      	beq.n	800ad62 <_realloc_r+0x1e>
 800ad86:	42bc      	cmp	r4, r7
 800ad88:	4622      	mov	r2, r4
 800ad8a:	4631      	mov	r1, r6
 800ad8c:	bf28      	it	cs
 800ad8e:	463a      	movcs	r2, r7
 800ad90:	f7ff ffa4 	bl	800acdc <memcpy>
 800ad94:	4631      	mov	r1, r6
 800ad96:	4640      	mov	r0, r8
 800ad98:	f7ff f9cc 	bl	800a134 <_free_r>
 800ad9c:	e7e1      	b.n	800ad62 <_realloc_r+0x1e>
 800ad9e:	4635      	mov	r5, r6
 800ada0:	e7df      	b.n	800ad62 <_realloc_r+0x1e>
	...

0800ada4 <_read_r>:
 800ada4:	b538      	push	{r3, r4, r5, lr}
 800ada6:	4d07      	ldr	r5, [pc, #28]	; (800adc4 <_read_r+0x20>)
 800ada8:	4604      	mov	r4, r0
 800adaa:	4608      	mov	r0, r1
 800adac:	4611      	mov	r1, r2
 800adae:	2200      	movs	r2, #0
 800adb0:	602a      	str	r2, [r5, #0]
 800adb2:	461a      	mov	r2, r3
 800adb4:	f7f8 f90a 	bl	8002fcc <_read>
 800adb8:	1c43      	adds	r3, r0, #1
 800adba:	d102      	bne.n	800adc2 <_read_r+0x1e>
 800adbc:	682b      	ldr	r3, [r5, #0]
 800adbe:	b103      	cbz	r3, 800adc2 <_read_r+0x1e>
 800adc0:	6023      	str	r3, [r4, #0]
 800adc2:	bd38      	pop	{r3, r4, r5, pc}
 800adc4:	20000e9c 	.word	0x20000e9c

0800adc8 <_malloc_usable_size_r>:
 800adc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adcc:	1f18      	subs	r0, r3, #4
 800adce:	2b00      	cmp	r3, #0
 800add0:	bfbc      	itt	lt
 800add2:	580b      	ldrlt	r3, [r1, r0]
 800add4:	18c0      	addlt	r0, r0, r3
 800add6:	4770      	bx	lr

0800add8 <_init>:
 800add8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adda:	bf00      	nop
 800addc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adde:	bc08      	pop	{r3}
 800ade0:	469e      	mov	lr, r3
 800ade2:	4770      	bx	lr

0800ade4 <_fini>:
 800ade4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ade6:	bf00      	nop
 800ade8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adea:	bc08      	pop	{r3}
 800adec:	469e      	mov	lr, r3
 800adee:	4770      	bx	lr
