{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1384975495281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1384975495281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:24:55 2013 " "Processing started: Wed Nov 20 20:24:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1384975495281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1384975495281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1384975495281 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1384975495547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/spi/spi-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/spi/spi-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi-behaviour " "Found design unit 1: spi-behaviour" {  } { { "../spi/spi-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/spi/spi-behaviour.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/spi/spi.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/spi/spi.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "../spi/spi.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/spi/spi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/decoder/decoder_behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/decoder/decoder_behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behaviour " "Found design unit 1: decoder-behaviour" {  } { { "../decoder/decoder_behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/decoder/decoder_behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/decoder/decoder.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/decoder/decoder.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../decoder/decoder.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/decoder/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gpu-structural.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/gpu-structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gpu-structural " "Found design unit 1: gpu-structural" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gpu.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/gpu.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gpu " "Found entity 1: gpu" {  } { { "../gpu.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/gen6mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Found design unit 1: gen6mhz-behaviour" {  } { { "../gen6mhz.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gen6mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Found entity 1: gen6mhz" {  } { { "../gen6mhz.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gen6mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vgacontroller-behaviour " "Found design unit 1: vgacontroller-behaviour" {  } { { "../vgacontroller/vgacontroller-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/vgacontroller/vgacontroller-behaviour.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/vgacontroller/vgacontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 vgacontroller " "Found entity 1: vgacontroller" {  } { { "../vgacontroller/vgacontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/vgacontroller/vgacontroller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram-behavior " "Found design unit 1: sram-behavior" {  } { { "../ramcontroller/sram.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/sram.vhd" 175 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""} { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "../ramcontroller/sram.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/sram.vhd" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ramcontroller-behaviour " "Found design unit 1: ramcontroller-behaviour" {  } { { "../ramcontroller/ramcontroller-behaviour.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller-behaviour.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller.vhd 1 1 " "Found 1 design units, including 1 entities, in source file /users/erwin/github/dac/hardware/gpu/ramcontroller/ramcontroller.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 ramcontroller " "Found entity 1: ramcontroller" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/erwin/github/dac/hardware/gpu/parameter_def_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/erwin/github/dac/hardware/gpu/parameter_def_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parameter_def " "Found design unit 1: parameter_def" {  } { { "../parameter_def_pkg.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 parameter_def-body " "Found design unit 2: parameter_def-body" {  } { { "../parameter_def_pkg.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/parameter_def_pkg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/pre_vga_dac_4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1384975495937 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1384975496000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gpu gpu:inst2 " "Elaborating entity \"gpu\" for hierarchy \"gpu:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -168 520 712 8 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975496000 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "asb gpu-structural.vhd(52) " "VHDL Signal Declaration warning at gpu-structural.vhd(52): used implicit default value for signal \"asb\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975496000 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ramclaim gpu-structural.vhd(56) " "Verilog HDL or VHDL warning at gpu-structural.vhd(56): object \"ramclaim\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384975496000 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "settingup gpu-structural.vhd(57) " "Verilog HDL or VHDL warning at gpu-structural.vhd(57): object \"settingup\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384975496000 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramaddr_draw gpu-structural.vhd(60) " "VHDL Signal Declaration warning at gpu-structural.vhd(60): used implicit default value for signal \"ramaddr_draw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975496016 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramread_draw gpu-structural.vhd(62) " "VHDL Signal Declaration warning at gpu-structural.vhd(62): used implicit default value for signal \"ramread_draw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975496016 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ramwrite_draw gpu-structural.vhd(62) " "VHDL Signal Declaration warning at gpu-structural.vhd(62): used implicit default value for signal \"ramwrite_draw\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975496016 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spidav gpu-structural.vhd(65) " "Verilog HDL or VHDL warning at gpu-structural.vhd(65): object \"spidav\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384975496016 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "spidatatx gpu-structural.vhd(66) " "VHDL Signal Declaration warning at gpu-structural.vhd(66): used explicit default value for signal \"spidatatx\" because signal was never assigned a value" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 66 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1384975496016 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spidatarx gpu-structural.vhd(67) " "Verilog HDL or VHDL warning at gpu-structural.vhd(67): object \"spidatarx\" assigned a value but never read" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1384975496016 "|top_de1|gpu:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "spidatatxload gpu-structural.vhd(68) " "VHDL Signal Declaration warning at gpu-structural.vhd(68): used explicit default value for signal \"spidatatxload\" because signal was never assigned a value" {  } { { "../gpu-structural.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 68 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1384975496016 "|top_de1|gpu:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ramcontroller gpu:inst2\|ramcontroller:ramcontroller1 " "Elaborating entity \"ramcontroller\" for hierarchy \"gpu:inst2\|ramcontroller:ramcontroller1\"" {  } { { "../gpu-structural.vhd" "ramcontroller1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975496016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgacontroller gpu:inst2\|vgacontroller:vgacontroller1 " "Elaborating entity \"vgacontroller\" for hierarchy \"gpu:inst2\|vgacontroller:vgacontroller1\"" {  } { { "../gpu-structural.vhd" "vgacontroller1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975496016 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "vgacolor vgacontroller.vhd(25) " "VHDL Signal Declaration warning at vgacontroller.vhd(25): used implicit default value for signal \"vgacolor\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vgacontroller/vgacontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/vgacontroller/vgacontroller.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1384975496016 "|top_de1|gpu:inst2|vgacontroller:vgacontroller1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi gpu:inst2\|spi:spi1 " "Elaborating entity \"spi\" for hierarchy \"gpu:inst2\|spi:spi1\"" {  } { { "../gpu-structural.vhd" "spi1" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/gpu-structural.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975496031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -344 288 448 -248 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975496031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_vga_dac_4 pre_vga_dac_4:inst " "Elaborating entity \"pre_vga_dac_4\" for hierarchy \"pre_vga_dac_4:inst\"" {  } { { "top_de1.bdf" "inst" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -248 968 1192 -136 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1384975496031 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1384975496312 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpu:inst2\|ramcontroller:ramcontroller1\|data\[3\]~synth " "Node \"gpu:inst2\|ramcontroller:ramcontroller1\|data\[3\]~synth\"" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975496391 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpu:inst2\|ramcontroller:ramcontroller1\|data\[2\]~synth " "Node \"gpu:inst2\|ramcontroller:ramcontroller1\|data\[2\]~synth\"" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975496391 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpu:inst2\|ramcontroller:ramcontroller1\|data\[1\]~synth " "Node \"gpu:inst2\|ramcontroller:ramcontroller1\|data\[1\]~synth\"" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975496391 ""} { "Warning" "WMLS_MLS_NODE_NAME" "gpu:inst2\|ramcontroller:ramcontroller1\|data\[0\]~synth " "Node \"gpu:inst2\|ramcontroller:ramcontroller1\|data\[0\]~synth\"" {  } { { "../ramcontroller/ramcontroller.vhd" "" { Text "F:/Users/Erwin/GitHub/DaC/hardware/gpu/ramcontroller/ramcontroller.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975496391 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Quartus II" 0 -1 1384975496391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RAMWE VCC " "Pin \"RAMWE\" is stuck at VCC" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -56 1200 1376 -40 "RAMWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|RAMWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAMADDR\[15\] VCC " "Pin \"RAMADDR\[15\]\" is stuck at VCC" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -120 1200 1376 -104 "RAMADDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|RAMADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[3\] GND " "Pin \"vga_b\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -192 1200 1376 -176 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[2\] GND " "Pin \"vga_b\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -192 1200 1376 -176 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[1\] GND " "Pin \"vga_b\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -192 1200 1376 -176 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_b\[0\] GND " "Pin \"vga_b\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -192 1200 1376 -176 "vga_b\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[3\] GND " "Pin \"vga_g\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -208 1200 1376 -192 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[2\] GND " "Pin \"vga_g\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -208 1200 1376 -192 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[1\] GND " "Pin \"vga_g\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -208 1200 1376 -192 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_g\[0\] GND " "Pin \"vga_g\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -208 1200 1376 -192 "vga_g\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_g[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[3\] GND " "Pin \"vga_r\[3\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -224 1200 1376 -208 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[2\] GND " "Pin \"vga_r\[2\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -224 1200 1376 -208 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[1\] GND " "Pin \"vga_r\[1\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -224 1200 1376 -208 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_r[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[0\] GND " "Pin \"vga_r\[0\]\" is stuck at GND" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -224 1200 1376 -208 "vga_r\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1384975496391 "|top_de1|vga_r[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1384975496391 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1384975496516 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1384975496875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975496875 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPIMOSI " "No output dependent on input pin \"SPIMOSI\"" {  } { { "top_de1.bdf" "" { Schematic "F:/Users/Erwin/GitHub/DaC/hardware/gpu/quartus/top_de1.bdf" { { -96 40 216 -80 "SPIMOSI" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1384975496938 "|top_de1|SPIMOSI"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1384975496938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1384975496938 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1384975496938 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1384975496938 ""} { "Info" "ICUT_CUT_TM_LCELLS" "101 " "Implemented 101 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1384975496938 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1384975496938 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1384975496953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:24:56 2013 " "Processing ended: Wed Nov 20 20:24:56 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1384975496953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1384975496953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1384975496953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1384975496953 ""}
