
TinyOL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a844  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0005ba40  0800aa00  0800aa00  0001aa00  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08066440  08066440  000810a4  2**0
                  CONTENTS
  4 .ARM          00000008  08066440  08066440  00076440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08066448  08066448  000810a4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08066448  08066448  00076448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0806644c  0806644c  0007644c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000010a4  20000000  08066450  00080000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b50  200010a4  080674f4  000810a4  2**2
                  ALLOC
 10 ._user_heap_stack 00001204  20002bf4  080674f4  00082bf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000810a4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000136fb  00000000  00000000  000810d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f19  00000000  00000000  000947cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  000976e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cd8  00000000  00000000  00098520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019adb  00000000  00000000  000991f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001352d  00000000  00000000  000b2cd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097ce1  00000000  00000000  000c6200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000ce  00000000  00000000  0015dee1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004e0c  00000000  00000000  0015dfb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         000000cc  00000000  00000000  00162dbc  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      000001b9  00000000  00000000  00162e88  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200010a4 	.word	0x200010a4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a9cc 	.word	0x0800a9cc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200010a8 	.word	0x200010a8
 80001dc:	0800a9cc 	.word	0x0800a9cc

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <OL_allocateMemory>:
//      FUNCTIONS RELATED TO MEMORY ALLOCATION
// #############################################


/*  Allocates all the matrices and arrays needed for the bare minimum functions.  */
void OL_allocateMemory(OL_LAYER_STRUCT * layer){
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]

	layer->weights = calloc(layer->WIDTH*layer->HEIGHT, sizeof(float));
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	68db      	ldr	r3, [r3, #12]
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	6912      	ldr	r2, [r2, #16]
 8000f60:	fb02 f303 	mul.w	r3, r2, r3
 8000f64:	2104      	movs	r1, #4
 8000f66:	4618      	mov	r0, r3
 8000f68:	f006 f99c 	bl	80072a4 <calloc>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	461a      	mov	r2, r3
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	619a      	str	r2, [r3, #24]
	if(layer->weights==NULL){
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	699b      	ldr	r3, [r3, #24]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d103      	bne.n	8000f84 <OL_allocateMemory+0x34>
		  layer->OL_ERROR = CALLOC_WEIGHTS;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2200      	movs	r2, #0
 8000f80:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}

	layer->biases = calloc(layer->WIDTH, sizeof(float));
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	68db      	ldr	r3, [r3, #12]
 8000f88:	2104      	movs	r1, #4
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	f006 f98a 	bl	80072a4 <calloc>
 8000f90:	4603      	mov	r3, r0
 8000f92:	461a      	mov	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	61da      	str	r2, [r3, #28]
	if(layer->biases==NULL){
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	69db      	ldr	r3, [r3, #28]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d103      	bne.n	8000fa8 <OL_allocateMemory+0x58>
	  layer->OL_ERROR = CALLOC_BIASES;
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}

	layer->label = calloc(layer->WIDTH, sizeof(char));
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	2101      	movs	r1, #1
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f006 f978 	bl	80072a4 <calloc>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	461a      	mov	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	615a      	str	r2, [r3, #20]
	if(layer->label==NULL){
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	695b      	ldr	r3, [r3, #20]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d103      	bne.n	8000fcc <OL_allocateMemory+0x7c>
	  layer->OL_ERROR = CALLOC_LABEL;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	2202      	movs	r2, #2
 8000fc8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}

	layer->y_pred = calloc(layer->WIDTH, sizeof(float));
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	2104      	movs	r1, #4
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f006 f966 	bl	80072a4 <calloc>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	461a      	mov	r2, r3
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	621a      	str	r2, [r3, #32]
	if(layer->y_pred==NULL){
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6a1b      	ldr	r3, [r3, #32]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d103      	bne.n	8000ff0 <OL_allocateMemory+0xa0>
	  layer->OL_ERROR = CALLOC_Y_PRED;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2203      	movs	r2, #3
 8000fec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}

	layer->y_true = calloc(layer->WIDTH, sizeof(float));
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f006 f954 	bl	80072a4 <calloc>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	461a      	mov	r2, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	625a      	str	r2, [r3, #36]	; 0x24
	if(layer->y_true== NULL){
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001008:	2b00      	cmp	r3, #0
 800100a:	d103      	bne.n	8001014 <OL_allocateMemory+0xc4>
	  layer->OL_ERROR = CALLOC_Y_TRUE;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2207      	movs	r2, #7
 8001010:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}


	if( layer->ALGORITHM!=MODE_OL && layer->ALGORITHM!=MODE_OL_V2){
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001018:	2b00      	cmp	r3, #0
 800101a:	d05f      	beq.n	80010dc <OL_allocateMemory+0x18c>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001020:	2b01      	cmp	r3, #1
 8001022:	d05b      	beq.n	80010dc <OL_allocateMemory+0x18c>

		layer->weights_2 = calloc(layer->WIDTH*layer->HEIGHT, sizeof(float));
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	6912      	ldr	r2, [r2, #16]
 800102c:	fb02 f303 	mul.w	r3, r2, r3
 8001030:	2104      	movs	r1, #4
 8001032:	4618      	mov	r0, r3
 8001034:	f006 f936 	bl	80072a4 <calloc>
 8001038:	4603      	mov	r3, r0
 800103a:	461a      	mov	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	629a      	str	r2, [r3, #40]	; 0x28
		if(layer->weights_2==NULL){
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001044:	2b00      	cmp	r3, #0
 8001046:	d103      	bne.n	8001050 <OL_allocateMemory+0x100>
			layer->OL_ERROR = CALLOC_WEIGHTS_2;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2204      	movs	r2, #4
 800104c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		}

		layer->biases_2 = calloc(layer->WIDTH, sizeof(float));
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	2104      	movs	r1, #4
 8001056:	4618      	mov	r0, r3
 8001058:	f006 f924 	bl	80072a4 <calloc>
 800105c:	4603      	mov	r3, r0
 800105e:	461a      	mov	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	62da      	str	r2, [r3, #44]	; 0x2c
		if(layer->biases_2==NULL){
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001068:	2b00      	cmp	r3, #0
 800106a:	d103      	bne.n	8001074 <OL_allocateMemory+0x124>
			layer->OL_ERROR = CALLOC_BIASES_2;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	2205      	movs	r2, #5
 8001070:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		}

		if(layer->ALGORITHM == MODE_CWR){
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001078:	2b02      	cmp	r3, #2
 800107a:	d111      	bne.n	80010a0 <OL_allocateMemory+0x150>
			layer->found_lett = calloc(layer->WIDTH, sizeof(uint8_t));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	68db      	ldr	r3, [r3, #12]
 8001080:	2101      	movs	r1, #1
 8001082:	4618      	mov	r0, r3
 8001084:	f006 f90e 	bl	80072a4 <calloc>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	635a      	str	r2, [r3, #52]	; 0x34
			if(layer->found_lett==NULL){
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001094:	2b00      	cmp	r3, #0
 8001096:	d103      	bne.n	80010a0 <OL_allocateMemory+0x150>
				layer->OL_ERROR = CALLOC_FOUND_LETT;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2206      	movs	r2, #6
 800109c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			}
		}

		if(layer->ALGORITHM == MODE_LWF || layer->ALGORITHM == MODE_LWF_batch || layer->ALGORITHM == MODE_CWR){
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010a4:	2b03      	cmp	r3, #3
 80010a6:	d007      	beq.n	80010b8 <OL_allocateMemory+0x168>
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010ac:	2b06      	cmp	r3, #6
 80010ae:	d003      	beq.n	80010b8 <OL_allocateMemory+0x168>
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80010b4:	2b02      	cmp	r3, #2
 80010b6:	d111      	bne.n	80010dc <OL_allocateMemory+0x18c>
			layer->y_pred_2 = calloc(layer->WIDTH, sizeof(float));
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	2104      	movs	r1, #4
 80010be:	4618      	mov	r0, r3
 80010c0:	f006 f8f0 	bl	80072a4 <calloc>
 80010c4:	4603      	mov	r3, r0
 80010c6:	461a      	mov	r2, r3
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	639a      	str	r2, [r3, #56]	; 0x38
			if(layer->y_pred_2==NULL){
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d103      	bne.n	80010dc <OL_allocateMemory+0x18c>
				layer->OL_ERROR = CALLOC_Y_PRED_2;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2208      	movs	r2, #8
 80010d8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
			}
		}
	}

}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <OL_increaseWeightDim>:


/* Use realloc to increase the amount of memory dedicated to the weights  */
void OL_increaseWeightDim(OL_LAYER_STRUCT * layer){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b086      	sub	sp, #24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]

	int h = layer->HEIGHT;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	691b      	ldr	r3, [r3, #16]
 80010f0:	60fb      	str	r3, [r7, #12]
	int w = layer->WIDTH;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	68db      	ldr	r3, [r3, #12]
 80010f6:	60bb      	str	r3, [r7, #8]

	layer->weights = realloc(layer->weights, h*w*sizeof(float));
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6998      	ldr	r0, [r3, #24]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	68ba      	ldr	r2, [r7, #8]
 8001100:	fb02 f303 	mul.w	r3, r2, r3
 8001104:	009b      	lsls	r3, r3, #2
 8001106:	4619      	mov	r1, r3
 8001108:	f006 fed6 	bl	8007eb8 <realloc>
 800110c:	4602      	mov	r2, r0
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	619a      	str	r2, [r3, #24]
	if(layer->weights== NULL){
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	699b      	ldr	r3, [r3, #24]
 8001116:	2b00      	cmp	r3, #0
 8001118:	d103      	bne.n	8001122 <OL_increaseWeightDim+0x3e>
		layer->OL_ERROR = REALLOC_WEIGHTS;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	220a      	movs	r2, #10
 800111e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}

	// set to 0 only the new weights
	for(int i=h*(w-1); i<h*w; i++){
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	1e5a      	subs	r2, r3, #1
 8001126:	68fb      	ldr	r3, [r7, #12]
 8001128:	fb02 f303 	mul.w	r3, r2, r3
 800112c:	617b      	str	r3, [r7, #20]
 800112e:	e00a      	b.n	8001146 <OL_increaseWeightDim+0x62>
		layer->weights[i] = 0;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	699a      	ldr	r2, [r3, #24]
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	4413      	add	r3, r2
 800113a:	f04f 0200 	mov.w	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
	for(int i=h*(w-1); i<h*w; i++){
 8001140:	697b      	ldr	r3, [r7, #20]
 8001142:	3301      	adds	r3, #1
 8001144:	617b      	str	r3, [r7, #20]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	68ba      	ldr	r2, [r7, #8]
 800114a:	fb02 f303 	mul.w	r3, r2, r3
 800114e:	697a      	ldr	r2, [r7, #20]
 8001150:	429a      	cmp	r2, r3
 8001152:	dbed      	blt.n	8001130 <OL_increaseWeightDim+0x4c>
	}

	if(layer->ALGORITHM == MODE_CWR || layer->ALGORITHM == MODE_LWF || layer->ALGORITHM == MODE_OL_batch ||
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001158:	2b02      	cmp	r3, #2
 800115a:	d00f      	beq.n	800117c <OL_increaseWeightDim+0x98>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001160:	2b03      	cmp	r3, #3
 8001162:	d00b      	beq.n	800117c <OL_increaseWeightDim+0x98>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001168:	2b04      	cmp	r3, #4
 800116a:	d007      	beq.n	800117c <OL_increaseWeightDim+0x98>
	   layer->ALGORITHM == MODE_OL_V2_batch || layer->ALGORITHM == MODE_LWF_batch){
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(layer->ALGORITHM == MODE_CWR || layer->ALGORITHM == MODE_LWF || layer->ALGORITHM == MODE_OL_batch ||
 8001170:	2b05      	cmp	r3, #5
 8001172:	d003      	beq.n	800117c <OL_increaseWeightDim+0x98>
	   layer->ALGORITHM == MODE_OL_V2_batch || layer->ALGORITHM == MODE_LWF_batch){
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001178:	2b06      	cmp	r3, #6
 800117a:	d12d      	bne.n	80011d8 <OL_increaseWeightDim+0xf4>

		layer->weights_2 = realloc(layer->weights_2, h*w*sizeof(float));
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	fb02 f303 	mul.w	r3, r2, r3
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4619      	mov	r1, r3
 800118c:	f006 fe94 	bl	8007eb8 <realloc>
 8001190:	4602      	mov	r2, r0
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
		if(layer->weights_2== NULL){
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800119a:	2b00      	cmp	r3, #0
 800119c:	d103      	bne.n	80011a6 <OL_increaseWeightDim+0xc2>
			layer->OL_ERROR = REALLOC_WEIGHTS_2;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	220b      	movs	r2, #11
 80011a2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		}

		// set to 0 new weights
		for(int i=h*(w-1); i<h*w; i++){
 80011a6:	68bb      	ldr	r3, [r7, #8]
 80011a8:	1e5a      	subs	r2, r3, #1
 80011aa:	68fb      	ldr	r3, [r7, #12]
 80011ac:	fb02 f303 	mul.w	r3, r2, r3
 80011b0:	613b      	str	r3, [r7, #16]
 80011b2:	e00a      	b.n	80011ca <OL_increaseWeightDim+0xe6>
			layer->weights_2[i] = 0;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80011b8:	693b      	ldr	r3, [r7, #16]
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	4413      	add	r3, r2
 80011be:	f04f 0200 	mov.w	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
		for(int i=h*(w-1); i<h*w; i++){
 80011c4:	693b      	ldr	r3, [r7, #16]
 80011c6:	3301      	adds	r3, #1
 80011c8:	613b      	str	r3, [r7, #16]
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	68ba      	ldr	r2, [r7, #8]
 80011ce:	fb02 f303 	mul.w	r3, r2, r3
 80011d2:	693a      	ldr	r2, [r7, #16]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	dbed      	blt.n	80011b4 <OL_increaseWeightDim+0xd0>
	}

#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
};
 80011d8:	bf00      	nop
 80011da:	3718      	adds	r7, #24
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}

080011e0 <OL_increaseBiasDim>:


/* Use realloc to increase the amount of memory dedicated to the biases  */
void OL_increaseBiasDim(OL_LAYER_STRUCT * layer){
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b084      	sub	sp, #16
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]

	int w = layer->WIDTH;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	68db      	ldr	r3, [r3, #12]
 80011ec:	60fb      	str	r3, [r7, #12]

	layer->biases = realloc(layer->biases, w*sizeof(float));
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	69da      	ldr	r2, [r3, #28]
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	4619      	mov	r1, r3
 80011f8:	4610      	mov	r0, r2
 80011fa:	f006 fe5d 	bl	8007eb8 <realloc>
 80011fe:	4602      	mov	r2, r0
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	61da      	str	r2, [r3, #28]
	if(layer->biases==NULL){
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	69db      	ldr	r3, [r3, #28]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d103      	bne.n	8001214 <OL_increaseBiasDim+0x34>
		layer->OL_ERROR = REALLOC_BIASES;
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	220c      	movs	r2, #12
 8001210:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}

	layer->biases[w-1] = 0;				// set to 0 new biases
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	69da      	ldr	r2, [r3, #28]
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800121e:	3b01      	subs	r3, #1
 8001220:	009b      	lsls	r3, r3, #2
 8001222:	4413      	add	r3, r2
 8001224:	f04f 0200 	mov.w	r2, #0
 8001228:	601a      	str	r2, [r3, #0]

	if(layer->ALGORITHM==MODE_CWR || layer->ALGORITHM==MODE_LWF || layer->ALGORITHM==MODE_OL_batch  ||
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800122e:	2b02      	cmp	r3, #2
 8001230:	d00f      	beq.n	8001252 <OL_increaseBiasDim+0x72>
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001236:	2b03      	cmp	r3, #3
 8001238:	d00b      	beq.n	8001252 <OL_increaseBiasDim+0x72>
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800123e:	2b04      	cmp	r3, #4
 8001240:	d007      	beq.n	8001252 <OL_increaseBiasDim+0x72>
	   layer->ALGORITHM==MODE_OL_V2_batch || layer->ALGORITHM==MODE_LWF_batch){
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
	if(layer->ALGORITHM==MODE_CWR || layer->ALGORITHM==MODE_LWF || layer->ALGORITHM==MODE_OL_batch  ||
 8001246:	2b05      	cmp	r3, #5
 8001248:	d003      	beq.n	8001252 <OL_increaseBiasDim+0x72>
	   layer->ALGORITHM==MODE_OL_V2_batch || layer->ALGORITHM==MODE_LWF_batch){
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800124e:	2b06      	cmp	r3, #6
 8001250:	d11d      	bne.n	800128e <OL_increaseBiasDim+0xae>

		layer->biases_2 = realloc(layer->biases_2, w*sizeof(float));
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001256:	68fb      	ldr	r3, [r7, #12]
 8001258:	009b      	lsls	r3, r3, #2
 800125a:	4619      	mov	r1, r3
 800125c:	4610      	mov	r0, r2
 800125e:	f006 fe2b 	bl	8007eb8 <realloc>
 8001262:	4602      	mov	r2, r0
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	62da      	str	r2, [r3, #44]	; 0x2c
		if(layer->biases_2==NULL){
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800126c:	2b00      	cmp	r3, #0
 800126e:	d103      	bne.n	8001278 <OL_increaseBiasDim+0x98>
			layer->OL_ERROR = REALLOC_BIASES_2;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	220d      	movs	r2, #13
 8001274:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		}
		layer->biases_2[w-1] = 0;		// set to 0 new biases
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001282:	3b01      	subs	r3, #1
 8001284:	009b      	lsls	r3, r3, #2
 8001286:	4413      	add	r3, r2
 8001288:	f04f 0200 	mov.w	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
	}

#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
};
 800128e:	bf00      	nop
 8001290:	3710      	adds	r7, #16
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}

08001296 <OL_increaseYtrueDim>:


/* Use realloc to increase the amount of memory dedicated to y_true  */
void OL_increaseYtrueDim(OL_LAYER_STRUCT * layer){
 8001296:	b580      	push	{r7, lr}
 8001298:	b082      	sub	sp, #8
 800129a:	af00      	add	r7, sp, #0
 800129c:	6078      	str	r0, [r7, #4]

	layer->y_true = realloc(layer->y_true, layer->WIDTH*sizeof(float));
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	4619      	mov	r1, r3
 80012aa:	4610      	mov	r0, r2
 80012ac:	f006 fe04 	bl	8007eb8 <realloc>
 80012b0:	4602      	mov	r2, r0
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	625a      	str	r2, [r3, #36]	; 0x24
	if(layer->y_true==NULL){
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d103      	bne.n	80012c6 <OL_increaseYtrueDim+0x30>
		layer->OL_ERROR = REALLOC_Y_TRUE;
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2211      	movs	r2, #17
 80012c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}
#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}

080012ce <OL_increaseLabel>:

/* Use realloc to increase the amount of memory dedicated to the labels  */
void OL_increaseLabel(OL_LAYER_STRUCT * layer, char new_letter){
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b084      	sub	sp, #16
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	70fb      	strb	r3, [r7, #3]

	int w = layer->WIDTH;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	60fb      	str	r3, [r7, #12]

	layer->label = realloc(layer->label, w*sizeof(char));
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	695b      	ldr	r3, [r3, #20]
 80012e4:	68fa      	ldr	r2, [r7, #12]
 80012e6:	4611      	mov	r1, r2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f006 fde5 	bl	8007eb8 <realloc>
 80012ee:	4602      	mov	r2, r0
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	615a      	str	r2, [r3, #20]
	if(layer->label==NULL){
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d103      	bne.n	8001304 <OL_increaseLabel+0x36>
		layer->OL_ERROR = REALLOC_LABEL;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	220e      	movs	r2, #14
 8001300:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}
	layer->label[w-1] = new_letter;		// save in labels the new letter
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	695a      	ldr	r2, [r3, #20]
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	3b01      	subs	r3, #1
 800130c:	4413      	add	r3, r2
 800130e:	78fa      	ldrb	r2, [r7, #3]
 8001310:	701a      	strb	r2, [r3, #0]
	OL_updateRAMcounter(layer);
 8001312:	6878      	ldr	r0, [r7, #4]
 8001314:	f001 f9d8 	bl	80026c8 <OL_updateRAMcounter>

};
 8001318:	bf00      	nop
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}

08001320 <OL_increaseYpredDim>:


/* Use realloc to increase the amount of memory dedicated to the y prediction arrays  */
void OL_increaseYpredDim(OL_LAYER_STRUCT * layer){
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]

	layer->y_pred = realloc(layer->y_pred, layer->WIDTH*sizeof(float));
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	6a1a      	ldr	r2, [r3, #32]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	68db      	ldr	r3, [r3, #12]
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4619      	mov	r1, r3
 8001334:	4610      	mov	r0, r2
 8001336:	f006 fdbf 	bl	8007eb8 <realloc>
 800133a:	4602      	mov	r2, r0
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	621a      	str	r2, [r3, #32]
	if(layer->y_pred==NULL){
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	6a1b      	ldr	r3, [r3, #32]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d103      	bne.n	8001350 <OL_increaseYpredDim+0x30>
		layer->OL_ERROR = REALLOC_Y_PRED;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	220f      	movs	r2, #15
 800134c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	}

	if(layer->ALGORITHM == MODE_LWF || layer->ALGORITHM == MODE_LWF_batch || layer->ALGORITHM == MODE_CWR){
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001354:	2b03      	cmp	r3, #3
 8001356:	d007      	beq.n	8001368 <OL_increaseYpredDim+0x48>
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800135c:	2b06      	cmp	r3, #6
 800135e:	d003      	beq.n	8001368 <OL_increaseYpredDim+0x48>
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001364:	2b02      	cmp	r3, #2
 8001366:	d113      	bne.n	8001390 <OL_increaseYpredDim+0x70>
		layer->y_pred_2 = realloc(layer->y_pred_2, layer->WIDTH*sizeof(float));
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	68db      	ldr	r3, [r3, #12]
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	4619      	mov	r1, r3
 8001374:	4610      	mov	r0, r2
 8001376:	f006 fd9f 	bl	8007eb8 <realloc>
 800137a:	4602      	mov	r2, r0
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	639a      	str	r2, [r3, #56]	; 0x38
		if(layer->y_pred_2==NULL){
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001384:	2b00      	cmp	r3, #0
 8001386:	d103      	bne.n	8001390 <OL_increaseYpredDim+0x70>
			layer->OL_ERROR = REALLOC_Y_PRED_2;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2210      	movs	r2, #16
 800138c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
		}
	}
#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
};
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <OL_resetInfo>:




/* Resets the values that are stored in the struct as 'info parameters'  */
void OL_resetInfo(OL_LAYER_STRUCT * layer){
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]

	layer->prediction_correct = 0;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	2200      	movs	r2, #0
 80013a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	layer->new_class = 0;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	2200      	movs	r2, #0
 80013ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	layer->vowel_guess = 'Q';		// Q is a letter that is not in the dataset, is considered the NULL option
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	2251      	movs	r2, #81	; 0x51
 80013b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <OL_lettToSoft>:


/* Transforms a letter in an array of 0 and 1. This is used for computing the error committed
 * from the moel since the last layer is a softmax.  */
void OL_lettToSoft(OL_LAYER_STRUCT * layer, char *lett){
 80013c4:	b480      	push	{r7}
 80013c6:	b085      	sub	sp, #20
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	6039      	str	r1, [r7, #0]

	// Check in the label array letter by letter, if the letter is the same put a 1 in the correct position
	for(int i=0; i<layer->WIDTH; i++){
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	e01c      	b.n	800140e <OL_lettToSoft+0x4a>
		if(lett[0] == layer->label[i]){
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	781a      	ldrb	r2, [r3, #0]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6959      	ldr	r1, [r3, #20]
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	440b      	add	r3, r1
 80013e0:	781b      	ldrb	r3, [r3, #0]
 80013e2:	429a      	cmp	r2, r3
 80013e4:	d108      	bne.n	80013f8 <OL_lettToSoft+0x34>
			layer->y_true[i] = 1;
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013ea:	68fb      	ldr	r3, [r7, #12]
 80013ec:	009b      	lsls	r3, r3, #2
 80013ee:	4413      	add	r3, r2
 80013f0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	e007      	b.n	8001408 <OL_lettToSoft+0x44>
		}else{
			layer->y_true[i] = 0;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	009b      	lsls	r3, r3, #2
 8001400:	4413      	add	r3, r2
 8001402:	f04f 0200 	mov.w	r2, #0
 8001406:	601a      	str	r2, [r3, #0]
	for(int i=0; i<layer->WIDTH; i++){
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	3301      	adds	r3, #1
 800140c:	60fb      	str	r3, [r7, #12]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	68fa      	ldr	r2, [r7, #12]
 8001414:	429a      	cmp	r2, r3
 8001416:	dbdd      	blt.n	80013d4 <OL_lettToSoft+0x10>
		}
	}
#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
};
 8001418:	bf00      	nop
 800141a:	bf00      	nop
 800141c:	3714      	adds	r7, #20
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr

08001426 <OL_feedForward>:


/* Performs the feed forward operation. It's just a product of matrices  and a sum with an array  */
void OL_feedForward(OL_LAYER_STRUCT * layer, float * weights, float * input, float * bias, float * y_pred){
 8001426:	b480      	push	{r7}
 8001428:	b08b      	sub	sp, #44	; 0x2c
 800142a:	af00      	add	r7, sp, #0
 800142c:	60f8      	str	r0, [r7, #12]
 800142e:	60b9      	str	r1, [r7, #8]
 8001430:	607a      	str	r2, [r7, #4]
 8001432:	603b      	str	r3, [r7, #0]

	int h = layer->HEIGHT;
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	691b      	ldr	r3, [r3, #16]
 8001438:	61bb      	str	r3, [r7, #24]
	int w = layer->WIDTH;
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	617b      	str	r3, [r7, #20]

	// Reset the prediction
	for(int i=0; i<layer->WIDTH; i++){
 8001440:	2300      	movs	r3, #0
 8001442:	627b      	str	r3, [r7, #36]	; 0x24
 8001444:	e009      	b.n	800145a <OL_feedForward+0x34>
		y_pred[i]=0;
 8001446:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001448:	009b      	lsls	r3, r3, #2
 800144a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800144c:	4413      	add	r3, r2
 800144e:	f04f 0200 	mov.w	r2, #0
 8001452:	601a      	str	r2, [r3, #0]
	for(int i=0; i<layer->WIDTH; i++){
 8001454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001456:	3301      	adds	r3, #1
 8001458:	627b      	str	r3, [r7, #36]	; 0x24
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	68db      	ldr	r3, [r3, #12]
 800145e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001460:	429a      	cmp	r2, r3
 8001462:	dbf0      	blt.n	8001446 <OL_feedForward+0x20>
	}

	// Perform the feed forward
	for(int i=0; i<w; i++){
 8001464:	2300      	movs	r3, #0
 8001466:	623b      	str	r3, [r7, #32]
 8001468:	e041      	b.n	80014ee <OL_feedForward+0xc8>
		for(int j=0; j< h; j++){
 800146a:	2300      	movs	r3, #0
 800146c:	61fb      	str	r3, [r7, #28]
 800146e:	e023      	b.n	80014b8 <OL_feedForward+0x92>
			y_pred[i] += weights[h*i+j]*input[j];
 8001470:	6a3b      	ldr	r3, [r7, #32]
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001476:	4413      	add	r3, r2
 8001478:	ed93 7a00 	vldr	s14, [r3]
 800147c:	69bb      	ldr	r3, [r7, #24]
 800147e:	6a3a      	ldr	r2, [r7, #32]
 8001480:	fb02 f203 	mul.w	r2, r2, r3
 8001484:	69fb      	ldr	r3, [r7, #28]
 8001486:	4413      	add	r3, r2
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	68ba      	ldr	r2, [r7, #8]
 800148c:	4413      	add	r3, r2
 800148e:	edd3 6a00 	vldr	s13, [r3]
 8001492:	69fb      	ldr	r3, [r7, #28]
 8001494:	009b      	lsls	r3, r3, #2
 8001496:	687a      	ldr	r2, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	edd3 7a00 	vldr	s15, [r3]
 800149e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014a2:	6a3b      	ldr	r3, [r7, #32]
 80014a4:	009b      	lsls	r3, r3, #2
 80014a6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014a8:	4413      	add	r3, r2
 80014aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014ae:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0; j< h; j++){
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	3301      	adds	r3, #1
 80014b6:	61fb      	str	r3, [r7, #28]
 80014b8:	69fa      	ldr	r2, [r7, #28]
 80014ba:	69bb      	ldr	r3, [r7, #24]
 80014bc:	429a      	cmp	r2, r3
 80014be:	dbd7      	blt.n	8001470 <OL_feedForward+0x4a>
		}
		y_pred[i] += bias[i];
 80014c0:	6a3b      	ldr	r3, [r7, #32]
 80014c2:	009b      	lsls	r3, r3, #2
 80014c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014c6:	4413      	add	r3, r2
 80014c8:	ed93 7a00 	vldr	s14, [r3]
 80014cc:	6a3b      	ldr	r3, [r7, #32]
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	683a      	ldr	r2, [r7, #0]
 80014d2:	4413      	add	r3, r2
 80014d4:	edd3 7a00 	vldr	s15, [r3]
 80014d8:	6a3b      	ldr	r3, [r7, #32]
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80014de:	4413      	add	r3, r2
 80014e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014e4:	edc3 7a00 	vstr	s15, [r3]
	for(int i=0; i<w; i++){
 80014e8:	6a3b      	ldr	r3, [r7, #32]
 80014ea:	3301      	adds	r3, #1
 80014ec:	623b      	str	r3, [r7, #32]
 80014ee:	6a3a      	ldr	r2, [r7, #32]
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	429a      	cmp	r2, r3
 80014f4:	dbb9      	blt.n	800146a <OL_feedForward+0x44>
	}
#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
};
 80014f6:	bf00      	nop
 80014f8:	bf00      	nop
 80014fa:	372c      	adds	r7, #44	; 0x2c
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr

08001504 <OL_softmax>:


/*Takes a array in input and computes the softmax operation on that array  */
void OL_softmax(OL_LAYER_STRUCT * layer, float * y_pred){
 8001504:	b5b0      	push	{r4, r5, r7, lr}
 8001506:	b08a      	sub	sp, #40	; 0x28
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	6039      	str	r1, [r7, #0]

	// Softmax function taken from web

	int size = layer->WIDTH;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	68db      	ldr	r3, [r3, #12]
 8001512:	613b      	str	r3, [r7, #16]
    float m, sum, constant;

	  if(((layer->counter-1) % 10 == 0) && (layer->counter >= 100)){
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	689b      	ldr	r3, [r3, #8]
 8001518:	1e59      	subs	r1, r3, #1
 800151a:	4b58      	ldr	r3, [pc, #352]	; (800167c <OL_softmax+0x178>)
 800151c:	fb83 2301 	smull	r2, r3, r3, r1
 8001520:	109a      	asrs	r2, r3, #2
 8001522:	17cb      	asrs	r3, r1, #31
 8001524:	1ad2      	subs	r2, r2, r3
 8001526:	4613      	mov	r3, r2
 8001528:	009b      	lsls	r3, r3, #2
 800152a:	4413      	add	r3, r2
 800152c:	005b      	lsls	r3, r3, #1
 800152e:	1aca      	subs	r2, r1, r3
 8001530:	2a00      	cmp	r2, #0
 8001532:	d106      	bne.n	8001542 <OL_softmax+0x3e>
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	2b63      	cmp	r3, #99	; 0x63
 800153a:	dd02      	ble.n	8001542 <OL_softmax+0x3e>
		  layer->batch_size = 8;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2208      	movs	r2, #8
 8001540:	809a      	strh	r2, [r3, #4]
	  }

    m = y_pred[0];
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
    for(int i =0; i<size; i++){
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
 800154c:	e015      	b.n	800157a <OL_softmax+0x76>
    	if(m<y_pred[i]){
 800154e:	69fb      	ldr	r3, [r7, #28]
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	4413      	add	r3, r2
 8001556:	edd3 7a00 	vldr	s15, [r3]
 800155a:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800155e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001562:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001566:	d505      	bpl.n	8001574 <OL_softmax+0x70>
    		m = y_pred[i];
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	009b      	lsls	r3, r3, #2
 800156c:	683a      	ldr	r2, [r7, #0]
 800156e:	4413      	add	r3, r2
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	627b      	str	r3, [r7, #36]	; 0x24
    for(int i =0; i<size; i++){
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	3301      	adds	r3, #1
 8001578:	61fb      	str	r3, [r7, #28]
 800157a:	69fa      	ldr	r2, [r7, #28]
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	429a      	cmp	r2, r3
 8001580:	dbe5      	blt.n	800154e <OL_softmax+0x4a>
    	}
    }

    sum = 0;
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	623b      	str	r3, [r7, #32]
    for (int i=0; i<size; i++){
 8001588:	2300      	movs	r3, #0
 800158a:	61bb      	str	r3, [r7, #24]
 800158c:	e029      	b.n	80015e2 <OL_softmax+0xde>
    	sum += exp(y_pred[i] - m);
 800158e:	69bb      	ldr	r3, [r7, #24]
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	683a      	ldr	r2, [r7, #0]
 8001594:	4413      	add	r3, r2
 8001596:	ed93 7a00 	vldr	s14, [r3]
 800159a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800159e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80015a2:	ee17 0a90 	vmov	r0, s15
 80015a6:	f7fe ffd7 	bl	8000558 <__aeabi_f2d>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	ec43 2b10 	vmov	d0, r2, r3
 80015b2:	f008 fde5 	bl	800a180 <exp>
 80015b6:	ec55 4b10 	vmov	r4, r5, d0
 80015ba:	6a38      	ldr	r0, [r7, #32]
 80015bc:	f7fe ffcc 	bl	8000558 <__aeabi_f2d>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4620      	mov	r0, r4
 80015c6:	4629      	mov	r1, r5
 80015c8:	f7fe fe68 	bl	800029c <__adddf3>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	4610      	mov	r0, r2
 80015d2:	4619      	mov	r1, r3
 80015d4:	f7ff faf0 	bl	8000bb8 <__aeabi_d2f>
 80015d8:	4603      	mov	r3, r0
 80015da:	623b      	str	r3, [r7, #32]
    for (int i=0; i<size; i++){
 80015dc:	69bb      	ldr	r3, [r7, #24]
 80015de:	3301      	adds	r3, #1
 80015e0:	61bb      	str	r3, [r7, #24]
 80015e2:	69ba      	ldr	r2, [r7, #24]
 80015e4:	693b      	ldr	r3, [r7, #16]
 80015e6:	429a      	cmp	r2, r3
 80015e8:	dbd1      	blt.n	800158e <OL_softmax+0x8a>
    }

    constant = m + log(sum);
 80015ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80015ec:	f7fe ffb4 	bl	8000558 <__aeabi_f2d>
 80015f0:	4604      	mov	r4, r0
 80015f2:	460d      	mov	r5, r1
 80015f4:	6a38      	ldr	r0, [r7, #32]
 80015f6:	f7fe ffaf 	bl	8000558 <__aeabi_f2d>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	ec43 2b10 	vmov	d0, r2, r3
 8001602:	f008 fe0d 	bl	800a220 <log>
 8001606:	ec53 2b10 	vmov	r2, r3, d0
 800160a:	4620      	mov	r0, r4
 800160c:	4629      	mov	r1, r5
 800160e:	f7fe fe45 	bl	800029c <__adddf3>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f7ff facd 	bl	8000bb8 <__aeabi_d2f>
 800161e:	4603      	mov	r3, r0
 8001620:	60fb      	str	r3, [r7, #12]
    for(int i=0; i<size; i++){
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
 8001626:	e020      	b.n	800166a <OL_softmax+0x166>
    	y_pred[i] = exp(y_pred[i] - constant);
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	009b      	lsls	r3, r3, #2
 800162c:	683a      	ldr	r2, [r7, #0]
 800162e:	4413      	add	r3, r2
 8001630:	ed93 7a00 	vldr	s14, [r3]
 8001634:	edd7 7a03 	vldr	s15, [r7, #12]
 8001638:	ee77 7a67 	vsub.f32	s15, s14, s15
 800163c:	ee17 0a90 	vmov	r0, s15
 8001640:	f7fe ff8a 	bl	8000558 <__aeabi_f2d>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	ec43 2b10 	vmov	d0, r2, r3
 800164c:	f008 fd98 	bl	800a180 <exp>
 8001650:	ec51 0b10 	vmov	r0, r1, d0
 8001654:	697b      	ldr	r3, [r7, #20]
 8001656:	009b      	lsls	r3, r3, #2
 8001658:	683a      	ldr	r2, [r7, #0]
 800165a:	18d4      	adds	r4, r2, r3
 800165c:	f7ff faac 	bl	8000bb8 <__aeabi_d2f>
 8001660:	4603      	mov	r3, r0
 8001662:	6023      	str	r3, [r4, #0]
    for(int i=0; i<size; i++){
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	3301      	adds	r3, #1
 8001668:	617b      	str	r3, [r7, #20]
 800166a:	697a      	ldr	r2, [r7, #20]
 800166c:	693b      	ldr	r3, [r7, #16]
 800166e:	429a      	cmp	r2, r3
 8001670:	dbda      	blt.n	8001628 <OL_softmax+0x124>
    }
#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
};
 8001672:	bf00      	nop
 8001674:	bf00      	nop
 8001676:	3728      	adds	r7, #40	; 0x28
 8001678:	46bd      	mov	sp, r7
 800167a:	bdb0      	pop	{r4, r5, r7, pc}
 800167c:	66666667 	.word	0x66666667

08001680 <OL_checkNewClass>:




/* Check if the letter just received is already known. If not increase dimensions of the layer.  */
void OL_checkNewClass(OL_LAYER_STRUCT * layer, char *letter){
 8001680:	b580      	push	{r7, lr}
 8001682:	b084      	sub	sp, #16
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	6039      	str	r1, [r7, #0]

	int found = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	60fb      	str	r3, [r7, #12]

	for(int i=0; i<layer->WIDTH; i++){
 800168e:	2300      	movs	r3, #0
 8001690:	60bb      	str	r3, [r7, #8]
 8001692:	e00d      	b.n	80016b0 <OL_checkNewClass+0x30>
		if(letter[0] == layer->label[i]){
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	781a      	ldrb	r2, [r3, #0]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6959      	ldr	r1, [r3, #20]
 800169c:	68bb      	ldr	r3, [r7, #8]
 800169e:	440b      	add	r3, r1
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	429a      	cmp	r2, r3
 80016a4:	d101      	bne.n	80016aa <OL_checkNewClass+0x2a>
			found = 1;
 80016a6:	2301      	movs	r3, #1
 80016a8:	60fb      	str	r3, [r7, #12]
	for(int i=0; i<layer->WIDTH; i++){
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	3301      	adds	r3, #1
 80016ae:	60bb      	str	r3, [r7, #8]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	68ba      	ldr	r2, [r7, #8]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	dbec      	blt.n	8001694 <OL_checkNewClass+0x14>
		}
	}

	// If the letter has not been found
	if(found==0){
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d11a      	bne.n	80016f6 <OL_checkNewClass+0x76>
		// Update info
		layer->new_class = 1;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	2201      	movs	r2, #1
 80016c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		layer->WIDTH = layer->WIDTH+1;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	1c5a      	adds	r2, r3, #1
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	60da      	str	r2, [r3, #12]
		// Update dimensions
		OL_increaseLabel(layer, letter[0]);
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	4619      	mov	r1, r3
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f7ff fdf8 	bl	80012ce <OL_increaseLabel>
		OL_increaseBiasDim(layer);
 80016de:	6878      	ldr	r0, [r7, #4]
 80016e0:	f7ff fd7e 	bl	80011e0 <OL_increaseBiasDim>
		OL_increaseYpredDim(layer);
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff fe1b 	bl	8001320 <OL_increaseYpredDim>
		OL_increaseYtrueDim(layer);
 80016ea:	6878      	ldr	r0, [r7, #4]
 80016ec:	f7ff fdd3 	bl	8001296 <OL_increaseYtrueDim>
		OL_increaseWeightDim(layer);
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff fcf7 	bl	80010e4 <OL_increaseWeightDim>
	}
#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
};
 80016f6:	bf00      	nop
 80016f8:	3710      	adds	r7, #16
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}

080016fe <OL_compareLabels>:



/* Compare the prediction and the true label. If the max values of both arrays are in the
 * same positition in the array the prediction is correct.  */
void OL_compareLabels(OL_LAYER_STRUCT * layer){
 80016fe:	b480      	push	{r7}
 8001700:	b085      	sub	sp, #20
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]

	uint8_t max_pred = 0;	// USed ofr saving the maximum value
 8001706:	2300      	movs	r3, #0
 8001708:	73fb      	strb	r3, [r7, #15]
	uint8_t max_true = 0;
 800170a:	2300      	movs	r3, #0
 800170c:	73bb      	strb	r3, [r7, #14]
	uint8_t max_j_pred;		// Used for saving the position where the max value is
	uint8_t max_j_true;

	// Find max of both prediction and true label
	for(int j=0; j<layer->WIDTH; j++){
 800170e:	2300      	movs	r3, #0
 8001710:	60bb      	str	r3, [r7, #8]
 8001712:	e04a      	b.n	80017aa <OL_compareLabels+0xac>
		if(max_true < layer->y_true[j]){
 8001714:	7bbb      	ldrb	r3, [r7, #14]
 8001716:	ee07 3a90 	vmov	s15, r3
 800171a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	009b      	lsls	r3, r3, #2
 8001726:	4413      	add	r3, r2
 8001728:	edd3 7a00 	vldr	s15, [r3]
 800172c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001730:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001734:	d50e      	bpl.n	8001754 <OL_compareLabels+0x56>
			max_j_true = j;
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	733b      	strb	r3, [r7, #12]
			max_true = layer->y_true[j];
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4413      	add	r3, r2
 8001744:	edd3 7a00 	vldr	s15, [r3]
 8001748:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800174c:	edc7 7a00 	vstr	s15, [r7]
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	73bb      	strb	r3, [r7, #14]
		}
		if(max_pred < layer->y_pred[j]){
 8001754:	7bfb      	ldrb	r3, [r7, #15]
 8001756:	ee07 3a90 	vmov	s15, r3
 800175a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a1a      	ldr	r2, [r3, #32]
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	edd3 7a00 	vldr	s15, [r3]
 800176c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	d516      	bpl.n	80017a4 <OL_compareLabels+0xa6>
			max_j_pred = j;
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	737b      	strb	r3, [r7, #13]
			max_pred = layer->y_pred[j];
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a1a      	ldr	r2, [r3, #32]
 800177e:	68bb      	ldr	r3, [r7, #8]
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	4413      	add	r3, r2
 8001784:	edd3 7a00 	vldr	s15, [r3]
 8001788:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800178c:	edc7 7a00 	vstr	s15, [r7]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	73fb      	strb	r3, [r7, #15]
			layer->vowel_guess = layer->label[j];
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	695a      	ldr	r2, [r3, #20]
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	4413      	add	r3, r2
 800179c:	781a      	ldrb	r2, [r3, #0]
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
	for(int j=0; j<layer->WIDTH; j++){
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	3301      	adds	r3, #1
 80017a8:	60bb      	str	r3, [r7, #8]
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	68ba      	ldr	r2, [r7, #8]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	dbaf      	blt.n	8001714 <OL_compareLabels+0x16>
		}
	}

	// If the maximum values are in different position of the array -> prediction is WRONG
	if(max_j_true != max_j_pred){
 80017b4:	7b3a      	ldrb	r2, [r7, #12]
 80017b6:	7b7b      	ldrb	r3, [r7, #13]
 80017b8:	429a      	cmp	r2, r3
 80017ba:	d004      	beq.n	80017c6 <OL_compareLabels+0xc8>
		layer->prediction_correct = 1;				// wrong
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80017c4:	e003      	b.n	80017ce <OL_compareLabels+0xd0>
	}else{
		layer->prediction_correct = 2;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	2202      	movs	r2, #2
 80017ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	}

	// Used from the LWF algorithm
	if(layer->ALGORITHM == MODE_CWR){
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d10b      	bne.n	80017ee <OL_compareLabels+0xf0>
		layer->found_lett[max_j_true] += 1;		// Update the found_lett array
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80017da:	7b3b      	ldrb	r3, [r7, #12]
 80017dc:	4413      	add	r3, r2
 80017de:	781a      	ldrb	r2, [r3, #0]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80017e4:	7b3b      	ldrb	r3, [r7, #12]
 80017e6:	440b      	add	r3, r1
 80017e8:	3201      	adds	r2, #1
 80017ea:	b2d2      	uxtb	r2, r2
 80017ec:	701a      	strb	r2, [r3, #0]
	}
#if READ_FREE_RAM==1
	OL_updateRAMcounter(layer);
#endif
};
 80017ee:	bf00      	nop
 80017f0:	3714      	adds	r7, #20
 80017f2:	46bd      	mov	sp, r7
 80017f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f8:	4770      	bx	lr

080017fa <OL_train>:
// #############################################


/* This function is the most important part of the TinyOL script. Inside here an IF decides which algorithm
 * to apply, thus changing the update of the weights.  */
void OL_train(OL_LAYER_STRUCT * layer, float * input, char *letter){
 80017fa:	b5b0      	push	{r4, r5, r7, lr}
 80017fc:	b0ae      	sub	sp, #184	; 0xb8
 80017fe:	af02      	add	r7, sp, #8
 8001800:	60f8      	str	r0, [r7, #12]
 8001802:	60b9      	str	r1, [r7, #8]
 8001804:	607a      	str	r2, [r7, #4]

	// Values in common between all algorithms
	int w = layer->WIDTH;
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	68db      	ldr	r3, [r3, #12]
 800180a:	657b      	str	r3, [r7, #84]	; 0x54
	int h = layer->HEIGHT;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	653b      	str	r3, [r7, #80]	; 0x50
	layer->vowel_guess = 0;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2200      	movs	r2, #0
 8001816:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42


	// ***************************************************************
	//     ***** OL ALGORITHM      |      ***** OL_V2 ALGORITHM
	if(layer->ALGORITHM == MODE_OL || layer->ALGORITHM == MODE_OL_V2){
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800181e:	2b00      	cmp	r3, #0
 8001820:	d004      	beq.n	800182c <OL_train+0x32>
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001826:	2b01      	cmp	r3, #1
 8001828:	f040 80cd 	bne.w	80019c6 <OL_train+0x1cc>
 800182c:	466b      	mov	r3, sp
 800182e:	461d      	mov	r5, r3

		float cost[w];
 8001830:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 8001832:	1e63      	subs	r3, r4, #1
 8001834:	61bb      	str	r3, [r7, #24]
 8001836:	4623      	mov	r3, r4
 8001838:	4618      	mov	r0, r3
 800183a:	f04f 0100 	mov.w	r1, #0
 800183e:	f04f 0200 	mov.w	r2, #0
 8001842:	f04f 0300 	mov.w	r3, #0
 8001846:	014b      	lsls	r3, r1, #5
 8001848:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800184c:	0142      	lsls	r2, r0, #5
 800184e:	4623      	mov	r3, r4
 8001850:	4618      	mov	r0, r3
 8001852:	f04f 0100 	mov.w	r1, #0
 8001856:	f04f 0200 	mov.w	r2, #0
 800185a:	f04f 0300 	mov.w	r3, #0
 800185e:	014b      	lsls	r3, r1, #5
 8001860:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001864:	0142      	lsls	r2, r0, #5
 8001866:	4623      	mov	r3, r4
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	3307      	adds	r3, #7
 800186c:	08db      	lsrs	r3, r3, #3
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	ebad 0d03 	sub.w	sp, sp, r3
 8001874:	ab02      	add	r3, sp, #8
 8001876:	3303      	adds	r3, #3
 8001878:	089b      	lsrs	r3, r3, #2
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	617b      	str	r3, [r7, #20]

		// Inference with current weights
		OL_feedForward(layer, layer->weights, input, layer->biases, layer->y_pred);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	6999      	ldr	r1, [r3, #24]
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	69da      	ldr	r2, [r3, #28]
 8001886:	68fb      	ldr	r3, [r7, #12]
 8001888:	6a1b      	ldr	r3, [r3, #32]
 800188a:	9300      	str	r3, [sp, #0]
 800188c:	4613      	mov	r3, r2
 800188e:	68ba      	ldr	r2, [r7, #8]
 8001890:	68f8      	ldr	r0, [r7, #12]
 8001892:	f7ff fdc8 	bl	8001426 <OL_feedForward>
		for(int k=0; k<8; k++){
			sendPreSoftmaxUART(layer, k, k*4, msgPreSoftmax);
		}
#endif

		OL_softmax(layer, layer->y_pred);
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	6a1b      	ldr	r3, [r3, #32]
 800189a:	4619      	mov	r1, r3
 800189c:	68f8      	ldr	r0, [r7, #12]
 800189e:	f7ff fe31 	bl	8001504 <OL_softmax>

		int j_start = 0;
 80018a2:	2300      	movs	r3, #0
 80018a4:	65bb      	str	r3, [r7, #88]	; 0x58
		// If algorithms is OL_V2, don't update the vowels
		if(layer->ALGORITHM == MODE_OL_V2){
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018aa:	2b01      	cmp	r3, #1
 80018ac:	d101      	bne.n	80018b2 <OL_train+0xb8>
			j_start = 5;
 80018ae:	2305      	movs	r3, #5
 80018b0:	65bb      	str	r3, [r7, #88]	; 0x58
		}

		for(int j=j_start; j<w; j++){
 80018b2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018b4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80018b6:	e077      	b.n	80019a8 <OL_train+0x1ae>
			cost[j] = layer->y_pred[j]-layer->y_true[j];			    // Compute the cost
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	6a1a      	ldr	r2, [r3, #32]
 80018bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	ed93 7a00 	vldr	s14, [r3]
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80018ca:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018cc:	009b      	lsls	r3, r3, #2
 80018ce:	4413      	add	r3, r2
 80018d0:	edd3 7a00 	vldr	s15, [r3]
 80018d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80018d8:	697a      	ldr	r2, [r7, #20]
 80018da:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	edc3 7a00 	vstr	s15, [r3]
			if (cost[j]==0) continue;									// If nothing to update skip loop
 80018e4:	697a      	ldr	r2, [r7, #20]
 80018e6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018e8:	009b      	lsls	r3, r3, #2
 80018ea:	4413      	add	r3, r2
 80018ec:	edd3 7a00 	vldr	s15, [r3]
 80018f0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f8:	d052      	beq.n	80019a0 <OL_train+0x1a6>

			for(int i=0; i<h; i++){
 80018fa:	2300      	movs	r3, #0
 80018fc:	663b      	str	r3, [r7, #96]	; 0x60
 80018fe:	e02f      	b.n	8001960 <OL_train+0x166>
				layer->weights[j*h+i] -= cost[j]*input[i]*layer->l_rate;	// Update the weights
 8001900:	68fb      	ldr	r3, [r7, #12]
 8001902:	699a      	ldr	r2, [r3, #24]
 8001904:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001906:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001908:	fb01 f103 	mul.w	r1, r1, r3
 800190c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800190e:	440b      	add	r3, r1
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	ed93 7a00 	vldr	s14, [r3]
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800191c:	009b      	lsls	r3, r3, #2
 800191e:	4413      	add	r3, r2
 8001920:	edd3 6a00 	vldr	s13, [r3]
 8001924:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	68ba      	ldr	r2, [r7, #8]
 800192a:	4413      	add	r3, r2
 800192c:	edd3 7a00 	vldr	s15, [r3]
 8001930:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	edd3 7a00 	vldr	s15, [r3]
 800193a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	699a      	ldr	r2, [r3, #24]
 8001942:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001944:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001946:	fb01 f103 	mul.w	r1, r1, r3
 800194a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800194c:	440b      	add	r3, r1
 800194e:	009b      	lsls	r3, r3, #2
 8001950:	4413      	add	r3, r2
 8001952:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001956:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 800195a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800195c:	3301      	adds	r3, #1
 800195e:	663b      	str	r3, [r7, #96]	; 0x60
 8001960:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001962:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001964:	429a      	cmp	r2, r3
 8001966:	dbcb      	blt.n	8001900 <OL_train+0x106>
			}
			layer->biases[j] -= cost[j]*layer->l_rate;					// Update the biases
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	69da      	ldr	r2, [r3, #28]
 800196c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	ed93 7a00 	vldr	s14, [r3]
 8001976:	697a      	ldr	r2, [r7, #20]
 8001978:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	4413      	add	r3, r2
 800197e:	edd3 6a00 	vldr	s13, [r3]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	edd3 7a00 	vldr	s15, [r3]
 8001988:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	69da      	ldr	r2, [r3, #28]
 8001990:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001992:	009b      	lsls	r3, r3, #2
 8001994:	4413      	add	r3, r2
 8001996:	ee77 7a67 	vsub.f32	s15, s14, s15
 800199a:	edc3 7a00 	vstr	s15, [r3]
 800199e:	e000      	b.n	80019a2 <OL_train+0x1a8>
			if (cost[j]==0) continue;									// If nothing to update skip loop
 80019a0:	bf00      	nop
		for(int j=j_start; j<w; j++){
 80019a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80019a4:	3301      	adds	r3, #1
 80019a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80019a8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80019aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019ac:	429a      	cmp	r2, r3
 80019ae:	db83      	blt.n	80018b8 <OL_train+0xbe>
		}

		OL_compareLabels(layer);										// Check if prediction is correct
 80019b0:	68f8      	ldr	r0, [r7, #12]
 80019b2:	f7ff fea4 	bl	80016fe <OL_compareLabels>

		layer->counter +=1;
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	1c5a      	adds	r2, r3, #1
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	46ad      	mov	sp, r5
	if(layer->ALGORITHM == MODE_OL || layer->ALGORITHM == MODE_OL_V2){
 80019c2:	f000 be7c 	b.w	80026be <OL_train+0xec4>
		OL_updateRAMcounter(layer);
#endif

	// ***************************************************************
	//     ***** OL ALGORITHM BATCH            |      ***** OL_V2 ALGORITHM BATCH
	}else if(layer->ALGORITHM == MODE_OL_batch || layer->ALGORITHM == MODE_OL_V2_batch){
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019ca:	2b04      	cmp	r3, #4
 80019cc:	d004      	beq.n	80019d8 <OL_train+0x1de>
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019d2:	2b05      	cmp	r3, #5
 80019d4:	f040 815c 	bne.w	8001c90 <OL_train+0x496>
 80019d8:	466b      	mov	r3, sp
 80019da:	461d      	mov	r5, r3

		float cost[w];
 80019dc:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 80019de:	1e63      	subs	r3, r4, #1
 80019e0:	623b      	str	r3, [r7, #32]
 80019e2:	4623      	mov	r3, r4
 80019e4:	4618      	mov	r0, r3
 80019e6:	f04f 0100 	mov.w	r1, #0
 80019ea:	f04f 0200 	mov.w	r2, #0
 80019ee:	f04f 0300 	mov.w	r3, #0
 80019f2:	014b      	lsls	r3, r1, #5
 80019f4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80019f8:	0142      	lsls	r2, r0, #5
 80019fa:	4623      	mov	r3, r4
 80019fc:	4618      	mov	r0, r3
 80019fe:	f04f 0100 	mov.w	r1, #0
 8001a02:	f04f 0200 	mov.w	r2, #0
 8001a06:	f04f 0300 	mov.w	r3, #0
 8001a0a:	014b      	lsls	r3, r1, #5
 8001a0c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a10:	0142      	lsls	r2, r0, #5
 8001a12:	4623      	mov	r3, r4
 8001a14:	009b      	lsls	r3, r3, #2
 8001a16:	3307      	adds	r3, #7
 8001a18:	08db      	lsrs	r3, r3, #3
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	ebad 0d03 	sub.w	sp, sp, r3
 8001a20:	ab02      	add	r3, sp, #8
 8001a22:	3303      	adds	r3, #3
 8001a24:	089b      	lsrs	r3, r3, #2
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	61fb      	str	r3, [r7, #28]

		// Inference with current weights
		OL_feedForward(layer, layer->weights, input, layer->biases, layer->y_pred);
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	6999      	ldr	r1, [r3, #24]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	69da      	ldr	r2, [r3, #28]
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	6a1b      	ldr	r3, [r3, #32]
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	68ba      	ldr	r2, [r7, #8]
 8001a3c:	68f8      	ldr	r0, [r7, #12]
 8001a3e:	f7ff fcf2 	bl	8001426 <OL_feedForward>
		OL_softmax(layer, layer->y_pred);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6a1b      	ldr	r3, [r3, #32]
 8001a46:	4619      	mov	r1, r3
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f7ff fd5b 	bl	8001504 <OL_softmax>

		int j_start = 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	667b      	str	r3, [r7, #100]	; 0x64
		// If algorithms is OL_V2, don't update the vowels
		if(layer->ALGORITHM == MODE_OL_V2_batch){
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a56:	2b05      	cmp	r3, #5
 8001a58:	d101      	bne.n	8001a5e <OL_train+0x264>
			j_start = 5;
 8001a5a:	2305      	movs	r3, #5
 8001a5c:	667b      	str	r3, [r7, #100]	; 0x64
		}

		for(int j=j_start; j<w; j++){
 8001a5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001a60:	66bb      	str	r3, [r7, #104]	; 0x68
 8001a62:	e06d      	b.n	8001b40 <OL_train+0x346>
			cost[j] = layer->y_pred[j]-layer->y_true[j];			// Compute the cost
 8001a64:	68fb      	ldr	r3, [r7, #12]
 8001a66:	6a1a      	ldr	r2, [r3, #32]
 8001a68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a6a:	009b      	lsls	r3, r3, #2
 8001a6c:	4413      	add	r3, r2
 8001a6e:	ed93 7a00 	vldr	s14, [r3]
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001a76:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	4413      	add	r3, r2
 8001a7c:	edd3 7a00 	vldr	s15, [r3]
 8001a80:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a84:	69fa      	ldr	r2, [r7, #28]
 8001a86:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	4413      	add	r3, r2
 8001a8c:	edc3 7a00 	vstr	s15, [r3]
			if (cost[j]==0) continue;								// If nothing to update skip loop
 8001a90:	69fa      	ldr	r2, [r7, #28]
 8001a92:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a94:	009b      	lsls	r3, r3, #2
 8001a96:	4413      	add	r3, r2
 8001a98:	edd3 7a00 	vldr	s15, [r3]
 8001a9c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001aa4:	d048      	beq.n	8001b38 <OL_train+0x33e>

			for(int i=0; i<h; i++){
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001aaa:	e02a      	b.n	8001b02 <OL_train+0x308>
				layer->weights_2[j*h+i] += cost[j]*input[i];	// Update weights
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ab0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ab2:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001ab4:	fb01 f103 	mul.w	r1, r1, r3
 8001ab8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001aba:	440b      	add	r3, r1
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	4413      	add	r3, r2
 8001ac0:	ed93 7a00 	vldr	s14, [r3]
 8001ac4:	69fa      	ldr	r2, [r7, #28]
 8001ac6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	4413      	add	r3, r2
 8001acc:	edd3 6a00 	vldr	s13, [r3]
 8001ad0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	68ba      	ldr	r2, [r7, #8]
 8001ad6:	4413      	add	r3, r2
 8001ad8:	edd3 7a00 	vldr	s15, [r3]
 8001adc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ae4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001ae6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001ae8:	fb01 f103 	mul.w	r1, r1, r3
 8001aec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001aee:	440b      	add	r3, r1
 8001af0:	009b      	lsls	r3, r3, #2
 8001af2:	4413      	add	r3, r2
 8001af4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001af8:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8001afc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001afe:	3301      	adds	r3, #1
 8001b00:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001b02:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001b04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b06:	429a      	cmp	r2, r3
 8001b08:	dbd0      	blt.n	8001aac <OL_train+0x2b2>
			}
			layer->biases_2[j] += cost[j];					// Update biases
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b10:	009b      	lsls	r3, r3, #2
 8001b12:	4413      	add	r3, r2
 8001b14:	ed93 7a00 	vldr	s14, [r3]
 8001b18:	69fa      	ldr	r2, [r7, #28]
 8001b1a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4413      	add	r3, r2
 8001b20:	edd3 7a00 	vldr	s15, [r3]
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b28:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	4413      	add	r3, r2
 8001b2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b32:	edc3 7a00 	vstr	s15, [r3]
 8001b36:	e000      	b.n	8001b3a <OL_train+0x340>
			if (cost[j]==0) continue;								// If nothing to update skip loop
 8001b38:	bf00      	nop
		for(int j=j_start; j<w; j++){
 8001b3a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b3c:	3301      	adds	r3, #1
 8001b3e:	66bb      	str	r3, [r7, #104]	; 0x68
 8001b40:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001b42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001b44:	429a      	cmp	r2, r3
 8001b46:	db8d      	blt.n	8001a64 <OL_train+0x26a>
		}

		OL_compareLabels(layer);					// Check if prediction is correct or not
 8001b48:	68f8      	ldr	r0, [r7, #12]
 8001b4a:	f7ff fdd8 	bl	80016fe <OL_compareLabels>

		// When reached the end of a batch
		if( (layer->counter != 0) && ((layer->counter % layer->batch_size)==0) ){
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	f000 8094 	beq.w	8001c80 <OL_train+0x486>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	68fa      	ldr	r2, [r7, #12]
 8001b5e:	8892      	ldrh	r2, [r2, #4]
 8001b60:	fb93 f1f2 	sdiv	r1, r3, r2
 8001b64:	fb02 f201 	mul.w	r2, r2, r1
 8001b68:	1a9b      	subs	r3, r3, r2
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	f040 8088 	bne.w	8001c80 <OL_train+0x486>

			int j_start = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	673b      	str	r3, [r7, #112]	; 0x70

			// If algorithms is OL_V2, don't update the vowels
			if(layer->ALGORITHM == MODE_OL_V2_batch){
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b78:	2b05      	cmp	r3, #5
 8001b7a:	d101      	bne.n	8001b80 <OL_train+0x386>
				j_start=5;
 8001b7c:	2305      	movs	r3, #5
 8001b7e:	673b      	str	r3, [r7, #112]	; 0x70
			}

			for(int j=j_start; j<w; j++){
 8001b80:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001b82:	677b      	str	r3, [r7, #116]	; 0x74
 8001b84:	e078      	b.n	8001c78 <OL_train+0x47e>
				for(int i=0; i<h; i++){
 8001b86:	2300      	movs	r3, #0
 8001b88:	67bb      	str	r3, [r7, #120]	; 0x78
 8001b8a:	e042      	b.n	8001c12 <OL_train+0x418>
					layer->weights[j*h+i] -= layer->weights_2[j*h+i]/layer->batch_size*layer->l_rate;	// Update weights
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	699a      	ldr	r2, [r3, #24]
 8001b90:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b92:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001b94:	fb01 f103 	mul.w	r1, r1, r3
 8001b98:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b9a:	440b      	add	r3, r1
 8001b9c:	009b      	lsls	r3, r3, #2
 8001b9e:	4413      	add	r3, r2
 8001ba0:	ed93 7a00 	vldr	s14, [r3]
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001ba8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001baa:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001bac:	fb01 f103 	mul.w	r1, r1, r3
 8001bb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001bb2:	440b      	add	r3, r1
 8001bb4:	009b      	lsls	r3, r3, #2
 8001bb6:	4413      	add	r3, r2
 8001bb8:	ed93 6a00 	vldr	s12, [r3]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	889b      	ldrh	r3, [r3, #4]
 8001bc0:	ee07 3a90 	vmov	s15, r3
 8001bc4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bc8:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	edd3 7a00 	vldr	s15, [r3]
 8001bd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	699a      	ldr	r2, [r3, #24]
 8001bda:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bdc:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001bde:	fb01 f103 	mul.w	r1, r1, r3
 8001be2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001be4:	440b      	add	r3, r1
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	4413      	add	r3, r2
 8001bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bee:	edc3 7a00 	vstr	s15, [r3]
					layer->weights_2[j*h+i] = 0;														// Reset
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bf6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001bf8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001bfa:	fb01 f103 	mul.w	r1, r1, r3
 8001bfe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c00:	440b      	add	r3, r1
 8001c02:	009b      	lsls	r3, r3, #2
 8001c04:	4413      	add	r3, r2
 8001c06:	f04f 0200 	mov.w	r2, #0
 8001c0a:	601a      	str	r2, [r3, #0]
				for(int i=0; i<h; i++){
 8001c0c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c0e:	3301      	adds	r3, #1
 8001c10:	67bb      	str	r3, [r7, #120]	; 0x78
 8001c12:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001c14:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001c16:	429a      	cmp	r2, r3
 8001c18:	dbb8      	blt.n	8001b8c <OL_train+0x392>
				}
				layer->biases[j] -= layer->biases_2[j]/layer->batch_size*layer->l_rate;				// Update biases
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	69da      	ldr	r2, [r3, #28]
 8001c1e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c20:	009b      	lsls	r3, r3, #2
 8001c22:	4413      	add	r3, r2
 8001c24:	ed93 7a00 	vldr	s14, [r3]
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c2e:	009b      	lsls	r3, r3, #2
 8001c30:	4413      	add	r3, r2
 8001c32:	ed93 6a00 	vldr	s12, [r3]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	889b      	ldrh	r3, [r3, #4]
 8001c3a:	ee07 3a90 	vmov	s15, r3
 8001c3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c42:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	edd3 7a00 	vldr	s15, [r3]
 8001c4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	69da      	ldr	r2, [r3, #28]
 8001c54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c5e:	edc3 7a00 	vstr	s15, [r3]
				layer->biases_2[j] = 0;																	// Reset
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4413      	add	r3, r2
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	601a      	str	r2, [r3, #0]
			for(int j=j_start; j<w; j++){
 8001c72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c74:	3301      	adds	r3, #1
 8001c76:	677b      	str	r3, [r7, #116]	; 0x74
 8001c78:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8001c7a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c7c:	429a      	cmp	r2, r3
 8001c7e:	db82      	blt.n	8001b86 <OL_train+0x38c>
			}
		}

		layer->counter +=1;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	689b      	ldr	r3, [r3, #8]
 8001c84:	1c5a      	adds	r2, r3, #1
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	609a      	str	r2, [r3, #8]
 8001c8a:	46ad      	mov	sp, r5
	}else if(layer->ALGORITHM == MODE_OL_batch || layer->ALGORITHM == MODE_OL_V2_batch){
 8001c8c:	f000 bd17 	b.w	80026be <OL_train+0xec4>
		OL_updateRAMcounter(layer);
#endif

	// *************************************
	// ***** CWR ALGORITHM
	}else if (layer->ALGORITHM == MODE_CWR){
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c94:	2b02      	cmp	r3, #2
 8001c96:	f040 81fe 	bne.w	8002096 <OL_train+0x89c>
 8001c9a:	466b      	mov	r3, sp
 8001c9c:	461d      	mov	r5, r3

		float cost[w];
 8001c9e:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 8001ca0:	1e63      	subs	r3, r4, #1
 8001ca2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ca4:	4623      	mov	r3, r4
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f04f 0100 	mov.w	r1, #0
 8001cac:	f04f 0200 	mov.w	r2, #0
 8001cb0:	f04f 0300 	mov.w	r3, #0
 8001cb4:	014b      	lsls	r3, r1, #5
 8001cb6:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001cba:	0142      	lsls	r2, r0, #5
 8001cbc:	4623      	mov	r3, r4
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f04f 0100 	mov.w	r1, #0
 8001cc4:	f04f 0200 	mov.w	r2, #0
 8001cc8:	f04f 0300 	mov.w	r3, #0
 8001ccc:	014b      	lsls	r3, r1, #5
 8001cce:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001cd2:	0142      	lsls	r2, r0, #5
 8001cd4:	4623      	mov	r3, r4
 8001cd6:	009b      	lsls	r3, r3, #2
 8001cd8:	3307      	adds	r3, #7
 8001cda:	08db      	lsrs	r3, r3, #3
 8001cdc:	00db      	lsls	r3, r3, #3
 8001cde:	ebad 0d03 	sub.w	sp, sp, r3
 8001ce2:	ab02      	add	r3, sp, #8
 8001ce4:	3303      	adds	r3, #3
 8001ce6:	089b      	lsrs	r3, r3, #2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24

		// Prediction
		if(layer->counter < layer->end_training){
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	68fa      	ldr	r2, [r7, #12]
 8001cf2:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	da12      	bge.n	8001d1e <OL_train+0x524>
			OL_feedForward(layer, layer->weights_2, input, layer->biases_2, layer->y_pred);
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	6a1b      	ldr	r3, [r3, #32]
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	4613      	mov	r3, r2
 8001d08:	68ba      	ldr	r2, [r7, #8]
 8001d0a:	68f8      	ldr	r0, [r7, #12]
 8001d0c:	f7ff fb8b 	bl	8001426 <OL_feedForward>
			OL_softmax(layer, layer->y_pred);
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	4619      	mov	r1, r3
 8001d16:	68f8      	ldr	r0, [r7, #12]
 8001d18:	f7ff fbf4 	bl	8001504 <OL_softmax>
 8001d1c:	e023      	b.n	8001d66 <OL_train+0x56c>
		}else{
			// Prediction of consolidated weights
			OL_feedForward(layer, layer->weights, input, layer->biases, layer->y_pred);
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6999      	ldr	r1, [r3, #24]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	69da      	ldr	r2, [r3, #28]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6a1b      	ldr	r3, [r3, #32]
 8001d2a:	9300      	str	r3, [sp, #0]
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	68ba      	ldr	r2, [r7, #8]
 8001d30:	68f8      	ldr	r0, [r7, #12]
 8001d32:	f7ff fb78 	bl	8001426 <OL_feedForward>
			OL_softmax(layer, layer->y_pred);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	68f8      	ldr	r0, [r7, #12]
 8001d3e:	f7ff fbe1 	bl	8001504 <OL_softmax>
			// Prediction of training weights
			OL_feedForward(layer, layer->weights_2, input, layer->biases_2, layer->y_pred_2);
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d4e:	9300      	str	r3, [sp, #0]
 8001d50:	4613      	mov	r3, r2
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f7ff fb66 	bl	8001426 <OL_feedForward>
			OL_softmax(layer, layer->y_pred_2);
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d5e:	4619      	mov	r1, r3
 8001d60:	68f8      	ldr	r0, [r7, #12]
 8001d62:	f7ff fbcf 	bl	8001504 <OL_softmax>
		}


		for(int j=0; j<w; j++){
 8001d66:	2300      	movs	r3, #0
 8001d68:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001d6a:	e09b      	b.n	8001ea4 <OL_train+0x6aa>

			if(layer->counter < layer->end_training){
 8001d6c:	68fb      	ldr	r3, [r7, #12]
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	68fa      	ldr	r2, [r7, #12]
 8001d72:	8e12      	ldrh	r2, [r2, #48]	; 0x30
 8001d74:	4293      	cmp	r3, r2
 8001d76:	da16      	bge.n	8001da6 <OL_train+0x5ac>
				cost[j] = layer->y_pred[j]-layer->y_true[j];		  	// Cost computation
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	6a1a      	ldr	r2, [r3, #32]
 8001d7c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	4413      	add	r3, r2
 8001d82:	ed93 7a00 	vldr	s14, [r3]
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d8c:	009b      	lsls	r3, r3, #2
 8001d8e:	4413      	add	r3, r2
 8001d90:	edd3 7a00 	vldr	s15, [r3]
 8001d94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d9a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	4413      	add	r3, r2
 8001da0:	edc3 7a00 	vstr	s15, [r3]
 8001da4:	e015      	b.n	8001dd2 <OL_train+0x5d8>
			}else{
				cost[j] = layer->y_pred_2[j]-layer->y_true[j];		  	// Cost computation
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001daa:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001dac:	009b      	lsls	r3, r3, #2
 8001dae:	4413      	add	r3, r2
 8001db0:	ed93 7a00 	vldr	s14, [r3]
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001db8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	4413      	add	r3, r2
 8001dbe:	edd3 7a00 	vldr	s15, [r3]
 8001dc2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dc6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dc8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	4413      	add	r3, r2
 8001dce:	edc3 7a00 	vstr	s15, [r3]
			}

			if (cost[j]==0) continue;								// If nothing to update skip loop
 8001dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001dd4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	4413      	add	r3, r2
 8001dda:	edd3 7a00 	vldr	s15, [r3]
 8001dde:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001de6:	d059      	beq.n	8001e9c <OL_train+0x6a2>

			// Back propagation on TW
			for(int i=0; i<h; i++){
 8001de8:	2300      	movs	r3, #0
 8001dea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001dee:	e034      	b.n	8001e5a <OL_train+0x660>
				layer->weights_2[j*h+i] -= cost[j]*input[i]*layer->l_rate;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001df4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001df6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001df8:	fb01 f103 	mul.w	r1, r1, r3
 8001dfc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e00:	440b      	add	r3, r1
 8001e02:	009b      	lsls	r3, r3, #2
 8001e04:	4413      	add	r3, r2
 8001e06:	ed93 7a00 	vldr	s14, [r3]
 8001e0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e0c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	4413      	add	r3, r2
 8001e12:	edd3 6a00 	vldr	s13, [r3]
 8001e16:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	68ba      	ldr	r2, [r7, #8]
 8001e1e:	4413      	add	r3, r2
 8001e20:	edd3 7a00 	vldr	s15, [r3]
 8001e24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	edd3 7a00 	vldr	s15, [r3]
 8001e2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e36:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e38:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001e3a:	fb01 f103 	mul.w	r1, r1, r3
 8001e3e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e42:	440b      	add	r3, r1
 8001e44:	009b      	lsls	r3, r3, #2
 8001e46:	4413      	add	r3, r2
 8001e48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e4c:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8001e50:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001e54:	3301      	adds	r3, #1
 8001e56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e5a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8001e5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001e60:	429a      	cmp	r2, r3
 8001e62:	dbc5      	blt.n	8001df0 <OL_train+0x5f6>
			}
			layer->biases_2[j] -= cost[j]*layer->l_rate;  // Back propagation on TB
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e6a:	009b      	lsls	r3, r3, #2
 8001e6c:	4413      	add	r3, r2
 8001e6e:	ed93 7a00 	vldr	s14, [r3]
 8001e72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e74:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	4413      	add	r3, r2
 8001e7a:	edd3 6a00 	vldr	s13, [r3]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	edd3 7a00 	vldr	s15, [r3]
 8001e84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e8c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001e8e:	009b      	lsls	r3, r3, #2
 8001e90:	4413      	add	r3, r2
 8001e92:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e96:	edc3 7a00 	vstr	s15, [r3]
 8001e9a:	e000      	b.n	8001e9e <OL_train+0x6a4>
			if (cost[j]==0) continue;								// If nothing to update skip loop
 8001e9c:	bf00      	nop
		for(int j=0; j<w; j++){
 8001e9e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ea0:	3301      	adds	r3, #1
 8001ea2:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001ea4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ea6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	f6ff af5f 	blt.w	8001d6c <OL_train+0x572>
		}

		OL_compareLabels(layer);			// Check if prediction is correct or not
 8001eae:	68f8      	ldr	r0, [r7, #12]
 8001eb0:	f7ff fc25 	bl	80016fe <OL_compareLabels>


		// When batch ends
		if( (layer->counter != 0) && ((layer->counter % layer->batch_size) == 0) ){
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	f000 80e5 	beq.w	8002088 <OL_train+0x88e>
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	689b      	ldr	r3, [r3, #8]
 8001ec2:	68fa      	ldr	r2, [r7, #12]
 8001ec4:	8892      	ldrh	r2, [r2, #4]
 8001ec6:	fb93 f1f2 	sdiv	r1, r3, r2
 8001eca:	fb02 f201 	mul.w	r2, r2, r1
 8001ece:	1a9b      	subs	r3, r3, r2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	f040 80d9 	bne.w	8002088 <OL_train+0x88e>

			// Update CW
			for(int j=0; j<w; j++){
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001edc:	e093      	b.n	8002006 <OL_train+0x80c>
				if(layer->found_lett[j] != 0){
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ee2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ee6:	4413      	add	r3, r2
 8001ee8:	781b      	ldrb	r3, [r3, #0]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	f000 8086 	beq.w	8001ffc <OL_train+0x802>
					for(int i=0; i<h; i++){
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001ef6:	e049      	b.n	8001f8c <OL_train+0x792>
						layer->weights[j*h+i] = ((layer->weights[j*h+i]*layer->found_lett[j])+layer->weights_2[j*h+i])/(layer->found_lett[j]+1);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	699a      	ldr	r2, [r3, #24]
 8001efc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f00:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001f02:	fb01 f103 	mul.w	r1, r1, r3
 8001f06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f0a:	440b      	add	r3, r1
 8001f0c:	009b      	lsls	r3, r3, #2
 8001f0e:	4413      	add	r3, r2
 8001f10:	ed93 7a00 	vldr	s14, [r3]
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f18:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f1c:	4413      	add	r3, r2
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	ee07 3a90 	vmov	s15, r3
 8001f24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f28:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f30:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f34:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001f36:	fb01 f103 	mul.w	r1, r1, r3
 8001f3a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f3e:	440b      	add	r3, r1
 8001f40:	009b      	lsls	r3, r3, #2
 8001f42:	4413      	add	r3, r2
 8001f44:	edd3 7a00 	vldr	s15, [r3]
 8001f48:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f50:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f54:	4413      	add	r3, r2
 8001f56:	781b      	ldrb	r3, [r3, #0]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	ee07 3a90 	vmov	s15, r3
 8001f5e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	699a      	ldr	r2, [r3, #24]
 8001f66:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f6a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8001f6c:	fb01 f103 	mul.w	r1, r1, r3
 8001f70:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f74:	440b      	add	r3, r1
 8001f76:	009b      	lsls	r3, r3, #2
 8001f78:	4413      	add	r3, r2
 8001f7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f7e:	edc3 7a00 	vstr	s15, [r3]
					for(int i=0; i<h; i++){
 8001f82:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001f86:	3301      	adds	r3, #1
 8001f88:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001f8c:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001f90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001f92:	429a      	cmp	r2, r3
 8001f94:	dbb0      	blt.n	8001ef8 <OL_train+0x6fe>
					}
					layer->biases[j] = ((layer->biases[j]*layer->found_lett[j])+layer->biases_2[j])/(layer->found_lett[j]+1);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	69da      	ldr	r2, [r3, #28]
 8001f9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	4413      	add	r3, r2
 8001fa2:	ed93 7a00 	vldr	s14, [r3]
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001faa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fae:	4413      	add	r3, r2
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	ee07 3a90 	vmov	s15, r3
 8001fb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001fba:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fc2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	4413      	add	r3, r2
 8001fca:	edd3 7a00 	vldr	s15, [r3]
 8001fce:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001fd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fda:	4413      	add	r3, r2
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	3301      	adds	r3, #1
 8001fe0:	ee07 3a90 	vmov	s15, r3
 8001fe4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	69da      	ldr	r2, [r3, #28]
 8001fec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ff0:	009b      	lsls	r3, r3, #2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ff8:	edc3 7a00 	vstr	s15, [r3]
			for(int j=0; j<w; j++){
 8001ffc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002000:	3301      	adds	r3, #1
 8002002:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002006:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800200a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800200c:	429a      	cmp	r2, r3
 800200e:	f6ff af66 	blt.w	8001ede <OL_train+0x6e4>
				}
			}

			// Reset TW
			for(int j=0; j<w; j++){
 8002012:	2300      	movs	r3, #0
 8002014:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8002018:	e031      	b.n	800207e <OL_train+0x884>
				for(int i=0; i<h; i++){
 800201a:	2300      	movs	r3, #0
 800201c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002020:	e013      	b.n	800204a <OL_train+0x850>
					layer->weights_2[j*h+i] = 0;//layer->weights[j*h+i];	// reset
 8002022:	68fb      	ldr	r3, [r7, #12]
 8002024:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002026:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800202a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800202c:	fb01 f103 	mul.w	r1, r1, r3
 8002030:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002034:	440b      	add	r3, r1
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	f04f 0200 	mov.w	r2, #0
 800203e:	601a      	str	r2, [r3, #0]
				for(int i=0; i<h; i++){
 8002040:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002044:	3301      	adds	r3, #1
 8002046:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800204a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800204e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002050:	429a      	cmp	r2, r3
 8002052:	dbe6      	blt.n	8002022 <OL_train+0x828>
				}
				layer->biases_2[j] = 0;//layer->biases[j];					// reset
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002058:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800205c:	009b      	lsls	r3, r3, #2
 800205e:	4413      	add	r3, r2
 8002060:	f04f 0200 	mov.w	r2, #0
 8002064:	601a      	str	r2, [r3, #0]
				layer->found_lett[j] = 0;								// reset
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800206a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800206e:	4413      	add	r3, r2
 8002070:	2200      	movs	r2, #0
 8002072:	701a      	strb	r2, [r3, #0]
			for(int j=0; j<w; j++){
 8002074:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002078:	3301      	adds	r3, #1
 800207a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800207e:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8002082:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002084:	429a      	cmp	r2, r3
 8002086:	dbc8      	blt.n	800201a <OL_train+0x820>
			}
		}

		layer->counter +=1;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	689b      	ldr	r3, [r3, #8]
 800208c:	1c5a      	adds	r2, r3, #1
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	609a      	str	r2, [r3, #8]
 8002092:	46ad      	mov	sp, r5
#if READ_FREE_RAM==1
		OL_updateRAMcounter(layer);
#endif

	}
};
 8002094:	e313      	b.n	80026be <OL_train+0xec4>
	}else if(layer->ALGORITHM == MODE_LWF){
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209a:	2b03      	cmp	r3, #3
 800209c:	f040 8157 	bne.w	800234e <OL_train+0xb54>
 80020a0:	466b      	mov	r3, sp
 80020a2:	461d      	mov	r5, r3
		float cost_norm[w];
 80020a4:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 80020a6:	1e63      	subs	r3, r4, #1
 80020a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80020aa:	4623      	mov	r3, r4
 80020ac:	4618      	mov	r0, r3
 80020ae:	f04f 0100 	mov.w	r1, #0
 80020b2:	f04f 0200 	mov.w	r2, #0
 80020b6:	f04f 0300 	mov.w	r3, #0
 80020ba:	014b      	lsls	r3, r1, #5
 80020bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80020c0:	0142      	lsls	r2, r0, #5
 80020c2:	4623      	mov	r3, r4
 80020c4:	4618      	mov	r0, r3
 80020c6:	f04f 0100 	mov.w	r1, #0
 80020ca:	f04f 0200 	mov.w	r2, #0
 80020ce:	f04f 0300 	mov.w	r3, #0
 80020d2:	014b      	lsls	r3, r1, #5
 80020d4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80020d8:	0142      	lsls	r2, r0, #5
 80020da:	4623      	mov	r3, r4
 80020dc:	009b      	lsls	r3, r3, #2
 80020de:	3307      	adds	r3, #7
 80020e0:	08db      	lsrs	r3, r3, #3
 80020e2:	00db      	lsls	r3, r3, #3
 80020e4:	ebad 0d03 	sub.w	sp, sp, r3
 80020e8:	ab02      	add	r3, sp, #8
 80020ea:	3303      	adds	r3, #3
 80020ec:	089b      	lsrs	r3, r3, #2
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	63bb      	str	r3, [r7, #56]	; 0x38
		float cost_LWF[w];
 80020f2:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 80020f4:	1e63      	subs	r3, r4, #1
 80020f6:	637b      	str	r3, [r7, #52]	; 0x34
 80020f8:	4623      	mov	r3, r4
 80020fa:	4618      	mov	r0, r3
 80020fc:	f04f 0100 	mov.w	r1, #0
 8002100:	f04f 0200 	mov.w	r2, #0
 8002104:	f04f 0300 	mov.w	r3, #0
 8002108:	014b      	lsls	r3, r1, #5
 800210a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800210e:	0142      	lsls	r2, r0, #5
 8002110:	4623      	mov	r3, r4
 8002112:	4618      	mov	r0, r3
 8002114:	f04f 0100 	mov.w	r1, #0
 8002118:	f04f 0200 	mov.w	r2, #0
 800211c:	f04f 0300 	mov.w	r3, #0
 8002120:	014b      	lsls	r3, r1, #5
 8002122:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002126:	0142      	lsls	r2, r0, #5
 8002128:	4623      	mov	r3, r4
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	3307      	adds	r3, #7
 800212e:	08db      	lsrs	r3, r3, #3
 8002130:	00db      	lsls	r3, r3, #3
 8002132:	ebad 0d03 	sub.w	sp, sp, r3
 8002136:	ab02      	add	r3, sp, #8
 8002138:	3303      	adds	r3, #3
 800213a:	089b      	lsrs	r3, r3, #2
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	633b      	str	r3, [r7, #48]	; 0x30
		float lambda=0;
 8002140:	f04f 0300 	mov.w	r3, #0
 8002144:	62fb      	str	r3, [r7, #44]	; 0x2c
		OL_feedForward(layer, layer->weights, input, layer->biases, layer->y_pred);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6999      	ldr	r1, [r3, #24]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	69da      	ldr	r2, [r3, #28]
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	6a1b      	ldr	r3, [r3, #32]
 8002152:	9300      	str	r3, [sp, #0]
 8002154:	4613      	mov	r3, r2
 8002156:	68ba      	ldr	r2, [r7, #8]
 8002158:	68f8      	ldr	r0, [r7, #12]
 800215a:	f7ff f964 	bl	8001426 <OL_feedForward>
		OL_softmax(layer, layer->y_pred);
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	4619      	mov	r1, r3
 8002164:	68f8      	ldr	r0, [r7, #12]
 8002166:	f7ff f9cd 	bl	8001504 <OL_softmax>
		OL_feedForward(layer, layer->weights_2, input, layer->biases_2, layer->y_pred_2);
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	4613      	mov	r3, r2
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f7ff f952 	bl	8001426 <OL_feedForward>
		OL_softmax(layer, layer->y_pred_2);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002186:	4619      	mov	r1, r3
 8002188:	68f8      	ldr	r0, [r7, #12]
 800218a:	f7ff f9bb 	bl	8001504 <OL_softmax>
		lambda = 100/(100+layer->counter);					// Update lambda
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	3364      	adds	r3, #100	; 0x64
 8002194:	2264      	movs	r2, #100	; 0x64
 8002196:	fb92 f3f3 	sdiv	r3, r2, r3
 800219a:	ee07 3a90 	vmov	s15, r3
 800219e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80021a2:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		for(int j=0; j<w; j++){
 80021a6:	2300      	movs	r3, #0
 80021a8:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80021ac:	e0bf      	b.n	800232e <OL_train+0xb34>
			cost_norm[j] = layer->y_pred[j]-layer->y_true[j];	// Compute normal cost
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	6a1a      	ldr	r2, [r3, #32]
 80021b2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4413      	add	r3, r2
 80021ba:	ed93 7a00 	vldr	s14, [r3]
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80021c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	4413      	add	r3, r2
 80021ca:	edd3 7a00 	vldr	s15, [r3]
 80021ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021d2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80021d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	edc3 7a00 	vstr	s15, [r3]
			cost_LWF[j]  = layer->y_pred[j]-layer->y_pred_2[j];	// Compute LWF cost
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	6a1a      	ldr	r2, [r3, #32]
 80021e4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80021e8:	009b      	lsls	r3, r3, #2
 80021ea:	4413      	add	r3, r2
 80021ec:	ed93 7a00 	vldr	s14, [r3]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021f4:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	edd3 7a00 	vldr	s15, [r3]
 8002200:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002204:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002206:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	4413      	add	r3, r2
 800220e:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8002212:	2300      	movs	r3, #0
 8002214:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002218:	e04c      	b.n	80022b4 <OL_train+0xaba>
				layer->weights[j*h+i] -= (cost_norm[j]*(1-lambda)+cost_LWF[j]*lambda)*layer->l_rate*input[i];	// Update weights
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	699a      	ldr	r2, [r3, #24]
 800221e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002222:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002224:	fb01 f103 	mul.w	r1, r1, r3
 8002228:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800222c:	440b      	add	r3, r1
 800222e:	009b      	lsls	r3, r3, #2
 8002230:	4413      	add	r3, r2
 8002232:	ed93 7a00 	vldr	s14, [r3]
 8002236:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002238:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	edd3 6a00 	vldr	s13, [r3]
 8002244:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002248:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800224c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002250:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002254:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002256:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	ed93 6a00 	vldr	s12, [r3]
 8002262:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002266:	ee66 7a27 	vmul.f32	s15, s12, s15
 800226a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	edd3 7a00 	vldr	s15, [r3]
 8002274:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002278:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800227c:	009b      	lsls	r3, r3, #2
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	4413      	add	r3, r2
 8002282:	edd3 7a00 	vldr	s15, [r3]
 8002286:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	699a      	ldr	r2, [r3, #24]
 800228e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002292:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002294:	fb01 f103 	mul.w	r1, r1, r3
 8002298:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800229c:	440b      	add	r3, r1
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022a6:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 80022aa:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80022ae:	3301      	adds	r3, #1
 80022b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80022b4:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 80022b8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80022ba:	429a      	cmp	r2, r3
 80022bc:	dbad      	blt.n	800221a <OL_train+0xa20>
			layer->biases[j] -= (cost_norm[j]*(1-lambda)+cost_LWF[j]*lambda)*layer->l_rate;					// Update biases
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	69da      	ldr	r2, [r3, #28]
 80022c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80022c6:	009b      	lsls	r3, r3, #2
 80022c8:	4413      	add	r3, r2
 80022ca:	ed93 7a00 	vldr	s14, [r3]
 80022ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80022d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80022d4:	009b      	lsls	r3, r3, #2
 80022d6:	4413      	add	r3, r2
 80022d8:	edd3 6a00 	vldr	s13, [r3]
 80022dc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80022e0:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80022e4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80022e8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80022ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022ee:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	ed93 6a00 	vldr	s12, [r3]
 80022fa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80022fe:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002302:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	edd3 7a00 	vldr	s15, [r3]
 800230c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	69da      	ldr	r2, [r3, #28]
 8002314:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002318:	009b      	lsls	r3, r3, #2
 800231a:	4413      	add	r3, r2
 800231c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002320:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0; j<w; j++){
 8002324:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002328:	3301      	adds	r3, #1
 800232a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800232e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002332:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002334:	429a      	cmp	r2, r3
 8002336:	f6ff af3a 	blt.w	80021ae <OL_train+0x9b4>
		OL_compareLabels(layer);																	// Check if prediction is correct or not
 800233a:	68f8      	ldr	r0, [r7, #12]
 800233c:	f7ff f9df 	bl	80016fe <OL_compareLabels>
		layer->counter +=1;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	1c5a      	adds	r2, r3, #1
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	609a      	str	r2, [r3, #8]
 800234a:	46ad      	mov	sp, r5
};
 800234c:	e1b7      	b.n	80026be <OL_train+0xec4>
	}else if(layer->ALGORITHM == MODE_LWF_batch){
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002352:	2b06      	cmp	r3, #6
 8002354:	f040 81b3 	bne.w	80026be <OL_train+0xec4>
 8002358:	466b      	mov	r3, sp
 800235a:	461d      	mov	r5, r3
		float cost_norm[w];
 800235c:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 800235e:	1e63      	subs	r3, r4, #1
 8002360:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002362:	4623      	mov	r3, r4
 8002364:	4618      	mov	r0, r3
 8002366:	f04f 0100 	mov.w	r1, #0
 800236a:	f04f 0200 	mov.w	r2, #0
 800236e:	f04f 0300 	mov.w	r3, #0
 8002372:	014b      	lsls	r3, r1, #5
 8002374:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002378:	0142      	lsls	r2, r0, #5
 800237a:	4623      	mov	r3, r4
 800237c:	4618      	mov	r0, r3
 800237e:	f04f 0100 	mov.w	r1, #0
 8002382:	f04f 0200 	mov.w	r2, #0
 8002386:	f04f 0300 	mov.w	r3, #0
 800238a:	014b      	lsls	r3, r1, #5
 800238c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8002390:	0142      	lsls	r2, r0, #5
 8002392:	4623      	mov	r3, r4
 8002394:	009b      	lsls	r3, r3, #2
 8002396:	3307      	adds	r3, #7
 8002398:	08db      	lsrs	r3, r3, #3
 800239a:	00db      	lsls	r3, r3, #3
 800239c:	ebad 0d03 	sub.w	sp, sp, r3
 80023a0:	ab02      	add	r3, sp, #8
 80023a2:	3303      	adds	r3, #3
 80023a4:	089b      	lsrs	r3, r3, #2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	64bb      	str	r3, [r7, #72]	; 0x48
		float cost_LWF[w];
 80023aa:	6d7c      	ldr	r4, [r7, #84]	; 0x54
 80023ac:	1e63      	subs	r3, r4, #1
 80023ae:	647b      	str	r3, [r7, #68]	; 0x44
 80023b0:	4623      	mov	r3, r4
 80023b2:	4618      	mov	r0, r3
 80023b4:	f04f 0100 	mov.w	r1, #0
 80023b8:	f04f 0200 	mov.w	r2, #0
 80023bc:	f04f 0300 	mov.w	r3, #0
 80023c0:	014b      	lsls	r3, r1, #5
 80023c2:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80023c6:	0142      	lsls	r2, r0, #5
 80023c8:	4623      	mov	r3, r4
 80023ca:	4618      	mov	r0, r3
 80023cc:	f04f 0100 	mov.w	r1, #0
 80023d0:	f04f 0200 	mov.w	r2, #0
 80023d4:	f04f 0300 	mov.w	r3, #0
 80023d8:	014b      	lsls	r3, r1, #5
 80023da:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80023de:	0142      	lsls	r2, r0, #5
 80023e0:	4623      	mov	r3, r4
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	3307      	adds	r3, #7
 80023e6:	08db      	lsrs	r3, r3, #3
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	ebad 0d03 	sub.w	sp, sp, r3
 80023ee:	ab02      	add	r3, sp, #8
 80023f0:	3303      	adds	r3, #3
 80023f2:	089b      	lsrs	r3, r3, #2
 80023f4:	009b      	lsls	r3, r3, #2
 80023f6:	643b      	str	r3, [r7, #64]	; 0x40
		OL_feedForward(layer, layer->weights, input, layer->biases, layer->y_pred);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6999      	ldr	r1, [r3, #24]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	69da      	ldr	r2, [r3, #28]
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	9300      	str	r3, [sp, #0]
 8002406:	4613      	mov	r3, r2
 8002408:	68ba      	ldr	r2, [r7, #8]
 800240a:	68f8      	ldr	r0, [r7, #12]
 800240c:	f7ff f80b 	bl	8001426 <OL_feedForward>
		OL_softmax(layer, layer->y_pred);
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	6a1b      	ldr	r3, [r3, #32]
 8002414:	4619      	mov	r1, r3
 8002416:	68f8      	ldr	r0, [r7, #12]
 8002418:	f7ff f874 	bl	8001504 <OL_softmax>
		OL_feedForward(layer, layer->weights_2, input, layer->biases_2, layer->y_pred_2);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002428:	9300      	str	r3, [sp, #0]
 800242a:	4613      	mov	r3, r2
 800242c:	68ba      	ldr	r2, [r7, #8]
 800242e:	68f8      	ldr	r0, [r7, #12]
 8002430:	f7fe fff9 	bl	8001426 <OL_feedForward>
		OL_softmax(layer, layer->y_pred_2);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002438:	4619      	mov	r1, r3
 800243a:	68f8      	ldr	r0, [r7, #12]
 800243c:	f7ff f862 	bl	8001504 <OL_softmax>
        if(layer->counter<layer->batch_size){
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	68fa      	ldr	r2, [r7, #12]
 8002446:	8892      	ldrh	r2, [r2, #4]
 8002448:	4293      	cmp	r3, r2
 800244a:	da04      	bge.n	8002456 <OL_train+0xc5c>
        	lambda = 1;
 800244c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002450:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002454:	e00c      	b.n	8002470 <OL_train+0xc76>
        	lambda = layer->batch_size/layer->counter;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	889b      	ldrh	r3, [r3, #4]
 800245a:	461a      	mov	r2, r3
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	689b      	ldr	r3, [r3, #8]
 8002460:	fb92 f3f3 	sdiv	r3, r2, r3
 8002464:	ee07 3a90 	vmov	s15, r3
 8002468:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800246c:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
		for(int j=0; j<w; j++){
 8002470:	2300      	movs	r3, #0
 8002472:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002476:	e0bf      	b.n	80025f8 <OL_train+0xdfe>
			cost_norm[j] = layer->y_pred[j]-layer->y_true[j];	// compute normal cost
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6a1a      	ldr	r2, [r3, #32]
 800247c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	ed93 7a00 	vldr	s14, [r3]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800248c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002490:	009b      	lsls	r3, r3, #2
 8002492:	4413      	add	r3, r2
 8002494:	edd3 7a00 	vldr	s15, [r3]
 8002498:	ee77 7a67 	vsub.f32	s15, s14, s15
 800249c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800249e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	4413      	add	r3, r2
 80024a6:	edc3 7a00 	vstr	s15, [r3]
			cost_LWF[j]  = layer->y_pred[j]-layer->y_pred_2[j];	// compute LWF cost
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6a1a      	ldr	r2, [r3, #32]
 80024ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	4413      	add	r3, r2
 80024b6:	ed93 7a00 	vldr	s14, [r3]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024be:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024c2:	009b      	lsls	r3, r3, #2
 80024c4:	4413      	add	r3, r2
 80024c6:	edd3 7a00 	vldr	s15, [r3]
 80024ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024ce:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80024d0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 80024dc:	2300      	movs	r3, #0
 80024de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80024e2:	e04c      	b.n	800257e <OL_train+0xd84>
				layer->weights[j*h+i] -= (cost_norm[j]*(1-lambda)+cost_LWF[j]*lambda)*layer->l_rate*input[i];	// Update weights
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	699a      	ldr	r2, [r3, #24]
 80024e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80024ec:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80024ee:	fb01 f103 	mul.w	r1, r1, r3
 80024f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80024f6:	440b      	add	r3, r1
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	4413      	add	r3, r2
 80024fc:	ed93 7a00 	vldr	s14, [r3]
 8002500:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002502:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4413      	add	r3, r2
 800250a:	edd3 6a00 	vldr	s13, [r3]
 800250e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002512:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002516:	ee76 7a67 	vsub.f32	s15, s12, s15
 800251a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800251e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002520:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002524:	009b      	lsls	r3, r3, #2
 8002526:	4413      	add	r3, r2
 8002528:	ed93 6a00 	vldr	s12, [r3]
 800252c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002530:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002534:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	edd3 7a00 	vldr	s15, [r3]
 800253e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002542:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	68ba      	ldr	r2, [r7, #8]
 800254a:	4413      	add	r3, r2
 800254c:	edd3 7a00 	vldr	s15, [r3]
 8002550:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	699a      	ldr	r2, [r3, #24]
 8002558:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800255c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800255e:	fb01 f103 	mul.w	r1, r1, r3
 8002562:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002566:	440b      	add	r3, r1
 8002568:	009b      	lsls	r3, r3, #2
 800256a:	4413      	add	r3, r2
 800256c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002570:	edc3 7a00 	vstr	s15, [r3]
			for(int i=0; i<h; i++){
 8002574:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002578:	3301      	adds	r3, #1
 800257a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800257e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8002582:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002584:	429a      	cmp	r2, r3
 8002586:	dbad      	blt.n	80024e4 <OL_train+0xcea>
			layer->biases[j] -= (cost_norm[j]*(1-lambda)+cost_LWF[j]*lambda)*layer->l_rate;					// Update biases
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	69da      	ldr	r2, [r3, #28]
 800258c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002590:	009b      	lsls	r3, r3, #2
 8002592:	4413      	add	r3, r2
 8002594:	ed93 7a00 	vldr	s14, [r3]
 8002598:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800259a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800259e:	009b      	lsls	r3, r3, #2
 80025a0:	4413      	add	r3, r2
 80025a2:	edd3 6a00 	vldr	s13, [r3]
 80025a6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80025aa:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80025ae:	ee76 7a67 	vsub.f32	s15, s12, s15
 80025b2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80025b6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80025b8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80025bc:	009b      	lsls	r3, r3, #2
 80025be:	4413      	add	r3, r2
 80025c0:	ed93 6a00 	vldr	s12, [r3]
 80025c4:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80025c8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80025cc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	edd3 7a00 	vldr	s15, [r3]
 80025d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	69da      	ldr	r2, [r3, #28]
 80025de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	4413      	add	r3, r2
 80025e6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025ea:	edc3 7a00 	vstr	s15, [r3]
		for(int j=0; j<w; j++){
 80025ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80025f2:	3301      	adds	r3, #1
 80025f4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80025f8:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 80025fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80025fe:	429a      	cmp	r2, r3
 8002600:	f6ff af3a 	blt.w	8002478 <OL_train+0xc7e>
		OL_compareLabels(layer);																	// Check if prediction is correct or not
 8002604:	68f8      	ldr	r0, [r7, #12]
 8002606:	f7ff f87a 	bl	80016fe <OL_compareLabels>
		if( (layer->counter != 0) && ((layer->counter % layer->batch_size) == 0) ){
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	689b      	ldr	r3, [r3, #8]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d04e      	beq.n	80026b0 <OL_train+0xeb6>
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	68fa      	ldr	r2, [r7, #12]
 8002618:	8892      	ldrh	r2, [r2, #4]
 800261a:	fb93 f1f2 	sdiv	r1, r3, r2
 800261e:	fb02 f201 	mul.w	r2, r2, r1
 8002622:	1a9b      	subs	r3, r3, r2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d143      	bne.n	80026b0 <OL_train+0xeb6>
			for(int j=0; j<w; j++){
 8002628:	2300      	movs	r3, #0
 800262a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800262e:	e03a      	b.n	80026a6 <OL_train+0xeac>
				for(int i=0; i<h; i++){
 8002630:	2300      	movs	r3, #0
 8002632:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002636:	e01e      	b.n	8002676 <OL_train+0xe7c>
					layer->weights_2[j*h+i] = layer->weights[j*h+i];	// Reset
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	699a      	ldr	r2, [r3, #24]
 800263c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002640:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002642:	fb01 f103 	mul.w	r1, r1, r3
 8002646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800264a:	440b      	add	r3, r1
 800264c:	009b      	lsls	r3, r3, #2
 800264e:	441a      	add	r2, r3
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8002654:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002658:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800265a:	fb00 f003 	mul.w	r0, r0, r3
 800265e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002662:	4403      	add	r3, r0
 8002664:	009b      	lsls	r3, r3, #2
 8002666:	440b      	add	r3, r1
 8002668:	6812      	ldr	r2, [r2, #0]
 800266a:	601a      	str	r2, [r3, #0]
				for(int i=0; i<h; i++){
 800266c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002670:	3301      	adds	r3, #1
 8002672:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8002676:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800267a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800267c:	429a      	cmp	r2, r3
 800267e:	dbdb      	blt.n	8002638 <OL_train+0xe3e>
				layer->biases_2[j] = layer->biases[j];					// Reset
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	69da      	ldr	r2, [r3, #28]
 8002684:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	441a      	add	r2, r3
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002690:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	440b      	add	r3, r1
 8002698:	6812      	ldr	r2, [r2, #0]
 800269a:	601a      	str	r2, [r3, #0]
			for(int j=0; j<w; j++){
 800269c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80026a0:	3301      	adds	r3, #1
 80026a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80026a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80026aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80026ac:	429a      	cmp	r2, r3
 80026ae:	dbbf      	blt.n	8002630 <OL_train+0xe36>
		layer->counter +=1;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	1c5a      	adds	r2, r3, #1
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	609a      	str	r2, [r3, #8]
 80026ba:	46ad      	mov	sp, r5
};
 80026bc:	e7ff      	b.n	80026be <OL_train+0xec4>
 80026be:	bf00      	nop
 80026c0:	37b0      	adds	r7, #176	; 0xb0
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080026c8 <OL_updateRAMcounter>:





void OL_updateRAMcounter(OL_LAYER_STRUCT * layer){
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b084      	sub	sp, #16
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]

	if( (layer->counter>100) && (layer->counter%5==0) ){
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	689b      	ldr	r3, [r3, #8]
 80026d4:	2b64      	cmp	r3, #100	; 0x64
 80026d6:	dd18      	ble.n	800270a <OL_updateRAMcounter+0x42>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6899      	ldr	r1, [r3, #8]
 80026dc:	4b0d      	ldr	r3, [pc, #52]	; (8002714 <OL_updateRAMcounter+0x4c>)
 80026de:	fb83 2301 	smull	r2, r3, r3, r1
 80026e2:	105a      	asrs	r2, r3, #1
 80026e4:	17cb      	asrs	r3, r1, #31
 80026e6:	1ad2      	subs	r2, r2, r3
 80026e8:	4613      	mov	r3, r2
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	4413      	add	r3, r2
 80026ee:	1aca      	subs	r2, r1, r3
 80026f0:	2a00      	cmp	r2, #0
 80026f2:	d10a      	bne.n	800270a <OL_updateRAMcounter+0x42>
		int tmp = FreeMem();
 80026f4:	f000 f810 	bl	8002718 <FreeMem>
 80026f8:	60f8      	str	r0, [r7, #12]
		if(tmp < layer->freeRAMbytes){
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80026fe:	68fa      	ldr	r2, [r7, #12]
 8002700:	429a      	cmp	r2, r3
 8002702:	da02      	bge.n	800270a <OL_updateRAMcounter+0x42>
			layer->freeRAMbytes = tmp;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	649a      	str	r2, [r3, #72]	; 0x48
		}
	}
}
 800270a:	bf00      	nop
 800270c:	3710      	adds	r7, #16
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	66666667 	.word	0x66666667

08002718 <FreeMem>:
    struct elem *next;
    char dummy[FREEMEM_CELL-2];
};


int FreeMem(void) {
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
    int counter;
    struct elem *head, *current, *nextone;
    current = head = (struct elem*) malloc(sizeof(struct elem));
 800271e:	2068      	movs	r0, #104	; 0x68
 8002720:	f004 fdf2 	bl	8007308 <malloc>
 8002724:	4603      	mov	r3, r0
 8002726:	607b      	str	r3, [r7, #4]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	60bb      	str	r3, [r7, #8]
    if (head == NULL)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d101      	bne.n	8002736 <FreeMem+0x1e>
        return 0;      /*No memory available.*/
 8002732:	2300      	movs	r3, #0
 8002734:	e022      	b.n	800277c <FreeMem+0x64>
    counter = 0;
 8002736:	2300      	movs	r3, #0
 8002738:	60fb      	str	r3, [r7, #12]
   // __disable_irq();
    do {
        counter++;
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	3301      	adds	r3, #1
 800273e:	60fb      	str	r3, [r7, #12]
        current->next = (struct elem*) malloc(sizeof(struct elem));
 8002740:	2068      	movs	r0, #104	; 0x68
 8002742:	f004 fde1 	bl	8007308 <malloc>
 8002746:	4603      	mov	r3, r0
 8002748:	461a      	mov	r2, r3
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	601a      	str	r2, [r3, #0]
        current = current->next;
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	60bb      	str	r3, [r7, #8]
    } while (current != NULL);
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1ef      	bne.n	800273a <FreeMem+0x22>
    /* Now counter holds the number of type elem
       structures we were able to allocate. We
       must free them all before returning. */
    current = head;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	60bb      	str	r3, [r7, #8]
    do {
        nextone = current->next;
 800275e:	68bb      	ldr	r3, [r7, #8]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	603b      	str	r3, [r7, #0]
        free(current);
 8002764:	68b8      	ldr	r0, [r7, #8]
 8002766:	f004 fdd7 	bl	8007318 <free>
        current = nextone;
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	60bb      	str	r3, [r7, #8]
    } while (nextone != NULL);
 800276e:	683b      	ldr	r3, [r7, #0]
 8002770:	2b00      	cmp	r3, #0
 8002772:	d1f4      	bne.n	800275e <FreeMem+0x46>
   // __enable_irq();

    return counter*FREEMEM_CELL;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2264      	movs	r2, #100	; 0x64
 8002778:	fb02 f303 	mul.w	r3, r2, r3
}
 800277c:	4618      	mov	r0, r3
 800277e:	3710      	adds	r7, #16
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}

08002784 <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <MX_CRC_Init+0x20>)
 800278a:	4a07      	ldr	r2, [pc, #28]	; (80027a8 <MX_CRC_Init+0x24>)
 800278c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800278e:	4805      	ldr	r0, [pc, #20]	; (80027a4 <MX_CRC_Init+0x20>)
 8002790:	f000 fef7 	bl	8003582 <HAL_CRC_Init>
 8002794:	4603      	mov	r3, r0
 8002796:	2b00      	cmp	r3, #0
 8002798:	d001      	beq.n	800279e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800279a:	f000 fb95 	bl	8002ec8 <Error_Handler>
  }

}
 800279e:	bf00      	nop
 80027a0:	bd80      	pop	{r7, pc}
 80027a2:	bf00      	nop
 80027a4:	20001ff4 	.word	0x20001ff4
 80027a8:	40023000 	.word	0x40023000

080027ac <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 80027ac:	b480      	push	{r7}
 80027ae:	b085      	sub	sp, #20
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	4a0b      	ldr	r2, [pc, #44]	; (80027e8 <HAL_CRC_MspInit+0x3c>)
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d10d      	bne.n	80027da <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	4b0a      	ldr	r3, [pc, #40]	; (80027ec <HAL_CRC_MspInit+0x40>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	4a09      	ldr	r2, [pc, #36]	; (80027ec <HAL_CRC_MspInit+0x40>)
 80027c8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80027cc:	6313      	str	r3, [r2, #48]	; 0x30
 80027ce:	4b07      	ldr	r3, [pc, #28]	; (80027ec <HAL_CRC_MspInit+0x40>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027d6:	60fb      	str	r3, [r7, #12]
 80027d8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40023000 	.word	0x40023000
 80027ec:	40023800 	.word	0x40023800

080027f0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b08a      	sub	sp, #40	; 0x28
 80027f4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f6:	f107 0314 	add.w	r3, r7, #20
 80027fa:	2200      	movs	r2, #0
 80027fc:	601a      	str	r2, [r3, #0]
 80027fe:	605a      	str	r2, [r3, #4]
 8002800:	609a      	str	r2, [r3, #8]
 8002802:	60da      	str	r2, [r3, #12]
 8002804:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002806:	2300      	movs	r3, #0
 8002808:	613b      	str	r3, [r7, #16]
 800280a:	4b45      	ldr	r3, [pc, #276]	; (8002920 <MX_GPIO_Init+0x130>)
 800280c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800280e:	4a44      	ldr	r2, [pc, #272]	; (8002920 <MX_GPIO_Init+0x130>)
 8002810:	f043 0304 	orr.w	r3, r3, #4
 8002814:	6313      	str	r3, [r2, #48]	; 0x30
 8002816:	4b42      	ldr	r3, [pc, #264]	; (8002920 <MX_GPIO_Init+0x130>)
 8002818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281a:	f003 0304 	and.w	r3, r3, #4
 800281e:	613b      	str	r3, [r7, #16]
 8002820:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002822:	2300      	movs	r3, #0
 8002824:	60fb      	str	r3, [r7, #12]
 8002826:	4b3e      	ldr	r3, [pc, #248]	; (8002920 <MX_GPIO_Init+0x130>)
 8002828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282a:	4a3d      	ldr	r2, [pc, #244]	; (8002920 <MX_GPIO_Init+0x130>)
 800282c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002830:	6313      	str	r3, [r2, #48]	; 0x30
 8002832:	4b3b      	ldr	r3, [pc, #236]	; (8002920 <MX_GPIO_Init+0x130>)
 8002834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002836:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800283e:	2300      	movs	r3, #0
 8002840:	60bb      	str	r3, [r7, #8]
 8002842:	4b37      	ldr	r3, [pc, #220]	; (8002920 <MX_GPIO_Init+0x130>)
 8002844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002846:	4a36      	ldr	r2, [pc, #216]	; (8002920 <MX_GPIO_Init+0x130>)
 8002848:	f043 0301 	orr.w	r3, r3, #1
 800284c:	6313      	str	r3, [r2, #48]	; 0x30
 800284e:	4b34      	ldr	r3, [pc, #208]	; (8002920 <MX_GPIO_Init+0x130>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	f003 0301 	and.w	r3, r3, #1
 8002856:	60bb      	str	r3, [r7, #8]
 8002858:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	607b      	str	r3, [r7, #4]
 800285e:	4b30      	ldr	r3, [pc, #192]	; (8002920 <MX_GPIO_Init+0x130>)
 8002860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002862:	4a2f      	ldr	r2, [pc, #188]	; (8002920 <MX_GPIO_Init+0x130>)
 8002864:	f043 0302 	orr.w	r3, r3, #2
 8002868:	6313      	str	r3, [r2, #48]	; 0x30
 800286a:	4b2d      	ldr	r3, [pc, #180]	; (8002920 <MX_GPIO_Init+0x130>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	607b      	str	r3, [r7, #4]
 8002874:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002876:	2200      	movs	r2, #0
 8002878:	2120      	movs	r1, #32
 800287a:	482a      	ldr	r0, [pc, #168]	; (8002924 <MX_GPIO_Init+0x134>)
 800287c:	f001 f844 	bl	8003908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002880:	2200      	movs	r2, #0
 8002882:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002886:	4828      	ldr	r0, [pc, #160]	; (8002928 <MX_GPIO_Init+0x138>)
 8002888:	f001 f83e 	bl	8003908 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 800288c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002890:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002892:	4b26      	ldr	r3, [pc, #152]	; (800292c <MX_GPIO_Init+0x13c>)
 8002894:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002896:	2300      	movs	r3, #0
 8002898:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800289a:	f107 0314 	add.w	r3, r7, #20
 800289e:	4619      	mov	r1, r3
 80028a0:	4823      	ldr	r0, [pc, #140]	; (8002930 <MX_GPIO_Init+0x140>)
 80028a2:	f000 fead 	bl	8003600 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80028a6:	2320      	movs	r3, #32
 80028a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028aa:	2301      	movs	r3, #1
 80028ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ae:	2300      	movs	r3, #0
 80028b0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028b2:	2300      	movs	r3, #0
 80028b4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80028b6:	f107 0314 	add.w	r3, r7, #20
 80028ba:	4619      	mov	r1, r3
 80028bc:	4819      	ldr	r0, [pc, #100]	; (8002924 <MX_GPIO_Init+0x134>)
 80028be:	f000 fe9f 	bl	8003600 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 80028c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028c8:	2301      	movs	r3, #1
 80028ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028cc:	2300      	movs	r3, #0
 80028ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d0:	2300      	movs	r3, #0
 80028d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d4:	f107 0314 	add.w	r3, r7, #20
 80028d8:	4619      	mov	r1, r3
 80028da:	4813      	ldr	r0, [pc, #76]	; (8002928 <MX_GPIO_Init+0x138>)
 80028dc:	f000 fe90 	bl	8003600 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 80028e0:	2320      	movs	r3, #32
 80028e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80028e4:	4b13      	ldr	r3, [pc, #76]	; (8002934 <MX_GPIO_Init+0x144>)
 80028e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028e8:	2300      	movs	r3, #0
 80028ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028ec:	f107 0314 	add.w	r3, r7, #20
 80028f0:	4619      	mov	r1, r3
 80028f2:	480d      	ldr	r0, [pc, #52]	; (8002928 <MX_GPIO_Init+0x138>)
 80028f4:	f000 fe84 	bl	8003600 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80028f8:	2200      	movs	r2, #0
 80028fa:	2100      	movs	r1, #0
 80028fc:	2017      	movs	r0, #23
 80028fe:	f000 fe0a 	bl	8003516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002902:	2017      	movs	r0, #23
 8002904:	f000 fe23 	bl	800354e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002908:	2200      	movs	r2, #0
 800290a:	2100      	movs	r1, #0
 800290c:	2028      	movs	r0, #40	; 0x28
 800290e:	f000 fe02 	bl	8003516 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002912:	2028      	movs	r0, #40	; 0x28
 8002914:	f000 fe1b 	bl	800354e <HAL_NVIC_EnableIRQ>

}
 8002918:	bf00      	nop
 800291a:	3728      	adds	r7, #40	; 0x28
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	40023800 	.word	0x40023800
 8002924:	40020000 	.word	0x40020000
 8002928:	40020400 	.word	0x40020400
 800292c:	10210000 	.word	0x10210000
 8002930:	40020800 	.word	0x40020800
 8002934:	10110000 	.word	0x10110000

08002938 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b09a      	sub	sp, #104	; 0x68
 800293c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800293e:	f000 fc79 	bl	8003234 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002942:	f000 f9c1 	bl	8002cc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002946:	f7ff ff53 	bl	80027f0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800294a:	f000 fbcf 	bl	80030ec <MX_USART2_UART_Init>
  MX_CRC_Init();
 800294e:	f7ff ff19 	bl	8002784 <MX_CRC_Init>
  MX_TIM10_Init();
 8002952:	f000 fb81 	bl	8003058 <MX_TIM10_Init>
  MX_X_CUBE_AI_Init();
 8002956:	f002 ff39 	bl	80057cc <MX_X_CUBE_AI_Init>
  //	MODE_CWR
  //    MODE_LWF
  //	MODE_OL_batch
  //	MODE_OL_V2_batch
  //	MODE_LWF_batch
  OL_layer.ALGORITHM = MODE_CWR;
 800295a:	2302      	movs	r3, #2
 800295c:	643b      	str	r3, [r7, #64]	; 0x40

  OL_layer.batch_size = 270;
 800295e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8002962:	813b      	strh	r3, [r7, #8]

  // Define the learn rate depending on the algorithm
  if(OL_layer.ALGORITHM       == MODE_OL){
 8002964:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002966:	2b00      	cmp	r3, #0
 8002968:	d102      	bne.n	8002970 <main+0x38>
	  OL_layer.l_rate = 0.001;
 800296a:	4b6d      	ldr	r3, [pc, #436]	; (8002b20 <main+0x1e8>)
 800296c:	607b      	str	r3, [r7, #4]
 800296e:	e025      	b.n	80029bc <main+0x84>
  }else if(OL_layer.ALGORITHM == MODE_OL_batch){
 8002970:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002972:	2b04      	cmp	r3, #4
 8002974:	d102      	bne.n	800297c <main+0x44>
	  OL_layer.l_rate = 0.0001;
 8002976:	4b6b      	ldr	r3, [pc, #428]	; (8002b24 <main+0x1ec>)
 8002978:	607b      	str	r3, [r7, #4]
 800297a:	e01f      	b.n	80029bc <main+0x84>
  }else if(OL_layer.ALGORITHM == MODE_OL_V2){
 800297c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800297e:	2b01      	cmp	r3, #1
 8002980:	d102      	bne.n	8002988 <main+0x50>
	  OL_layer.l_rate = 0.001;
 8002982:	4b67      	ldr	r3, [pc, #412]	; (8002b20 <main+0x1e8>)
 8002984:	607b      	str	r3, [r7, #4]
 8002986:	e019      	b.n	80029bc <main+0x84>
  }else if(OL_layer.ALGORITHM == MODE_OL_V2_batch){
 8002988:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800298a:	2b05      	cmp	r3, #5
 800298c:	d102      	bne.n	8002994 <main+0x5c>
	  OL_layer.l_rate = 0.001;
 800298e:	4b64      	ldr	r3, [pc, #400]	; (8002b20 <main+0x1e8>)
 8002990:	607b      	str	r3, [r7, #4]
 8002992:	e013      	b.n	80029bc <main+0x84>
  }else if(OL_layer.ALGORITHM == MODE_CWR){
 8002994:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002996:	2b02      	cmp	r3, #2
 8002998:	d105      	bne.n	80029a6 <main+0x6e>
	  OL_layer.l_rate = 0.0005;
 800299a:	4b63      	ldr	r3, [pc, #396]	; (8002b28 <main+0x1f0>)
 800299c:	607b      	str	r3, [r7, #4]
	  OL_layer.end_training = 3476;
 800299e:	f640 5394 	movw	r3, #3476	; 0xd94
 80029a2:	86bb      	strh	r3, [r7, #52]	; 0x34
 80029a4:	e00a      	b.n	80029bc <main+0x84>
  }else if(OL_layer.ALGORITHM == MODE_LWF){
 80029a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029a8:	2b03      	cmp	r3, #3
 80029aa:	d102      	bne.n	80029b2 <main+0x7a>
	  OL_layer.l_rate = 0.001;
 80029ac:	4b5c      	ldr	r3, [pc, #368]	; (8002b20 <main+0x1e8>)
 80029ae:	607b      	str	r3, [r7, #4]
 80029b0:	e004      	b.n	80029bc <main+0x84>
  }else if(OL_layer.ALGORITHM == MODE_LWF_batch){
 80029b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80029b4:	2b06      	cmp	r3, #6
 80029b6:	d101      	bne.n	80029bc <main+0x84>
	  OL_layer.l_rate = 0.0007;
 80029b8:	4b5c      	ldr	r3, [pc, #368]	; (8002b2c <main+0x1f4>)
 80029ba:	607b      	str	r3, [r7, #4]
  }


  // Initialize all the other values in the struct
  // The values below should always stay the same
  OL_layer.WIDTH    	= 5;
 80029bc:	2305      	movs	r3, #5
 80029be:	613b      	str	r3, [r7, #16]
  OL_layer.HEIGHT   	= AI_NETWORK_OUT_1_SIZE;
 80029c0:	2380      	movs	r3, #128	; 0x80
 80029c2:	617b      	str	r3, [r7, #20]
  OL_layer.counter  	= 0;
 80029c4:	2300      	movs	r3, #0
 80029c6:	60fb      	str	r3, [r7, #12]
  OL_layer.OL_ERROR 	= 0;
 80029c8:	2300      	movs	r3, #0
 80029ca:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
  OL_layer.freeRAMbytes = 100000000;
 80029ce:	4b58      	ldr	r3, [pc, #352]	; (8002b30 <main+0x1f8>)
 80029d0:	64fb      	str	r3, [r7, #76]	; 0x4c


  // Allocate all the necessary matrices/arrays
  OL_allocateMemory(&OL_layer);
 80029d2:	1d3b      	adds	r3, r7, #4
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7fe fabb 	bl	8000f50 <OL_allocateMemory>


  // Fill up labels
  OL_layer.label[0] = 'A';
 80029da:	69bb      	ldr	r3, [r7, #24]
 80029dc:	2241      	movs	r2, #65	; 0x41
 80029de:	701a      	strb	r2, [r3, #0]
  OL_layer.label[1] = 'E';
 80029e0:	69bb      	ldr	r3, [r7, #24]
 80029e2:	3301      	adds	r3, #1
 80029e4:	2245      	movs	r2, #69	; 0x45
 80029e6:	701a      	strb	r2, [r3, #0]
  OL_layer.label[2] = 'I';
 80029e8:	69bb      	ldr	r3, [r7, #24]
 80029ea:	3302      	adds	r3, #2
 80029ec:	2249      	movs	r2, #73	; 0x49
 80029ee:	701a      	strb	r2, [r3, #0]
  OL_layer.label[3] = 'O';
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	3303      	adds	r3, #3
 80029f4:	224f      	movs	r2, #79	; 0x4f
 80029f6:	701a      	strb	r2, [r3, #0]
  OL_layer.label[4] = 'U';
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	3304      	adds	r3, #4
 80029fc:	2255      	movs	r2, #85	; 0x55
 80029fe:	701a      	strb	r2, [r3, #0]

  // Fill up the weight matrix with the weights from the Keras model
  for(int i=0; i<OL_layer.WIDTH*OL_layer.HEIGHT; i++){
 8002a00:	2300      	movs	r3, #0
 8002a02:	667b      	str	r3, [r7, #100]	; 0x64
 8002a04:	e00c      	b.n	8002a20 <main+0xe8>
  	  OL_layer.weights[i] = saved_weights[i];
 8002a06:	69fa      	ldr	r2, [r7, #28]
 8002a08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	4413      	add	r3, r2
 8002a0e:	4949      	ldr	r1, [pc, #292]	; (8002b34 <main+0x1fc>)
 8002a10:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002a12:	0092      	lsls	r2, r2, #2
 8002a14:	440a      	add	r2, r1
 8002a16:	6812      	ldr	r2, [r2, #0]
 8002a18:	601a      	str	r2, [r3, #0]
  for(int i=0; i<OL_layer.WIDTH*OL_layer.HEIGHT; i++){
 8002a1a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002a1c:	3301      	adds	r3, #1
 8002a1e:	667b      	str	r3, [r7, #100]	; 0x64
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	697a      	ldr	r2, [r7, #20]
 8002a24:	fb02 f303 	mul.w	r3, r2, r3
 8002a28:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	dbeb      	blt.n	8002a06 <main+0xce>
  }
  // Fill up the biases array with the weights from the Keras model
  for(int i=0; i<OL_layer.WIDTH; i++){
 8002a2e:	2300      	movs	r3, #0
 8002a30:	663b      	str	r3, [r7, #96]	; 0x60
 8002a32:	e00c      	b.n	8002a4e <main+0x116>
	  OL_layer.biases[i] = saved_biases[i];
 8002a34:	6a3a      	ldr	r2, [r7, #32]
 8002a36:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	4413      	add	r3, r2
 8002a3c:	493e      	ldr	r1, [pc, #248]	; (8002b38 <main+0x200>)
 8002a3e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a40:	0092      	lsls	r2, r2, #2
 8002a42:	440a      	add	r2, r1
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	601a      	str	r2, [r3, #0]
  for(int i=0; i<OL_layer.WIDTH; i++){
 8002a48:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	663b      	str	r3, [r7, #96]	; 0x60
 8002a4e:	693b      	ldr	r3, [r7, #16]
 8002a50:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002a52:	429a      	cmp	r2, r3
 8002a54:	dbee      	blt.n	8002a34 <main+0xfc>
  }

  // Fill up weights2 and biases2 only in the case of LWF
  if(OL_layer.ALGORITHM == MODE_LWF || OL_layer.ALGORITHM == MODE_LWF_batch){
 8002a56:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a58:	2b03      	cmp	r3, #3
 8002a5a:	d002      	beq.n	8002a62 <main+0x12a>
 8002a5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002a5e:	2b06      	cmp	r3, #6
 8002a60:	d12a      	bne.n	8002ab8 <main+0x180>
	  for(int i=0; i<OL_layer.WIDTH*OL_layer.HEIGHT; i++){
 8002a62:	2300      	movs	r3, #0
 8002a64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a66:	e00c      	b.n	8002a82 <main+0x14a>
	  	  OL_layer.weights_2[i] = saved_weights[i];
 8002a68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002a6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	4413      	add	r3, r2
 8002a70:	4930      	ldr	r1, [pc, #192]	; (8002b34 <main+0x1fc>)
 8002a72:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002a74:	0092      	lsls	r2, r2, #2
 8002a76:	440a      	add	r2, r1
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	601a      	str	r2, [r3, #0]
	  for(int i=0; i<OL_layer.WIDTH*OL_layer.HEIGHT; i++){
 8002a7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a7e:	3301      	adds	r3, #1
 8002a80:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	697a      	ldr	r2, [r7, #20]
 8002a86:	fb02 f303 	mul.w	r3, r2, r3
 8002a8a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	dbeb      	blt.n	8002a68 <main+0x130>
	  }
	  for(int i=0; i<OL_layer.WIDTH; i++){
 8002a90:	2300      	movs	r3, #0
 8002a92:	65bb      	str	r3, [r7, #88]	; 0x58
 8002a94:	e00c      	b.n	8002ab0 <main+0x178>
		  OL_layer.biases_2[i] = saved_biases[i];
 8002a96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a9a:	009b      	lsls	r3, r3, #2
 8002a9c:	4413      	add	r3, r2
 8002a9e:	4926      	ldr	r1, [pc, #152]	; (8002b38 <main+0x200>)
 8002aa0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002aa2:	0092      	lsls	r2, r2, #2
 8002aa4:	440a      	add	r2, r1
 8002aa6:	6812      	ldr	r2, [r2, #0]
 8002aa8:	601a      	str	r2, [r3, #0]
	  for(int i=0; i<OL_layer.WIDTH; i++){
 8002aaa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002aac:	3301      	adds	r3, #1
 8002aae:	65bb      	str	r3, [r7, #88]	; 0x58
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	dbee      	blt.n	8002a96 <main+0x15e>
	  }
  }

  HAL_TIM_Base_Start_IT(&htim10);	// Start the timer for counting inference time (1 timer increment = 10 micro sec)
 8002ab8:	4820      	ldr	r0, [pc, #128]	; (8002b3c <main+0x204>)
 8002aba:	f001 fc08 	bl	80042ce <HAL_TIM_Base_Start_IT>
  while (1)
  {


	  // Enable_inference flag is raised at the end of the data communication between pc-STM (see interrupt callbacks at the end of the main)
	  if(enable_inference == 1){
 8002abe:	4b20      	ldr	r3, [pc, #128]	; (8002b40 <main+0x208>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	f040 80cf 	bne.w	8002c66 <main+0x32e>

		  // *************************
		  //                   DATA IN
		  // *************************
		  // Reset the info carried from the OL struct
		  OL_resetInfo(&OL_layer);
 8002ac8:	1d3b      	adds	r3, r7, #4
 8002aca:	4618      	mov	r0, r3
 8002acc:	f7fe fc64 	bl	8001398 <OL_resetInfo>

		  // Decode the message received from the UART communication
		  // The message sent from the PC is specifically encoded in a way that allows
		  // to recognize negative values easily -> explained in the readme file
		  uint8_t tmp;
		  for(int k=0; k<600; k++){
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	657b      	str	r3, [r7, #84]	; 0x54
 8002ad4:	e052      	b.n	8002b7c <main+0x244>
			  tmp = msgRxData[k*2];
 8002ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	4a1a      	ldr	r2, [pc, #104]	; (8002b44 <main+0x20c>)
 8002adc:	5cd3      	ldrb	r3, [r2, r3]
 8002ade:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			  if((tmp&128) == 128){
 8002ae2:	f997 3053 	ldrsb.w	r3, [r7, #83]	; 0x53
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	da30      	bge.n	8002b4c <main+0x214>
				  tmp = tmp & 127;
 8002aea:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8002aee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002af2:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
				  in_data[k] = -((tmp << 8) | (msgRxData[(k*2)+1]));
 8002af6:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8002afa:	021b      	lsls	r3, r3, #8
 8002afc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002afe:	0052      	lsls	r2, r2, #1
 8002b00:	3201      	adds	r2, #1
 8002b02:	4910      	ldr	r1, [pc, #64]	; (8002b44 <main+0x20c>)
 8002b04:	5c8a      	ldrb	r2, [r1, r2]
 8002b06:	4313      	orrs	r3, r2
 8002b08:	425b      	negs	r3, r3
 8002b0a:	ee07 3a90 	vmov	s15, r3
 8002b0e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b12:	4a0d      	ldr	r2, [pc, #52]	; (8002b48 <main+0x210>)
 8002b14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b16:	009b      	lsls	r3, r3, #2
 8002b18:	4413      	add	r3, r2
 8002b1a:	edc3 7a00 	vstr	s15, [r3]
 8002b1e:	e02a      	b.n	8002b76 <main+0x23e>
 8002b20:	3a83126f 	.word	0x3a83126f
 8002b24:	38d1b717 	.word	0x38d1b717
 8002b28:	3a03126f 	.word	0x3a03126f
 8002b2c:	3a378034 	.word	0x3a378034
 8002b30:	05f5e100 	.word	0x05f5e100
 8002b34:	20000000 	.word	0x20000000
 8002b38:	20000a00 	.word	0x20000a00
 8002b3c:	20002b60 	.word	0x20002b60
 8002b40:	200010c0 	.word	0x200010c0
 8002b44:	20001940 	.word	0x20001940
 8002b48:	20002000 	.word	0x20002000
			  }else{
				  in_data[k] = (msgRxData[(k*2)] << 8) | (msgRxData[(k*2)+1]);
 8002b4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	4a4f      	ldr	r2, [pc, #316]	; (8002c90 <main+0x358>)
 8002b52:	5cd3      	ldrb	r3, [r2, r3]
 8002b54:	021b      	lsls	r3, r3, #8
 8002b56:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8002b58:	0052      	lsls	r2, r2, #1
 8002b5a:	3201      	adds	r2, #1
 8002b5c:	494c      	ldr	r1, [pc, #304]	; (8002c90 <main+0x358>)
 8002b5e:	5c8a      	ldrb	r2, [r1, r2]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	ee07 3a90 	vmov	s15, r3
 8002b66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002b6a:	4a4a      	ldr	r2, [pc, #296]	; (8002c94 <main+0x35c>)
 8002b6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b6e:	009b      	lsls	r3, r3, #2
 8002b70:	4413      	add	r3, r2
 8002b72:	edc3 7a00 	vstr	s15, [r3]
		  for(int k=0; k<600; k++){
 8002b76:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b78:	3301      	adds	r3, #1
 8002b7a:	657b      	str	r3, [r7, #84]	; 0x54
 8002b7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002b7e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8002b82:	dba8      	blt.n	8002ad6 <main+0x19e>


		  // *************************
		  //                 INFERENCE
		  // *************************
		  timer_counter = 0;										// Reset time
 8002b84:	4b44      	ldr	r3, [pc, #272]	; (8002c98 <main+0x360>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	601a      	str	r2, [r3, #0]

		  ai_run_v2(&in_data, &out_data);							// Perform inference from frozen model
 8002b8a:	4944      	ldr	r1, [pc, #272]	; (8002c9c <main+0x364>)
 8002b8c:	4841      	ldr	r0, [pc, #260]	; (8002c94 <main+0x35c>)
 8002b8e:	f002 fddf 	bl	8005750 <ai_run_v2>

		  inferenceTime_frozen = timer_counter;						// Measure frozen time
 8002b92:	4b41      	ldr	r3, [pc, #260]	; (8002c98 <main+0x360>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4a42      	ldr	r2, [pc, #264]	; (8002ca0 <main+0x368>)
 8002b98:	6013      	str	r3, [r2, #0]

		  OL_checkNewClass(&OL_layer, letter);						// Check if the letter is known, otherwise increase dimensions of weight and biases
 8002b9a:	1d3b      	adds	r3, r7, #4
 8002b9c:	4941      	ldr	r1, [pc, #260]	; (8002ca4 <main+0x36c>)
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7fe fd6e 	bl	8001680 <OL_checkNewClass>
		  OL_lettToSoft(&OL_layer, letter);							// Transform the letter char into a hot one encoded softmax array
 8002ba4:	1d3b      	adds	r3, r7, #4
 8002ba6:	493f      	ldr	r1, [pc, #252]	; (8002ca4 <main+0x36c>)
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fe fc0b 	bl	80013c4 <OL_lettToSoft>

		  OL_train(&OL_layer, out_data, letter);					// Perform training on last captured sample
 8002bae:	1d3b      	adds	r3, r7, #4
 8002bb0:	4a3c      	ldr	r2, [pc, #240]	; (8002ca4 <main+0x36c>)
 8002bb2:	493a      	ldr	r1, [pc, #232]	; (8002c9c <main+0x364>)
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7fe fe20 	bl	80017fa <OL_train>

		  inferenceTime_OL = timer_counter-inferenceTime_frozen;	// Measure OL time
 8002bba:	4b37      	ldr	r3, [pc, #220]	; (8002c98 <main+0x360>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	4b38      	ldr	r3, [pc, #224]	; (8002ca0 <main+0x368>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	4a38      	ldr	r2, [pc, #224]	; (8002ca8 <main+0x370>)
 8002bc6:	6013      	str	r3, [r2, #0]

		  // *************************
		  //                  DATA OUT
		  // *************************
		  // Send info data to pc
		  msgInfo[0] = OL_layer.ALGORITHM;									// int
 8002bc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002bca:	b2da      	uxtb	r2, r3
 8002bcc:	4b37      	ldr	r3, [pc, #220]	; (8002cac <main+0x374>)
 8002bce:	701a      	strb	r2, [r3, #0]
		  msgInfo[1] = OL_layer.counter;									// int
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	b2da      	uxtb	r2, r3
 8002bd4:	4b35      	ldr	r3, [pc, #212]	; (8002cac <main+0x374>)
 8002bd6:	705a      	strb	r2, [r3, #1]
		  msgInfo[2] = (uint8_t)(inferenceTime_frozen & LOW_BYTE); 	 		// int - low byte
 8002bd8:	4b31      	ldr	r3, [pc, #196]	; (8002ca0 <main+0x368>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	b2da      	uxtb	r2, r3
 8002bde:	4b33      	ldr	r3, [pc, #204]	; (8002cac <main+0x374>)
 8002be0:	709a      	strb	r2, [r3, #2]
		  msgInfo[3] = (uint8_t)((inferenceTime_frozen>>8) & LOW_BYTE); 	// int - high byte
 8002be2:	4b2f      	ldr	r3, [pc, #188]	; (8002ca0 <main+0x368>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	0a1b      	lsrs	r3, r3, #8
 8002be8:	b2da      	uxtb	r2, r3
 8002bea:	4b30      	ldr	r3, [pc, #192]	; (8002cac <main+0x374>)
 8002bec:	70da      	strb	r2, [r3, #3]
		  msgInfo[4] = (uint8_t)(inferenceTime_OL & LOW_BYTE);				// int - low byte
 8002bee:	4b2e      	ldr	r3, [pc, #184]	; (8002ca8 <main+0x370>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	b2da      	uxtb	r2, r3
 8002bf4:	4b2d      	ldr	r3, [pc, #180]	; (8002cac <main+0x374>)
 8002bf6:	711a      	strb	r2, [r3, #4]
		  msgInfo[5] = (uint8_t)((inferenceTime_OL>>8) & LOW_BYTE);			// int - high byte
 8002bf8:	4b2b      	ldr	r3, [pc, #172]	; (8002ca8 <main+0x370>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	0a1b      	lsrs	r3, r3, #8
 8002bfe:	b2da      	uxtb	r2, r3
 8002c00:	4b2a      	ldr	r3, [pc, #168]	; (8002cac <main+0x374>)
 8002c02:	715a      	strb	r2, [r3, #5]
		  msgInfo[6] = OL_layer.new_class;									// 0 or 1
 8002c04:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8002c08:	4b28      	ldr	r3, [pc, #160]	; (8002cac <main+0x374>)
 8002c0a:	719a      	strb	r2, [r3, #6]
		  msgInfo[7] = OL_layer.prediction_correct;							// 0, 1, 2
 8002c0c:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8002c10:	4b26      	ldr	r3, [pc, #152]	; (8002cac <main+0x374>)
 8002c12:	71da      	strb	r2, [r3, #7]
		  msgInfo[8] = OL_layer.WIDTH;										// int
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	b2da      	uxtb	r2, r3
 8002c18:	4b24      	ldr	r3, [pc, #144]	; (8002cac <main+0x374>)
 8002c1a:	721a      	strb	r2, [r3, #8]
		  msgInfo[9] = OL_layer.vowel_guess;								// char
 8002c1c:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8002c20:	4b22      	ldr	r3, [pc, #136]	; (8002cac <main+0x374>)
 8002c22:	725a      	strb	r2, [r3, #9]

		  HAL_UART_Transmit(&huart2, (uint8_t*)msgInfo, INFO_LEN, 100);		// Send message
 8002c24:	2364      	movs	r3, #100	; 0x64
 8002c26:	220a      	movs	r2, #10
 8002c28:	4920      	ldr	r1, [pc, #128]	; (8002cac <main+0x374>)
 8002c2a:	4821      	ldr	r0, [pc, #132]	; (8002cb0 <main+0x378>)
 8002c2c:	f001 fd85 	bl	800473a <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2, (uint8_t*)msgSoftmax, 8*4, 100);
			  HAL_UART_Transmit(&huart2, (uint8_t*)msgPreSoftmax, 8*4, 100);
		  }
#endif

		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);	// LED toggle
 8002c30:	2120      	movs	r1, #32
 8002c32:	4820      	ldr	r0, [pc, #128]	; (8002cb4 <main+0x37c>)
 8002c34:	f000 fe81 	bl	800393a <HAL_GPIO_TogglePin>
		  enable_inference = 0;						// Reset inference flag
 8002c38:	4b1f      	ldr	r3, [pc, #124]	; (8002cb8 <main+0x380>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	601a      	str	r2, [r3, #0]

		  if(((OL_layer.counter-1) % 10 == 0) && (OL_layer.counter >= 100)){
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	1e59      	subs	r1, r3, #1
 8002c42:	4b1e      	ldr	r3, [pc, #120]	; (8002cbc <main+0x384>)
 8002c44:	fb83 2301 	smull	r2, r3, r3, r1
 8002c48:	109a      	asrs	r2, r3, #2
 8002c4a:	17cb      	asrs	r3, r1, #31
 8002c4c:	1ad2      	subs	r2, r2, r3
 8002c4e:	4613      	mov	r3, r2
 8002c50:	009b      	lsls	r3, r3, #2
 8002c52:	4413      	add	r3, r2
 8002c54:	005b      	lsls	r3, r3, #1
 8002c56:	1aca      	subs	r2, r1, r3
 8002c58:	2a00      	cmp	r2, #0
 8002c5a:	d104      	bne.n	8002c66 <main+0x32e>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2b63      	cmp	r3, #99	; 0x63
 8002c60:	dd01      	ble.n	8002c66 <main+0x32e>
			  OL_layer.batch_size = 8;
 8002c62:	2308      	movs	r3, #8
 8002c64:	813b      	strh	r3, [r7, #8]
		  }
	  }

	  HAL_Delay(5); 			// Helps the code to not get stuck
 8002c66:	2005      	movs	r0, #5
 8002c68:	f000 fb56 	bl	8003318 <HAL_Delay>

	  // If the blue button has been pressed and the cycle inference cycle is finished enable again the interrupt for the infinite cycle
	  if(BlueButton == 1 && enable_inference == 0){
 8002c6c:	4b14      	ldr	r3, [pc, #80]	; (8002cc0 <main+0x388>)
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	2b01      	cmp	r3, #1
 8002c72:	f47f af24 	bne.w	8002abe <main+0x186>
 8002c76:	4b10      	ldr	r3, [pc, #64]	; (8002cb8 <main+0x380>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f47f af1f 	bne.w	8002abe <main+0x186>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);	// Set high the value for interrupt for infinity cycle
 8002c80:	2201      	movs	r2, #1
 8002c82:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002c86:	480f      	ldr	r0, [pc, #60]	; (8002cc4 <main+0x38c>)
 8002c88:	f000 fe3e 	bl	8003908 <HAL_GPIO_WritePin>
	  if(enable_inference == 1){
 8002c8c:	e717      	b.n	8002abe <main+0x186>
 8002c8e:	bf00      	nop
 8002c90:	20001940 	.word	0x20001940
 8002c94:	20002000 	.word	0x20002000
 8002c98:	200010c8 	.word	0x200010c8
 8002c9c:	20002960 	.word	0x20002960
 8002ca0:	200010cc 	.word	0x200010cc
 8002ca4:	20001ffc 	.word	0x20001ffc
 8002ca8:	200010d0 	.word	0x200010d0
 8002cac:	20001714 	.word	0x20001714
 8002cb0:	20002ba0 	.word	0x20002ba0
 8002cb4:	40020000 	.word	0x40020000
 8002cb8:	200010c0 	.word	0x200010c0
 8002cbc:	66666667 	.word	0x66666667
 8002cc0:	200010c4 	.word	0x200010c4
 8002cc4:	40020400 	.word	0x40020400

08002cc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b094      	sub	sp, #80	; 0x50
 8002ccc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cce:	f107 0320 	add.w	r3, r7, #32
 8002cd2:	2230      	movs	r2, #48	; 0x30
 8002cd4:	2100      	movs	r1, #0
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	f004 fb34 	bl	8007344 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cdc:	f107 030c 	add.w	r3, r7, #12
 8002ce0:	2200      	movs	r2, #0
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	605a      	str	r2, [r3, #4]
 8002ce6:	609a      	str	r2, [r3, #8]
 8002ce8:	60da      	str	r2, [r3, #12]
 8002cea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cec:	2300      	movs	r3, #0
 8002cee:	60bb      	str	r3, [r7, #8]
 8002cf0:	4b29      	ldr	r3, [pc, #164]	; (8002d98 <SystemClock_Config+0xd0>)
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf4:	4a28      	ldr	r2, [pc, #160]	; (8002d98 <SystemClock_Config+0xd0>)
 8002cf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cfa:	6413      	str	r3, [r2, #64]	; 0x40
 8002cfc:	4b26      	ldr	r3, [pc, #152]	; (8002d98 <SystemClock_Config+0xd0>)
 8002cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d04:	60bb      	str	r3, [r7, #8]
 8002d06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002d08:	2300      	movs	r3, #0
 8002d0a:	607b      	str	r3, [r7, #4]
 8002d0c:	4b23      	ldr	r3, [pc, #140]	; (8002d9c <SystemClock_Config+0xd4>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002d14:	4a21      	ldr	r2, [pc, #132]	; (8002d9c <SystemClock_Config+0xd4>)
 8002d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002d1a:	6013      	str	r3, [r2, #0]
 8002d1c:	4b1f      	ldr	r3, [pc, #124]	; (8002d9c <SystemClock_Config+0xd4>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002d24:	607b      	str	r3, [r7, #4]
 8002d26:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d28:	2302      	movs	r3, #2
 8002d2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d2c:	2301      	movs	r3, #1
 8002d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d30:	2310      	movs	r3, #16
 8002d32:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d34:	2302      	movs	r3, #2
 8002d36:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002d3c:	2310      	movs	r3, #16
 8002d3e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002d40:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8002d44:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002d46:	2304      	movs	r3, #4
 8002d48:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002d4a:	2307      	movs	r3, #7
 8002d4c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d4e:	f107 0320 	add.w	r3, r7, #32
 8002d52:	4618      	mov	r0, r3
 8002d54:	f000 fe24 	bl	80039a0 <HAL_RCC_OscConfig>
 8002d58:	4603      	mov	r3, r0
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d001      	beq.n	8002d62 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002d5e:	f000 f8b3 	bl	8002ec8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d62:	230f      	movs	r3, #15
 8002d64:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d66:	2302      	movs	r3, #2
 8002d68:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d72:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d74:	2300      	movs	r3, #0
 8002d76:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d78:	f107 030c 	add.w	r3, r7, #12
 8002d7c:	2102      	movs	r1, #2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f001 f87e 	bl	8003e80 <HAL_RCC_ClockConfig>
 8002d84:	4603      	mov	r3, r0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d001      	beq.n	8002d8e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8002d8a:	f000 f89d 	bl	8002ec8 <Error_Handler>
  }
}
 8002d8e:	bf00      	nop
 8002d90:	3750      	adds	r7, #80	; 0x50
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	40023800 	.word	0x40023800
 8002d9c:	40007000 	.word	0x40007000

08002da0 <HAL_GPIO_EXTI_Callback>:
/* USER CODE BEGIN 4 */



// INTERRUPTS
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b082      	sub	sp, #8
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	80fb      	strh	r3, [r7, #6]


	if(BlueButton == 0){ 		// Avoid double clicks
 8002daa:	4b33      	ldr	r3, [pc, #204]	; (8002e78 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002dac:	781b      	ldrb	r3, [r3, #0]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d12d      	bne.n	8002e0e <HAL_GPIO_EXTI_Callback+0x6e>

		// When the blue button is pressed the first time it enables the STM to receive the first input message. Then
		// the STM automatically continues to recive messages from the PC.

		if(GPIO_Pin == B1_Pin){													// If interrupt is blue button
 8002db2:	88fb      	ldrh	r3, [r7, #6]
 8002db4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002db8:	d129      	bne.n	8002e0e <HAL_GPIO_EXTI_Callback+0x6e>

			HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);								// Toggle LED
 8002dba:	2120      	movs	r1, #32
 8002dbc:	482f      	ldr	r0, [pc, #188]	; (8002e7c <HAL_GPIO_EXTI_Callback+0xdc>)
 8002dbe:	f000 fdbc 	bl	800393a <HAL_GPIO_TogglePin>

			BlueButton = 1;														// Raise blue button flag
 8002dc2:	4b2d      	ldr	r3, [pc, #180]	; (8002e78 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	701a      	strb	r2, [r3, #0]

			msgLen = sprintf(msgDebug, "OK");
 8002dc8:	492d      	ldr	r1, [pc, #180]	; (8002e80 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002dca:	482e      	ldr	r0, [pc, #184]	; (8002e84 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002dcc:	f005 f88c 	bl	8007ee8 <siprintf>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	4a2d      	ldr	r2, [pc, #180]	; (8002e88 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002dd4:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)msgDebug, msgLen, 100);		// Send to pc message in order to sync, the pc is waiting a msg long 2
 8002dd6:	4b2c      	ldr	r3, [pc, #176]	; (8002e88 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	b29a      	uxth	r2, r3
 8002ddc:	2364      	movs	r3, #100	; 0x64
 8002dde:	4929      	ldr	r1, [pc, #164]	; (8002e84 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002de0:	482a      	ldr	r0, [pc, #168]	; (8002e8c <HAL_GPIO_EXTI_Callback+0xec>)
 8002de2:	f001 fcaa 	bl	800473a <HAL_UART_Transmit>

			HAL_UART_Receive(&huart2, (uint8_t*)msgRxData, DATA_LEN, 100);	    // Receive the array data from the pc - array is long 600
 8002de6:	2364      	movs	r3, #100	; 0x64
 8002de8:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002dec:	4928      	ldr	r1, [pc, #160]	; (8002e90 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002dee:	4827      	ldr	r0, [pc, #156]	; (8002e8c <HAL_GPIO_EXTI_Callback+0xec>)
 8002df0:	f001 fd3c 	bl	800486c <HAL_UART_Receive>

			HAL_UART_Receive(&huart2, (uint8_t*)msgRxLett, LETTER_LEN, 100);	// Receive the label char from the pc - label is long 1
 8002df4:	2364      	movs	r3, #100	; 0x64
 8002df6:	2201      	movs	r2, #1
 8002df8:	4926      	ldr	r1, [pc, #152]	; (8002e94 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002dfa:	4824      	ldr	r0, [pc, #144]	; (8002e8c <HAL_GPIO_EXTI_Callback+0xec>)
 8002dfc:	f001 fd36 	bl	800486c <HAL_UART_Receive>

			letter[0] = msgRxLett[0];											// Store the received message in the label container
 8002e00:	4b24      	ldr	r3, [pc, #144]	; (8002e94 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002e02:	781a      	ldrb	r2, [r3, #0]
 8002e04:	4b24      	ldr	r3, [pc, #144]	; (8002e98 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002e06:	701a      	strb	r2, [r3, #0]

			enable_inference = 1;												// Raise the flag that enables the inference at the next cyle in the while
 8002e08:	4b24      	ldr	r3, [pc, #144]	; (8002e9c <HAL_GPIO_EXTI_Callback+0xfc>)
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	601a      	str	r2, [r3, #0]
	// to have a signal that notices when the STM finishes an inference.This is done by short cuircuiting 2 GPIOs. In
	// this case I use an output GPIO (B10) and an input interrupt GPIO (B5) for doing this. The output is raised high when
	// the inference in the while loop is finished, the other is an interrupt that is triggered when it reads this signal high.
	// Once the interrupt is triggered the code enters here and it syncs with the PC reading the message through he UART

	if(BlueButton == 1){	// If the blue button has been pressed once
 8002e0e:	4b1a      	ldr	r3, [pc, #104]	; (8002e78 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002e10:	781b      	ldrb	r3, [r3, #0]
 8002e12:	2b01      	cmp	r3, #1
 8002e14:	d12b      	bne.n	8002e6e <HAL_GPIO_EXTI_Callback+0xce>

		if(GPIO_Pin == GPIO_PIN_5){	// If the interrupt is the GPIO pin
 8002e16:	88fb      	ldrh	r3, [r7, #6]
 8002e18:	2b20      	cmp	r3, #32
 8002e1a:	d128      	bne.n	8002e6e <HAL_GPIO_EXTI_Callback+0xce>

			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);				// Set low the GPIO pin that signals the end of a cycle
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002e22:	481f      	ldr	r0, [pc, #124]	; (8002ea0 <HAL_GPIO_EXTI_Callback+0x100>)
 8002e24:	f000 fd70 	bl	8003908 <HAL_GPIO_WritePin>

			msgLen = sprintf(msgDebug, "OK");
 8002e28:	4915      	ldr	r1, [pc, #84]	; (8002e80 <HAL_GPIO_EXTI_Callback+0xe0>)
 8002e2a:	4816      	ldr	r0, [pc, #88]	; (8002e84 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002e2c:	f005 f85c 	bl	8007ee8 <siprintf>
 8002e30:	4603      	mov	r3, r0
 8002e32:	4a15      	ldr	r2, [pc, #84]	; (8002e88 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002e34:	6013      	str	r3, [r2, #0]
			HAL_UART_Transmit(&huart2, (uint8_t*)msgDebug, msgLen, 100);		// Send to pc sync msg, the pc is waiting a msg long 2, no need to be exactly 'OK'
 8002e36:	4b14      	ldr	r3, [pc, #80]	; (8002e88 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	b29a      	uxth	r2, r3
 8002e3c:	2364      	movs	r3, #100	; 0x64
 8002e3e:	4911      	ldr	r1, [pc, #68]	; (8002e84 <HAL_GPIO_EXTI_Callback+0xe4>)
 8002e40:	4812      	ldr	r0, [pc, #72]	; (8002e8c <HAL_GPIO_EXTI_Callback+0xec>)
 8002e42:	f001 fc7a 	bl	800473a <HAL_UART_Transmit>

			HAL_UART_Receive(&huart2, (uint8_t*)msgRxData, DATA_LEN, 100);	    // Receive the array data from the pc - array is long 600
 8002e46:	2364      	movs	r3, #100	; 0x64
 8002e48:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002e4c:	4910      	ldr	r1, [pc, #64]	; (8002e90 <HAL_GPIO_EXTI_Callback+0xf0>)
 8002e4e:	480f      	ldr	r0, [pc, #60]	; (8002e8c <HAL_GPIO_EXTI_Callback+0xec>)
 8002e50:	f001 fd0c 	bl	800486c <HAL_UART_Receive>

			HAL_UART_Receive(&huart2, (uint8_t*)msgRxLett, LETTER_LEN, 100);	// Receive the label char from the pc - label is long 1
 8002e54:	2364      	movs	r3, #100	; 0x64
 8002e56:	2201      	movs	r2, #1
 8002e58:	490e      	ldr	r1, [pc, #56]	; (8002e94 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002e5a:	480c      	ldr	r0, [pc, #48]	; (8002e8c <HAL_GPIO_EXTI_Callback+0xec>)
 8002e5c:	f001 fd06 	bl	800486c <HAL_UART_Receive>

			letter[0] = msgRxLett[0];											// Store the received message in the label container
 8002e60:	4b0c      	ldr	r3, [pc, #48]	; (8002e94 <HAL_GPIO_EXTI_Callback+0xf4>)
 8002e62:	781a      	ldrb	r2, [r3, #0]
 8002e64:	4b0c      	ldr	r3, [pc, #48]	; (8002e98 <HAL_GPIO_EXTI_Callback+0xf8>)
 8002e66:	701a      	strb	r2, [r3, #0]

			enable_inference = 1;												// Raise the flag that enables the inference at the next cyle in the while
 8002e68:	4b0c      	ldr	r3, [pc, #48]	; (8002e9c <HAL_GPIO_EXTI_Callback+0xfc>)
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200010c4 	.word	0x200010c4
 8002e7c:	40020000 	.word	0x40020000
 8002e80:	0800aa00 	.word	0x0800aa00
 8002e84:	20001df0 	.word	0x20001df0
 8002e88:	20001e90 	.word	0x20001e90
 8002e8c:	20002ba0 	.word	0x20002ba0
 8002e90:	20001940 	.word	0x20001940
 8002e94:	200015d0 	.word	0x200015d0
 8002e98:	20001ffc 	.word	0x20001ffc
 8002e9c:	200010c0 	.word	0x200010c0
 8002ea0:	40020400 	.word	0x40020400

08002ea4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback( TIM_HandleTypeDef *htim){
 8002ea4:	b480      	push	{r7}
 8002ea6:	b083      	sub	sp, #12
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
	timer_counter += 1;	// 10 micro sec has passed
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	3301      	adds	r3, #1
 8002eb2:	4a04      	ldr	r2, [pc, #16]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002eb4:	6013      	str	r3, [r2, #0]



	// Use this if cycle just for debugging and see how much memory is used after 100 input samples
	//OL_updateFreeRAM();
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr
 8002ec2:	bf00      	nop
 8002ec4:	200010c8 	.word	0x200010c8

08002ec8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ecc:	b672      	cpsid	i
}
 8002ece:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002ed0:	e7fe      	b.n	8002ed0 <Error_Handler+0x8>
	...

08002ed4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b082      	sub	sp, #8
 8002ed8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eda:	2300      	movs	r3, #0
 8002edc:	607b      	str	r3, [r7, #4]
 8002ede:	4b10      	ldr	r3, [pc, #64]	; (8002f20 <HAL_MspInit+0x4c>)
 8002ee0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ee2:	4a0f      	ldr	r2, [pc, #60]	; (8002f20 <HAL_MspInit+0x4c>)
 8002ee4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ee8:	6453      	str	r3, [r2, #68]	; 0x44
 8002eea:	4b0d      	ldr	r3, [pc, #52]	; (8002f20 <HAL_MspInit+0x4c>)
 8002eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ef2:	607b      	str	r3, [r7, #4]
 8002ef4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	603b      	str	r3, [r7, #0]
 8002efa:	4b09      	ldr	r3, [pc, #36]	; (8002f20 <HAL_MspInit+0x4c>)
 8002efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efe:	4a08      	ldr	r2, [pc, #32]	; (8002f20 <HAL_MspInit+0x4c>)
 8002f00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f04:	6413      	str	r3, [r2, #64]	; 0x40
 8002f06:	4b06      	ldr	r3, [pc, #24]	; (8002f20 <HAL_MspInit+0x4c>)
 8002f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f0e:	603b      	str	r3, [r7, #0]
 8002f10:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002f12:	2007      	movs	r0, #7
 8002f14:	f000 faf4 	bl	8003500 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f18:	bf00      	nop
 8002f1a:	3708      	adds	r7, #8
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	40023800 	.word	0x40023800

08002f24 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f24:	b480      	push	{r7}
 8002f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f28:	e7fe      	b.n	8002f28 <NMI_Handler+0x4>

08002f2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f2a:	b480      	push	{r7}
 8002f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f2e:	e7fe      	b.n	8002f2e <HardFault_Handler+0x4>

08002f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f34:	e7fe      	b.n	8002f34 <MemManage_Handler+0x4>

08002f36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f36:	b480      	push	{r7}
 8002f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f3a:	e7fe      	b.n	8002f3a <BusFault_Handler+0x4>

08002f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f40:	e7fe      	b.n	8002f40 <UsageFault_Handler+0x4>

08002f42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f42:	b480      	push	{r7}
 8002f44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f46:	bf00      	nop
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr

08002f50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f54:	bf00      	nop
 8002f56:	46bd      	mov	sp, r7
 8002f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5c:	4770      	bx	lr

08002f5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f62:	bf00      	nop
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr

08002f6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002f70:	f000 f9b2 	bl	80032d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002f74:	bf00      	nop
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 8002f7c:	2020      	movs	r0, #32
 8002f7e:	f000 fcf7 	bl	8003970 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002f82:	bf00      	nop
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002f8c:	4802      	ldr	r0, [pc, #8]	; (8002f98 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002f8e:	f001 f9c2 	bl	8004316 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002f92:	bf00      	nop
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	20002b60 	.word	0x20002b60

08002f9c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002fa0:	4802      	ldr	r0, [pc, #8]	; (8002fac <USART2_IRQHandler+0x10>)
 8002fa2:	f001 fd09 	bl	80049b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002fa6:	bf00      	nop
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	20002ba0 	.word	0x20002ba0

08002fb0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002fb4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002fb8:	f000 fcda 	bl	8003970 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002fbc:	bf00      	nop
 8002fbe:	bd80      	pop	{r7, pc}

08002fc0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002fc0:	b580      	push	{r7, lr}
 8002fc2:	b086      	sub	sp, #24
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fc8:	4a14      	ldr	r2, [pc, #80]	; (800301c <_sbrk+0x5c>)
 8002fca:	4b15      	ldr	r3, [pc, #84]	; (8003020 <_sbrk+0x60>)
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fd0:	697b      	ldr	r3, [r7, #20]
 8002fd2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fd4:	4b13      	ldr	r3, [pc, #76]	; (8003024 <_sbrk+0x64>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d102      	bne.n	8002fe2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fdc:	4b11      	ldr	r3, [pc, #68]	; (8003024 <_sbrk+0x64>)
 8002fde:	4a12      	ldr	r2, [pc, #72]	; (8003028 <_sbrk+0x68>)
 8002fe0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fe2:	4b10      	ldr	r3, [pc, #64]	; (8003024 <_sbrk+0x64>)
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4413      	add	r3, r2
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d207      	bcs.n	8003000 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ff0:	f004 f960 	bl	80072b4 <__errno>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	220c      	movs	r2, #12
 8002ff8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8002ffe:	e009      	b.n	8003014 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003000:	4b08      	ldr	r3, [pc, #32]	; (8003024 <_sbrk+0x64>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003006:	4b07      	ldr	r3, [pc, #28]	; (8003024 <_sbrk+0x64>)
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4413      	add	r3, r2
 800300e:	4a05      	ldr	r2, [pc, #20]	; (8003024 <_sbrk+0x64>)
 8003010:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003012:	68fb      	ldr	r3, [r7, #12]
}
 8003014:	4618      	mov	r0, r3
 8003016:	3718      	adds	r7, #24
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20018000 	.word	0x20018000
 8003020:	00001000 	.word	0x00001000
 8003024:	200010d4 	.word	0x200010d4
 8003028:	20002bf8 	.word	0x20002bf8

0800302c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800302c:	b480      	push	{r7}
 800302e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003030:	4b08      	ldr	r3, [pc, #32]	; (8003054 <SystemInit+0x28>)
 8003032:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003036:	4a07      	ldr	r2, [pc, #28]	; (8003054 <SystemInit+0x28>)
 8003038:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800303c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003040:	4b04      	ldr	r3, [pc, #16]	; (8003054 <SystemInit+0x28>)
 8003042:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003046:	609a      	str	r2, [r3, #8]
#endif
}
 8003048:	bf00      	nop
 800304a:	46bd      	mov	sp, r7
 800304c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003050:	4770      	bx	lr
 8003052:	bf00      	nop
 8003054:	e000ed00 	.word	0xe000ed00

08003058 <MX_TIM10_Init>:

TIM_HandleTypeDef htim10;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0

  htim10.Instance = TIM10;
 800305c:	4b0d      	ldr	r3, [pc, #52]	; (8003094 <MX_TIM10_Init+0x3c>)
 800305e:	4a0e      	ldr	r2, [pc, #56]	; (8003098 <MX_TIM10_Init+0x40>)
 8003060:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 21-1;
 8003062:	4b0c      	ldr	r3, [pc, #48]	; (8003094 <MX_TIM10_Init+0x3c>)
 8003064:	2214      	movs	r2, #20
 8003066:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003068:	4b0a      	ldr	r3, [pc, #40]	; (8003094 <MX_TIM10_Init+0x3c>)
 800306a:	2200      	movs	r2, #0
 800306c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 40-1;
 800306e:	4b09      	ldr	r3, [pc, #36]	; (8003094 <MX_TIM10_Init+0x3c>)
 8003070:	2227      	movs	r2, #39	; 0x27
 8003072:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003074:	4b07      	ldr	r3, [pc, #28]	; (8003094 <MX_TIM10_Init+0x3c>)
 8003076:	2200      	movs	r2, #0
 8003078:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800307a:	4b06      	ldr	r3, [pc, #24]	; (8003094 <MX_TIM10_Init+0x3c>)
 800307c:	2200      	movs	r2, #0
 800307e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8003080:	4804      	ldr	r0, [pc, #16]	; (8003094 <MX_TIM10_Init+0x3c>)
 8003082:	f001 f8f9 	bl	8004278 <HAL_TIM_Base_Init>
 8003086:	4603      	mov	r3, r0
 8003088:	2b00      	cmp	r3, #0
 800308a:	d001      	beq.n	8003090 <MX_TIM10_Init+0x38>
  {
    Error_Handler();
 800308c:	f7ff ff1c 	bl	8002ec8 <Error_Handler>
  }

}
 8003090:	bf00      	nop
 8003092:	bd80      	pop	{r7, pc}
 8003094:	20002b60 	.word	0x20002b60
 8003098:	40014400 	.word	0x40014400

0800309c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a0e      	ldr	r2, [pc, #56]	; (80030e4 <HAL_TIM_Base_MspInit+0x48>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d115      	bne.n	80030da <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 80030ae:	2300      	movs	r3, #0
 80030b0:	60fb      	str	r3, [r7, #12]
 80030b2:	4b0d      	ldr	r3, [pc, #52]	; (80030e8 <HAL_TIM_Base_MspInit+0x4c>)
 80030b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030b6:	4a0c      	ldr	r2, [pc, #48]	; (80030e8 <HAL_TIM_Base_MspInit+0x4c>)
 80030b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030bc:	6453      	str	r3, [r2, #68]	; 0x44
 80030be:	4b0a      	ldr	r3, [pc, #40]	; (80030e8 <HAL_TIM_Base_MspInit+0x4c>)
 80030c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c6:	60fb      	str	r3, [r7, #12]
 80030c8:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80030ca:	2200      	movs	r2, #0
 80030cc:	2100      	movs	r1, #0
 80030ce:	2019      	movs	r0, #25
 80030d0:	f000 fa21 	bl	8003516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80030d4:	2019      	movs	r0, #25
 80030d6:	f000 fa3a 	bl	800354e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 80030da:	bf00      	nop
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	40014400 	.word	0x40014400
 80030e8:	40023800 	.word	0x40023800

080030ec <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80030f0:	4b11      	ldr	r3, [pc, #68]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 80030f2:	4a12      	ldr	r2, [pc, #72]	; (800313c <MX_USART2_UART_Init+0x50>)
 80030f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80030f6:	4b10      	ldr	r3, [pc, #64]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 80030f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80030fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80030fe:	4b0e      	ldr	r3, [pc, #56]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003100:	2200      	movs	r2, #0
 8003102:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003104:	4b0c      	ldr	r3, [pc, #48]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003106:	2200      	movs	r2, #0
 8003108:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800310a:	4b0b      	ldr	r3, [pc, #44]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 800310c:	2200      	movs	r2, #0
 800310e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003110:	4b09      	ldr	r3, [pc, #36]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003112:	220c      	movs	r2, #12
 8003114:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003116:	4b08      	ldr	r3, [pc, #32]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003118:	2200      	movs	r2, #0
 800311a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800311c:	4b06      	ldr	r3, [pc, #24]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 800311e:	2200      	movs	r2, #0
 8003120:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003122:	4805      	ldr	r0, [pc, #20]	; (8003138 <MX_USART2_UART_Init+0x4c>)
 8003124:	f001 fabc 	bl	80046a0 <HAL_UART_Init>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d001      	beq.n	8003132 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800312e:	f7ff fecb 	bl	8002ec8 <Error_Handler>
  }

}
 8003132:	bf00      	nop
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	20002ba0 	.word	0x20002ba0
 800313c:	40004400 	.word	0x40004400

08003140 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b08a      	sub	sp, #40	; 0x28
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003148:	f107 0314 	add.w	r3, r7, #20
 800314c:	2200      	movs	r2, #0
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	605a      	str	r2, [r3, #4]
 8003152:	609a      	str	r2, [r3, #8]
 8003154:	60da      	str	r2, [r3, #12]
 8003156:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a1d      	ldr	r2, [pc, #116]	; (80031d4 <HAL_UART_MspInit+0x94>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d133      	bne.n	80031ca <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003162:	2300      	movs	r3, #0
 8003164:	613b      	str	r3, [r7, #16]
 8003166:	4b1c      	ldr	r3, [pc, #112]	; (80031d8 <HAL_UART_MspInit+0x98>)
 8003168:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316a:	4a1b      	ldr	r2, [pc, #108]	; (80031d8 <HAL_UART_MspInit+0x98>)
 800316c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003170:	6413      	str	r3, [r2, #64]	; 0x40
 8003172:	4b19      	ldr	r3, [pc, #100]	; (80031d8 <HAL_UART_MspInit+0x98>)
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800317a:	613b      	str	r3, [r7, #16]
 800317c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800317e:	2300      	movs	r3, #0
 8003180:	60fb      	str	r3, [r7, #12]
 8003182:	4b15      	ldr	r3, [pc, #84]	; (80031d8 <HAL_UART_MspInit+0x98>)
 8003184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003186:	4a14      	ldr	r2, [pc, #80]	; (80031d8 <HAL_UART_MspInit+0x98>)
 8003188:	f043 0301 	orr.w	r3, r3, #1
 800318c:	6313      	str	r3, [r2, #48]	; 0x30
 800318e:	4b12      	ldr	r3, [pc, #72]	; (80031d8 <HAL_UART_MspInit+0x98>)
 8003190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003192:	f003 0301 	and.w	r3, r3, #1
 8003196:	60fb      	str	r3, [r7, #12]
 8003198:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800319a:	230c      	movs	r3, #12
 800319c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319e:	2302      	movs	r3, #2
 80031a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a2:	2300      	movs	r3, #0
 80031a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80031a6:	2300      	movs	r3, #0
 80031a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80031aa:	2307      	movs	r3, #7
 80031ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ae:	f107 0314 	add.w	r3, r7, #20
 80031b2:	4619      	mov	r1, r3
 80031b4:	4809      	ldr	r0, [pc, #36]	; (80031dc <HAL_UART_MspInit+0x9c>)
 80031b6:	f000 fa23 	bl	8003600 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80031ba:	2200      	movs	r2, #0
 80031bc:	2100      	movs	r1, #0
 80031be:	2026      	movs	r0, #38	; 0x26
 80031c0:	f000 f9a9 	bl	8003516 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80031c4:	2026      	movs	r0, #38	; 0x26
 80031c6:	f000 f9c2 	bl	800354e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80031ca:	bf00      	nop
 80031cc:	3728      	adds	r7, #40	; 0x28
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}
 80031d2:	bf00      	nop
 80031d4:	40004400 	.word	0x40004400
 80031d8:	40023800 	.word	0x40023800
 80031dc:	40020000 	.word	0x40020000

080031e0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80031e0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003218 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80031e4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80031e6:	e003      	b.n	80031f0 <LoopCopyDataInit>

080031e8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80031e8:	4b0c      	ldr	r3, [pc, #48]	; (800321c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80031ea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80031ec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80031ee:	3104      	adds	r1, #4

080031f0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80031f0:	480b      	ldr	r0, [pc, #44]	; (8003220 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80031f2:	4b0c      	ldr	r3, [pc, #48]	; (8003224 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80031f4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80031f6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80031f8:	d3f6      	bcc.n	80031e8 <CopyDataInit>
  ldr  r2, =_sbss
 80031fa:	4a0b      	ldr	r2, [pc, #44]	; (8003228 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80031fc:	e002      	b.n	8003204 <LoopFillZerobss>

080031fe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80031fe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003200:	f842 3b04 	str.w	r3, [r2], #4

08003204 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003204:	4b09      	ldr	r3, [pc, #36]	; (800322c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003206:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003208:	d3f9      	bcc.n	80031fe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800320a:	f7ff ff0f 	bl	800302c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800320e:	f004 f857 	bl	80072c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003212:	f7ff fb91 	bl	8002938 <main>
  bx  lr    
 8003216:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003218:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 800321c:	08066450 	.word	0x08066450
  ldr  r0, =_sdata
 8003220:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003224:	200010a4 	.word	0x200010a4
  ldr  r2, =_sbss
 8003228:	200010a4 	.word	0x200010a4
  ldr  r3, = _ebss
 800322c:	20002bf4 	.word	0x20002bf4

08003230 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003230:	e7fe      	b.n	8003230 <ADC_IRQHandler>
	...

08003234 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003238:	4b0e      	ldr	r3, [pc, #56]	; (8003274 <HAL_Init+0x40>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a0d      	ldr	r2, [pc, #52]	; (8003274 <HAL_Init+0x40>)
 800323e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003242:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003244:	4b0b      	ldr	r3, [pc, #44]	; (8003274 <HAL_Init+0x40>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a0a      	ldr	r2, [pc, #40]	; (8003274 <HAL_Init+0x40>)
 800324a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800324e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003250:	4b08      	ldr	r3, [pc, #32]	; (8003274 <HAL_Init+0x40>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a07      	ldr	r2, [pc, #28]	; (8003274 <HAL_Init+0x40>)
 8003256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800325a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800325c:	2003      	movs	r0, #3
 800325e:	f000 f94f 	bl	8003500 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003262:	2000      	movs	r0, #0
 8003264:	f000 f808 	bl	8003278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003268:	f7ff fe34 	bl	8002ed4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	40023c00 	.word	0x40023c00

08003278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003280:	4b12      	ldr	r3, [pc, #72]	; (80032cc <HAL_InitTick+0x54>)
 8003282:	681a      	ldr	r2, [r3, #0]
 8003284:	4b12      	ldr	r3, [pc, #72]	; (80032d0 <HAL_InitTick+0x58>)
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	4619      	mov	r1, r3
 800328a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800328e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003292:	fbb2 f3f3 	udiv	r3, r2, r3
 8003296:	4618      	mov	r0, r3
 8003298:	f000 f967 	bl	800356a <HAL_SYSTICK_Config>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e00e      	b.n	80032c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b0f      	cmp	r3, #15
 80032aa:	d80a      	bhi.n	80032c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032ac:	2200      	movs	r2, #0
 80032ae:	6879      	ldr	r1, [r7, #4]
 80032b0:	f04f 30ff 	mov.w	r0, #4294967295
 80032b4:	f000 f92f 	bl	8003516 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032b8:	4a06      	ldr	r2, [pc, #24]	; (80032d4 <HAL_InitTick+0x5c>)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	e000      	b.n	80032c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032c2:	2301      	movs	r3, #1
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3708      	adds	r7, #8
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	20000a14 	.word	0x20000a14
 80032d0:	20000a1c 	.word	0x20000a1c
 80032d4:	20000a18 	.word	0x20000a18

080032d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032dc:	4b06      	ldr	r3, [pc, #24]	; (80032f8 <HAL_IncTick+0x20>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	461a      	mov	r2, r3
 80032e2:	4b06      	ldr	r3, [pc, #24]	; (80032fc <HAL_IncTick+0x24>)
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4413      	add	r3, r2
 80032e8:	4a04      	ldr	r2, [pc, #16]	; (80032fc <HAL_IncTick+0x24>)
 80032ea:	6013      	str	r3, [r2, #0]
}
 80032ec:	bf00      	nop
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr
 80032f6:	bf00      	nop
 80032f8:	20000a1c 	.word	0x20000a1c
 80032fc:	20002be0 	.word	0x20002be0

08003300 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003300:	b480      	push	{r7}
 8003302:	af00      	add	r7, sp, #0
  return uwTick;
 8003304:	4b03      	ldr	r3, [pc, #12]	; (8003314 <HAL_GetTick+0x14>)
 8003306:	681b      	ldr	r3, [r3, #0]
}
 8003308:	4618      	mov	r0, r3
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
 8003312:	bf00      	nop
 8003314:	20002be0 	.word	0x20002be0

08003318 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b084      	sub	sp, #16
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003320:	f7ff ffee 	bl	8003300 <HAL_GetTick>
 8003324:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003330:	d005      	beq.n	800333e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003332:	4b0a      	ldr	r3, [pc, #40]	; (800335c <HAL_Delay+0x44>)
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	461a      	mov	r2, r3
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	4413      	add	r3, r2
 800333c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800333e:	bf00      	nop
 8003340:	f7ff ffde 	bl	8003300 <HAL_GetTick>
 8003344:	4602      	mov	r2, r0
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	1ad3      	subs	r3, r2, r3
 800334a:	68fa      	ldr	r2, [r7, #12]
 800334c:	429a      	cmp	r2, r3
 800334e:	d8f7      	bhi.n	8003340 <HAL_Delay+0x28>
  {
  }
}
 8003350:	bf00      	nop
 8003352:	bf00      	nop
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000a1c 	.word	0x20000a1c

08003360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003360:	b480      	push	{r7}
 8003362:	b085      	sub	sp, #20
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003370:	4b0c      	ldr	r3, [pc, #48]	; (80033a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003376:	68ba      	ldr	r2, [r7, #8]
 8003378:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800337c:	4013      	ands	r3, r2
 800337e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003388:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800338c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003390:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003392:	4a04      	ldr	r2, [pc, #16]	; (80033a4 <__NVIC_SetPriorityGrouping+0x44>)
 8003394:	68bb      	ldr	r3, [r7, #8]
 8003396:	60d3      	str	r3, [r2, #12]
}
 8003398:	bf00      	nop
 800339a:	3714      	adds	r7, #20
 800339c:	46bd      	mov	sp, r7
 800339e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033a2:	4770      	bx	lr
 80033a4:	e000ed00 	.word	0xe000ed00

080033a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <__NVIC_GetPriorityGrouping+0x18>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	0a1b      	lsrs	r3, r3, #8
 80033b2:	f003 0307 	and.w	r3, r3, #7
}
 80033b6:	4618      	mov	r0, r3
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr
 80033c0:	e000ed00 	.word	0xe000ed00

080033c4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	4603      	mov	r3, r0
 80033cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	db0b      	blt.n	80033ee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	f003 021f 	and.w	r2, r3, #31
 80033dc:	4907      	ldr	r1, [pc, #28]	; (80033fc <__NVIC_EnableIRQ+0x38>)
 80033de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033e2:	095b      	lsrs	r3, r3, #5
 80033e4:	2001      	movs	r0, #1
 80033e6:	fa00 f202 	lsl.w	r2, r0, r2
 80033ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033ee:	bf00      	nop
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr
 80033fa:	bf00      	nop
 80033fc:	e000e100 	.word	0xe000e100

08003400 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	4603      	mov	r3, r0
 8003408:	6039      	str	r1, [r7, #0]
 800340a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800340c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003410:	2b00      	cmp	r3, #0
 8003412:	db0a      	blt.n	800342a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	b2da      	uxtb	r2, r3
 8003418:	490c      	ldr	r1, [pc, #48]	; (800344c <__NVIC_SetPriority+0x4c>)
 800341a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800341e:	0112      	lsls	r2, r2, #4
 8003420:	b2d2      	uxtb	r2, r2
 8003422:	440b      	add	r3, r1
 8003424:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003428:	e00a      	b.n	8003440 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	b2da      	uxtb	r2, r3
 800342e:	4908      	ldr	r1, [pc, #32]	; (8003450 <__NVIC_SetPriority+0x50>)
 8003430:	79fb      	ldrb	r3, [r7, #7]
 8003432:	f003 030f 	and.w	r3, r3, #15
 8003436:	3b04      	subs	r3, #4
 8003438:	0112      	lsls	r2, r2, #4
 800343a:	b2d2      	uxtb	r2, r2
 800343c:	440b      	add	r3, r1
 800343e:	761a      	strb	r2, [r3, #24]
}
 8003440:	bf00      	nop
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr
 800344c:	e000e100 	.word	0xe000e100
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003454:	b480      	push	{r7}
 8003456:	b089      	sub	sp, #36	; 0x24
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f003 0307 	and.w	r3, r3, #7
 8003466:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003468:	69fb      	ldr	r3, [r7, #28]
 800346a:	f1c3 0307 	rsb	r3, r3, #7
 800346e:	2b04      	cmp	r3, #4
 8003470:	bf28      	it	cs
 8003472:	2304      	movcs	r3, #4
 8003474:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003476:	69fb      	ldr	r3, [r7, #28]
 8003478:	3304      	adds	r3, #4
 800347a:	2b06      	cmp	r3, #6
 800347c:	d902      	bls.n	8003484 <NVIC_EncodePriority+0x30>
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	3b03      	subs	r3, #3
 8003482:	e000      	b.n	8003486 <NVIC_EncodePriority+0x32>
 8003484:	2300      	movs	r3, #0
 8003486:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003488:	f04f 32ff 	mov.w	r2, #4294967295
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	fa02 f303 	lsl.w	r3, r2, r3
 8003492:	43da      	mvns	r2, r3
 8003494:	68bb      	ldr	r3, [r7, #8]
 8003496:	401a      	ands	r2, r3
 8003498:	697b      	ldr	r3, [r7, #20]
 800349a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800349c:	f04f 31ff 	mov.w	r1, #4294967295
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	fa01 f303 	lsl.w	r3, r1, r3
 80034a6:	43d9      	mvns	r1, r3
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034ac:	4313      	orrs	r3, r2
         );
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3724      	adds	r7, #36	; 0x24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
	...

080034bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	3b01      	subs	r3, #1
 80034c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80034cc:	d301      	bcc.n	80034d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034ce:	2301      	movs	r3, #1
 80034d0:	e00f      	b.n	80034f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034d2:	4a0a      	ldr	r2, [pc, #40]	; (80034fc <SysTick_Config+0x40>)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3b01      	subs	r3, #1
 80034d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034da:	210f      	movs	r1, #15
 80034dc:	f04f 30ff 	mov.w	r0, #4294967295
 80034e0:	f7ff ff8e 	bl	8003400 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034e4:	4b05      	ldr	r3, [pc, #20]	; (80034fc <SysTick_Config+0x40>)
 80034e6:	2200      	movs	r2, #0
 80034e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034ea:	4b04      	ldr	r3, [pc, #16]	; (80034fc <SysTick_Config+0x40>)
 80034ec:	2207      	movs	r2, #7
 80034ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	3708      	adds	r7, #8
 80034f6:	46bd      	mov	sp, r7
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	e000e010 	.word	0xe000e010

08003500 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f7ff ff29 	bl	8003360 <__NVIC_SetPriorityGrouping>
}
 800350e:	bf00      	nop
 8003510:	3708      	adds	r7, #8
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003516:	b580      	push	{r7, lr}
 8003518:	b086      	sub	sp, #24
 800351a:	af00      	add	r7, sp, #0
 800351c:	4603      	mov	r3, r0
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]
 8003522:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003528:	f7ff ff3e 	bl	80033a8 <__NVIC_GetPriorityGrouping>
 800352c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	68b9      	ldr	r1, [r7, #8]
 8003532:	6978      	ldr	r0, [r7, #20]
 8003534:	f7ff ff8e 	bl	8003454 <NVIC_EncodePriority>
 8003538:	4602      	mov	r2, r0
 800353a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800353e:	4611      	mov	r1, r2
 8003540:	4618      	mov	r0, r3
 8003542:	f7ff ff5d 	bl	8003400 <__NVIC_SetPriority>
}
 8003546:	bf00      	nop
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}

0800354e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800354e:	b580      	push	{r7, lr}
 8003550:	b082      	sub	sp, #8
 8003552:	af00      	add	r7, sp, #0
 8003554:	4603      	mov	r3, r0
 8003556:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff ff31 	bl	80033c4 <__NVIC_EnableIRQ>
}
 8003562:	bf00      	nop
 8003564:	3708      	adds	r7, #8
 8003566:	46bd      	mov	sp, r7
 8003568:	bd80      	pop	{r7, pc}

0800356a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800356a:	b580      	push	{r7, lr}
 800356c:	b082      	sub	sp, #8
 800356e:	af00      	add	r7, sp, #0
 8003570:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f7ff ffa2 	bl	80034bc <SysTick_Config>
 8003578:	4603      	mov	r3, r0
}
 800357a:	4618      	mov	r0, r3
 800357c:	3708      	adds	r7, #8
 800357e:	46bd      	mov	sp, r7
 8003580:	bd80      	pop	{r7, pc}

08003582 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003582:	b580      	push	{r7, lr}
 8003584:	b082      	sub	sp, #8
 8003586:	af00      	add	r7, sp, #0
 8003588:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e00e      	b.n	80035b2 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	795b      	ldrb	r3, [r3, #5]
 8003598:	b2db      	uxtb	r3, r3
 800359a:	2b00      	cmp	r3, #0
 800359c:	d105      	bne.n	80035aa <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	2200      	movs	r2, #0
 80035a2:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80035a4:	6878      	ldr	r0, [r7, #4]
 80035a6:	f7ff f901 	bl	80027ac <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2201      	movs	r2, #1
 80035ae:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80035b0:	2300      	movs	r3, #0
}
 80035b2:	4618      	mov	r0, r3
 80035b4:	3708      	adds	r7, #8
 80035b6:	46bd      	mov	sp, r7
 80035b8:	bd80      	pop	{r7, pc}

080035ba <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80035ba:	b480      	push	{r7}
 80035bc:	b083      	sub	sp, #12
 80035be:	af00      	add	r7, sp, #0
 80035c0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b02      	cmp	r3, #2
 80035cc:	d004      	beq.n	80035d8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2280      	movs	r2, #128	; 0x80
 80035d2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80035d4:	2301      	movs	r3, #1
 80035d6:	e00c      	b.n	80035f2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2205      	movs	r2, #5
 80035dc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	681a      	ldr	r2, [r3, #0]
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f022 0201 	bic.w	r2, r2, #1
 80035ee:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	370c      	adds	r7, #12
 80035f6:	46bd      	mov	sp, r7
 80035f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fc:	4770      	bx	lr
	...

08003600 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003600:	b480      	push	{r7}
 8003602:	b089      	sub	sp, #36	; 0x24
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800360a:	2300      	movs	r3, #0
 800360c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800360e:	2300      	movs	r3, #0
 8003610:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003612:	2300      	movs	r3, #0
 8003614:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003616:	2300      	movs	r3, #0
 8003618:	61fb      	str	r3, [r7, #28]
 800361a:	e159      	b.n	80038d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800361c:	2201      	movs	r2, #1
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	fa02 f303 	lsl.w	r3, r2, r3
 8003624:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4013      	ands	r3, r2
 800362e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003630:	693a      	ldr	r2, [r7, #16]
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	429a      	cmp	r2, r3
 8003636:	f040 8148 	bne.w	80038ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	2b01      	cmp	r3, #1
 8003640:	d00b      	beq.n	800365a <HAL_GPIO_Init+0x5a>
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	2b02      	cmp	r3, #2
 8003648:	d007      	beq.n	800365a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800364e:	2b11      	cmp	r3, #17
 8003650:	d003      	beq.n	800365a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	2b12      	cmp	r3, #18
 8003658:	d130      	bne.n	80036bc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	005b      	lsls	r3, r3, #1
 8003664:	2203      	movs	r2, #3
 8003666:	fa02 f303 	lsl.w	r3, r2, r3
 800366a:	43db      	mvns	r3, r3
 800366c:	69ba      	ldr	r2, [r7, #24]
 800366e:	4013      	ands	r3, r2
 8003670:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	68da      	ldr	r2, [r3, #12]
 8003676:	69fb      	ldr	r3, [r7, #28]
 8003678:	005b      	lsls	r3, r3, #1
 800367a:	fa02 f303 	lsl.w	r3, r2, r3
 800367e:	69ba      	ldr	r2, [r7, #24]
 8003680:	4313      	orrs	r3, r2
 8003682:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	685b      	ldr	r3, [r3, #4]
 800368e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003690:	2201      	movs	r2, #1
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	43db      	mvns	r3, r3
 800369a:	69ba      	ldr	r2, [r7, #24]
 800369c:	4013      	ands	r3, r2
 800369e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	091b      	lsrs	r3, r3, #4
 80036a6:	f003 0201 	and.w	r2, r3, #1
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	fa02 f303 	lsl.w	r3, r2, r3
 80036b0:	69ba      	ldr	r2, [r7, #24]
 80036b2:	4313      	orrs	r3, r2
 80036b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	2203      	movs	r2, #3
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	43db      	mvns	r3, r3
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	4013      	ands	r3, r2
 80036d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	689a      	ldr	r2, [r3, #8]
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d003      	beq.n	80036fc <HAL_GPIO_Init+0xfc>
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	2b12      	cmp	r3, #18
 80036fa:	d123      	bne.n	8003744 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036fc:	69fb      	ldr	r3, [r7, #28]
 80036fe:	08da      	lsrs	r2, r3, #3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	3208      	adds	r2, #8
 8003704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003708:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800370a:	69fb      	ldr	r3, [r7, #28]
 800370c:	f003 0307 	and.w	r3, r3, #7
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	220f      	movs	r2, #15
 8003714:	fa02 f303 	lsl.w	r3, r2, r3
 8003718:	43db      	mvns	r3, r3
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	4013      	ands	r3, r2
 800371e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003720:	683b      	ldr	r3, [r7, #0]
 8003722:	691a      	ldr	r2, [r3, #16]
 8003724:	69fb      	ldr	r3, [r7, #28]
 8003726:	f003 0307 	and.w	r3, r3, #7
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	69ba      	ldr	r2, [r7, #24]
 8003732:	4313      	orrs	r3, r2
 8003734:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003736:	69fb      	ldr	r3, [r7, #28]
 8003738:	08da      	lsrs	r2, r3, #3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	3208      	adds	r2, #8
 800373e:	69b9      	ldr	r1, [r7, #24]
 8003740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	005b      	lsls	r3, r3, #1
 800374e:	2203      	movs	r2, #3
 8003750:	fa02 f303 	lsl.w	r3, r2, r3
 8003754:	43db      	mvns	r3, r3
 8003756:	69ba      	ldr	r2, [r7, #24]
 8003758:	4013      	ands	r3, r2
 800375a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f003 0203 	and.w	r2, r3, #3
 8003764:	69fb      	ldr	r3, [r7, #28]
 8003766:	005b      	lsls	r3, r3, #1
 8003768:	fa02 f303 	lsl.w	r3, r2, r3
 800376c:	69ba      	ldr	r2, [r7, #24]
 800376e:	4313      	orrs	r3, r2
 8003770:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	69ba      	ldr	r2, [r7, #24]
 8003776:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	685b      	ldr	r3, [r3, #4]
 800377c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 80a2 	beq.w	80038ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003786:	2300      	movs	r3, #0
 8003788:	60fb      	str	r3, [r7, #12]
 800378a:	4b57      	ldr	r3, [pc, #348]	; (80038e8 <HAL_GPIO_Init+0x2e8>)
 800378c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378e:	4a56      	ldr	r2, [pc, #344]	; (80038e8 <HAL_GPIO_Init+0x2e8>)
 8003790:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003794:	6453      	str	r3, [r2, #68]	; 0x44
 8003796:	4b54      	ldr	r3, [pc, #336]	; (80038e8 <HAL_GPIO_Init+0x2e8>)
 8003798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800379e:	60fb      	str	r3, [r7, #12]
 80037a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80037a2:	4a52      	ldr	r2, [pc, #328]	; (80038ec <HAL_GPIO_Init+0x2ec>)
 80037a4:	69fb      	ldr	r3, [r7, #28]
 80037a6:	089b      	lsrs	r3, r3, #2
 80037a8:	3302      	adds	r3, #2
 80037aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037b0:	69fb      	ldr	r3, [r7, #28]
 80037b2:	f003 0303 	and.w	r3, r3, #3
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	220f      	movs	r2, #15
 80037ba:	fa02 f303 	lsl.w	r3, r2, r3
 80037be:	43db      	mvns	r3, r3
 80037c0:	69ba      	ldr	r2, [r7, #24]
 80037c2:	4013      	ands	r3, r2
 80037c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a49      	ldr	r2, [pc, #292]	; (80038f0 <HAL_GPIO_Init+0x2f0>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d019      	beq.n	8003802 <HAL_GPIO_Init+0x202>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a48      	ldr	r2, [pc, #288]	; (80038f4 <HAL_GPIO_Init+0x2f4>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d013      	beq.n	80037fe <HAL_GPIO_Init+0x1fe>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a47      	ldr	r2, [pc, #284]	; (80038f8 <HAL_GPIO_Init+0x2f8>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d00d      	beq.n	80037fa <HAL_GPIO_Init+0x1fa>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	4a46      	ldr	r2, [pc, #280]	; (80038fc <HAL_GPIO_Init+0x2fc>)
 80037e2:	4293      	cmp	r3, r2
 80037e4:	d007      	beq.n	80037f6 <HAL_GPIO_Init+0x1f6>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	4a45      	ldr	r2, [pc, #276]	; (8003900 <HAL_GPIO_Init+0x300>)
 80037ea:	4293      	cmp	r3, r2
 80037ec:	d101      	bne.n	80037f2 <HAL_GPIO_Init+0x1f2>
 80037ee:	2304      	movs	r3, #4
 80037f0:	e008      	b.n	8003804 <HAL_GPIO_Init+0x204>
 80037f2:	2307      	movs	r3, #7
 80037f4:	e006      	b.n	8003804 <HAL_GPIO_Init+0x204>
 80037f6:	2303      	movs	r3, #3
 80037f8:	e004      	b.n	8003804 <HAL_GPIO_Init+0x204>
 80037fa:	2302      	movs	r3, #2
 80037fc:	e002      	b.n	8003804 <HAL_GPIO_Init+0x204>
 80037fe:	2301      	movs	r3, #1
 8003800:	e000      	b.n	8003804 <HAL_GPIO_Init+0x204>
 8003802:	2300      	movs	r3, #0
 8003804:	69fa      	ldr	r2, [r7, #28]
 8003806:	f002 0203 	and.w	r2, r2, #3
 800380a:	0092      	lsls	r2, r2, #2
 800380c:	4093      	lsls	r3, r2
 800380e:	69ba      	ldr	r2, [r7, #24]
 8003810:	4313      	orrs	r3, r2
 8003812:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003814:	4935      	ldr	r1, [pc, #212]	; (80038ec <HAL_GPIO_Init+0x2ec>)
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	089b      	lsrs	r3, r3, #2
 800381a:	3302      	adds	r3, #2
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003822:	4b38      	ldr	r3, [pc, #224]	; (8003904 <HAL_GPIO_Init+0x304>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	43db      	mvns	r3, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4013      	ands	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d003      	beq.n	8003846 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800383e:	69ba      	ldr	r2, [r7, #24]
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	4313      	orrs	r3, r2
 8003844:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003846:	4a2f      	ldr	r2, [pc, #188]	; (8003904 <HAL_GPIO_Init+0x304>)
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800384c:	4b2d      	ldr	r3, [pc, #180]	; (8003904 <HAL_GPIO_Init+0x304>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	43db      	mvns	r3, r3
 8003856:	69ba      	ldr	r2, [r7, #24]
 8003858:	4013      	ands	r3, r2
 800385a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d003      	beq.n	8003870 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003868:	69ba      	ldr	r2, [r7, #24]
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	4313      	orrs	r3, r2
 800386e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003870:	4a24      	ldr	r2, [pc, #144]	; (8003904 <HAL_GPIO_Init+0x304>)
 8003872:	69bb      	ldr	r3, [r7, #24]
 8003874:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003876:	4b23      	ldr	r3, [pc, #140]	; (8003904 <HAL_GPIO_Init+0x304>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	43db      	mvns	r3, r3
 8003880:	69ba      	ldr	r2, [r7, #24]
 8003882:	4013      	ands	r3, r2
 8003884:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d003      	beq.n	800389a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	693b      	ldr	r3, [r7, #16]
 8003896:	4313      	orrs	r3, r2
 8003898:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800389a:	4a1a      	ldr	r2, [pc, #104]	; (8003904 <HAL_GPIO_Init+0x304>)
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038a0:	4b18      	ldr	r3, [pc, #96]	; (8003904 <HAL_GPIO_Init+0x304>)
 80038a2:	68db      	ldr	r3, [r3, #12]
 80038a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	43db      	mvns	r3, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4013      	ands	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d003      	beq.n	80038c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	693b      	ldr	r3, [r7, #16]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038c4:	4a0f      	ldr	r2, [pc, #60]	; (8003904 <HAL_GPIO_Init+0x304>)
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ca:	69fb      	ldr	r3, [r7, #28]
 80038cc:	3301      	adds	r3, #1
 80038ce:	61fb      	str	r3, [r7, #28]
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	2b0f      	cmp	r3, #15
 80038d4:	f67f aea2 	bls.w	800361c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038d8:	bf00      	nop
 80038da:	bf00      	nop
 80038dc:	3724      	adds	r7, #36	; 0x24
 80038de:	46bd      	mov	sp, r7
 80038e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e4:	4770      	bx	lr
 80038e6:	bf00      	nop
 80038e8:	40023800 	.word	0x40023800
 80038ec:	40013800 	.word	0x40013800
 80038f0:	40020000 	.word	0x40020000
 80038f4:	40020400 	.word	0x40020400
 80038f8:	40020800 	.word	0x40020800
 80038fc:	40020c00 	.word	0x40020c00
 8003900:	40021000 	.word	0x40021000
 8003904:	40013c00 	.word	0x40013c00

08003908 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003908:	b480      	push	{r7}
 800390a:	b083      	sub	sp, #12
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	460b      	mov	r3, r1
 8003912:	807b      	strh	r3, [r7, #2]
 8003914:	4613      	mov	r3, r2
 8003916:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003918:	787b      	ldrb	r3, [r7, #1]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d003      	beq.n	8003926 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800391e:	887a      	ldrh	r2, [r7, #2]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003924:	e003      	b.n	800392e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003926:	887b      	ldrh	r3, [r7, #2]
 8003928:	041a      	lsls	r2, r3, #16
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	619a      	str	r2, [r3, #24]
}
 800392e:	bf00      	nop
 8003930:	370c      	adds	r7, #12
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr

0800393a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800393a:	b480      	push	{r7}
 800393c:	b083      	sub	sp, #12
 800393e:	af00      	add	r7, sp, #0
 8003940:	6078      	str	r0, [r7, #4]
 8003942:	460b      	mov	r3, r1
 8003944:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	695a      	ldr	r2, [r3, #20]
 800394a:	887b      	ldrh	r3, [r7, #2]
 800394c:	401a      	ands	r2, r3
 800394e:	887b      	ldrh	r3, [r7, #2]
 8003950:	429a      	cmp	r2, r3
 8003952:	d104      	bne.n	800395e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003954:	887b      	ldrh	r3, [r7, #2]
 8003956:	041a      	lsls	r2, r3, #16
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800395c:	e002      	b.n	8003964 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800395e:	887a      	ldrh	r2, [r7, #2]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	619a      	str	r2, [r3, #24]
}
 8003964:	bf00      	nop
 8003966:	370c      	adds	r7, #12
 8003968:	46bd      	mov	sp, r7
 800396a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396e:	4770      	bx	lr

08003970 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	4603      	mov	r3, r0
 8003978:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800397a:	4b08      	ldr	r3, [pc, #32]	; (800399c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800397c:	695a      	ldr	r2, [r3, #20]
 800397e:	88fb      	ldrh	r3, [r7, #6]
 8003980:	4013      	ands	r3, r2
 8003982:	2b00      	cmp	r3, #0
 8003984:	d006      	beq.n	8003994 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003986:	4a05      	ldr	r2, [pc, #20]	; (800399c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003988:	88fb      	ldrh	r3, [r7, #6]
 800398a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800398c:	88fb      	ldrh	r3, [r7, #6]
 800398e:	4618      	mov	r0, r3
 8003990:	f7ff fa06 	bl	8002da0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003994:	bf00      	nop
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40013c00 	.word	0x40013c00

080039a0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d101      	bne.n	80039b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e25b      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d075      	beq.n	8003aaa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039be:	4ba3      	ldr	r3, [pc, #652]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 80039c0:	689b      	ldr	r3, [r3, #8]
 80039c2:	f003 030c 	and.w	r3, r3, #12
 80039c6:	2b04      	cmp	r3, #4
 80039c8:	d00c      	beq.n	80039e4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ca:	4ba0      	ldr	r3, [pc, #640]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d112      	bne.n	80039fc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039d6:	4b9d      	ldr	r3, [pc, #628]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039de:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039e2:	d10b      	bne.n	80039fc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e4:	4b99      	ldr	r3, [pc, #612]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d05b      	beq.n	8003aa8 <HAL_RCC_OscConfig+0x108>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d157      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	e236      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	685b      	ldr	r3, [r3, #4]
 8003a00:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003a04:	d106      	bne.n	8003a14 <HAL_RCC_OscConfig+0x74>
 8003a06:	4b91      	ldr	r3, [pc, #580]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4a90      	ldr	r2, [pc, #576]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a10:	6013      	str	r3, [r2, #0]
 8003a12:	e01d      	b.n	8003a50 <HAL_RCC_OscConfig+0xb0>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	685b      	ldr	r3, [r3, #4]
 8003a18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a1c:	d10c      	bne.n	8003a38 <HAL_RCC_OscConfig+0x98>
 8003a1e:	4b8b      	ldr	r3, [pc, #556]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a8a      	ldr	r2, [pc, #552]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a28:	6013      	str	r3, [r2, #0]
 8003a2a:	4b88      	ldr	r3, [pc, #544]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	4a87      	ldr	r2, [pc, #540]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a34:	6013      	str	r3, [r2, #0]
 8003a36:	e00b      	b.n	8003a50 <HAL_RCC_OscConfig+0xb0>
 8003a38:	4b84      	ldr	r3, [pc, #528]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	4a83      	ldr	r2, [pc, #524]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a42:	6013      	str	r3, [r2, #0]
 8003a44:	4b81      	ldr	r3, [pc, #516]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a80      	ldr	r2, [pc, #512]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a4e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d013      	beq.n	8003a80 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a58:	f7ff fc52 	bl	8003300 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a60:	f7ff fc4e 	bl	8003300 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	; 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e1fb      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a72:	4b76      	ldr	r3, [pc, #472]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d0f0      	beq.n	8003a60 <HAL_RCC_OscConfig+0xc0>
 8003a7e:	e014      	b.n	8003aaa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a80:	f7ff fc3e 	bl	8003300 <HAL_GetTick>
 8003a84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a86:	e008      	b.n	8003a9a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a88:	f7ff fc3a 	bl	8003300 <HAL_GetTick>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	1ad3      	subs	r3, r2, r3
 8003a92:	2b64      	cmp	r3, #100	; 0x64
 8003a94:	d901      	bls.n	8003a9a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a96:	2303      	movs	r3, #3
 8003a98:	e1e7      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a9a:	4b6c      	ldr	r3, [pc, #432]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1f0      	bne.n	8003a88 <HAL_RCC_OscConfig+0xe8>
 8003aa6:	e000      	b.n	8003aaa <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d063      	beq.n	8003b7e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ab6:	4b65      	ldr	r3, [pc, #404]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 030c 	and.w	r3, r3, #12
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d00b      	beq.n	8003ada <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ac2:	4b62      	ldr	r3, [pc, #392]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003aca:	2b08      	cmp	r3, #8
 8003acc:	d11c      	bne.n	8003b08 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ace:	4b5f      	ldr	r3, [pc, #380]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003ad0:	685b      	ldr	r3, [r3, #4]
 8003ad2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d116      	bne.n	8003b08 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ada:	4b5c      	ldr	r3, [pc, #368]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0302 	and.w	r3, r3, #2
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d005      	beq.n	8003af2 <HAL_RCC_OscConfig+0x152>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	68db      	ldr	r3, [r3, #12]
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d001      	beq.n	8003af2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003aee:	2301      	movs	r3, #1
 8003af0:	e1bb      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003af2:	4b56      	ldr	r3, [pc, #344]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	691b      	ldr	r3, [r3, #16]
 8003afe:	00db      	lsls	r3, r3, #3
 8003b00:	4952      	ldr	r1, [pc, #328]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003b02:	4313      	orrs	r3, r2
 8003b04:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b06:	e03a      	b.n	8003b7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	68db      	ldr	r3, [r3, #12]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d020      	beq.n	8003b52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b10:	4b4f      	ldr	r3, [pc, #316]	; (8003c50 <HAL_RCC_OscConfig+0x2b0>)
 8003b12:	2201      	movs	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b16:	f7ff fbf3 	bl	8003300 <HAL_GetTick>
 8003b1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b1c:	e008      	b.n	8003b30 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b1e:	f7ff fbef 	bl	8003300 <HAL_GetTick>
 8003b22:	4602      	mov	r2, r0
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	1ad3      	subs	r3, r2, r3
 8003b28:	2b02      	cmp	r3, #2
 8003b2a:	d901      	bls.n	8003b30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b2c:	2303      	movs	r3, #3
 8003b2e:	e19c      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b30:	4b46      	ldr	r3, [pc, #280]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f003 0302 	and.w	r3, r3, #2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d0f0      	beq.n	8003b1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b3c:	4b43      	ldr	r3, [pc, #268]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	691b      	ldr	r3, [r3, #16]
 8003b48:	00db      	lsls	r3, r3, #3
 8003b4a:	4940      	ldr	r1, [pc, #256]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	600b      	str	r3, [r1, #0]
 8003b50:	e015      	b.n	8003b7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b52:	4b3f      	ldr	r3, [pc, #252]	; (8003c50 <HAL_RCC_OscConfig+0x2b0>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b58:	f7ff fbd2 	bl	8003300 <HAL_GetTick>
 8003b5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b5e:	e008      	b.n	8003b72 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b60:	f7ff fbce 	bl	8003300 <HAL_GetTick>
 8003b64:	4602      	mov	r2, r0
 8003b66:	693b      	ldr	r3, [r7, #16]
 8003b68:	1ad3      	subs	r3, r2, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e17b      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b72:	4b36      	ldr	r3, [pc, #216]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1f0      	bne.n	8003b60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f003 0308 	and.w	r3, r3, #8
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d030      	beq.n	8003bec <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d016      	beq.n	8003bc0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b92:	4b30      	ldr	r3, [pc, #192]	; (8003c54 <HAL_RCC_OscConfig+0x2b4>)
 8003b94:	2201      	movs	r2, #1
 8003b96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b98:	f7ff fbb2 	bl	8003300 <HAL_GetTick>
 8003b9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b9e:	e008      	b.n	8003bb2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ba0:	f7ff fbae 	bl	8003300 <HAL_GetTick>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	693b      	ldr	r3, [r7, #16]
 8003ba8:	1ad3      	subs	r3, r2, r3
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d901      	bls.n	8003bb2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	e15b      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003bb2:	4b26      	ldr	r3, [pc, #152]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003bb4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bb6:	f003 0302 	and.w	r3, r3, #2
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d0f0      	beq.n	8003ba0 <HAL_RCC_OscConfig+0x200>
 8003bbe:	e015      	b.n	8003bec <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bc0:	4b24      	ldr	r3, [pc, #144]	; (8003c54 <HAL_RCC_OscConfig+0x2b4>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bc6:	f7ff fb9b 	bl	8003300 <HAL_GetTick>
 8003bca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bcc:	e008      	b.n	8003be0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bce:	f7ff fb97 	bl	8003300 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b02      	cmp	r3, #2
 8003bda:	d901      	bls.n	8003be0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003bdc:	2303      	movs	r3, #3
 8003bde:	e144      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003be0:	4b1a      	ldr	r3, [pc, #104]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be4:	f003 0302 	and.w	r3, r3, #2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d1f0      	bne.n	8003bce <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0304 	and.w	r3, r3, #4
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	f000 80a0 	beq.w	8003d3a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bfe:	4b13      	ldr	r3, [pc, #76]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10f      	bne.n	8003c2a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60bb      	str	r3, [r7, #8]
 8003c0e:	4b0f      	ldr	r3, [pc, #60]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c12:	4a0e      	ldr	r2, [pc, #56]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003c14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c18:	6413      	str	r3, [r2, #64]	; 0x40
 8003c1a:	4b0c      	ldr	r3, [pc, #48]	; (8003c4c <HAL_RCC_OscConfig+0x2ac>)
 8003c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c22:	60bb      	str	r3, [r7, #8]
 8003c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c26:	2301      	movs	r3, #1
 8003c28:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c2a:	4b0b      	ldr	r3, [pc, #44]	; (8003c58 <HAL_RCC_OscConfig+0x2b8>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d121      	bne.n	8003c7a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c36:	4b08      	ldr	r3, [pc, #32]	; (8003c58 <HAL_RCC_OscConfig+0x2b8>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a07      	ldr	r2, [pc, #28]	; (8003c58 <HAL_RCC_OscConfig+0x2b8>)
 8003c3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c42:	f7ff fb5d 	bl	8003300 <HAL_GetTick>
 8003c46:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c48:	e011      	b.n	8003c6e <HAL_RCC_OscConfig+0x2ce>
 8003c4a:	bf00      	nop
 8003c4c:	40023800 	.word	0x40023800
 8003c50:	42470000 	.word	0x42470000
 8003c54:	42470e80 	.word	0x42470e80
 8003c58:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c5c:	f7ff fb50 	bl	8003300 <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e0fd      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c6e:	4b81      	ldr	r3, [pc, #516]	; (8003e74 <HAL_RCC_OscConfig+0x4d4>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0f0      	beq.n	8003c5c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	2b01      	cmp	r3, #1
 8003c80:	d106      	bne.n	8003c90 <HAL_RCC_OscConfig+0x2f0>
 8003c82:	4b7d      	ldr	r3, [pc, #500]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c86:	4a7c      	ldr	r2, [pc, #496]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003c88:	f043 0301 	orr.w	r3, r3, #1
 8003c8c:	6713      	str	r3, [r2, #112]	; 0x70
 8003c8e:	e01c      	b.n	8003cca <HAL_RCC_OscConfig+0x32a>
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	2b05      	cmp	r3, #5
 8003c96:	d10c      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x312>
 8003c98:	4b77      	ldr	r3, [pc, #476]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c9c:	4a76      	ldr	r2, [pc, #472]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003c9e:	f043 0304 	orr.w	r3, r3, #4
 8003ca2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ca4:	4b74      	ldr	r3, [pc, #464]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003ca6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca8:	4a73      	ldr	r2, [pc, #460]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003caa:	f043 0301 	orr.w	r3, r3, #1
 8003cae:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb0:	e00b      	b.n	8003cca <HAL_RCC_OscConfig+0x32a>
 8003cb2:	4b71      	ldr	r3, [pc, #452]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb6:	4a70      	ldr	r2, [pc, #448]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003cb8:	f023 0301 	bic.w	r3, r3, #1
 8003cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8003cbe:	4b6e      	ldr	r3, [pc, #440]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003cc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc2:	4a6d      	ldr	r2, [pc, #436]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003cc4:	f023 0304 	bic.w	r3, r3, #4
 8003cc8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d015      	beq.n	8003cfe <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cd2:	f7ff fb15 	bl	8003300 <HAL_GetTick>
 8003cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd8:	e00a      	b.n	8003cf0 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cda:	f7ff fb11 	bl	8003300 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	693b      	ldr	r3, [r7, #16]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e0bc      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cf0:	4b61      	ldr	r3, [pc, #388]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf4:	f003 0302 	and.w	r3, r3, #2
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0ee      	beq.n	8003cda <HAL_RCC_OscConfig+0x33a>
 8003cfc:	e014      	b.n	8003d28 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cfe:	f7ff faff 	bl	8003300 <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d04:	e00a      	b.n	8003d1c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d06:	f7ff fafb 	bl	8003300 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d901      	bls.n	8003d1c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003d18:	2303      	movs	r3, #3
 8003d1a:	e0a6      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d1c:	4b56      	ldr	r3, [pc, #344]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003d1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d20:	f003 0302 	and.w	r3, r3, #2
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d1ee      	bne.n	8003d06 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d28:	7dfb      	ldrb	r3, [r7, #23]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d105      	bne.n	8003d3a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d2e:	4b52      	ldr	r3, [pc, #328]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d32:	4a51      	ldr	r2, [pc, #324]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003d34:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d38:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	699b      	ldr	r3, [r3, #24]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	f000 8092 	beq.w	8003e68 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d44:	4b4c      	ldr	r3, [pc, #304]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f003 030c 	and.w	r3, r3, #12
 8003d4c:	2b08      	cmp	r3, #8
 8003d4e:	d05c      	beq.n	8003e0a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	2b02      	cmp	r3, #2
 8003d56:	d141      	bne.n	8003ddc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d58:	4b48      	ldr	r3, [pc, #288]	; (8003e7c <HAL_RCC_OscConfig+0x4dc>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d5e:	f7ff facf 	bl	8003300 <HAL_GetTick>
 8003d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d64:	e008      	b.n	8003d78 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d66:	f7ff facb 	bl	8003300 <HAL_GetTick>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	2b02      	cmp	r3, #2
 8003d72:	d901      	bls.n	8003d78 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e078      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d78:	4b3f      	ldr	r3, [pc, #252]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d1f0      	bne.n	8003d66 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	69da      	ldr	r2, [r3, #28]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6a1b      	ldr	r3, [r3, #32]
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	019b      	lsls	r3, r3, #6
 8003d94:	431a      	orrs	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d9a:	085b      	lsrs	r3, r3, #1
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	041b      	lsls	r3, r3, #16
 8003da0:	431a      	orrs	r2, r3
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da6:	061b      	lsls	r3, r3, #24
 8003da8:	4933      	ldr	r1, [pc, #204]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003daa:	4313      	orrs	r3, r2
 8003dac:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003dae:	4b33      	ldr	r3, [pc, #204]	; (8003e7c <HAL_RCC_OscConfig+0x4dc>)
 8003db0:	2201      	movs	r2, #1
 8003db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db4:	f7ff faa4 	bl	8003300 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dbc:	f7ff faa0 	bl	8003300 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e04d      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dce:	4b2a      	ldr	r3, [pc, #168]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f0      	beq.n	8003dbc <HAL_RCC_OscConfig+0x41c>
 8003dda:	e045      	b.n	8003e68 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ddc:	4b27      	ldr	r3, [pc, #156]	; (8003e7c <HAL_RCC_OscConfig+0x4dc>)
 8003dde:	2200      	movs	r2, #0
 8003de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de2:	f7ff fa8d 	bl	8003300 <HAL_GetTick>
 8003de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de8:	e008      	b.n	8003dfc <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dea:	f7ff fa89 	bl	8003300 <HAL_GetTick>
 8003dee:	4602      	mov	r2, r0
 8003df0:	693b      	ldr	r3, [r7, #16]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d901      	bls.n	8003dfc <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003df8:	2303      	movs	r3, #3
 8003dfa:	e036      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dfc:	4b1e      	ldr	r3, [pc, #120]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1f0      	bne.n	8003dea <HAL_RCC_OscConfig+0x44a>
 8003e08:	e02e      	b.n	8003e68 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d101      	bne.n	8003e16 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e029      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e16:	4b18      	ldr	r3, [pc, #96]	; (8003e78 <HAL_RCC_OscConfig+0x4d8>)
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d11c      	bne.n	8003e64 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d115      	bne.n	8003e64 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e3e:	4013      	ands	r3, r2
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d10d      	bne.n	8003e64 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8003e52:	429a      	cmp	r2, r3
 8003e54:	d106      	bne.n	8003e64 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d001      	beq.n	8003e68 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e000      	b.n	8003e6a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8003e68:	2300      	movs	r3, #0
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	3718      	adds	r7, #24
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
 8003e72:	bf00      	nop
 8003e74:	40007000 	.word	0x40007000
 8003e78:	40023800 	.word	0x40023800
 8003e7c:	42470060 	.word	0x42470060

08003e80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b084      	sub	sp, #16
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	6078      	str	r0, [r7, #4]
 8003e88:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d101      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e0cc      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e94:	4b68      	ldr	r3, [pc, #416]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 030f 	and.w	r3, r3, #15
 8003e9c:	683a      	ldr	r2, [r7, #0]
 8003e9e:	429a      	cmp	r2, r3
 8003ea0:	d90c      	bls.n	8003ebc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ea2:	4b65      	ldr	r3, [pc, #404]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	b2d2      	uxtb	r2, r2
 8003ea8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eaa:	4b63      	ldr	r3, [pc, #396]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 030f 	and.w	r3, r3, #15
 8003eb2:	683a      	ldr	r2, [r7, #0]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d001      	beq.n	8003ebc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	e0b8      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0302 	and.w	r3, r3, #2
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d020      	beq.n	8003f0a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0304 	and.w	r3, r3, #4
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ed4:	4b59      	ldr	r3, [pc, #356]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	4a58      	ldr	r2, [pc, #352]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003eda:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ede:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0308 	and.w	r3, r3, #8
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d005      	beq.n	8003ef8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003eec:	4b53      	ldr	r3, [pc, #332]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	689b      	ldr	r3, [r3, #8]
 8003ef0:	4a52      	ldr	r2, [pc, #328]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003ef2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ef6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ef8:	4b50      	ldr	r3, [pc, #320]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	494d      	ldr	r1, [pc, #308]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0301 	and.w	r3, r3, #1
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d044      	beq.n	8003fa0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d107      	bne.n	8003f2e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f1e:	4b47      	ldr	r3, [pc, #284]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d119      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e07f      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d003      	beq.n	8003f3e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f3a:	2b03      	cmp	r3, #3
 8003f3c:	d107      	bne.n	8003f4e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f3e:	4b3f      	ldr	r3, [pc, #252]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d109      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	e06f      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f4e:	4b3b      	ldr	r3, [pc, #236]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d101      	bne.n	8003f5e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e067      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f5e:	4b37      	ldr	r3, [pc, #220]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	f023 0203 	bic.w	r2, r3, #3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	4934      	ldr	r1, [pc, #208]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f70:	f7ff f9c6 	bl	8003300 <HAL_GetTick>
 8003f74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f76:	e00a      	b.n	8003f8e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f78:	f7ff f9c2 	bl	8003300 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e04f      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f8e:	4b2b      	ldr	r3, [pc, #172]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003f90:	689b      	ldr	r3, [r3, #8]
 8003f92:	f003 020c 	and.w	r2, r3, #12
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d1eb      	bne.n	8003f78 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fa0:	4b25      	ldr	r3, [pc, #148]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f003 030f 	and.w	r3, r3, #15
 8003fa8:	683a      	ldr	r2, [r7, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d20c      	bcs.n	8003fc8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fae:	4b22      	ldr	r3, [pc, #136]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	b2d2      	uxtb	r2, r2
 8003fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fb6:	4b20      	ldr	r3, [pc, #128]	; (8004038 <HAL_RCC_ClockConfig+0x1b8>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	683a      	ldr	r2, [r7, #0]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d001      	beq.n	8003fc8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	e032      	b.n	800402e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f003 0304 	and.w	r3, r3, #4
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d008      	beq.n	8003fe6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fd4:	4b19      	ldr	r3, [pc, #100]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	4916      	ldr	r1, [pc, #88]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f003 0308 	and.w	r3, r3, #8
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d009      	beq.n	8004006 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ff2:	4b12      	ldr	r3, [pc, #72]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8003ff4:	689b      	ldr	r3, [r3, #8]
 8003ff6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	691b      	ldr	r3, [r3, #16]
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	490e      	ldr	r1, [pc, #56]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 8004002:	4313      	orrs	r3, r2
 8004004:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004006:	f000 f821 	bl	800404c <HAL_RCC_GetSysClockFreq>
 800400a:	4602      	mov	r2, r0
 800400c:	4b0b      	ldr	r3, [pc, #44]	; (800403c <HAL_RCC_ClockConfig+0x1bc>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	091b      	lsrs	r3, r3, #4
 8004012:	f003 030f 	and.w	r3, r3, #15
 8004016:	490a      	ldr	r1, [pc, #40]	; (8004040 <HAL_RCC_ClockConfig+0x1c0>)
 8004018:	5ccb      	ldrb	r3, [r1, r3]
 800401a:	fa22 f303 	lsr.w	r3, r2, r3
 800401e:	4a09      	ldr	r2, [pc, #36]	; (8004044 <HAL_RCC_ClockConfig+0x1c4>)
 8004020:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004022:	4b09      	ldr	r3, [pc, #36]	; (8004048 <HAL_RCC_ClockConfig+0x1c8>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4618      	mov	r0, r3
 8004028:	f7ff f926 	bl	8003278 <HAL_InitTick>

  return HAL_OK;
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	40023c00 	.word	0x40023c00
 800403c:	40023800 	.word	0x40023800
 8004040:	0800abd8 	.word	0x0800abd8
 8004044:	20000a14 	.word	0x20000a14
 8004048:	20000a18 	.word	0x20000a18

0800404c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800404c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004050:	b084      	sub	sp, #16
 8004052:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004054:	2300      	movs	r3, #0
 8004056:	607b      	str	r3, [r7, #4]
 8004058:	2300      	movs	r3, #0
 800405a:	60fb      	str	r3, [r7, #12]
 800405c:	2300      	movs	r3, #0
 800405e:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004060:	2300      	movs	r3, #0
 8004062:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004064:	4b67      	ldr	r3, [pc, #412]	; (8004204 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004066:	689b      	ldr	r3, [r3, #8]
 8004068:	f003 030c 	and.w	r3, r3, #12
 800406c:	2b08      	cmp	r3, #8
 800406e:	d00d      	beq.n	800408c <HAL_RCC_GetSysClockFreq+0x40>
 8004070:	2b08      	cmp	r3, #8
 8004072:	f200 80bd 	bhi.w	80041f0 <HAL_RCC_GetSysClockFreq+0x1a4>
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <HAL_RCC_GetSysClockFreq+0x34>
 800407a:	2b04      	cmp	r3, #4
 800407c:	d003      	beq.n	8004086 <HAL_RCC_GetSysClockFreq+0x3a>
 800407e:	e0b7      	b.n	80041f0 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004080:	4b61      	ldr	r3, [pc, #388]	; (8004208 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004082:	60bb      	str	r3, [r7, #8]
       break;
 8004084:	e0b7      	b.n	80041f6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004086:	4b61      	ldr	r3, [pc, #388]	; (800420c <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004088:	60bb      	str	r3, [r7, #8]
      break;
 800408a:	e0b4      	b.n	80041f6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800408c:	4b5d      	ldr	r3, [pc, #372]	; (8004204 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004094:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004096:	4b5b      	ldr	r3, [pc, #364]	; (8004204 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004098:	685b      	ldr	r3, [r3, #4]
 800409a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d04d      	beq.n	800413e <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a2:	4b58      	ldr	r3, [pc, #352]	; (8004204 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	099b      	lsrs	r3, r3, #6
 80040a8:	461a      	mov	r2, r3
 80040aa:	f04f 0300 	mov.w	r3, #0
 80040ae:	f240 10ff 	movw	r0, #511	; 0x1ff
 80040b2:	f04f 0100 	mov.w	r1, #0
 80040b6:	ea02 0800 	and.w	r8, r2, r0
 80040ba:	ea03 0901 	and.w	r9, r3, r1
 80040be:	4640      	mov	r0, r8
 80040c0:	4649      	mov	r1, r9
 80040c2:	f04f 0200 	mov.w	r2, #0
 80040c6:	f04f 0300 	mov.w	r3, #0
 80040ca:	014b      	lsls	r3, r1, #5
 80040cc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80040d0:	0142      	lsls	r2, r0, #5
 80040d2:	4610      	mov	r0, r2
 80040d4:	4619      	mov	r1, r3
 80040d6:	ebb0 0008 	subs.w	r0, r0, r8
 80040da:	eb61 0109 	sbc.w	r1, r1, r9
 80040de:	f04f 0200 	mov.w	r2, #0
 80040e2:	f04f 0300 	mov.w	r3, #0
 80040e6:	018b      	lsls	r3, r1, #6
 80040e8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80040ec:	0182      	lsls	r2, r0, #6
 80040ee:	1a12      	subs	r2, r2, r0
 80040f0:	eb63 0301 	sbc.w	r3, r3, r1
 80040f4:	f04f 0000 	mov.w	r0, #0
 80040f8:	f04f 0100 	mov.w	r1, #0
 80040fc:	00d9      	lsls	r1, r3, #3
 80040fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004102:	00d0      	lsls	r0, r2, #3
 8004104:	4602      	mov	r2, r0
 8004106:	460b      	mov	r3, r1
 8004108:	eb12 0208 	adds.w	r2, r2, r8
 800410c:	eb43 0309 	adc.w	r3, r3, r9
 8004110:	f04f 0000 	mov.w	r0, #0
 8004114:	f04f 0100 	mov.w	r1, #0
 8004118:	0259      	lsls	r1, r3, #9
 800411a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800411e:	0250      	lsls	r0, r2, #9
 8004120:	4602      	mov	r2, r0
 8004122:	460b      	mov	r3, r1
 8004124:	4610      	mov	r0, r2
 8004126:	4619      	mov	r1, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	461a      	mov	r2, r3
 800412c:	f04f 0300 	mov.w	r3, #0
 8004130:	f7fc fd92 	bl	8000c58 <__aeabi_uldivmod>
 8004134:	4602      	mov	r2, r0
 8004136:	460b      	mov	r3, r1
 8004138:	4613      	mov	r3, r2
 800413a:	60fb      	str	r3, [r7, #12]
 800413c:	e04a      	b.n	80041d4 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800413e:	4b31      	ldr	r3, [pc, #196]	; (8004204 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	099b      	lsrs	r3, r3, #6
 8004144:	461a      	mov	r2, r3
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800414e:	f04f 0100 	mov.w	r1, #0
 8004152:	ea02 0400 	and.w	r4, r2, r0
 8004156:	ea03 0501 	and.w	r5, r3, r1
 800415a:	4620      	mov	r0, r4
 800415c:	4629      	mov	r1, r5
 800415e:	f04f 0200 	mov.w	r2, #0
 8004162:	f04f 0300 	mov.w	r3, #0
 8004166:	014b      	lsls	r3, r1, #5
 8004168:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800416c:	0142      	lsls	r2, r0, #5
 800416e:	4610      	mov	r0, r2
 8004170:	4619      	mov	r1, r3
 8004172:	1b00      	subs	r0, r0, r4
 8004174:	eb61 0105 	sbc.w	r1, r1, r5
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	f04f 0300 	mov.w	r3, #0
 8004180:	018b      	lsls	r3, r1, #6
 8004182:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004186:	0182      	lsls	r2, r0, #6
 8004188:	1a12      	subs	r2, r2, r0
 800418a:	eb63 0301 	sbc.w	r3, r3, r1
 800418e:	f04f 0000 	mov.w	r0, #0
 8004192:	f04f 0100 	mov.w	r1, #0
 8004196:	00d9      	lsls	r1, r3, #3
 8004198:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800419c:	00d0      	lsls	r0, r2, #3
 800419e:	4602      	mov	r2, r0
 80041a0:	460b      	mov	r3, r1
 80041a2:	1912      	adds	r2, r2, r4
 80041a4:	eb45 0303 	adc.w	r3, r5, r3
 80041a8:	f04f 0000 	mov.w	r0, #0
 80041ac:	f04f 0100 	mov.w	r1, #0
 80041b0:	0299      	lsls	r1, r3, #10
 80041b2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80041b6:	0290      	lsls	r0, r2, #10
 80041b8:	4602      	mov	r2, r0
 80041ba:	460b      	mov	r3, r1
 80041bc:	4610      	mov	r0, r2
 80041be:	4619      	mov	r1, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	461a      	mov	r2, r3
 80041c4:	f04f 0300 	mov.w	r3, #0
 80041c8:	f7fc fd46 	bl	8000c58 <__aeabi_uldivmod>
 80041cc:	4602      	mov	r2, r0
 80041ce:	460b      	mov	r3, r1
 80041d0:	4613      	mov	r3, r2
 80041d2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041d4:	4b0b      	ldr	r3, [pc, #44]	; (8004204 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	0c1b      	lsrs	r3, r3, #16
 80041da:	f003 0303 	and.w	r3, r3, #3
 80041de:	3301      	adds	r3, #1
 80041e0:	005b      	lsls	r3, r3, #1
 80041e2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80041e4:	68fa      	ldr	r2, [r7, #12]
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ec:	60bb      	str	r3, [r7, #8]
      break;
 80041ee:	e002      	b.n	80041f6 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041f0:	4b05      	ldr	r3, [pc, #20]	; (8004208 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80041f2:	60bb      	str	r3, [r7, #8]
      break;
 80041f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041f6:	68bb      	ldr	r3, [r7, #8]
}
 80041f8:	4618      	mov	r0, r3
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004202:	bf00      	nop
 8004204:	40023800 	.word	0x40023800
 8004208:	00f42400 	.word	0x00f42400
 800420c:	007a1200 	.word	0x007a1200

08004210 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004210:	b480      	push	{r7}
 8004212:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004214:	4b03      	ldr	r3, [pc, #12]	; (8004224 <HAL_RCC_GetHCLKFreq+0x14>)
 8004216:	681b      	ldr	r3, [r3, #0]
}
 8004218:	4618      	mov	r0, r3
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	20000a14 	.word	0x20000a14

08004228 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800422c:	f7ff fff0 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 8004230:	4602      	mov	r2, r0
 8004232:	4b05      	ldr	r3, [pc, #20]	; (8004248 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004234:	689b      	ldr	r3, [r3, #8]
 8004236:	0a9b      	lsrs	r3, r3, #10
 8004238:	f003 0307 	and.w	r3, r3, #7
 800423c:	4903      	ldr	r1, [pc, #12]	; (800424c <HAL_RCC_GetPCLK1Freq+0x24>)
 800423e:	5ccb      	ldrb	r3, [r1, r3]
 8004240:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004244:	4618      	mov	r0, r3
 8004246:	bd80      	pop	{r7, pc}
 8004248:	40023800 	.word	0x40023800
 800424c:	0800abe8 	.word	0x0800abe8

08004250 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004254:	f7ff ffdc 	bl	8004210 <HAL_RCC_GetHCLKFreq>
 8004258:	4602      	mov	r2, r0
 800425a:	4b05      	ldr	r3, [pc, #20]	; (8004270 <HAL_RCC_GetPCLK2Freq+0x20>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	0b5b      	lsrs	r3, r3, #13
 8004260:	f003 0307 	and.w	r3, r3, #7
 8004264:	4903      	ldr	r1, [pc, #12]	; (8004274 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004266:	5ccb      	ldrb	r3, [r1, r3]
 8004268:	fa22 f303 	lsr.w	r3, r2, r3
}
 800426c:	4618      	mov	r0, r3
 800426e:	bd80      	pop	{r7, pc}
 8004270:	40023800 	.word	0x40023800
 8004274:	0800abe8 	.word	0x0800abe8

08004278 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b082      	sub	sp, #8
 800427c:	af00      	add	r7, sp, #0
 800427e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	e01d      	b.n	80042c6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d106      	bne.n	80042a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f7fe fefc 	bl	800309c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2202      	movs	r2, #2
 80042a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3304      	adds	r3, #4
 80042b4:	4619      	mov	r1, r3
 80042b6:	4610      	mov	r0, r2
 80042b8:	f000 f95e 	bl	8004578 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2201      	movs	r2, #1
 80042c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b085      	sub	sp, #20
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68da      	ldr	r2, [r3, #12]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f042 0201 	orr.w	r2, r2, #1
 80042e4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f003 0307 	and.w	r3, r3, #7
 80042f0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2b06      	cmp	r3, #6
 80042f6:	d007      	beq.n	8004308 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	f042 0201 	orr.w	r2, r2, #1
 8004306:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3714      	adds	r7, #20
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004316:	b580      	push	{r7, lr}
 8004318:	b082      	sub	sp, #8
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	691b      	ldr	r3, [r3, #16]
 8004324:	f003 0302 	and.w	r3, r3, #2
 8004328:	2b02      	cmp	r3, #2
 800432a:	d122      	bne.n	8004372 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68db      	ldr	r3, [r3, #12]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b02      	cmp	r3, #2
 8004338:	d11b      	bne.n	8004372 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f06f 0202 	mvn.w	r2, #2
 8004342:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	699b      	ldr	r3, [r3, #24]
 8004350:	f003 0303 	and.w	r3, r3, #3
 8004354:	2b00      	cmp	r3, #0
 8004356:	d003      	beq.n	8004360 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f000 f8ee 	bl	800453a <HAL_TIM_IC_CaptureCallback>
 800435e:	e005      	b.n	800436c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004360:	6878      	ldr	r0, [r7, #4]
 8004362:	f000 f8e0 	bl	8004526 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f8f1 	bl	800454e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	691b      	ldr	r3, [r3, #16]
 8004378:	f003 0304 	and.w	r3, r3, #4
 800437c:	2b04      	cmp	r3, #4
 800437e:	d122      	bne.n	80043c6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f003 0304 	and.w	r3, r3, #4
 800438a:	2b04      	cmp	r3, #4
 800438c:	d11b      	bne.n	80043c6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f06f 0204 	mvn.w	r2, #4
 8004396:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2202      	movs	r2, #2
 800439c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	699b      	ldr	r3, [r3, #24]
 80043a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d003      	beq.n	80043b4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80043ac:	6878      	ldr	r0, [r7, #4]
 80043ae:	f000 f8c4 	bl	800453a <HAL_TIM_IC_CaptureCallback>
 80043b2:	e005      	b.n	80043c0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f8b6 	bl	8004526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f000 f8c7 	bl	800454e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	691b      	ldr	r3, [r3, #16]
 80043cc:	f003 0308 	and.w	r3, r3, #8
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d122      	bne.n	800441a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	f003 0308 	and.w	r3, r3, #8
 80043de:	2b08      	cmp	r3, #8
 80043e0:	d11b      	bne.n	800441a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f06f 0208 	mvn.w	r2, #8
 80043ea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2204      	movs	r2, #4
 80043f0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	69db      	ldr	r3, [r3, #28]
 80043f8:	f003 0303 	and.w	r3, r3, #3
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d003      	beq.n	8004408 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f000 f89a 	bl	800453a <HAL_TIM_IC_CaptureCallback>
 8004406:	e005      	b.n	8004414 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004408:	6878      	ldr	r0, [r7, #4]
 800440a:	f000 f88c 	bl	8004526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f000 f89d 	bl	800454e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2200      	movs	r2, #0
 8004418:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	f003 0310 	and.w	r3, r3, #16
 8004424:	2b10      	cmp	r3, #16
 8004426:	d122      	bne.n	800446e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	f003 0310 	and.w	r3, r3, #16
 8004432:	2b10      	cmp	r3, #16
 8004434:	d11b      	bne.n	800446e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f06f 0210 	mvn.w	r2, #16
 800443e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2208      	movs	r2, #8
 8004444:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	69db      	ldr	r3, [r3, #28]
 800444c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004450:	2b00      	cmp	r3, #0
 8004452:	d003      	beq.n	800445c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004454:	6878      	ldr	r0, [r7, #4]
 8004456:	f000 f870 	bl	800453a <HAL_TIM_IC_CaptureCallback>
 800445a:	e005      	b.n	8004468 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800445c:	6878      	ldr	r0, [r7, #4]
 800445e:	f000 f862 	bl	8004526 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 f873 	bl	800454e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b01      	cmp	r3, #1
 800447a:	d10e      	bne.n	800449a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	68db      	ldr	r3, [r3, #12]
 8004482:	f003 0301 	and.w	r3, r3, #1
 8004486:	2b01      	cmp	r3, #1
 8004488:	d107      	bne.n	800449a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f06f 0201 	mvn.w	r2, #1
 8004492:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f7fe fd05 	bl	8002ea4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044a4:	2b80      	cmp	r3, #128	; 0x80
 80044a6:	d10e      	bne.n	80044c6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	68db      	ldr	r3, [r3, #12]
 80044ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044b2:	2b80      	cmp	r3, #128	; 0x80
 80044b4:	d107      	bne.n	80044c6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80044be:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f8e3 	bl	800468c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	691b      	ldr	r3, [r3, #16]
 80044cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044d0:	2b40      	cmp	r3, #64	; 0x40
 80044d2:	d10e      	bne.n	80044f2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	68db      	ldr	r3, [r3, #12]
 80044da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044de:	2b40      	cmp	r3, #64	; 0x40
 80044e0:	d107      	bne.n	80044f2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80044ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80044ec:	6878      	ldr	r0, [r7, #4]
 80044ee:	f000 f838 	bl	8004562 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	691b      	ldr	r3, [r3, #16]
 80044f8:	f003 0320 	and.w	r3, r3, #32
 80044fc:	2b20      	cmp	r3, #32
 80044fe:	d10e      	bne.n	800451e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68db      	ldr	r3, [r3, #12]
 8004506:	f003 0320 	and.w	r3, r3, #32
 800450a:	2b20      	cmp	r3, #32
 800450c:	d107      	bne.n	800451e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f06f 0220 	mvn.w	r2, #32
 8004516:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004518:	6878      	ldr	r0, [r7, #4]
 800451a:	f000 f8ad 	bl	8004678 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800451e:	bf00      	nop
 8004520:	3708      	adds	r7, #8
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}

08004526 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004526:	b480      	push	{r7}
 8004528:	b083      	sub	sp, #12
 800452a:	af00      	add	r7, sp, #0
 800452c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800452e:	bf00      	nop
 8004530:	370c      	adds	r7, #12
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr

0800453a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800453a:	b480      	push	{r7}
 800453c:	b083      	sub	sp, #12
 800453e:	af00      	add	r7, sp, #0
 8004540:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr

0800454e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800454e:	b480      	push	{r7}
 8004550:	b083      	sub	sp, #12
 8004552:	af00      	add	r7, sp, #0
 8004554:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004556:	bf00      	nop
 8004558:	370c      	adds	r7, #12
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr

08004562 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004562:	b480      	push	{r7}
 8004564:	b083      	sub	sp, #12
 8004566:	af00      	add	r7, sp, #0
 8004568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800456a:	bf00      	nop
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
	...

08004578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	4a34      	ldr	r2, [pc, #208]	; (800465c <TIM_Base_SetConfig+0xe4>)
 800458c:	4293      	cmp	r3, r2
 800458e:	d00f      	beq.n	80045b0 <TIM_Base_SetConfig+0x38>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004596:	d00b      	beq.n	80045b0 <TIM_Base_SetConfig+0x38>
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	4a31      	ldr	r2, [pc, #196]	; (8004660 <TIM_Base_SetConfig+0xe8>)
 800459c:	4293      	cmp	r3, r2
 800459e:	d007      	beq.n	80045b0 <TIM_Base_SetConfig+0x38>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a30      	ldr	r2, [pc, #192]	; (8004664 <TIM_Base_SetConfig+0xec>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d003      	beq.n	80045b0 <TIM_Base_SetConfig+0x38>
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	4a2f      	ldr	r2, [pc, #188]	; (8004668 <TIM_Base_SetConfig+0xf0>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d108      	bne.n	80045c2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685b      	ldr	r3, [r3, #4]
 80045bc:	68fa      	ldr	r2, [r7, #12]
 80045be:	4313      	orrs	r3, r2
 80045c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4a25      	ldr	r2, [pc, #148]	; (800465c <TIM_Base_SetConfig+0xe4>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d01b      	beq.n	8004602 <TIM_Base_SetConfig+0x8a>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045d0:	d017      	beq.n	8004602 <TIM_Base_SetConfig+0x8a>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a22      	ldr	r2, [pc, #136]	; (8004660 <TIM_Base_SetConfig+0xe8>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d013      	beq.n	8004602 <TIM_Base_SetConfig+0x8a>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	4a21      	ldr	r2, [pc, #132]	; (8004664 <TIM_Base_SetConfig+0xec>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d00f      	beq.n	8004602 <TIM_Base_SetConfig+0x8a>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	4a20      	ldr	r2, [pc, #128]	; (8004668 <TIM_Base_SetConfig+0xf0>)
 80045e6:	4293      	cmp	r3, r2
 80045e8:	d00b      	beq.n	8004602 <TIM_Base_SetConfig+0x8a>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	4a1f      	ldr	r2, [pc, #124]	; (800466c <TIM_Base_SetConfig+0xf4>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d007      	beq.n	8004602 <TIM_Base_SetConfig+0x8a>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	4a1e      	ldr	r2, [pc, #120]	; (8004670 <TIM_Base_SetConfig+0xf8>)
 80045f6:	4293      	cmp	r3, r2
 80045f8:	d003      	beq.n	8004602 <TIM_Base_SetConfig+0x8a>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a1d      	ldr	r2, [pc, #116]	; (8004674 <TIM_Base_SetConfig+0xfc>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d108      	bne.n	8004614 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004608:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	68db      	ldr	r3, [r3, #12]
 800460e:	68fa      	ldr	r2, [r7, #12]
 8004610:	4313      	orrs	r3, r2
 8004612:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	695b      	ldr	r3, [r3, #20]
 800461e:	4313      	orrs	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	689a      	ldr	r2, [r3, #8]
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681a      	ldr	r2, [r3, #0]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	4a08      	ldr	r2, [pc, #32]	; (800465c <TIM_Base_SetConfig+0xe4>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d103      	bne.n	8004648 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	691a      	ldr	r2, [r3, #16]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2201      	movs	r2, #1
 800464c:	615a      	str	r2, [r3, #20]
}
 800464e:	bf00      	nop
 8004650:	3714      	adds	r7, #20
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	40010000 	.word	0x40010000
 8004660:	40000400 	.word	0x40000400
 8004664:	40000800 	.word	0x40000800
 8004668:	40000c00 	.word	0x40000c00
 800466c:	40014000 	.word	0x40014000
 8004670:	40014400 	.word	0x40014400
 8004674:	40014800 	.word	0x40014800

08004678 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004680:	bf00      	nop
 8004682:	370c      	adds	r7, #12
 8004684:	46bd      	mov	sp, r7
 8004686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468a:	4770      	bx	lr

0800468c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800468c:	b480      	push	{r7}
 800468e:	b083      	sub	sp, #12
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004694:	bf00      	nop
 8004696:	370c      	adds	r7, #12
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e03f      	b.n	8004732 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80046b8:	b2db      	uxtb	r3, r3
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d106      	bne.n	80046cc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f7fe fd3a 	bl	8003140 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2224      	movs	r2, #36	; 0x24
 80046d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68da      	ldr	r2, [r3, #12]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80046e2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80046e4:	6878      	ldr	r0, [r7, #4]
 80046e6:	f000 fbf1 	bl	8004ecc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	691a      	ldr	r2, [r3, #16]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046f8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	695a      	ldr	r2, [r3, #20]
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004708:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68da      	ldr	r2, [r3, #12]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004718:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2220      	movs	r2, #32
 8004724:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2220      	movs	r2, #32
 800472c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004730:	2300      	movs	r3, #0
}
 8004732:	4618      	mov	r0, r3
 8004734:	3708      	adds	r7, #8
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}

0800473a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800473a:	b580      	push	{r7, lr}
 800473c:	b088      	sub	sp, #32
 800473e:	af02      	add	r7, sp, #8
 8004740:	60f8      	str	r0, [r7, #12]
 8004742:	60b9      	str	r1, [r7, #8]
 8004744:	603b      	str	r3, [r7, #0]
 8004746:	4613      	mov	r3, r2
 8004748:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b20      	cmp	r3, #32
 8004758:	f040 8083 	bne.w	8004862 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d002      	beq.n	8004768 <HAL_UART_Transmit+0x2e>
 8004762:	88fb      	ldrh	r3, [r7, #6]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004768:	2301      	movs	r3, #1
 800476a:	e07b      	b.n	8004864 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004772:	2b01      	cmp	r3, #1
 8004774:	d101      	bne.n	800477a <HAL_UART_Transmit+0x40>
 8004776:	2302      	movs	r3, #2
 8004778:	e074      	b.n	8004864 <HAL_UART_Transmit+0x12a>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2221      	movs	r2, #33	; 0x21
 800478c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004790:	f7fe fdb6 	bl	8003300 <HAL_GetTick>
 8004794:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	88fa      	ldrh	r2, [r7, #6]
 800479a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	88fa      	ldrh	r2, [r7, #6]
 80047a0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80047aa:	e042      	b.n	8004832 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	3b01      	subs	r3, #1
 80047b4:	b29a      	uxth	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80047c2:	d122      	bne.n	800480a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	2200      	movs	r2, #0
 80047cc:	2180      	movs	r1, #128	; 0x80
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fa10 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80047da:	2303      	movs	r3, #3
 80047dc:	e042      	b.n	8004864 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	881b      	ldrh	r3, [r3, #0]
 80047e6:	461a      	mov	r2, r3
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047f0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	691b      	ldr	r3, [r3, #16]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d103      	bne.n	8004802 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	3302      	adds	r3, #2
 80047fe:	60bb      	str	r3, [r7, #8]
 8004800:	e017      	b.n	8004832 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004802:	68bb      	ldr	r3, [r7, #8]
 8004804:	3301      	adds	r3, #1
 8004806:	60bb      	str	r3, [r7, #8]
 8004808:	e013      	b.n	8004832 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	9300      	str	r3, [sp, #0]
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	2200      	movs	r2, #0
 8004812:	2180      	movs	r1, #128	; 0x80
 8004814:	68f8      	ldr	r0, [r7, #12]
 8004816:	f000 f9ed 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d001      	beq.n	8004824 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004820:	2303      	movs	r3, #3
 8004822:	e01f      	b.n	8004864 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004824:	68bb      	ldr	r3, [r7, #8]
 8004826:	1c5a      	adds	r2, r3, #1
 8004828:	60ba      	str	r2, [r7, #8]
 800482a:	781a      	ldrb	r2, [r3, #0]
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004836:	b29b      	uxth	r3, r3
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1b7      	bne.n	80047ac <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	9300      	str	r3, [sp, #0]
 8004840:	697b      	ldr	r3, [r7, #20]
 8004842:	2200      	movs	r2, #0
 8004844:	2140      	movs	r1, #64	; 0x40
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 f9d4 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004852:	2303      	movs	r3, #3
 8004854:	e006      	b.n	8004864 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2220      	movs	r2, #32
 800485a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800485e:	2300      	movs	r3, #0
 8004860:	e000      	b.n	8004864 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004862:	2302      	movs	r3, #2
  }
}
 8004864:	4618      	mov	r0, r3
 8004866:	3718      	adds	r7, #24
 8004868:	46bd      	mov	sp, r7
 800486a:	bd80      	pop	{r7, pc}

0800486c <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af02      	add	r7, sp, #8
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	603b      	str	r3, [r7, #0]
 8004878:	4613      	mov	r3, r2
 800487a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800487c:	2300      	movs	r3, #0
 800487e:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004886:	b2db      	uxtb	r3, r3
 8004888:	2b20      	cmp	r3, #32
 800488a:	f040 8090 	bne.w	80049ae <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	2b00      	cmp	r3, #0
 8004892:	d002      	beq.n	800489a <HAL_UART_Receive+0x2e>
 8004894:	88fb      	ldrh	r3, [r7, #6]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d101      	bne.n	800489e <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e088      	b.n	80049b0 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d101      	bne.n	80048ac <HAL_UART_Receive+0x40>
 80048a8:	2302      	movs	r3, #2
 80048aa:	e081      	b.n	80049b0 <HAL_UART_Receive+0x144>
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2200      	movs	r2, #0
 80048b8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2222      	movs	r2, #34	; 0x22
 80048be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80048c2:	f7fe fd1d 	bl	8003300 <HAL_GetTick>
 80048c6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	88fa      	ldrh	r2, [r7, #6]
 80048cc:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	88fa      	ldrh	r2, [r7, #6]
 80048d2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2200      	movs	r2, #0
 80048d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80048dc:	e05c      	b.n	8004998 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	3b01      	subs	r3, #1
 80048e6:	b29a      	uxth	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80048f4:	d12b      	bne.n	800494e <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	9300      	str	r3, [sp, #0]
 80048fa:	697b      	ldr	r3, [r7, #20]
 80048fc:	2200      	movs	r2, #0
 80048fe:	2120      	movs	r1, #32
 8004900:	68f8      	ldr	r0, [r7, #12]
 8004902:	f000 f977 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 8004906:	4603      	mov	r3, r0
 8004908:	2b00      	cmp	r3, #0
 800490a:	d001      	beq.n	8004910 <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e04f      	b.n	80049b0 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	691b      	ldr	r3, [r3, #16]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d10c      	bne.n	8004936 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	b29b      	uxth	r3, r3
 8004924:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004928:	b29a      	uxth	r2, r3
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	3302      	adds	r3, #2
 8004932:	60bb      	str	r3, [r7, #8]
 8004934:	e030      	b.n	8004998 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	b29b      	uxth	r3, r3
 800493e:	b2db      	uxtb	r3, r3
 8004940:	b29a      	uxth	r2, r3
 8004942:	693b      	ldr	r3, [r7, #16]
 8004944:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	3301      	adds	r3, #1
 800494a:	60bb      	str	r3, [r7, #8]
 800494c:	e024      	b.n	8004998 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800494e:	683b      	ldr	r3, [r7, #0]
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	2200      	movs	r2, #0
 8004956:	2120      	movs	r1, #32
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f000 f94b 	bl	8004bf4 <UART_WaitOnFlagUntilTimeout>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d001      	beq.n	8004968 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8004964:	2303      	movs	r3, #3
 8004966:	e023      	b.n	80049b0 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	691b      	ldr	r3, [r3, #16]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d108      	bne.n	8004982 <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6859      	ldr	r1, [r3, #4]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	1c5a      	adds	r2, r3, #1
 800497a:	60ba      	str	r2, [r7, #8]
 800497c:	b2ca      	uxtb	r2, r1
 800497e:	701a      	strb	r2, [r3, #0]
 8004980:	e00a      	b.n	8004998 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	b2da      	uxtb	r2, r3
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	1c59      	adds	r1, r3, #1
 800498e:	60b9      	str	r1, [r7, #8]
 8004990:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004994:	b2d2      	uxtb	r2, r2
 8004996:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800499c:	b29b      	uxth	r3, r3
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d19d      	bne.n	80048de <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2220      	movs	r2, #32
 80049a6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 80049aa:	2300      	movs	r3, #0
 80049ac:	e000      	b.n	80049b0 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80049ae:	2302      	movs	r3, #2
  }
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3718      	adds	r7, #24
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b088      	sub	sp, #32
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	695b      	ldr	r3, [r3, #20]
 80049d6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80049d8:	2300      	movs	r3, #0
 80049da:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80049dc:	2300      	movs	r3, #0
 80049de:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	f003 030f 	and.w	r3, r3, #15
 80049e6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10d      	bne.n	8004a0a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80049ee:	69fb      	ldr	r3, [r7, #28]
 80049f0:	f003 0320 	and.w	r3, r3, #32
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d008      	beq.n	8004a0a <HAL_UART_IRQHandler+0x52>
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	f003 0320 	and.w	r3, r3, #32
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d003      	beq.n	8004a0a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 f9e0 	bl	8004dc8 <UART_Receive_IT>
      return;
 8004a08:	e0d0      	b.n	8004bac <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004a0a:	693b      	ldr	r3, [r7, #16]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	f000 80b0 	beq.w	8004b72 <HAL_UART_IRQHandler+0x1ba>
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f003 0301 	and.w	r3, r3, #1
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d105      	bne.n	8004a28 <HAL_UART_IRQHandler+0x70>
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	f000 80a5 	beq.w	8004b72 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004a28:	69fb      	ldr	r3, [r7, #28]
 8004a2a:	f003 0301 	and.w	r3, r3, #1
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00a      	beq.n	8004a48 <HAL_UART_IRQHandler+0x90>
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d005      	beq.n	8004a48 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a40:	f043 0201 	orr.w	r2, r3, #1
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	f003 0304 	and.w	r3, r3, #4
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d00a      	beq.n	8004a68 <HAL_UART_IRQHandler+0xb0>
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	f003 0301 	and.w	r3, r3, #1
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d005      	beq.n	8004a68 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a60:	f043 0202 	orr.w	r2, r3, #2
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00a      	beq.n	8004a88 <HAL_UART_IRQHandler+0xd0>
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	f003 0301 	and.w	r3, r3, #1
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d005      	beq.n	8004a88 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a80:	f043 0204 	orr.w	r2, r3, #4
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	f003 0308 	and.w	r3, r3, #8
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d00f      	beq.n	8004ab2 <HAL_UART_IRQHandler+0xfa>
 8004a92:	69bb      	ldr	r3, [r7, #24]
 8004a94:	f003 0320 	and.w	r3, r3, #32
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d104      	bne.n	8004aa6 <HAL_UART_IRQHandler+0xee>
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f003 0301 	and.w	r3, r3, #1
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d005      	beq.n	8004ab2 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aaa:	f043 0208 	orr.w	r2, r3, #8
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d077      	beq.n	8004baa <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004aba:	69fb      	ldr	r3, [r7, #28]
 8004abc:	f003 0320 	and.w	r3, r3, #32
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d007      	beq.n	8004ad4 <HAL_UART_IRQHandler+0x11c>
 8004ac4:	69bb      	ldr	r3, [r7, #24]
 8004ac6:	f003 0320 	and.w	r3, r3, #32
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d002      	beq.n	8004ad4 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f000 f97a 	bl	8004dc8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	695b      	ldr	r3, [r3, #20]
 8004ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ade:	2b40      	cmp	r3, #64	; 0x40
 8004ae0:	bf0c      	ite	eq
 8004ae2:	2301      	moveq	r3, #1
 8004ae4:	2300      	movne	r3, #0
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004aee:	f003 0308 	and.w	r3, r3, #8
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d102      	bne.n	8004afc <HAL_UART_IRQHandler+0x144>
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d031      	beq.n	8004b60 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004afc:	6878      	ldr	r0, [r7, #4]
 8004afe:	f000 f8c3 	bl	8004c88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	695b      	ldr	r3, [r3, #20]
 8004b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b0c:	2b40      	cmp	r3, #64	; 0x40
 8004b0e:	d123      	bne.n	8004b58 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	695a      	ldr	r2, [r3, #20]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b1e:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d013      	beq.n	8004b50 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b2c:	4a21      	ldr	r2, [pc, #132]	; (8004bb4 <HAL_UART_IRQHandler+0x1fc>)
 8004b2e:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b34:	4618      	mov	r0, r3
 8004b36:	f7fe fd40 	bl	80035ba <HAL_DMA_Abort_IT>
 8004b3a:	4603      	mov	r3, r0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d016      	beq.n	8004b6e <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004b4a:	4610      	mov	r0, r2
 8004b4c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b4e:	e00e      	b.n	8004b6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004b50:	6878      	ldr	r0, [r7, #4]
 8004b52:	f000 f845 	bl	8004be0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b56:	e00a      	b.n	8004b6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004b58:	6878      	ldr	r0, [r7, #4]
 8004b5a:	f000 f841 	bl	8004be0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b5e:	e006      	b.n	8004b6e <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 f83d 	bl	8004be0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004b6c:	e01d      	b.n	8004baa <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b6e:	bf00      	nop
    return;
 8004b70:	e01b      	b.n	8004baa <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b72:	69fb      	ldr	r3, [r7, #28]
 8004b74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d008      	beq.n	8004b8e <HAL_UART_IRQHandler+0x1d6>
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b82:	2b00      	cmp	r3, #0
 8004b84:	d003      	beq.n	8004b8e <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f000 f8b0 	bl	8004cec <UART_Transmit_IT>
    return;
 8004b8c:	e00e      	b.n	8004bac <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b8e:	69fb      	ldr	r3, [r7, #28]
 8004b90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d009      	beq.n	8004bac <HAL_UART_IRQHandler+0x1f4>
 8004b98:	69bb      	ldr	r3, [r7, #24]
 8004b9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d004      	beq.n	8004bac <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8004ba2:	6878      	ldr	r0, [r7, #4]
 8004ba4:	f000 f8f8 	bl	8004d98 <UART_EndTransmit_IT>
    return;
 8004ba8:	e000      	b.n	8004bac <HAL_UART_IRQHandler+0x1f4>
    return;
 8004baa:	bf00      	nop
  }
}
 8004bac:	3720      	adds	r7, #32
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}
 8004bb2:	bf00      	nop
 8004bb4:	08004cc5 	.word	0x08004cc5

08004bb8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004bd4:	bf00      	nop
 8004bd6:	370c      	adds	r7, #12
 8004bd8:	46bd      	mov	sp, r7
 8004bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bde:	4770      	bx	lr

08004be0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004be0:	b480      	push	{r7}
 8004be2:	b083      	sub	sp, #12
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004be8:	bf00      	nop
 8004bea:	370c      	adds	r7, #12
 8004bec:	46bd      	mov	sp, r7
 8004bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf2:	4770      	bx	lr

08004bf4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	603b      	str	r3, [r7, #0]
 8004c00:	4613      	mov	r3, r2
 8004c02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c04:	e02c      	b.n	8004c60 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c0c:	d028      	beq.n	8004c60 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d007      	beq.n	8004c24 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c14:	f7fe fb74 	bl	8003300 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	683b      	ldr	r3, [r7, #0]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	69ba      	ldr	r2, [r7, #24]
 8004c20:	429a      	cmp	r2, r3
 8004c22:	d21d      	bcs.n	8004c60 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	68da      	ldr	r2, [r3, #12]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c32:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	695a      	ldr	r2, [r3, #20]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	f022 0201 	bic.w	r2, r2, #1
 8004c42:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	2220      	movs	r2, #32
 8004c48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	2220      	movs	r2, #32
 8004c50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2200      	movs	r2, #0
 8004c58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	e00f      	b.n	8004c80 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	4013      	ands	r3, r2
 8004c6a:	68ba      	ldr	r2, [r7, #8]
 8004c6c:	429a      	cmp	r2, r3
 8004c6e:	bf0c      	ite	eq
 8004c70:	2301      	moveq	r3, #1
 8004c72:	2300      	movne	r3, #0
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	461a      	mov	r2, r3
 8004c78:	79fb      	ldrb	r3, [r7, #7]
 8004c7a:	429a      	cmp	r2, r3
 8004c7c:	d0c3      	beq.n	8004c06 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3710      	adds	r7, #16
 8004c84:	46bd      	mov	sp, r7
 8004c86:	bd80      	pop	{r7, pc}

08004c88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68da      	ldr	r2, [r3, #12]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004c9e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	695a      	ldr	r2, [r3, #20]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0201 	bic.w	r2, r2, #1
 8004cae:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2220      	movs	r2, #32
 8004cb4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004cb8:	bf00      	nop
 8004cba:	370c      	adds	r7, #12
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr

08004cc4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b084      	sub	sp, #16
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f7ff ff7e 	bl	8004be0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ce4:	bf00      	nop
 8004ce6:	3710      	adds	r7, #16
 8004ce8:	46bd      	mov	sp, r7
 8004cea:	bd80      	pop	{r7, pc}

08004cec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cec:	b480      	push	{r7}
 8004cee:	b085      	sub	sp, #20
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004cfa:	b2db      	uxtb	r3, r3
 8004cfc:	2b21      	cmp	r3, #33	; 0x21
 8004cfe:	d144      	bne.n	8004d8a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d08:	d11a      	bne.n	8004d40 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a1b      	ldr	r3, [r3, #32]
 8004d0e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	881b      	ldrh	r3, [r3, #0]
 8004d14:	461a      	mov	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d1e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	691b      	ldr	r3, [r3, #16]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d105      	bne.n	8004d34 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	6a1b      	ldr	r3, [r3, #32]
 8004d2c:	1c9a      	adds	r2, r3, #2
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	621a      	str	r2, [r3, #32]
 8004d32:	e00e      	b.n	8004d52 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6a1b      	ldr	r3, [r3, #32]
 8004d38:	1c5a      	adds	r2, r3, #1
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	621a      	str	r2, [r3, #32]
 8004d3e:	e008      	b.n	8004d52 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	6a1b      	ldr	r3, [r3, #32]
 8004d44:	1c59      	adds	r1, r3, #1
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	6211      	str	r1, [r2, #32]
 8004d4a:	781a      	ldrb	r2, [r3, #0]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	4619      	mov	r1, r3
 8004d60:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d10f      	bne.n	8004d86 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68da      	ldr	r2, [r3, #12]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004d74:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	68da      	ldr	r2, [r3, #12]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d84:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d86:	2300      	movs	r3, #0
 8004d88:	e000      	b.n	8004d8c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004d8a:	2302      	movs	r3, #2
  }
}
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	3714      	adds	r7, #20
 8004d90:	46bd      	mov	sp, r7
 8004d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d96:	4770      	bx	lr

08004d98 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b082      	sub	sp, #8
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2220      	movs	r2, #32
 8004db4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004db8:	6878      	ldr	r0, [r7, #4]
 8004dba:	f7ff fefd 	bl	8004bb8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004dbe:	2300      	movs	r3, #0
}
 8004dc0:	4618      	mov	r0, r3
 8004dc2:	3708      	adds	r7, #8
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	bd80      	pop	{r7, pc}

08004dc8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004dc8:	b580      	push	{r7, lr}
 8004dca:	b084      	sub	sp, #16
 8004dcc:	af00      	add	r7, sp, #0
 8004dce:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	2b22      	cmp	r3, #34	; 0x22
 8004dda:	d171      	bne.n	8004ec0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004de4:	d123      	bne.n	8004e2e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dea:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d10e      	bne.n	8004e12 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e00:	b29a      	uxth	r2, r3
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e0a:	1c9a      	adds	r2, r3, #2
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	629a      	str	r2, [r3, #40]	; 0x28
 8004e10:	e029      	b.n	8004e66 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	b29b      	uxth	r3, r3
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	b29a      	uxth	r2, r3
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e26:	1c5a      	adds	r2, r3, #1
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	629a      	str	r2, [r3, #40]	; 0x28
 8004e2c:	e01b      	b.n	8004e66 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d10a      	bne.n	8004e4c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	6858      	ldr	r0, [r3, #4]
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e40:	1c59      	adds	r1, r3, #1
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	6291      	str	r1, [r2, #40]	; 0x28
 8004e46:	b2c2      	uxtb	r2, r0
 8004e48:	701a      	strb	r2, [r3, #0]
 8004e4a:	e00c      	b.n	8004e66 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	685b      	ldr	r3, [r3, #4]
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e58:	1c58      	adds	r0, r3, #1
 8004e5a:	6879      	ldr	r1, [r7, #4]
 8004e5c:	6288      	str	r0, [r1, #40]	; 0x28
 8004e5e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004e62:	b2d2      	uxtb	r2, r2
 8004e64:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	4619      	mov	r1, r3
 8004e74:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d120      	bne.n	8004ebc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	68da      	ldr	r2, [r3, #12]
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f022 0220 	bic.w	r2, r2, #32
 8004e88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68da      	ldr	r2, [r3, #12]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	695a      	ldr	r2, [r3, #20]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f022 0201 	bic.w	r2, r2, #1
 8004ea8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2220      	movs	r2, #32
 8004eae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8004eb2:	6878      	ldr	r0, [r7, #4]
 8004eb4:	f7ff fe8a 	bl	8004bcc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
 8004eba:	e002      	b.n	8004ec2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	e000      	b.n	8004ec2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004ec0:	2302      	movs	r3, #2
  }
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ecc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ed0:	b0bd      	sub	sp, #244	; 0xf4
 8004ed2:	af00      	add	r7, sp, #0
 8004ed4:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ed8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	691b      	ldr	r3, [r3, #16]
 8004ee0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ee4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004ee8:	68d9      	ldr	r1, [r3, #12]
 8004eea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004eee:	681a      	ldr	r2, [r3, #0]
 8004ef0:	ea40 0301 	orr.w	r3, r0, r1
 8004ef4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004ef6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004efa:	689a      	ldr	r2, [r3, #8]
 8004efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f00:	691b      	ldr	r3, [r3, #16]
 8004f02:	431a      	orrs	r2, r3
 8004f04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	431a      	orrs	r2, r3
 8004f0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f10:	69db      	ldr	r3, [r3, #28]
 8004f12:	4313      	orrs	r3, r2
 8004f14:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 8004f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	68db      	ldr	r3, [r3, #12]
 8004f20:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004f24:	f021 010c 	bic.w	r1, r1, #12
 8004f28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8004f32:	430b      	orrs	r3, r1
 8004f34:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f36:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	695b      	ldr	r3, [r3, #20]
 8004f3e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004f42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f46:	6999      	ldr	r1, [r3, #24]
 8004f48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	ea40 0301 	orr.w	r3, r0, r1
 8004f52:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f58:	69db      	ldr	r3, [r3, #28]
 8004f5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f5e:	f040 81a5 	bne.w	80052ac <UART_SetConfig+0x3e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f66:	681a      	ldr	r2, [r3, #0]
 8004f68:	4bcd      	ldr	r3, [pc, #820]	; (80052a0 <UART_SetConfig+0x3d4>)
 8004f6a:	429a      	cmp	r2, r3
 8004f6c:	d006      	beq.n	8004f7c <UART_SetConfig+0xb0>
 8004f6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f72:	681a      	ldr	r2, [r3, #0]
 8004f74:	4bcb      	ldr	r3, [pc, #812]	; (80052a4 <UART_SetConfig+0x3d8>)
 8004f76:	429a      	cmp	r2, r3
 8004f78:	f040 80cb 	bne.w	8005112 <UART_SetConfig+0x246>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f7c:	f7ff f968 	bl	8004250 <HAL_RCC_GetPCLK2Freq>
 8004f80:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f84:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004f88:	461c      	mov	r4, r3
 8004f8a:	f04f 0500 	mov.w	r5, #0
 8004f8e:	4622      	mov	r2, r4
 8004f90:	462b      	mov	r3, r5
 8004f92:	1891      	adds	r1, r2, r2
 8004f94:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8004f98:	415b      	adcs	r3, r3
 8004f9a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004f9e:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004fa2:	1912      	adds	r2, r2, r4
 8004fa4:	eb45 0303 	adc.w	r3, r5, r3
 8004fa8:	f04f 0000 	mov.w	r0, #0
 8004fac:	f04f 0100 	mov.w	r1, #0
 8004fb0:	00d9      	lsls	r1, r3, #3
 8004fb2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004fb6:	00d0      	lsls	r0, r2, #3
 8004fb8:	4602      	mov	r2, r0
 8004fba:	460b      	mov	r3, r1
 8004fbc:	1911      	adds	r1, r2, r4
 8004fbe:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 8004fc2:	416b      	adcs	r3, r5
 8004fc4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fcc:	685b      	ldr	r3, [r3, #4]
 8004fce:	461a      	mov	r2, r3
 8004fd0:	f04f 0300 	mov.w	r3, #0
 8004fd4:	1891      	adds	r1, r2, r2
 8004fd6:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 8004fda:	415b      	adcs	r3, r3
 8004fdc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004fe0:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8004fe4:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 8004fe8:	f7fb fe36 	bl	8000c58 <__aeabi_uldivmod>
 8004fec:	4602      	mov	r2, r0
 8004fee:	460b      	mov	r3, r1
 8004ff0:	4bad      	ldr	r3, [pc, #692]	; (80052a8 <UART_SetConfig+0x3dc>)
 8004ff2:	fba3 2302 	umull	r2, r3, r3, r2
 8004ff6:	095b      	lsrs	r3, r3, #5
 8004ff8:	011e      	lsls	r6, r3, #4
 8004ffa:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004ffe:	461c      	mov	r4, r3
 8005000:	f04f 0500 	mov.w	r5, #0
 8005004:	4622      	mov	r2, r4
 8005006:	462b      	mov	r3, r5
 8005008:	1891      	adds	r1, r2, r2
 800500a:	67b9      	str	r1, [r7, #120]	; 0x78
 800500c:	415b      	adcs	r3, r3
 800500e:	67fb      	str	r3, [r7, #124]	; 0x7c
 8005010:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8005014:	1912      	adds	r2, r2, r4
 8005016:	eb45 0303 	adc.w	r3, r5, r3
 800501a:	f04f 0000 	mov.w	r0, #0
 800501e:	f04f 0100 	mov.w	r1, #0
 8005022:	00d9      	lsls	r1, r3, #3
 8005024:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005028:	00d0      	lsls	r0, r2, #3
 800502a:	4602      	mov	r2, r0
 800502c:	460b      	mov	r3, r1
 800502e:	1911      	adds	r1, r2, r4
 8005030:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8005034:	416b      	adcs	r3, r5
 8005036:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800503a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	461a      	mov	r2, r3
 8005042:	f04f 0300 	mov.w	r3, #0
 8005046:	1891      	adds	r1, r2, r2
 8005048:	6739      	str	r1, [r7, #112]	; 0x70
 800504a:	415b      	adcs	r3, r3
 800504c:	677b      	str	r3, [r7, #116]	; 0x74
 800504e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8005052:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8005056:	f7fb fdff 	bl	8000c58 <__aeabi_uldivmod>
 800505a:	4602      	mov	r2, r0
 800505c:	460b      	mov	r3, r1
 800505e:	4b92      	ldr	r3, [pc, #584]	; (80052a8 <UART_SetConfig+0x3dc>)
 8005060:	fba3 1302 	umull	r1, r3, r3, r2
 8005064:	095b      	lsrs	r3, r3, #5
 8005066:	2164      	movs	r1, #100	; 0x64
 8005068:	fb01 f303 	mul.w	r3, r1, r3
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	00db      	lsls	r3, r3, #3
 8005070:	3332      	adds	r3, #50	; 0x32
 8005072:	4a8d      	ldr	r2, [pc, #564]	; (80052a8 <UART_SetConfig+0x3dc>)
 8005074:	fba2 2303 	umull	r2, r3, r2, r3
 8005078:	095b      	lsrs	r3, r3, #5
 800507a:	005b      	lsls	r3, r3, #1
 800507c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005080:	441e      	add	r6, r3
 8005082:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005086:	4618      	mov	r0, r3
 8005088:	f04f 0100 	mov.w	r1, #0
 800508c:	4602      	mov	r2, r0
 800508e:	460b      	mov	r3, r1
 8005090:	1894      	adds	r4, r2, r2
 8005092:	66bc      	str	r4, [r7, #104]	; 0x68
 8005094:	415b      	adcs	r3, r3
 8005096:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005098:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800509c:	1812      	adds	r2, r2, r0
 800509e:	eb41 0303 	adc.w	r3, r1, r3
 80050a2:	f04f 0400 	mov.w	r4, #0
 80050a6:	f04f 0500 	mov.w	r5, #0
 80050aa:	00dd      	lsls	r5, r3, #3
 80050ac:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80050b0:	00d4      	lsls	r4, r2, #3
 80050b2:	4622      	mov	r2, r4
 80050b4:	462b      	mov	r3, r5
 80050b6:	1814      	adds	r4, r2, r0
 80050b8:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 80050bc:	414b      	adcs	r3, r1
 80050be:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80050c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050c6:	685b      	ldr	r3, [r3, #4]
 80050c8:	461a      	mov	r2, r3
 80050ca:	f04f 0300 	mov.w	r3, #0
 80050ce:	1891      	adds	r1, r2, r2
 80050d0:	6639      	str	r1, [r7, #96]	; 0x60
 80050d2:	415b      	adcs	r3, r3
 80050d4:	667b      	str	r3, [r7, #100]	; 0x64
 80050d6:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80050da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80050de:	f7fb fdbb 	bl	8000c58 <__aeabi_uldivmod>
 80050e2:	4602      	mov	r2, r0
 80050e4:	460b      	mov	r3, r1
 80050e6:	4b70      	ldr	r3, [pc, #448]	; (80052a8 <UART_SetConfig+0x3dc>)
 80050e8:	fba3 1302 	umull	r1, r3, r3, r2
 80050ec:	095b      	lsrs	r3, r3, #5
 80050ee:	2164      	movs	r1, #100	; 0x64
 80050f0:	fb01 f303 	mul.w	r3, r1, r3
 80050f4:	1ad3      	subs	r3, r2, r3
 80050f6:	00db      	lsls	r3, r3, #3
 80050f8:	3332      	adds	r3, #50	; 0x32
 80050fa:	4a6b      	ldr	r2, [pc, #428]	; (80052a8 <UART_SetConfig+0x3dc>)
 80050fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005100:	095b      	lsrs	r3, r3, #5
 8005102:	f003 0207 	and.w	r2, r3, #7
 8005106:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4432      	add	r2, r6
 800510e:	609a      	str	r2, [r3, #8]
 8005110:	e26d      	b.n	80055ee <UART_SetConfig+0x722>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005112:	f7ff f889 	bl	8004228 <HAL_RCC_GetPCLK1Freq>
 8005116:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800511a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800511e:	461c      	mov	r4, r3
 8005120:	f04f 0500 	mov.w	r5, #0
 8005124:	4622      	mov	r2, r4
 8005126:	462b      	mov	r3, r5
 8005128:	1891      	adds	r1, r2, r2
 800512a:	65b9      	str	r1, [r7, #88]	; 0x58
 800512c:	415b      	adcs	r3, r3
 800512e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005130:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005134:	1912      	adds	r2, r2, r4
 8005136:	eb45 0303 	adc.w	r3, r5, r3
 800513a:	f04f 0000 	mov.w	r0, #0
 800513e:	f04f 0100 	mov.w	r1, #0
 8005142:	00d9      	lsls	r1, r3, #3
 8005144:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005148:	00d0      	lsls	r0, r2, #3
 800514a:	4602      	mov	r2, r0
 800514c:	460b      	mov	r3, r1
 800514e:	1911      	adds	r1, r2, r4
 8005150:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 8005154:	416b      	adcs	r3, r5
 8005156:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800515a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	461a      	mov	r2, r3
 8005162:	f04f 0300 	mov.w	r3, #0
 8005166:	1891      	adds	r1, r2, r2
 8005168:	6539      	str	r1, [r7, #80]	; 0x50
 800516a:	415b      	adcs	r3, r3
 800516c:	657b      	str	r3, [r7, #84]	; 0x54
 800516e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005172:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 8005176:	f7fb fd6f 	bl	8000c58 <__aeabi_uldivmod>
 800517a:	4602      	mov	r2, r0
 800517c:	460b      	mov	r3, r1
 800517e:	4b4a      	ldr	r3, [pc, #296]	; (80052a8 <UART_SetConfig+0x3dc>)
 8005180:	fba3 2302 	umull	r2, r3, r3, r2
 8005184:	095b      	lsrs	r3, r3, #5
 8005186:	011e      	lsls	r6, r3, #4
 8005188:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800518c:	461c      	mov	r4, r3
 800518e:	f04f 0500 	mov.w	r5, #0
 8005192:	4622      	mov	r2, r4
 8005194:	462b      	mov	r3, r5
 8005196:	1891      	adds	r1, r2, r2
 8005198:	64b9      	str	r1, [r7, #72]	; 0x48
 800519a:	415b      	adcs	r3, r3
 800519c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800519e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80051a2:	1912      	adds	r2, r2, r4
 80051a4:	eb45 0303 	adc.w	r3, r5, r3
 80051a8:	f04f 0000 	mov.w	r0, #0
 80051ac:	f04f 0100 	mov.w	r1, #0
 80051b0:	00d9      	lsls	r1, r3, #3
 80051b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80051b6:	00d0      	lsls	r0, r2, #3
 80051b8:	4602      	mov	r2, r0
 80051ba:	460b      	mov	r3, r1
 80051bc:	1911      	adds	r1, r2, r4
 80051be:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 80051c2:	416b      	adcs	r3, r5
 80051c4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80051c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	461a      	mov	r2, r3
 80051d0:	f04f 0300 	mov.w	r3, #0
 80051d4:	1891      	adds	r1, r2, r2
 80051d6:	6439      	str	r1, [r7, #64]	; 0x40
 80051d8:	415b      	adcs	r3, r3
 80051da:	647b      	str	r3, [r7, #68]	; 0x44
 80051dc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80051e0:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80051e4:	f7fb fd38 	bl	8000c58 <__aeabi_uldivmod>
 80051e8:	4602      	mov	r2, r0
 80051ea:	460b      	mov	r3, r1
 80051ec:	4b2e      	ldr	r3, [pc, #184]	; (80052a8 <UART_SetConfig+0x3dc>)
 80051ee:	fba3 1302 	umull	r1, r3, r3, r2
 80051f2:	095b      	lsrs	r3, r3, #5
 80051f4:	2164      	movs	r1, #100	; 0x64
 80051f6:	fb01 f303 	mul.w	r3, r1, r3
 80051fa:	1ad3      	subs	r3, r2, r3
 80051fc:	00db      	lsls	r3, r3, #3
 80051fe:	3332      	adds	r3, #50	; 0x32
 8005200:	4a29      	ldr	r2, [pc, #164]	; (80052a8 <UART_SetConfig+0x3dc>)
 8005202:	fba2 2303 	umull	r2, r3, r2, r3
 8005206:	095b      	lsrs	r3, r3, #5
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800520e:	441e      	add	r6, r3
 8005210:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005214:	4618      	mov	r0, r3
 8005216:	f04f 0100 	mov.w	r1, #0
 800521a:	4602      	mov	r2, r0
 800521c:	460b      	mov	r3, r1
 800521e:	1894      	adds	r4, r2, r2
 8005220:	63bc      	str	r4, [r7, #56]	; 0x38
 8005222:	415b      	adcs	r3, r3
 8005224:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005226:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800522a:	1812      	adds	r2, r2, r0
 800522c:	eb41 0303 	adc.w	r3, r1, r3
 8005230:	f04f 0400 	mov.w	r4, #0
 8005234:	f04f 0500 	mov.w	r5, #0
 8005238:	00dd      	lsls	r5, r3, #3
 800523a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800523e:	00d4      	lsls	r4, r2, #3
 8005240:	4622      	mov	r2, r4
 8005242:	462b      	mov	r3, r5
 8005244:	1814      	adds	r4, r2, r0
 8005246:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800524a:	414b      	adcs	r3, r1
 800524c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005250:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	461a      	mov	r2, r3
 8005258:	f04f 0300 	mov.w	r3, #0
 800525c:	1891      	adds	r1, r2, r2
 800525e:	6339      	str	r1, [r7, #48]	; 0x30
 8005260:	415b      	adcs	r3, r3
 8005262:	637b      	str	r3, [r7, #52]	; 0x34
 8005264:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005268:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800526c:	f7fb fcf4 	bl	8000c58 <__aeabi_uldivmod>
 8005270:	4602      	mov	r2, r0
 8005272:	460b      	mov	r3, r1
 8005274:	4b0c      	ldr	r3, [pc, #48]	; (80052a8 <UART_SetConfig+0x3dc>)
 8005276:	fba3 1302 	umull	r1, r3, r3, r2
 800527a:	095b      	lsrs	r3, r3, #5
 800527c:	2164      	movs	r1, #100	; 0x64
 800527e:	fb01 f303 	mul.w	r3, r1, r3
 8005282:	1ad3      	subs	r3, r2, r3
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	3332      	adds	r3, #50	; 0x32
 8005288:	4a07      	ldr	r2, [pc, #28]	; (80052a8 <UART_SetConfig+0x3dc>)
 800528a:	fba2 2303 	umull	r2, r3, r2, r3
 800528e:	095b      	lsrs	r3, r3, #5
 8005290:	f003 0207 	and.w	r2, r3, #7
 8005294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	4432      	add	r2, r6
 800529c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800529e:	e1a6      	b.n	80055ee <UART_SetConfig+0x722>
 80052a0:	40011000 	.word	0x40011000
 80052a4:	40011400 	.word	0x40011400
 80052a8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80052ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	4bd1      	ldr	r3, [pc, #836]	; (80055f8 <UART_SetConfig+0x72c>)
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d006      	beq.n	80052c6 <UART_SetConfig+0x3fa>
 80052b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052bc:	681a      	ldr	r2, [r3, #0]
 80052be:	4bcf      	ldr	r3, [pc, #828]	; (80055fc <UART_SetConfig+0x730>)
 80052c0:	429a      	cmp	r2, r3
 80052c2:	f040 80ca 	bne.w	800545a <UART_SetConfig+0x58e>
      pclk = HAL_RCC_GetPCLK2Freq();
 80052c6:	f7fe ffc3 	bl	8004250 <HAL_RCC_GetPCLK2Freq>
 80052ca:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80052d2:	461c      	mov	r4, r3
 80052d4:	f04f 0500 	mov.w	r5, #0
 80052d8:	4622      	mov	r2, r4
 80052da:	462b      	mov	r3, r5
 80052dc:	1891      	adds	r1, r2, r2
 80052de:	62b9      	str	r1, [r7, #40]	; 0x28
 80052e0:	415b      	adcs	r3, r3
 80052e2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052e4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80052e8:	1912      	adds	r2, r2, r4
 80052ea:	eb45 0303 	adc.w	r3, r5, r3
 80052ee:	f04f 0000 	mov.w	r0, #0
 80052f2:	f04f 0100 	mov.w	r1, #0
 80052f6:	00d9      	lsls	r1, r3, #3
 80052f8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80052fc:	00d0      	lsls	r0, r2, #3
 80052fe:	4602      	mov	r2, r0
 8005300:	460b      	mov	r3, r1
 8005302:	eb12 0a04 	adds.w	sl, r2, r4
 8005306:	eb43 0b05 	adc.w	fp, r3, r5
 800530a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	4618      	mov	r0, r3
 8005312:	f04f 0100 	mov.w	r1, #0
 8005316:	f04f 0200 	mov.w	r2, #0
 800531a:	f04f 0300 	mov.w	r3, #0
 800531e:	008b      	lsls	r3, r1, #2
 8005320:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005324:	0082      	lsls	r2, r0, #2
 8005326:	4650      	mov	r0, sl
 8005328:	4659      	mov	r1, fp
 800532a:	f7fb fc95 	bl	8000c58 <__aeabi_uldivmod>
 800532e:	4602      	mov	r2, r0
 8005330:	460b      	mov	r3, r1
 8005332:	4bb3      	ldr	r3, [pc, #716]	; (8005600 <UART_SetConfig+0x734>)
 8005334:	fba3 2302 	umull	r2, r3, r3, r2
 8005338:	095b      	lsrs	r3, r3, #5
 800533a:	011e      	lsls	r6, r3, #4
 800533c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005340:	4618      	mov	r0, r3
 8005342:	f04f 0100 	mov.w	r1, #0
 8005346:	4602      	mov	r2, r0
 8005348:	460b      	mov	r3, r1
 800534a:	1894      	adds	r4, r2, r2
 800534c:	623c      	str	r4, [r7, #32]
 800534e:	415b      	adcs	r3, r3
 8005350:	627b      	str	r3, [r7, #36]	; 0x24
 8005352:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005356:	1812      	adds	r2, r2, r0
 8005358:	eb41 0303 	adc.w	r3, r1, r3
 800535c:	f04f 0400 	mov.w	r4, #0
 8005360:	f04f 0500 	mov.w	r5, #0
 8005364:	00dd      	lsls	r5, r3, #3
 8005366:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800536a:	00d4      	lsls	r4, r2, #3
 800536c:	4622      	mov	r2, r4
 800536e:	462b      	mov	r3, r5
 8005370:	1814      	adds	r4, r2, r0
 8005372:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 8005376:	414b      	adcs	r3, r1
 8005378:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800537c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	4618      	mov	r0, r3
 8005384:	f04f 0100 	mov.w	r1, #0
 8005388:	f04f 0200 	mov.w	r2, #0
 800538c:	f04f 0300 	mov.w	r3, #0
 8005390:	008b      	lsls	r3, r1, #2
 8005392:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005396:	0082      	lsls	r2, r0, #2
 8005398:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800539c:	f7fb fc5c 	bl	8000c58 <__aeabi_uldivmod>
 80053a0:	4602      	mov	r2, r0
 80053a2:	460b      	mov	r3, r1
 80053a4:	4b96      	ldr	r3, [pc, #600]	; (8005600 <UART_SetConfig+0x734>)
 80053a6:	fba3 1302 	umull	r1, r3, r3, r2
 80053aa:	095b      	lsrs	r3, r3, #5
 80053ac:	2164      	movs	r1, #100	; 0x64
 80053ae:	fb01 f303 	mul.w	r3, r1, r3
 80053b2:	1ad3      	subs	r3, r2, r3
 80053b4:	011b      	lsls	r3, r3, #4
 80053b6:	3332      	adds	r3, #50	; 0x32
 80053b8:	4a91      	ldr	r2, [pc, #580]	; (8005600 <UART_SetConfig+0x734>)
 80053ba:	fba2 2303 	umull	r2, r3, r2, r3
 80053be:	095b      	lsrs	r3, r3, #5
 80053c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053c4:	441e      	add	r6, r3
 80053c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80053ca:	4618      	mov	r0, r3
 80053cc:	f04f 0100 	mov.w	r1, #0
 80053d0:	4602      	mov	r2, r0
 80053d2:	460b      	mov	r3, r1
 80053d4:	1894      	adds	r4, r2, r2
 80053d6:	61bc      	str	r4, [r7, #24]
 80053d8:	415b      	adcs	r3, r3
 80053da:	61fb      	str	r3, [r7, #28]
 80053dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053e0:	1812      	adds	r2, r2, r0
 80053e2:	eb41 0303 	adc.w	r3, r1, r3
 80053e6:	f04f 0400 	mov.w	r4, #0
 80053ea:	f04f 0500 	mov.w	r5, #0
 80053ee:	00dd      	lsls	r5, r3, #3
 80053f0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80053f4:	00d4      	lsls	r4, r2, #3
 80053f6:	4622      	mov	r2, r4
 80053f8:	462b      	mov	r3, r5
 80053fa:	1814      	adds	r4, r2, r0
 80053fc:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 8005400:	414b      	adcs	r3, r1
 8005402:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8005406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	4618      	mov	r0, r3
 800540e:	f04f 0100 	mov.w	r1, #0
 8005412:	f04f 0200 	mov.w	r2, #0
 8005416:	f04f 0300 	mov.w	r3, #0
 800541a:	008b      	lsls	r3, r1, #2
 800541c:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005420:	0082      	lsls	r2, r0, #2
 8005422:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8005426:	f7fb fc17 	bl	8000c58 <__aeabi_uldivmod>
 800542a:	4602      	mov	r2, r0
 800542c:	460b      	mov	r3, r1
 800542e:	4b74      	ldr	r3, [pc, #464]	; (8005600 <UART_SetConfig+0x734>)
 8005430:	fba3 1302 	umull	r1, r3, r3, r2
 8005434:	095b      	lsrs	r3, r3, #5
 8005436:	2164      	movs	r1, #100	; 0x64
 8005438:	fb01 f303 	mul.w	r3, r1, r3
 800543c:	1ad3      	subs	r3, r2, r3
 800543e:	011b      	lsls	r3, r3, #4
 8005440:	3332      	adds	r3, #50	; 0x32
 8005442:	4a6f      	ldr	r2, [pc, #444]	; (8005600 <UART_SetConfig+0x734>)
 8005444:	fba2 2303 	umull	r2, r3, r2, r3
 8005448:	095b      	lsrs	r3, r3, #5
 800544a:	f003 020f 	and.w	r2, r3, #15
 800544e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4432      	add	r2, r6
 8005456:	609a      	str	r2, [r3, #8]
 8005458:	e0c9      	b.n	80055ee <UART_SetConfig+0x722>
      pclk = HAL_RCC_GetPCLK1Freq();
 800545a:	f7fe fee5 	bl	8004228 <HAL_RCC_GetPCLK1Freq>
 800545e:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005462:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8005466:	461c      	mov	r4, r3
 8005468:	f04f 0500 	mov.w	r5, #0
 800546c:	4622      	mov	r2, r4
 800546e:	462b      	mov	r3, r5
 8005470:	1891      	adds	r1, r2, r2
 8005472:	6139      	str	r1, [r7, #16]
 8005474:	415b      	adcs	r3, r3
 8005476:	617b      	str	r3, [r7, #20]
 8005478:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800547c:	1912      	adds	r2, r2, r4
 800547e:	eb45 0303 	adc.w	r3, r5, r3
 8005482:	f04f 0000 	mov.w	r0, #0
 8005486:	f04f 0100 	mov.w	r1, #0
 800548a:	00d9      	lsls	r1, r3, #3
 800548c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005490:	00d0      	lsls	r0, r2, #3
 8005492:	4602      	mov	r2, r0
 8005494:	460b      	mov	r3, r1
 8005496:	eb12 0804 	adds.w	r8, r2, r4
 800549a:	eb43 0905 	adc.w	r9, r3, r5
 800549e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	4618      	mov	r0, r3
 80054a6:	f04f 0100 	mov.w	r1, #0
 80054aa:	f04f 0200 	mov.w	r2, #0
 80054ae:	f04f 0300 	mov.w	r3, #0
 80054b2:	008b      	lsls	r3, r1, #2
 80054b4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80054b8:	0082      	lsls	r2, r0, #2
 80054ba:	4640      	mov	r0, r8
 80054bc:	4649      	mov	r1, r9
 80054be:	f7fb fbcb 	bl	8000c58 <__aeabi_uldivmod>
 80054c2:	4602      	mov	r2, r0
 80054c4:	460b      	mov	r3, r1
 80054c6:	4b4e      	ldr	r3, [pc, #312]	; (8005600 <UART_SetConfig+0x734>)
 80054c8:	fba3 2302 	umull	r2, r3, r3, r2
 80054cc:	095b      	lsrs	r3, r3, #5
 80054ce:	011e      	lsls	r6, r3, #4
 80054d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80054d4:	4618      	mov	r0, r3
 80054d6:	f04f 0100 	mov.w	r1, #0
 80054da:	4602      	mov	r2, r0
 80054dc:	460b      	mov	r3, r1
 80054de:	1894      	adds	r4, r2, r2
 80054e0:	60bc      	str	r4, [r7, #8]
 80054e2:	415b      	adcs	r3, r3
 80054e4:	60fb      	str	r3, [r7, #12]
 80054e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80054ea:	1812      	adds	r2, r2, r0
 80054ec:	eb41 0303 	adc.w	r3, r1, r3
 80054f0:	f04f 0400 	mov.w	r4, #0
 80054f4:	f04f 0500 	mov.w	r5, #0
 80054f8:	00dd      	lsls	r5, r3, #3
 80054fa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80054fe:	00d4      	lsls	r4, r2, #3
 8005500:	4622      	mov	r2, r4
 8005502:	462b      	mov	r3, r5
 8005504:	1814      	adds	r4, r2, r0
 8005506:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800550a:	414b      	adcs	r3, r1
 800550c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005510:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	4618      	mov	r0, r3
 8005518:	f04f 0100 	mov.w	r1, #0
 800551c:	f04f 0200 	mov.w	r2, #0
 8005520:	f04f 0300 	mov.w	r3, #0
 8005524:	008b      	lsls	r3, r1, #2
 8005526:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800552a:	0082      	lsls	r2, r0, #2
 800552c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005530:	f7fb fb92 	bl	8000c58 <__aeabi_uldivmod>
 8005534:	4602      	mov	r2, r0
 8005536:	460b      	mov	r3, r1
 8005538:	4b31      	ldr	r3, [pc, #196]	; (8005600 <UART_SetConfig+0x734>)
 800553a:	fba3 1302 	umull	r1, r3, r3, r2
 800553e:	095b      	lsrs	r3, r3, #5
 8005540:	2164      	movs	r1, #100	; 0x64
 8005542:	fb01 f303 	mul.w	r3, r1, r3
 8005546:	1ad3      	subs	r3, r2, r3
 8005548:	011b      	lsls	r3, r3, #4
 800554a:	3332      	adds	r3, #50	; 0x32
 800554c:	4a2c      	ldr	r2, [pc, #176]	; (8005600 <UART_SetConfig+0x734>)
 800554e:	fba2 2303 	umull	r2, r3, r2, r3
 8005552:	095b      	lsrs	r3, r3, #5
 8005554:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005558:	441e      	add	r6, r3
 800555a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800555e:	4618      	mov	r0, r3
 8005560:	f04f 0100 	mov.w	r1, #0
 8005564:	4602      	mov	r2, r0
 8005566:	460b      	mov	r3, r1
 8005568:	1894      	adds	r4, r2, r2
 800556a:	603c      	str	r4, [r7, #0]
 800556c:	415b      	adcs	r3, r3
 800556e:	607b      	str	r3, [r7, #4]
 8005570:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005574:	1812      	adds	r2, r2, r0
 8005576:	eb41 0303 	adc.w	r3, r1, r3
 800557a:	f04f 0400 	mov.w	r4, #0
 800557e:	f04f 0500 	mov.w	r5, #0
 8005582:	00dd      	lsls	r5, r3, #3
 8005584:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005588:	00d4      	lsls	r4, r2, #3
 800558a:	4622      	mov	r2, r4
 800558c:	462b      	mov	r3, r5
 800558e:	1814      	adds	r4, r2, r0
 8005590:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 8005594:	414b      	adcs	r3, r1
 8005596:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800559a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	4618      	mov	r0, r3
 80055a2:	f04f 0100 	mov.w	r1, #0
 80055a6:	f04f 0200 	mov.w	r2, #0
 80055aa:	f04f 0300 	mov.w	r3, #0
 80055ae:	008b      	lsls	r3, r1, #2
 80055b0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80055b4:	0082      	lsls	r2, r0, #2
 80055b6:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 80055ba:	f7fb fb4d 	bl	8000c58 <__aeabi_uldivmod>
 80055be:	4602      	mov	r2, r0
 80055c0:	460b      	mov	r3, r1
 80055c2:	4b0f      	ldr	r3, [pc, #60]	; (8005600 <UART_SetConfig+0x734>)
 80055c4:	fba3 1302 	umull	r1, r3, r3, r2
 80055c8:	095b      	lsrs	r3, r3, #5
 80055ca:	2164      	movs	r1, #100	; 0x64
 80055cc:	fb01 f303 	mul.w	r3, r1, r3
 80055d0:	1ad3      	subs	r3, r2, r3
 80055d2:	011b      	lsls	r3, r3, #4
 80055d4:	3332      	adds	r3, #50	; 0x32
 80055d6:	4a0a      	ldr	r2, [pc, #40]	; (8005600 <UART_SetConfig+0x734>)
 80055d8:	fba2 2303 	umull	r2, r3, r2, r3
 80055dc:	095b      	lsrs	r3, r3, #5
 80055de:	f003 020f 	and.w	r2, r3, #15
 80055e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4432      	add	r2, r6
 80055ea:	609a      	str	r2, [r3, #8]
}
 80055ec:	e7ff      	b.n	80055ee <UART_SetConfig+0x722>
 80055ee:	bf00      	nop
 80055f0:	37f4      	adds	r7, #244	; 0xf4
 80055f2:	46bd      	mov	sp, r7
 80055f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055f8:	40011000 	.word	0x40011000
 80055fc:	40011400 	.word	0x40011400
 8005600:	51eb851f 	.word	0x51eb851f

08005604 <ai_log_err>:
AI_ALIGNED(4)
static ai_u8 out_data_s[AI_NETWORK_OUT_1_SIZE_BYTES];
#endif

static void ai_log_err(const ai_error err, const char *fct)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b082      	sub	sp, #8
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d009      	beq.n	8005628 <ai_log_err+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8005614:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8005616:	461a      	mov	r2, r3
        err.type, err.code);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 800561e:	6839      	ldr	r1, [r7, #0]
 8005620:	4806      	ldr	r0, [pc, #24]	; (800563c <ai_log_err+0x38>)
 8005622:	f002 fbbb 	bl	8007d9c <iprintf>
 8005626:	e008      	b.n	800563a <ai_log_err+0x36>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8005628:	793b      	ldrb	r3, [r7, #4]
 800562a:	4619      	mov	r1, r3
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8005632:	461a      	mov	r2, r3
 8005634:	4802      	ldr	r0, [pc, #8]	; (8005640 <ai_log_err+0x3c>)
 8005636:	f002 fbb1 	bl	8007d9c <iprintf>

  do {} while (1);
 800563a:	e7fe      	b.n	800563a <ai_log_err+0x36>
 800563c:	0800aa04 	.word	0x0800aa04
 8005640:	0800aa38 	.word	0x0800aa38

08005644 <ai_boostrap>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle w_addr, ai_handle act_addr)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b090      	sub	sp, #64	; 0x40
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
 800564c:	6039      	str	r1, [r7, #0]
  ai_error err;

  /* 1 - Create an instance of the model */
  err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 800564e:	2100      	movs	r1, #0
 8005650:	4837      	ldr	r0, [pc, #220]	; (8005730 <ai_boostrap+0xec>)
 8005652:	f000 f9d1 	bl	80059f8 <ai_network_create>
 8005656:	4603      	mov	r3, r0
 8005658:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (err.type != AI_ERROR_NONE) {
 800565a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800565e:	2b00      	cmp	r3, #0
 8005660:	d006      	beq.n	8005670 <ai_boostrap+0x2c>
    ai_log_err(err, "ai_network_create");
 8005662:	4934      	ldr	r1, [pc, #208]	; (8005734 <ai_boostrap+0xf0>)
 8005664:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8005666:	f7ff ffcd 	bl	8005604 <ai_log_err>
    return -1;
 800566a:	f04f 33ff 	mov.w	r3, #4294967295
 800566e:	e05b      	b.n	8005728 <ai_boostrap+0xe4>
  }

  /* 2 - Initialize the instance */
  const ai_network_params params = {
 8005670:	4b31      	ldr	r3, [pc, #196]	; (8005738 <ai_boostrap+0xf4>)
 8005672:	60fb      	str	r3, [r7, #12]
 8005674:	2301      	movs	r3, #1
 8005676:	823b      	strh	r3, [r7, #16]
 8005678:	2301      	movs	r3, #1
 800567a:	827b      	strh	r3, [r7, #18]
 800567c:	2301      	movs	r3, #1
 800567e:	82bb      	strh	r3, [r7, #20]
 8005680:	4b2e      	ldr	r3, [pc, #184]	; (800573c <ai_boostrap+0xf8>)
 8005682:	61bb      	str	r3, [r7, #24]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	61fb      	str	r3, [r7, #28]
 8005688:	2300      	movs	r3, #0
 800568a:	623b      	str	r3, [r7, #32]
 800568c:	4b2c      	ldr	r3, [pc, #176]	; (8005740 <ai_boostrap+0xfc>)
 800568e:	627b      	str	r3, [r7, #36]	; 0x24
 8005690:	2301      	movs	r3, #1
 8005692:	853b      	strh	r3, [r7, #40]	; 0x28
 8005694:	2301      	movs	r3, #1
 8005696:	857b      	strh	r3, [r7, #42]	; 0x2a
 8005698:	2301      	movs	r3, #1
 800569a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800569c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056a0:	633b      	str	r3, [r7, #48]	; 0x30
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	637b      	str	r3, [r7, #52]	; 0x34
 80056a6:	2300      	movs	r3, #0
 80056a8:	63bb      	str	r3, [r7, #56]	; 0x38
      AI_NETWORK_DATA_WEIGHTS(w_addr),
      AI_NETWORK_DATA_ACTIVATIONS(act_addr) };

  if (!ai_network_init(network, &params)) {
 80056aa:	4b21      	ldr	r3, [pc, #132]	; (8005730 <ai_boostrap+0xec>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f107 020c 	add.w	r2, r7, #12
 80056b2:	4611      	mov	r1, r2
 80056b4:	4618      	mov	r0, r3
 80056b6:	f000 f9c1 	bl	8005a3c <ai_network_init>
 80056ba:	4603      	mov	r3, r0
 80056bc:	f083 0301 	eor.w	r3, r3, #1
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d00d      	beq.n	80056e2 <ai_boostrap+0x9e>
      err = ai_network_get_error(network);
 80056c6:	4b1a      	ldr	r3, [pc, #104]	; (8005730 <ai_boostrap+0xec>)
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	4618      	mov	r0, r3
 80056cc:	f000 f988 	bl	80059e0 <ai_network_get_error>
 80056d0:	4603      	mov	r3, r0
 80056d2:	63fb      	str	r3, [r7, #60]	; 0x3c
      ai_log_err(err, "ai_network_init");
 80056d4:	491b      	ldr	r1, [pc, #108]	; (8005744 <ai_boostrap+0x100>)
 80056d6:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80056d8:	f7ff ff94 	bl	8005604 <ai_log_err>
      return -1;
 80056dc:	f04f 33ff 	mov.w	r3, #4294967295
 80056e0:	e022      	b.n	8005728 <ai_boostrap+0xe4>
    }

  /* 3 - Retrieve the network info of the created instance */
  if (!ai_network_get_info(network, &network_info)) {
 80056e2:	4b13      	ldr	r3, [pc, #76]	; (8005730 <ai_boostrap+0xec>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4918      	ldr	r1, [pc, #96]	; (8005748 <ai_boostrap+0x104>)
 80056e8:	4618      	mov	r0, r3
 80056ea:	f000 f91b 	bl	8005924 <ai_network_get_info>
 80056ee:	4603      	mov	r3, r0
 80056f0:	f083 0301 	eor.w	r3, r3, #1
 80056f4:	b2db      	uxtb	r3, r3
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d015      	beq.n	8005726 <ai_boostrap+0xe2>
    err = ai_network_get_error(network);
 80056fa:	4b0d      	ldr	r3, [pc, #52]	; (8005730 <ai_boostrap+0xec>)
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 f96e 	bl	80059e0 <ai_network_get_error>
 8005704:	4603      	mov	r3, r0
 8005706:	63fb      	str	r3, [r7, #60]	; 0x3c
    ai_log_err(err, "ai_network_get_error");
 8005708:	4910      	ldr	r1, [pc, #64]	; (800574c <ai_boostrap+0x108>)
 800570a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800570c:	f7ff ff7a 	bl	8005604 <ai_log_err>
    ai_network_destroy(network);
 8005710:	4b07      	ldr	r3, [pc, #28]	; (8005730 <ai_boostrap+0xec>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4618      	mov	r0, r3
 8005716:	f000 f985 	bl	8005a24 <ai_network_destroy>
    network = AI_HANDLE_NULL;
 800571a:	4b05      	ldr	r3, [pc, #20]	; (8005730 <ai_boostrap+0xec>)
 800571c:	2200      	movs	r2, #0
 800571e:	601a      	str	r2, [r3, #0]
    return -3;
 8005720:	f06f 0302 	mvn.w	r3, #2
 8005724:	e000      	b.n	8005728 <ai_boostrap+0xe4>
  }

  return 0;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	3740      	adds	r7, #64	; 0x40
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}
 8005730:	200010d8 	.word	0x200010d8
 8005734:	0800aa68 	.word	0x0800aa68
 8005738:	40040440 	.word	0x40040440
 800573c:	0005b400 	.word	0x0005b400
 8005740:	00040440 	.word	0x00040440
 8005744:	0800aa7c 	.word	0x0800aa7c
 8005748:	200010dc 	.word	0x200010dc
 800574c:	0800aa8c 	.word	0x0800aa8c

08005750 <ai_run_v2>:

  return 0;
}

/* USER CODE BEGIN 2 */
int ai_run_v2(void *in_data, void *out_data){
 8005750:	b580      	push	{r7, lr}
 8005752:	b086      	sub	sp, #24
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	6039      	str	r1, [r7, #0]
	ai_i32 nbatch;
	ai_error err;

	/* Parameters checking */
	if (!in_data || !out_data || !network)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d006      	beq.n	800576e <ai_run_v2+0x1e>
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d003      	beq.n	800576e <ai_run_v2+0x1e>
 8005766:	4b17      	ldr	r3, [pc, #92]	; (80057c4 <ai_run_v2+0x74>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d102      	bne.n	8005774 <ai_run_v2+0x24>
		return -1;
 800576e:	f04f 33ff 	mov.w	r3, #4294967295
 8005772:	e022      	b.n	80057ba <ai_run_v2+0x6a>

	ai_buffer *ai_input = network_info.inputs;
 8005774:	4b14      	ldr	r3, [pc, #80]	; (80057c8 <ai_run_v2+0x78>)
 8005776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005778:	617b      	str	r3, [r7, #20]
	ai_buffer *ai_output = network_info.outputs;
 800577a:	4b13      	ldr	r3, [pc, #76]	; (80057c8 <ai_run_v2+0x78>)
 800577c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800577e:	613b      	str	r3, [r7, #16]

	/* Initialize input/output buffer handlers */
	ai_input[0].data = AI_HANDLE_PTR(in_data);
 8005780:	697b      	ldr	r3, [r7, #20]
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	611a      	str	r2, [r3, #16]
	ai_output[0].data = AI_HANDLE_PTR(out_data);
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	683a      	ldr	r2, [r7, #0]
 800578a:	611a      	str	r2, [r3, #16]

	/* 2 - Perform the inference */
	nbatch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 800578c:	4b0d      	ldr	r3, [pc, #52]	; (80057c4 <ai_run_v2+0x74>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	693a      	ldr	r2, [r7, #16]
 8005792:	6979      	ldr	r1, [r7, #20]
 8005794:	4618      	mov	r0, r3
 8005796:	f000 f990 	bl	8005aba <ai_network_run>
 800579a:	60f8      	str	r0, [r7, #12]
	if (nbatch != 1) {
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	2b01      	cmp	r3, #1
 80057a0:	d00a      	beq.n	80057b8 <ai_run_v2+0x68>
		err = ai_network_get_error(network);
 80057a2:	4b08      	ldr	r3, [pc, #32]	; (80057c4 <ai_run_v2+0x74>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f000 f91a 	bl	80059e0 <ai_network_get_error>
 80057ac:	4603      	mov	r3, r0
 80057ae:	60bb      	str	r3, [r7, #8]
		// ...
		return err.code;
 80057b0:	68bb      	ldr	r3, [r7, #8]
 80057b2:	f3c3 2317 	ubfx	r3, r3, #8, #24
 80057b6:	e000      	b.n	80057ba <ai_run_v2+0x6a>
	}


  return 0;
 80057b8:	2300      	movs	r3, #0
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3718      	adds	r7, #24
 80057be:	46bd      	mov	sp, r7
 80057c0:	bd80      	pop	{r7, pc}
 80057c2:	bf00      	nop
 80057c4:	200010d8 	.word	0x200010d8
 80057c8:	200010dc 	.word	0x200010dc

080057cc <MX_X_CUBE_AI_Init>:

/*************************************************************************
  *
  */
void MX_X_CUBE_AI_Init(void)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 80057d0:	4805      	ldr	r0, [pc, #20]	; (80057e8 <MX_X_CUBE_AI_Init+0x1c>)
 80057d2:	f002 fb69 	bl	8007ea8 <puts>

  ai_boostrap(ai_network_data_weights_get(), activations);
 80057d6:	f000 f981 	bl	8005adc <ai_network_data_weights_get>
 80057da:	4603      	mov	r3, r0
 80057dc:	4903      	ldr	r1, [pc, #12]	; (80057ec <MX_X_CUBE_AI_Init+0x20>)
 80057de:	4618      	mov	r0, r3
 80057e0:	f7ff ff30 	bl	8005644 <ai_boostrap>
    /* USER CODE END 5 */
}
 80057e4:	bf00      	nop
 80057e6:	bd80      	pop	{r7, pc}
 80057e8:	0800aab4 	.word	0x0800aab4
 80057ec:	20001150 	.word	0x20001150

080057f0 <network_configure_activations>:


AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 80057f0:	b480      	push	{r7}
 80057f2:	b085      	sub	sp, #20
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
 80057f8:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, 4));
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	691b      	ldr	r3, [r3, #16]
 80057fe:	3303      	adds	r3, #3
 8005800:	f023 0303 	bic.w	r3, r3, #3
 8005804:	60fb      	str	r3, [r7, #12]
  AI_ASSERT(activations)
  AI_UNUSED(net_ctx)

  {
    /* Updating activations (byte) offsets */
    input_0_output_array.data = AI_PTR(NULL);
 8005806:	4b14      	ldr	r3, [pc, #80]	; (8005858 <network_configure_activations+0x68>)
 8005808:	2200      	movs	r2, #0
 800580a:	609a      	str	r2, [r3, #8]
    input_0_output_array.data_start = AI_PTR(NULL);
 800580c:	4b12      	ldr	r3, [pc, #72]	; (8005858 <network_configure_activations+0x68>)
 800580e:	2200      	movs	r2, #0
 8005810:	60da      	str	r2, [r3, #12]
    input_layer_output_array.data = AI_PTR(activations + 0);
 8005812:	4a12      	ldr	r2, [pc, #72]	; (800585c <network_configure_activations+0x6c>)
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	6093      	str	r3, [r2, #8]
    input_layer_output_array.data_start = AI_PTR(activations + 0);
 8005818:	4a10      	ldr	r2, [pc, #64]	; (800585c <network_configure_activations+0x6c>)
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	60d3      	str	r3, [r2, #12]
    input_layer_nl_output_array.data = AI_PTR(activations + 0);
 800581e:	4a10      	ldr	r2, [pc, #64]	; (8005860 <network_configure_activations+0x70>)
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	6093      	str	r3, [r2, #8]
    input_layer_nl_output_array.data_start = AI_PTR(activations + 0);
 8005824:	4a0e      	ldr	r2, [pc, #56]	; (8005860 <network_configure_activations+0x70>)
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	60d3      	str	r3, [r2, #12]
    hidden1_output_array.data = AI_PTR(activations + 512);
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005830:	4a0c      	ldr	r2, [pc, #48]	; (8005864 <network_configure_activations+0x74>)
 8005832:	6093      	str	r3, [r2, #8]
    hidden1_output_array.data_start = AI_PTR(activations + 512);
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800583a:	4a0a      	ldr	r2, [pc, #40]	; (8005864 <network_configure_activations+0x74>)
 800583c:	60d3      	str	r3, [r2, #12]
    hidden1_nl_output_array.data = AI_PTR(NULL);
 800583e:	4b0a      	ldr	r3, [pc, #40]	; (8005868 <network_configure_activations+0x78>)
 8005840:	2200      	movs	r2, #0
 8005842:	609a      	str	r2, [r3, #8]
    hidden1_nl_output_array.data_start = AI_PTR(NULL);
 8005844:	4b08      	ldr	r3, [pc, #32]	; (8005868 <network_configure_activations+0x78>)
 8005846:	2200      	movs	r2, #0
 8005848:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 800584a:	2301      	movs	r3, #1
}
 800584c:	4618      	mov	r0, r3
 800584e:	3714      	adds	r7, #20
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	20000a84 	.word	0x20000a84
 800585c:	20000a94 	.word	0x20000a94
 8005860:	20000aa4 	.word	0x20000aa4
 8005864:	20000ab4 	.word	0x20000ab4
 8005868:	20000ac4 	.word	0x20000ac4

0800586c <network_configure_weights>:


AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 800586c:	b480      	push	{r7}
 800586e:	b085      	sub	sp, #20
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
 8005874:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 8005876:	683b      	ldr	r3, [r7, #0]
 8005878:	691b      	ldr	r3, [r3, #16]
 800587a:	60fb      	str	r3, [r7, #12]
  AI_UNUSED(net_ctx)

  {
    /* Updating weights (byte) offsets */
    
    input_layer_weights_array.format |= AI_FMT_FLAG_CONST;
 800587c:	4b25      	ldr	r3, [pc, #148]	; (8005914 <network_configure_weights+0xa8>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005884:	4a23      	ldr	r2, [pc, #140]	; (8005914 <network_configure_weights+0xa8>)
 8005886:	6013      	str	r3, [r2, #0]
    input_layer_weights_array.data = AI_PTR(weights + 0);
 8005888:	4a22      	ldr	r2, [pc, #136]	; (8005914 <network_configure_weights+0xa8>)
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	6093      	str	r3, [r2, #8]
    input_layer_weights_array.data_start = AI_PTR(weights + 0);
 800588e:	4a21      	ldr	r2, [pc, #132]	; (8005914 <network_configure_weights+0xa8>)
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	60d3      	str	r3, [r2, #12]
    input_layer_bias_array.format |= AI_FMT_FLAG_CONST;
 8005894:	4b20      	ldr	r3, [pc, #128]	; (8005918 <network_configure_weights+0xac>)
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800589c:	4a1e      	ldr	r2, [pc, #120]	; (8005918 <network_configure_weights+0xac>)
 800589e:	6013      	str	r3, [r2, #0]
    input_layer_bias_array.data = AI_PTR(weights + 307200);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 80058a6:	4a1c      	ldr	r2, [pc, #112]	; (8005918 <network_configure_weights+0xac>)
 80058a8:	6093      	str	r3, [r2, #8]
    input_layer_bias_array.data_start = AI_PTR(weights + 307200);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 80058b0:	4a19      	ldr	r2, [pc, #100]	; (8005918 <network_configure_weights+0xac>)
 80058b2:	60d3      	str	r3, [r2, #12]
    hidden1_weights_array.format |= AI_FMT_FLAG_CONST;
 80058b4:	4b19      	ldr	r3, [pc, #100]	; (800591c <network_configure_weights+0xb0>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058bc:	4a17      	ldr	r2, [pc, #92]	; (800591c <network_configure_weights+0xb0>)
 80058be:	6013      	str	r3, [r2, #0]
    hidden1_weights_array.data = AI_PTR(weights + 307712);
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 80058c6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80058ca:	4a14      	ldr	r2, [pc, #80]	; (800591c <network_configure_weights+0xb0>)
 80058cc:	6093      	str	r3, [r2, #8]
    hidden1_weights_array.data_start = AI_PTR(weights + 307712);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f503 2396 	add.w	r3, r3, #307200	; 0x4b000
 80058d4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80058d8:	4a10      	ldr	r2, [pc, #64]	; (800591c <network_configure_weights+0xb0>)
 80058da:	60d3      	str	r3, [r2, #12]
    hidden1_bias_array.format |= AI_FMT_FLAG_CONST;
 80058dc:	4b10      	ldr	r3, [pc, #64]	; (8005920 <network_configure_weights+0xb4>)
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80058e4:	4a0e      	ldr	r2, [pc, #56]	; (8005920 <network_configure_weights+0xb4>)
 80058e6:	6013      	str	r3, [r2, #0]
    hidden1_bias_array.data = AI_PTR(weights + 373248);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f503 23b6 	add.w	r3, r3, #372736	; 0x5b000
 80058ee:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80058f2:	4a0b      	ldr	r2, [pc, #44]	; (8005920 <network_configure_weights+0xb4>)
 80058f4:	6093      	str	r3, [r2, #8]
    hidden1_bias_array.data_start = AI_PTR(weights + 373248);
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	f503 23b6 	add.w	r3, r3, #372736	; 0x5b000
 80058fc:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8005900:	4a07      	ldr	r2, [pc, #28]	; (8005920 <network_configure_weights+0xb4>)
 8005902:	60d3      	str	r3, [r2, #12]
  }

  return true;
 8005904:	2301      	movs	r3, #1
}
 8005906:	4618      	mov	r0, r3
 8005908:	3714      	adds	r7, #20
 800590a:	46bd      	mov	sp, r7
 800590c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005910:	4770      	bx	lr
 8005912:	bf00      	nop
 8005914:	20000ad4 	.word	0x20000ad4
 8005918:	20000ae4 	.word	0x20000ae4
 800591c:	20000af4 	.word	0x20000af4
 8005920:	20000b04 	.word	0x20000b04

08005924 <ai_network_get_info>:
/**  PUBLIC APIs SECTION  *****************************************************/

AI_API_ENTRY
ai_bool ai_network_get_info(
  ai_handle network, ai_network_report* report)
{
 8005924:	b580      	push	{r7, lr}
 8005926:	b0a0      	sub	sp, #128	; 0x80
 8005928:	af00      	add	r7, sp, #0
 800592a:	6078      	str	r0, [r7, #4]
 800592c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_ACQUIRE_CTX(network);
 800592e:	6878      	ldr	r0, [r7, #4]
 8005930:	f000 f9f8 	bl	8005d24 <ai_platform_context_acquire>
 8005934:	67f8      	str	r0, [r7, #124]	; 0x7c

  if ( report && net_ctx )
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d041      	beq.n	80059c0 <ai_network_get_info+0x9c>
 800593c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800593e:	2b00      	cmp	r3, #0
 8005940:	d03e      	beq.n	80059c0 <ai_network_get_info+0x9c>
  {
    ai_network_report r = {
 8005942:	f107 0308 	add.w	r3, r7, #8
 8005946:	2274      	movs	r2, #116	; 0x74
 8005948:	2100      	movs	r1, #0
 800594a:	4618      	mov	r0, r3
 800594c:	f001 fcfa 	bl	8007344 <memset>
 8005950:	4b1e      	ldr	r3, [pc, #120]	; (80059cc <ai_network_get_info+0xa8>)
 8005952:	60bb      	str	r3, [r7, #8]
 8005954:	4b1e      	ldr	r3, [pc, #120]	; (80059d0 <ai_network_get_info+0xac>)
 8005956:	60fb      	str	r3, [r7, #12]
 8005958:	4b1e      	ldr	r3, [pc, #120]	; (80059d4 <ai_network_get_info+0xb0>)
 800595a:	613b      	str	r3, [r7, #16]
 800595c:	4b1e      	ldr	r3, [pc, #120]	; (80059d8 <ai_network_get_info+0xb4>)
 800595e:	617b      	str	r3, [r7, #20]
      .model_signature   = AI_NETWORK_MODEL_SIGNATURE,
      .model_datetime    = AI_TOOLS_DATE_TIME,
      
      .compile_datetime  = AI_TOOLS_COMPILE_TIME,
      
      .runtime_revision  = ai_platform_runtime_get_revision(),
 8005960:	f000 f934 	bl	8005bcc <ai_platform_runtime_get_revision>
 8005964:	4603      	mov	r3, r0
    ai_network_report r = {
 8005966:	61bb      	str	r3, [r7, #24]
      .runtime_version   = ai_platform_runtime_get_version(),
 8005968:	f000 f952 	bl	8005c10 <ai_platform_runtime_get_version>
 800596c:	4603      	mov	r3, r0
 800596e:	61fb      	str	r3, [r7, #28]
    ai_network_report r = {
 8005970:	4b1a      	ldr	r3, [pc, #104]	; (80059dc <ai_network_get_info+0xb8>)
 8005972:	623b      	str	r3, [r7, #32]
 8005974:	2306      	movs	r3, #6
 8005976:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
      .tool_revision     = AI_TOOLS_REVISION_ID,
      .tool_version      = {AI_TOOLS_VERSION_MAJOR, AI_TOOLS_VERSION_MINOR,
                            AI_TOOLS_VERSION_MICRO, 0x0},
      .tool_api_version  = AI_STRUCT_INIT,

      .api_version            = ai_platform_api_get_version(),
 800597a:	f000 f96b 	bl	8005c54 <ai_platform_api_get_version>
 800597e:	4603      	mov	r3, r0
 8005980:	62fb      	str	r3, [r7, #44]	; 0x2c
      .interface_api_version  = ai_platform_interface_api_get_version(),
 8005982:	f000 f99b 	bl	8005cbc <ai_platform_interface_api_get_version>
 8005986:	4603      	mov	r3, r0
 8005988:	633b      	str	r3, [r7, #48]	; 0x30
    ai_network_report r = {
 800598a:	f44f 33b7 	mov.w	r3, #93696	; 0x16e00
 800598e:	637b      	str	r3, [r7, #52]	; 0x34
      .params            = AI_STRUCT_INIT,
      .n_nodes           = 0,
      .signature         = 0x0,
    };

    if (!ai_platform_api_get_network_report(network, &r)) return false;
 8005990:	f107 0308 	add.w	r3, r7, #8
 8005994:	4619      	mov	r1, r3
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f000 fa20 	bl	8005ddc <ai_platform_api_get_network_report>
 800599c:	4603      	mov	r3, r0
 800599e:	f083 0301 	eor.w	r3, r3, #1
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <ai_network_get_info+0x88>
 80059a8:	2300      	movs	r3, #0
 80059aa:	e00a      	b.n	80059c2 <ai_network_get_info+0x9e>

    *report = r;
 80059ac:	683b      	ldr	r3, [r7, #0]
 80059ae:	4618      	mov	r0, r3
 80059b0:	f107 0308 	add.w	r3, r7, #8
 80059b4:	2274      	movs	r2, #116	; 0x74
 80059b6:	4619      	mov	r1, r3
 80059b8:	f001 fcb6 	bl	8007328 <memcpy>
    return true;
 80059bc:	2301      	movs	r3, #1
 80059be:	e000      	b.n	80059c2 <ai_network_get_info+0x9e>
  }

  return false;
 80059c0:	2300      	movs	r3, #0
}
 80059c2:	4618      	mov	r0, r3
 80059c4:	3780      	adds	r7, #128	; 0x80
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd80      	pop	{r7, pc}
 80059ca:	bf00      	nop
 80059cc:	0800ab70 	.word	0x0800ab70
 80059d0:	0800ab78 	.word	0x0800ab78
 80059d4:	0800ab9c 	.word	0x0800ab9c
 80059d8:	0800abb8 	.word	0x0800abb8
 80059dc:	0800abd0 	.word	0x0800abd0

080059e0 <ai_network_get_error>:

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f9c5 	bl	8005d78 <ai_platform_network_get_error>
 80059ee:	4603      	mov	r3, r0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3708      	adds	r7, #8
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80059f8:	b580      	push	{r7, lr}
 80059fa:	b084      	sub	sp, #16
 80059fc:	af02      	add	r7, sp, #8
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8005a02:	2300      	movs	r3, #0
 8005a04:	9301      	str	r3, [sp, #4]
 8005a06:	2304      	movs	r3, #4
 8005a08:	9300      	str	r3, [sp, #0]
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	4a04      	ldr	r2, [pc, #16]	; (8005a20 <ai_network_create+0x28>)
 8005a0e:	6839      	ldr	r1, [r7, #0]
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 fad9 	bl	8005fc8 <ai_platform_network_create>
 8005a16:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8005a18:	4618      	mov	r0, r3
 8005a1a:	3708      	adds	r7, #8
 8005a1c:	46bd      	mov	sp, r7
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	20000a20 	.word	0x20000a20

08005a24 <ai_network_destroy>:

AI_API_ENTRY
ai_handle ai_network_destroy(ai_handle network)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b082      	sub	sp, #8
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_destroy(network);
 8005a2c:	6878      	ldr	r0, [r7, #4]
 8005a2e:	f000 fb3d 	bl	80060ac <ai_platform_network_destroy>
 8005a32:	4603      	mov	r3, r0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3708      	adds	r7, #8
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <ai_network_init>:

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
 8005a44:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8005a46:	6839      	ldr	r1, [r7, #0]
 8005a48:	6878      	ldr	r0, [r7, #4]
 8005a4a:	f000 fb61 	bl	8006110 <ai_platform_network_init>
 8005a4e:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d101      	bne.n	8005a5a <ai_network_init+0x1e>
 8005a56:	2300      	movs	r3, #0
 8005a58:	e02b      	b.n	8005ab2 <ai_network_init+0x76>

  ai_bool ok = true;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, &params->params);
 8005a5e:	683b      	ldr	r3, [r7, #0]
 8005a60:	4619      	mov	r1, r3
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f7ff ff02 	bl	800586c <network_configure_weights>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	7afb      	ldrb	r3, [r7, #11]
 8005a6e:	4013      	ands	r3, r2
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	bf14      	ite	ne
 8005a74:	2301      	movne	r3, #1
 8005a76:	2300      	moveq	r3, #0
 8005a78:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, &params->activations);
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	3318      	adds	r3, #24
 8005a7e:	4619      	mov	r1, r3
 8005a80:	68f8      	ldr	r0, [r7, #12]
 8005a82:	f7ff feb5 	bl	80057f0 <network_configure_activations>
 8005a86:	4603      	mov	r3, r0
 8005a88:	461a      	mov	r2, r3
 8005a8a:	7afb      	ldrb	r3, [r7, #11]
 8005a8c:	4013      	ands	r3, r2
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	bf14      	ite	ne
 8005a92:	2301      	movne	r3, #1
 8005a94:	2300      	moveq	r3, #0
 8005a96:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8005a98:	6878      	ldr	r0, [r7, #4]
 8005a9a:	f000 fbab 	bl	80061f4 <ai_platform_network_post_init>
 8005a9e:	4603      	mov	r3, r0
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	7afb      	ldrb	r3, [r7, #11]
 8005aa4:	4013      	ands	r3, r2
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	bf14      	ite	ne
 8005aaa:	2301      	movne	r3, #1
 8005aac:	2300      	moveq	r3, #0
 8005aae:	72fb      	strb	r3, [r7, #11]

  return ok;
 8005ab0:	7afb      	ldrb	r3, [r7, #11]
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}

08005aba <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8005aba:	b580      	push	{r7, lr}
 8005abc:	b084      	sub	sp, #16
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	60f8      	str	r0, [r7, #12]
 8005ac2:	60b9      	str	r1, [r7, #8]
 8005ac4:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	68b9      	ldr	r1, [r7, #8]
 8005aca:	68f8      	ldr	r0, [r7, #12]
 8005acc:	f000 fbde 	bl	800628c <ai_platform_network_process>
 8005ad0:	4603      	mov	r3, r0
}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	3710      	adds	r7, #16
 8005ad6:	46bd      	mov	sp, r7
 8005ad8:	bd80      	pop	{r7, pc}
	...

08005adc <ai_network_data_weights_get>:
*/

#include "network_data.h"

ai_handle ai_network_data_weights_get(void)
{
 8005adc:	b480      	push	{r7}
 8005ade:	af00      	add	r7, sp, #0
    0x87, 0xbb, 0xce, 0x35, 0x0d, 0xbc, 0x0f, 0x8a, 0x4e, 0x3b,
    0xc5, 0x2a, 0xe4, 0x3b, 0x8d, 0xcc, 0x7a, 0xbb, 0x97, 0x90,
    0x25, 0xbc, 0x11, 0x2e, 0x42, 0x3b, 0x49, 0x0b, 0x4d, 0xba,
    0x59, 0x09, 0x9b, 0xbb, 0xef, 0xb7, 0x8c, 0x3b, 0x0e, 0x67,
    0x90, 0xbc, 0x24, 0x06, 0xab, 0x3a, 0x10, 0xe4, 0x17, 0xbc  };
  return AI_HANDLE_PTR(s_network_weights);
 8005ae0:	4b02      	ldr	r3, [pc, #8]	; (8005aec <ai_network_data_weights_get+0x10>)
}
 8005ae2:	4618      	mov	r0, r3
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aea:	4770      	bx	lr
 8005aec:	0800ac20 	.word	0x0800ac20

08005af0 <_ai_platform_get_io_buffers_info>:
 8005af0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af4:	2400      	movs	r4, #0
 8005af6:	b083      	sub	sp, #12
 8005af8:	4606      	mov	r6, r0
 8005afa:	4688      	mov	r8, r1
 8005afc:	46a3      	mov	fp, r4
 8005afe:	f04f 0a18 	mov.w	sl, #24
 8005b02:	f04f 0901 	mov.w	r9, #1
 8005b06:	b2a0      	uxth	r0, r4
 8005b08:	b936      	cbnz	r6, 8005b18 <_ai_platform_get_io_buffers_info+0x28>
 8005b0a:	2800      	cmp	r0, #0
 8005b0c:	d03b      	beq.n	8005b86 <_ai_platform_get_io_buffers_info+0x96>
 8005b0e:	68b3      	ldr	r3, [r6, #8]
 8005b10:	685b      	ldr	r3, [r3, #4]
 8005b12:	f8c8 3000 	str.w	r3, [r8]
 8005b16:	e036      	b.n	8005b86 <_ai_platform_get_io_buffers_info+0x96>
 8005b18:	8833      	ldrh	r3, [r6, #0]
 8005b1a:	429c      	cmp	r4, r3
 8005b1c:	d2f5      	bcs.n	8005b0a <_ai_platform_get_io_buffers_info+0x1a>
 8005b1e:	6873      	ldr	r3, [r6, #4]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d0f2      	beq.n	8005b0a <_ai_platform_get_io_buffers_info+0x1a>
 8005b24:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
 8005b28:	2d00      	cmp	r5, #0
 8005b2a:	d0ee      	beq.n	8005b0a <_ai_platform_get_io_buffers_info+0x1a>
 8005b2c:	68b3      	ldr	r3, [r6, #8]
 8005b2e:	69aa      	ldr	r2, [r5, #24]
 8005b30:	6859      	ldr	r1, [r3, #4]
 8005b32:	6810      	ldr	r0, [r2, #0]
 8005b34:	689f      	ldr	r7, [r3, #8]
 8005b36:	9101      	str	r1, [sp, #4]
 8005b38:	f001 fb46 	bl	80071c8 <ai_array_to_buffer_fmt>
 8005b3c:	9901      	ldr	r1, [sp, #4]
 8005b3e:	fb0a f304 	mul.w	r3, sl, r4
 8005b42:	18ca      	adds	r2, r1, r3
 8005b44:	50c8      	str	r0, [r1, r3]
 8005b46:	f8a2 9004 	strh.w	r9, [r2, #4]
 8005b4a:	68eb      	ldr	r3, [r5, #12]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	80d3      	strh	r3, [r2, #6]
 8005b50:	68eb      	ldr	r3, [r5, #12]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	8113      	strh	r3, [r2, #8]
 8005b56:	68eb      	ldr	r3, [r5, #12]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	60d3      	str	r3, [r2, #12]
 8005b5c:	69ab      	ldr	r3, [r5, #24]
 8005b5e:	00e1      	lsls	r1, r4, #3
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	6113      	str	r3, [r2, #16]
 8005b64:	1878      	adds	r0, r7, r1
 8005b66:	b150      	cbz	r0, 8005b7e <_ai_platform_get_io_buffers_info+0x8e>
 8005b68:	f847 b034 	str.w	fp, [r7, r4, lsl #3]
 8005b6c:	682b      	ldr	r3, [r5, #0]
 8005b6e:	6043      	str	r3, [r0, #4]
 8005b70:	b11b      	cbz	r3, 8005b7a <_ai_platform_get_io_buffers_info+0x8a>
 8005b72:	885b      	ldrh	r3, [r3, #2]
 8005b74:	3300      	adds	r3, #0
 8005b76:	bf18      	it	ne
 8005b78:	2301      	movne	r3, #1
 8005b7a:	507b      	str	r3, [r7, r1]
 8005b7c:	b903      	cbnz	r3, 8005b80 <_ai_platform_get_io_buffers_info+0x90>
 8005b7e:	2000      	movs	r0, #0
 8005b80:	6150      	str	r0, [r2, #20]
 8005b82:	3401      	adds	r4, #1
 8005b84:	e7bf      	b.n	8005b06 <_ai_platform_get_io_buffers_info+0x16>
 8005b86:	b003      	add	sp, #12
 8005b88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005b8c <_platform_network_state_setup.isra.1>:
 8005b8c:	b430      	push	{r4, r5}
 8005b8e:	68dd      	ldr	r5, [r3, #12]
 8005b90:	695c      	ldr	r4, [r3, #20]
 8005b92:	68ed      	ldr	r5, [r5, #12]
 8005b94:	68e4      	ldr	r4, [r4, #12]
 8005b96:	fb04 f405 	mul.w	r4, r4, r5
 8005b9a:	6084      	str	r4, [r0, #8]
 8005b9c:	8809      	ldrh	r1, [r1, #0]
 8005b9e:	fb04 f401 	mul.w	r4, r4, r1
 8005ba2:	60c4      	str	r4, [r0, #12]
 8005ba4:	6811      	ldr	r1, [r2, #0]
 8005ba6:	6041      	str	r1, [r0, #4]
 8005ba8:	6812      	ldr	r2, [r2, #0]
 8005baa:	4414      	add	r4, r2
 8005bac:	6004      	str	r4, [r0, #0]
 8005bae:	699a      	ldr	r2, [r3, #24]
 8005bb0:	6814      	ldr	r4, [r2, #0]
 8005bb2:	00a4      	lsls	r4, r4, #2
 8005bb4:	d407      	bmi.n	8005bc6 <_platform_network_state_setup.isra.1+0x3a>
 8005bb6:	e9d2 4502 	ldrd	r4, r5, [r2, #8]
 8005bba:	1b64      	subs	r4, r4, r5
 8005bbc:	4421      	add	r1, r4
 8005bbe:	6091      	str	r1, [r2, #8]
 8005bc0:	699b      	ldr	r3, [r3, #24]
 8005bc2:	6842      	ldr	r2, [r0, #4]
 8005bc4:	60da      	str	r2, [r3, #12]
 8005bc6:	bc30      	pop	{r4, r5}
 8005bc8:	4770      	bx	lr
	...

08005bcc <ai_platform_runtime_get_revision>:
 8005bcc:	490a      	ldr	r1, [pc, #40]	; (8005bf8 <ai_platform_runtime_get_revision+0x2c>)
 8005bce:	4a0b      	ldr	r2, [pc, #44]	; (8005bfc <ai_platform_runtime_get_revision+0x30>)
 8005bd0:	680b      	ldr	r3, [r1, #0]
 8005bd2:	2001      	movs	r0, #1
 8005bd4:	f023 0301 	bic.w	r3, r3, #1
 8005bd8:	600b      	str	r3, [r1, #0]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	6010      	str	r0, [r2, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	2a00      	cmp	r2, #0
 8005be2:	d1fc      	bne.n	8005bde <ai_platform_runtime_get_revision+0x12>
 8005be4:	4b06      	ldr	r3, [pc, #24]	; (8005c00 <ai_platform_runtime_get_revision+0x34>)
 8005be6:	4a07      	ldr	r2, [pc, #28]	; (8005c04 <ai_platform_runtime_get_revision+0x38>)
 8005be8:	601a      	str	r2, [r3, #0]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	4b06      	ldr	r3, [pc, #24]	; (8005c08 <ai_platform_runtime_get_revision+0x3c>)
 8005bee:	429a      	cmp	r2, r3
 8005bf0:	d000      	beq.n	8005bf4 <ai_platform_runtime_get_revision+0x28>
 8005bf2:	e7fe      	b.n	8005bf2 <ai_platform_runtime_get_revision+0x26>
 8005bf4:	4805      	ldr	r0, [pc, #20]	; (8005c0c <ai_platform_runtime_get_revision+0x40>)
 8005bf6:	4770      	bx	lr
 8005bf8:	e0002000 	.word	0xe0002000
 8005bfc:	40023008 	.word	0x40023008
 8005c00:	40023000 	.word	0x40023000
 8005c04:	f407a5c2 	.word	0xf407a5c2
 8005c08:	b5e8b5cd 	.word	0xb5e8b5cd
 8005c0c:	08066020 	.word	0x08066020

08005c10 <ai_platform_runtime_get_version>:
 8005c10:	490b      	ldr	r1, [pc, #44]	; (8005c40 <ai_platform_runtime_get_version+0x30>)
 8005c12:	4a0c      	ldr	r2, [pc, #48]	; (8005c44 <ai_platform_runtime_get_version+0x34>)
 8005c14:	680b      	ldr	r3, [r1, #0]
 8005c16:	2001      	movs	r0, #1
 8005c18:	f023 0301 	bic.w	r3, r3, #1
 8005c1c:	600b      	str	r3, [r1, #0]
 8005c1e:	b082      	sub	sp, #8
 8005c20:	4613      	mov	r3, r2
 8005c22:	6010      	str	r0, [r2, #0]
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	2a00      	cmp	r2, #0
 8005c28:	d1fc      	bne.n	8005c24 <ai_platform_runtime_get_version+0x14>
 8005c2a:	4b07      	ldr	r3, [pc, #28]	; (8005c48 <ai_platform_runtime_get_version+0x38>)
 8005c2c:	4a07      	ldr	r2, [pc, #28]	; (8005c4c <ai_platform_runtime_get_version+0x3c>)
 8005c2e:	601a      	str	r2, [r3, #0]
 8005c30:	681a      	ldr	r2, [r3, #0]
 8005c32:	4b07      	ldr	r3, [pc, #28]	; (8005c50 <ai_platform_runtime_get_version+0x40>)
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d000      	beq.n	8005c3a <ai_platform_runtime_get_version+0x2a>
 8005c38:	e7fe      	b.n	8005c38 <ai_platform_runtime_get_version+0x28>
 8005c3a:	2006      	movs	r0, #6
 8005c3c:	b002      	add	sp, #8
 8005c3e:	4770      	bx	lr
 8005c40:	e0002000 	.word	0xe0002000
 8005c44:	40023008 	.word	0x40023008
 8005c48:	40023000 	.word	0x40023000
 8005c4c:	f407a5c2 	.word	0xf407a5c2
 8005c50:	b5e8b5cd 	.word	0xb5e8b5cd

08005c54 <ai_platform_api_get_version>:
 8005c54:	4913      	ldr	r1, [pc, #76]	; (8005ca4 <ai_platform_api_get_version+0x50>)
 8005c56:	4a14      	ldr	r2, [pc, #80]	; (8005ca8 <ai_platform_api_get_version+0x54>)
 8005c58:	680b      	ldr	r3, [r1, #0]
 8005c5a:	2001      	movs	r0, #1
 8005c5c:	f023 0301 	bic.w	r3, r3, #1
 8005c60:	600b      	str	r3, [r1, #0]
 8005c62:	b082      	sub	sp, #8
 8005c64:	4613      	mov	r3, r2
 8005c66:	6010      	str	r0, [r2, #0]
 8005c68:	6818      	ldr	r0, [r3, #0]
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	d1fc      	bne.n	8005c68 <ai_platform_api_get_version+0x14>
 8005c6e:	4b0f      	ldr	r3, [pc, #60]	; (8005cac <ai_platform_api_get_version+0x58>)
 8005c70:	4a0f      	ldr	r2, [pc, #60]	; (8005cb0 <ai_platform_api_get_version+0x5c>)
 8005c72:	601a      	str	r2, [r3, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	4b0f      	ldr	r3, [pc, #60]	; (8005cb4 <ai_platform_api_get_version+0x60>)
 8005c78:	429a      	cmp	r2, r3
 8005c7a:	d000      	beq.n	8005c7e <ai_platform_api_get_version+0x2a>
 8005c7c:	e7fe      	b.n	8005c7c <ai_platform_api_get_version+0x28>
 8005c7e:	4b0e      	ldr	r3, [pc, #56]	; (8005cb8 <ai_platform_api_get_version+0x64>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	b2da      	uxtb	r2, r3
 8005c84:	f362 0007 	bfi	r0, r2, #0, #8
 8005c88:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8005c8c:	f362 200f 	bfi	r0, r2, #8, #8
 8005c90:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8005c94:	f362 4017 	bfi	r0, r2, #16, #8
 8005c98:	0e1b      	lsrs	r3, r3, #24
 8005c9a:	f363 601f 	bfi	r0, r3, #24, #8
 8005c9e:	b002      	add	sp, #8
 8005ca0:	4770      	bx	lr
 8005ca2:	bf00      	nop
 8005ca4:	e0002000 	.word	0xe0002000
 8005ca8:	40023008 	.word	0x40023008
 8005cac:	40023000 	.word	0x40023000
 8005cb0:	f407a5c2 	.word	0xf407a5c2
 8005cb4:	b5e8b5cd 	.word	0xb5e8b5cd
 8005cb8:	08066024 	.word	0x08066024

08005cbc <ai_platform_interface_api_get_version>:
 8005cbc:	4913      	ldr	r1, [pc, #76]	; (8005d0c <ai_platform_interface_api_get_version+0x50>)
 8005cbe:	4a14      	ldr	r2, [pc, #80]	; (8005d10 <ai_platform_interface_api_get_version+0x54>)
 8005cc0:	680b      	ldr	r3, [r1, #0]
 8005cc2:	2001      	movs	r0, #1
 8005cc4:	f023 0301 	bic.w	r3, r3, #1
 8005cc8:	600b      	str	r3, [r1, #0]
 8005cca:	b082      	sub	sp, #8
 8005ccc:	4613      	mov	r3, r2
 8005cce:	6010      	str	r0, [r2, #0]
 8005cd0:	6818      	ldr	r0, [r3, #0]
 8005cd2:	2800      	cmp	r0, #0
 8005cd4:	d1fc      	bne.n	8005cd0 <ai_platform_interface_api_get_version+0x14>
 8005cd6:	4b0f      	ldr	r3, [pc, #60]	; (8005d14 <ai_platform_interface_api_get_version+0x58>)
 8005cd8:	4a0f      	ldr	r2, [pc, #60]	; (8005d18 <ai_platform_interface_api_get_version+0x5c>)
 8005cda:	601a      	str	r2, [r3, #0]
 8005cdc:	681a      	ldr	r2, [r3, #0]
 8005cde:	4b0f      	ldr	r3, [pc, #60]	; (8005d1c <ai_platform_interface_api_get_version+0x60>)
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d000      	beq.n	8005ce6 <ai_platform_interface_api_get_version+0x2a>
 8005ce4:	e7fe      	b.n	8005ce4 <ai_platform_interface_api_get_version+0x28>
 8005ce6:	4b0e      	ldr	r3, [pc, #56]	; (8005d20 <ai_platform_interface_api_get_version+0x64>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	b2da      	uxtb	r2, r3
 8005cec:	f362 0007 	bfi	r0, r2, #0, #8
 8005cf0:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8005cf4:	f362 200f 	bfi	r0, r2, #8, #8
 8005cf8:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8005cfc:	f362 4017 	bfi	r0, r2, #16, #8
 8005d00:	0e1b      	lsrs	r3, r3, #24
 8005d02:	f363 601f 	bfi	r0, r3, #24, #8
 8005d06:	b002      	add	sp, #8
 8005d08:	4770      	bx	lr
 8005d0a:	bf00      	nop
 8005d0c:	e0002000 	.word	0xe0002000
 8005d10:	40023008 	.word	0x40023008
 8005d14:	40023000 	.word	0x40023000
 8005d18:	f407a5c2 	.word	0xf407a5c2
 8005d1c:	b5e8b5cd 	.word	0xb5e8b5cd
 8005d20:	08066028 	.word	0x08066028

08005d24 <ai_platform_context_acquire>:
 8005d24:	b410      	push	{r4}
 8005d26:	b120      	cbz	r0, 8005d32 <ai_platform_context_acquire+0xe>
 8005d28:	4b0d      	ldr	r3, [pc, #52]	; (8005d60 <ai_platform_context_acquire+0x3c>)
 8005d2a:	6802      	ldr	r2, [r0, #0]
 8005d2c:	429a      	cmp	r2, r3
 8005d2e:	bf18      	it	ne
 8005d30:	2000      	movne	r0, #0
 8005d32:	490c      	ldr	r1, [pc, #48]	; (8005d64 <ai_platform_context_acquire+0x40>)
 8005d34:	4a0c      	ldr	r2, [pc, #48]	; (8005d68 <ai_platform_context_acquire+0x44>)
 8005d36:	680b      	ldr	r3, [r1, #0]
 8005d38:	2401      	movs	r4, #1
 8005d3a:	f023 0301 	bic.w	r3, r3, #1
 8005d3e:	600b      	str	r3, [r1, #0]
 8005d40:	4613      	mov	r3, r2
 8005d42:	6014      	str	r4, [r2, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	2a00      	cmp	r2, #0
 8005d48:	d1fc      	bne.n	8005d44 <ai_platform_context_acquire+0x20>
 8005d4a:	4b08      	ldr	r3, [pc, #32]	; (8005d6c <ai_platform_context_acquire+0x48>)
 8005d4c:	4a08      	ldr	r2, [pc, #32]	; (8005d70 <ai_platform_context_acquire+0x4c>)
 8005d4e:	601a      	str	r2, [r3, #0]
 8005d50:	681a      	ldr	r2, [r3, #0]
 8005d52:	4b08      	ldr	r3, [pc, #32]	; (8005d74 <ai_platform_context_acquire+0x50>)
 8005d54:	429a      	cmp	r2, r3
 8005d56:	d000      	beq.n	8005d5a <ai_platform_context_acquire+0x36>
 8005d58:	e7fe      	b.n	8005d58 <ai_platform_context_acquire+0x34>
 8005d5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	a1c00100 	.word	0xa1c00100
 8005d64:	e0002000 	.word	0xe0002000
 8005d68:	40023008 	.word	0x40023008
 8005d6c:	40023000 	.word	0x40023000
 8005d70:	f407a5c2 	.word	0xf407a5c2
 8005d74:	b5e8b5cd 	.word	0xb5e8b5cd

08005d78 <ai_platform_network_get_error>:
 8005d78:	b410      	push	{r4}
 8005d7a:	b120      	cbz	r0, 8005d86 <ai_platform_network_get_error+0xe>
 8005d7c:	4b11      	ldr	r3, [pc, #68]	; (8005dc4 <ai_platform_network_get_error+0x4c>)
 8005d7e:	6802      	ldr	r2, [r0, #0]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	bf18      	it	ne
 8005d84:	2000      	movne	r0, #0
 8005d86:	4910      	ldr	r1, [pc, #64]	; (8005dc8 <ai_platform_network_get_error+0x50>)
 8005d88:	4a10      	ldr	r2, [pc, #64]	; (8005dcc <ai_platform_network_get_error+0x54>)
 8005d8a:	680b      	ldr	r3, [r1, #0]
 8005d8c:	2401      	movs	r4, #1
 8005d8e:	f023 0301 	bic.w	r3, r3, #1
 8005d92:	600b      	str	r3, [r1, #0]
 8005d94:	4613      	mov	r3, r2
 8005d96:	6014      	str	r4, [r2, #0]
 8005d98:	681a      	ldr	r2, [r3, #0]
 8005d9a:	2a00      	cmp	r2, #0
 8005d9c:	d1fc      	bne.n	8005d98 <ai_platform_network_get_error+0x20>
 8005d9e:	4b0c      	ldr	r3, [pc, #48]	; (8005dd0 <ai_platform_network_get_error+0x58>)
 8005da0:	4a0c      	ldr	r2, [pc, #48]	; (8005dd4 <ai_platform_network_get_error+0x5c>)
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	681a      	ldr	r2, [r3, #0]
 8005da6:	4b0c      	ldr	r3, [pc, #48]	; (8005dd8 <ai_platform_network_get_error+0x60>)
 8005da8:	429a      	cmp	r2, r3
 8005daa:	d000      	beq.n	8005dae <ai_platform_network_get_error+0x36>
 8005dac:	e7fe      	b.n	8005dac <ai_platform_network_get_error+0x34>
 8005dae:	b120      	cbz	r0, 8005dba <ai_platform_network_get_error+0x42>
 8005db0:	3010      	adds	r0, #16
 8005db2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005db6:	f000 bc75 	b.w	80066a4 <core_get_error>
 8005dba:	f241 0010 	movw	r0, #4112	; 0x1010
 8005dbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005dc2:	4770      	bx	lr
 8005dc4:	a1c00100 	.word	0xa1c00100
 8005dc8:	e0002000 	.word	0xe0002000
 8005dcc:	40023008 	.word	0x40023008
 8005dd0:	40023000 	.word	0x40023000
 8005dd4:	f407a5c2 	.word	0xf407a5c2
 8005dd8:	b5e8b5cd 	.word	0xb5e8b5cd

08005ddc <ai_platform_api_get_network_report>:
 8005ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005dde:	460c      	mov	r4, r1
 8005de0:	4605      	mov	r5, r0
 8005de2:	b120      	cbz	r0, 8005dee <ai_platform_api_get_network_report+0x12>
 8005de4:	4b71      	ldr	r3, [pc, #452]	; (8005fac <ai_platform_api_get_network_report+0x1d0>)
 8005de6:	6802      	ldr	r2, [r0, #0]
 8005de8:	429a      	cmp	r2, r3
 8005dea:	bf18      	it	ne
 8005dec:	2500      	movne	r5, #0
 8005dee:	4970      	ldr	r1, [pc, #448]	; (8005fb0 <ai_platform_api_get_network_report+0x1d4>)
 8005df0:	4a70      	ldr	r2, [pc, #448]	; (8005fb4 <ai_platform_api_get_network_report+0x1d8>)
 8005df2:	680b      	ldr	r3, [r1, #0]
 8005df4:	2001      	movs	r0, #1
 8005df6:	f023 0301 	bic.w	r3, r3, #1
 8005dfa:	600b      	str	r3, [r1, #0]
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	6010      	str	r0, [r2, #0]
 8005e00:	680b      	ldr	r3, [r1, #0]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d1fc      	bne.n	8005e00 <ai_platform_api_get_network_report+0x24>
 8005e06:	4a6c      	ldr	r2, [pc, #432]	; (8005fb8 <ai_platform_api_get_network_report+0x1dc>)
 8005e08:	496c      	ldr	r1, [pc, #432]	; (8005fbc <ai_platform_api_get_network_report+0x1e0>)
 8005e0a:	6011      	str	r1, [r2, #0]
 8005e0c:	6811      	ldr	r1, [r2, #0]
 8005e0e:	4a6c      	ldr	r2, [pc, #432]	; (8005fc0 <ai_platform_api_get_network_report+0x1e4>)
 8005e10:	4291      	cmp	r1, r2
 8005e12:	d000      	beq.n	8005e16 <ai_platform_api_get_network_report+0x3a>
 8005e14:	e7fe      	b.n	8005e14 <ai_platform_api_get_network_report+0x38>
 8005e16:	2d00      	cmp	r5, #0
 8005e18:	d062      	beq.n	8005ee0 <ai_platform_api_get_network_report+0x104>
 8005e1a:	2c00      	cmp	r4, #0
 8005e1c:	d062      	beq.n	8005ee4 <ai_platform_api_get_network_report+0x108>
 8005e1e:	66e3      	str	r3, [r4, #108]	; 0x6c
 8005e20:	6d2a      	ldr	r2, [r5, #80]	; 0x50
 8005e22:	2a00      	cmp	r2, #0
 8005e24:	d056      	beq.n	8005ed4 <ai_platform_api_get_network_report+0xf8>
 8005e26:	2301      	movs	r3, #1
 8005e28:	66e3      	str	r3, [r4, #108]	; 0x6c
 8005e2a:	6913      	ldr	r3, [r2, #16]
 8005e2c:	429a      	cmp	r2, r3
 8005e2e:	d00c      	beq.n	8005e4a <ai_platform_api_get_network_report+0x6e>
 8005e30:	b15b      	cbz	r3, 8005e4a <ai_platform_api_get_network_report+0x6e>
 8005e32:	2202      	movs	r2, #2
 8005e34:	e003      	b.n	8005e3e <ai_platform_api_get_network_report+0x62>
 8005e36:	1c50      	adds	r0, r2, #1
 8005e38:	460b      	mov	r3, r1
 8005e3a:	b121      	cbz	r1, 8005e46 <ai_platform_api_get_network_report+0x6a>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	66e2      	str	r2, [r4, #108]	; 0x6c
 8005e40:	6919      	ldr	r1, [r3, #16]
 8005e42:	4299      	cmp	r1, r3
 8005e44:	d1f7      	bne.n	8005e36 <ai_platform_api_get_network_report+0x5a>
 8005e46:	2a00      	cmp	r2, #0
 8005e48:	d044      	beq.n	8005ed4 <ai_platform_api_get_network_report+0xf8>
 8005e4a:	f8b5 0048 	ldrh.w	r0, [r5, #72]	; 0x48
 8005e4e:	b100      	cbz	r0, 8005e52 <ai_platform_api_get_network_report+0x76>
 8005e50:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8005e52:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8005e56:	f7ff fe4b 	bl	8005af0 <_ai_platform_get_io_buffers_info>
 8005e5a:	4606      	mov	r6, r0
 8005e5c:	8620      	strh	r0, [r4, #48]	; 0x30
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	d05f      	beq.n	8005f22 <ai_platform_api_get_network_report+0x146>
 8005e62:	f8b5 3048 	ldrh.w	r3, [r5, #72]	; 0x48
 8005e66:	2b01      	cmp	r3, #1
 8005e68:	bf8a      	itet	hi
 8005e6a:	6ce8      	ldrhi	r0, [r5, #76]	; 0x4c
 8005e6c:	2000      	movls	r0, #0
 8005e6e:	300c      	addhi	r0, #12
 8005e70:	f104 0138 	add.w	r1, r4, #56	; 0x38
 8005e74:	f7ff fe3c 	bl	8005af0 <_ai_platform_get_io_buffers_info>
 8005e78:	4606      	mov	r6, r0
 8005e7a:	8660      	strh	r0, [r4, #50]	; 0x32
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	d048      	beq.n	8005f12 <ai_platform_api_get_network_report+0x136>
 8005e80:	686b      	ldr	r3, [r5, #4]
 8005e82:	6723      	str	r3, [r4, #112]	; 0x70
 8005e84:	f105 0730 	add.w	r7, r5, #48	; 0x30
 8005e88:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8005e8a:	f104 063c 	add.w	r6, r4, #60	; 0x3c
 8005e8e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005e90:	e897 0003 	ldmia.w	r7, {r0, r1}
 8005e94:	e886 0003 	stmia.w	r6, {r0, r1}
 8005e98:	f105 0718 	add.w	r7, r5, #24
 8005e9c:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8005e9e:	f104 0654 	add.w	r6, r4, #84	; 0x54
 8005ea2:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8005ea4:	e897 0003 	ldmia.w	r7, {r0, r1}
 8005ea8:	e886 0003 	stmia.w	r6, {r0, r1}
 8005eac:	4a40      	ldr	r2, [pc, #256]	; (8005fb0 <ai_platform_api_get_network_report+0x1d4>)
 8005eae:	4941      	ldr	r1, [pc, #260]	; (8005fb4 <ai_platform_api_get_network_report+0x1d8>)
 8005eb0:	6813      	ldr	r3, [r2, #0]
 8005eb2:	2001      	movs	r0, #1
 8005eb4:	f023 0301 	bic.w	r3, r3, #1
 8005eb8:	6013      	str	r3, [r2, #0]
 8005eba:	460a      	mov	r2, r1
 8005ebc:	6008      	str	r0, [r1, #0]
 8005ebe:	6813      	ldr	r3, [r2, #0]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1fc      	bne.n	8005ebe <ai_platform_api_get_network_report+0xe2>
 8005ec4:	4b3c      	ldr	r3, [pc, #240]	; (8005fb8 <ai_platform_api_get_network_report+0x1dc>)
 8005ec6:	493d      	ldr	r1, [pc, #244]	; (8005fbc <ai_platform_api_get_network_report+0x1e0>)
 8005ec8:	6019      	str	r1, [r3, #0]
 8005eca:	6819      	ldr	r1, [r3, #0]
 8005ecc:	4b3c      	ldr	r3, [pc, #240]	; (8005fc0 <ai_platform_api_get_network_report+0x1e4>)
 8005ece:	4299      	cmp	r1, r3
 8005ed0:	d00a      	beq.n	8005ee8 <ai_platform_api_get_network_report+0x10c>
 8005ed2:	e7fe      	b.n	8005ed2 <ai_platform_api_get_network_report+0xf6>
 8005ed4:	f105 0010 	add.w	r0, r5, #16
 8005ed8:	2218      	movs	r2, #24
 8005eda:	2111      	movs	r1, #17
 8005edc:	f000 fbe8 	bl	80066b0 <core_set_error>
 8005ee0:	2000      	movs	r0, #0
 8005ee2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ee4:	4620      	mov	r0, r4
 8005ee6:	e7fc      	b.n	8005ee2 <ai_platform_api_get_network_report+0x106>
 8005ee8:	4b36      	ldr	r3, [pc, #216]	; (8005fc4 <ai_platform_api_get_network_report+0x1e8>)
 8005eea:	4831      	ldr	r0, [pc, #196]	; (8005fb0 <ai_platform_api_get_network_report+0x1d4>)
 8005eec:	6123      	str	r3, [r4, #16]
 8005eee:	6803      	ldr	r3, [r0, #0]
 8005ef0:	4930      	ldr	r1, [pc, #192]	; (8005fb4 <ai_platform_api_get_network_report+0x1d8>)
 8005ef2:	f023 0301 	bic.w	r3, r3, #1
 8005ef6:	6003      	str	r3, [r0, #0]
 8005ef8:	2301      	movs	r3, #1
 8005efa:	6013      	str	r3, [r2, #0]
 8005efc:	680b      	ldr	r3, [r1, #0]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1fc      	bne.n	8005efc <ai_platform_api_get_network_report+0x120>
 8005f02:	4b2d      	ldr	r3, [pc, #180]	; (8005fb8 <ai_platform_api_get_network_report+0x1dc>)
 8005f04:	4a2d      	ldr	r2, [pc, #180]	; (8005fbc <ai_platform_api_get_network_report+0x1e0>)
 8005f06:	601a      	str	r2, [r3, #0]
 8005f08:	681a      	ldr	r2, [r3, #0]
 8005f0a:	4b2d      	ldr	r3, [pc, #180]	; (8005fc0 <ai_platform_api_get_network_report+0x1e4>)
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d010      	beq.n	8005f32 <ai_platform_api_get_network_report+0x156>
 8005f10:	e7fe      	b.n	8005f10 <ai_platform_api_get_network_report+0x134>
 8005f12:	f105 0010 	add.w	r0, r5, #16
 8005f16:	2218      	movs	r2, #24
 8005f18:	2113      	movs	r1, #19
 8005f1a:	f000 fbc9 	bl	80066b0 <core_set_error>
 8005f1e:	4630      	mov	r0, r6
 8005f20:	e7df      	b.n	8005ee2 <ai_platform_api_get_network_report+0x106>
 8005f22:	f105 0010 	add.w	r0, r5, #16
 8005f26:	2218      	movs	r2, #24
 8005f28:	2112      	movs	r1, #18
 8005f2a:	f000 fbc1 	bl	80066b0 <core_set_error>
 8005f2e:	4630      	mov	r0, r6
 8005f30:	e7d7      	b.n	8005ee2 <ai_platform_api_get_network_report+0x106>
 8005f32:	2306      	movs	r3, #6
 8005f34:	481e      	ldr	r0, [pc, #120]	; (8005fb0 <ai_platform_api_get_network_report+0x1d4>)
 8005f36:	6163      	str	r3, [r4, #20]
 8005f38:	6803      	ldr	r3, [r0, #0]
 8005f3a:	4a1e      	ldr	r2, [pc, #120]	; (8005fb4 <ai_platform_api_get_network_report+0x1d8>)
 8005f3c:	f023 0301 	bic.w	r3, r3, #1
 8005f40:	6003      	str	r3, [r0, #0]
 8005f42:	2301      	movs	r3, #1
 8005f44:	600b      	str	r3, [r1, #0]
 8005f46:	6813      	ldr	r3, [r2, #0]
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1fc      	bne.n	8005f46 <ai_platform_api_get_network_report+0x16a>
 8005f4c:	4b1a      	ldr	r3, [pc, #104]	; (8005fb8 <ai_platform_api_get_network_report+0x1dc>)
 8005f4e:	491b      	ldr	r1, [pc, #108]	; (8005fbc <ai_platform_api_get_network_report+0x1e0>)
 8005f50:	6019      	str	r1, [r3, #0]
 8005f52:	6819      	ldr	r1, [r3, #0]
 8005f54:	4b1a      	ldr	r3, [pc, #104]	; (8005fc0 <ai_platform_api_get_network_report+0x1e4>)
 8005f56:	4299      	cmp	r1, r3
 8005f58:	d000      	beq.n	8005f5c <ai_platform_api_get_network_report+0x180>
 8005f5a:	e7fe      	b.n	8005f5a <ai_platform_api_get_network_report+0x17e>
 8005f5c:	f240 1301 	movw	r3, #257	; 0x101
 8005f60:	4913      	ldr	r1, [pc, #76]	; (8005fb0 <ai_platform_api_get_network_report+0x1d4>)
 8005f62:	6263      	str	r3, [r4, #36]	; 0x24
 8005f64:	680b      	ldr	r3, [r1, #0]
 8005f66:	4813      	ldr	r0, [pc, #76]	; (8005fb4 <ai_platform_api_get_network_report+0x1d8>)
 8005f68:	f023 0301 	bic.w	r3, r3, #1
 8005f6c:	600b      	str	r3, [r1, #0]
 8005f6e:	2301      	movs	r3, #1
 8005f70:	6013      	str	r3, [r2, #0]
 8005f72:	6802      	ldr	r2, [r0, #0]
 8005f74:	2a00      	cmp	r2, #0
 8005f76:	d1fc      	bne.n	8005f72 <ai_platform_api_get_network_report+0x196>
 8005f78:	4b0f      	ldr	r3, [pc, #60]	; (8005fb8 <ai_platform_api_get_network_report+0x1dc>)
 8005f7a:	4910      	ldr	r1, [pc, #64]	; (8005fbc <ai_platform_api_get_network_report+0x1e0>)
 8005f7c:	6019      	str	r1, [r3, #0]
 8005f7e:	6819      	ldr	r1, [r3, #0]
 8005f80:	4b0f      	ldr	r3, [pc, #60]	; (8005fc0 <ai_platform_api_get_network_report+0x1e4>)
 8005f82:	4299      	cmp	r1, r3
 8005f84:	d000      	beq.n	8005f88 <ai_platform_api_get_network_report+0x1ac>
 8005f86:	e7fe      	b.n	8005f86 <ai_platform_api_get_network_report+0x1aa>
 8005f88:	f240 4301 	movw	r3, #1025	; 0x401
 8005f8c:	62a3      	str	r3, [r4, #40]	; 0x28
 8005f8e:	6e2b      	ldr	r3, [r5, #96]	; 0x60
 8005f90:	f884 2023 	strb.w	r2, [r4, #35]	; 0x23
 8005f94:	0e19      	lsrs	r1, r3, #24
 8005f96:	0c1a      	lsrs	r2, r3, #16
 8005f98:	0a1b      	lsrs	r3, r3, #8
 8005f9a:	f884 1020 	strb.w	r1, [r4, #32]
 8005f9e:	f884 2021 	strb.w	r2, [r4, #33]	; 0x21
 8005fa2:	f884 3022 	strb.w	r3, [r4, #34]	; 0x22
 8005fa6:	2001      	movs	r0, #1
 8005fa8:	e79b      	b.n	8005ee2 <ai_platform_api_get_network_report+0x106>
 8005faa:	bf00      	nop
 8005fac:	a1c00100 	.word	0xa1c00100
 8005fb0:	e0002000 	.word	0xe0002000
 8005fb4:	40023008 	.word	0x40023008
 8005fb8:	40023000 	.word	0x40023000
 8005fbc:	f407a5c2 	.word	0xf407a5c2
 8005fc0:	b5e8b5cd 	.word	0xb5e8b5cd
 8005fc4:	08066020 	.word	0x08066020

08005fc8 <ai_platform_network_create>:
 8005fc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005fcc:	4f30      	ldr	r7, [pc, #192]	; (8006090 <ai_platform_network_create+0xc8>)
 8005fce:	4e31      	ldr	r6, [pc, #196]	; (8006094 <ai_platform_network_create+0xcc>)
 8005fd0:	6839      	ldr	r1, [r7, #0]
 8005fd2:	b083      	sub	sp, #12
 8005fd4:	f021 0101 	bic.w	r1, r1, #1
 8005fd8:	f89d 4028 	ldrb.w	r4, [sp, #40]	; 0x28
 8005fdc:	f89d 902c 	ldrb.w	r9, [sp, #44]	; 0x2c
 8005fe0:	6039      	str	r1, [r7, #0]
 8005fe2:	2101      	movs	r1, #1
 8005fe4:	6031      	str	r1, [r6, #0]
 8005fe6:	6831      	ldr	r1, [r6, #0]
 8005fe8:	2900      	cmp	r1, #0
 8005fea:	d1fc      	bne.n	8005fe6 <ai_platform_network_create+0x1e>
 8005fec:	492a      	ldr	r1, [pc, #168]	; (8006098 <ai_platform_network_create+0xd0>)
 8005fee:	4d2b      	ldr	r5, [pc, #172]	; (800609c <ai_platform_network_create+0xd4>)
 8005ff0:	600d      	str	r5, [r1, #0]
 8005ff2:	680d      	ldr	r5, [r1, #0]
 8005ff4:	492a      	ldr	r1, [pc, #168]	; (80060a0 <ai_platform_network_create+0xd8>)
 8005ff6:	428d      	cmp	r5, r1
 8005ff8:	d000      	beq.n	8005ffc <ai_platform_network_create+0x34>
 8005ffa:	e7fe      	b.n	8005ffa <ai_platform_network_create+0x32>
 8005ffc:	b1e0      	cbz	r0, 8006038 <ai_platform_network_create+0x70>
 8005ffe:	4680      	mov	r8, r0
 8006000:	461d      	mov	r5, r3
 8006002:	4b28      	ldr	r3, [pc, #160]	; (80060a4 <ai_platform_network_create+0xdc>)
 8006004:	6013      	str	r3, [r2, #0]
 8006006:	f8c8 2000 	str.w	r2, [r8]
 800600a:	4617      	mov	r7, r2
 800600c:	f000 fb48 	bl	80066a0 <core_init>
 8006010:	b1b8      	cbz	r0, 8006042 <ai_platform_network_create+0x7a>
 8006012:	4a1f      	ldr	r2, [pc, #124]	; (8006090 <ai_platform_network_create+0xc8>)
 8006014:	491f      	ldr	r1, [pc, #124]	; (8006094 <ai_platform_network_create+0xcc>)
 8006016:	6813      	ldr	r3, [r2, #0]
 8006018:	f023 0301 	bic.w	r3, r3, #1
 800601c:	6013      	str	r3, [r2, #0]
 800601e:	2301      	movs	r3, #1
 8006020:	6033      	str	r3, [r6, #0]
 8006022:	680e      	ldr	r6, [r1, #0]
 8006024:	2e00      	cmp	r6, #0
 8006026:	d1fc      	bne.n	8006022 <ai_platform_network_create+0x5a>
 8006028:	4b1b      	ldr	r3, [pc, #108]	; (8006098 <ai_platform_network_create+0xd0>)
 800602a:	4a1c      	ldr	r2, [pc, #112]	; (800609c <ai_platform_network_create+0xd4>)
 800602c:	601a      	str	r2, [r3, #0]
 800602e:	681a      	ldr	r2, [r3, #0]
 8006030:	4b1b      	ldr	r3, [pc, #108]	; (80060a0 <ai_platform_network_create+0xd8>)
 8006032:	429a      	cmp	r2, r3
 8006034:	d016      	beq.n	8006064 <ai_platform_network_create+0x9c>
 8006036:	e7fe      	b.n	8006036 <ai_platform_network_create+0x6e>
 8006038:	f241 0010 	movw	r0, #4112	; 0x1010
 800603c:	b003      	add	sp, #12
 800603e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006042:	062d      	lsls	r5, r5, #24
 8006044:	0424      	lsls	r4, r4, #16
 8006046:	2130      	movs	r1, #48	; 0x30
 8006048:	2300      	movs	r3, #0
 800604a:	f8c8 3000 	str.w	r3, [r8]
 800604e:	2210      	movs	r2, #16
 8006050:	ea44 2309 	orr.w	r3, r4, r9, lsl #8
 8006054:	2000      	movs	r0, #0
 8006056:	432b      	orrs	r3, r5
 8006058:	f361 0007 	bfi	r0, r1, #0, #8
 800605c:	663b      	str	r3, [r7, #96]	; 0x60
 800605e:	f362 201f 	bfi	r0, r2, #8, #24
 8006062:	e7eb      	b.n	800603c <ai_platform_network_create+0x74>
 8006064:	062d      	lsls	r5, r5, #24
 8006066:	0424      	lsls	r4, r4, #16
 8006068:	ea45 0304 	orr.w	r3, r5, r4
 800606c:	f1b3 7f82 	cmp.w	r3, #17039360	; 0x1040000
 8006070:	d001      	beq.n	8006076 <ai_platform_network_create+0xae>
 8006072:	2101      	movs	r1, #1
 8006074:	e7e8      	b.n	8006048 <ai_platform_network_create+0x80>
 8006076:	a802      	add	r0, sp, #8
 8006078:	4b0b      	ldr	r3, [pc, #44]	; (80060a8 <ai_platform_network_create+0xe0>)
 800607a:	f840 3d04 	str.w	r3, [r0, #-4]!
 800607e:	f000 ffe7 	bl	8007050 <ai_check_custom_types>
 8006082:	b110      	cbz	r0, 800608a <ai_platform_network_create+0xc2>
 8006084:	4632      	mov	r2, r6
 8006086:	4631      	mov	r1, r6
 8006088:	e7e2      	b.n	8006050 <ai_platform_network_create+0x88>
 800608a:	2102      	movs	r1, #2
 800608c:	e7dc      	b.n	8006048 <ai_platform_network_create+0x80>
 800608e:	bf00      	nop
 8006090:	e0002000 	.word	0xe0002000
 8006094:	40023008 	.word	0x40023008
 8006098:	40023000 	.word	0x40023000
 800609c:	f407a5c2 	.word	0xf407a5c2
 80060a0:	b5e8b5cd 	.word	0xb5e8b5cd
 80060a4:	a1c00100 	.word	0xa1c00100
 80060a8:	84048403 	.word	0x84048403

080060ac <ai_platform_network_destroy>:
 80060ac:	b538      	push	{r3, r4, r5, lr}
 80060ae:	b1d8      	cbz	r0, 80060e8 <ai_platform_network_destroy+0x3c>
 80060b0:	4a11      	ldr	r2, [pc, #68]	; (80060f8 <ai_platform_network_destroy+0x4c>)
 80060b2:	6803      	ldr	r3, [r0, #0]
 80060b4:	4293      	cmp	r3, r2
 80060b6:	bf0c      	ite	eq
 80060b8:	4603      	moveq	r3, r0
 80060ba:	2300      	movne	r3, #0
 80060bc:	4c0f      	ldr	r4, [pc, #60]	; (80060fc <ai_platform_network_destroy+0x50>)
 80060be:	4910      	ldr	r1, [pc, #64]	; (8006100 <ai_platform_network_destroy+0x54>)
 80060c0:	6822      	ldr	r2, [r4, #0]
 80060c2:	2501      	movs	r5, #1
 80060c4:	f022 0201 	bic.w	r2, r2, #1
 80060c8:	6022      	str	r2, [r4, #0]
 80060ca:	460a      	mov	r2, r1
 80060cc:	600d      	str	r5, [r1, #0]
 80060ce:	6814      	ldr	r4, [r2, #0]
 80060d0:	2c00      	cmp	r4, #0
 80060d2:	d1fc      	bne.n	80060ce <ai_platform_network_destroy+0x22>
 80060d4:	4a0b      	ldr	r2, [pc, #44]	; (8006104 <ai_platform_network_destroy+0x58>)
 80060d6:	490c      	ldr	r1, [pc, #48]	; (8006108 <ai_platform_network_destroy+0x5c>)
 80060d8:	6011      	str	r1, [r2, #0]
 80060da:	6811      	ldr	r1, [r2, #0]
 80060dc:	4a0b      	ldr	r2, [pc, #44]	; (800610c <ai_platform_network_destroy+0x60>)
 80060de:	4291      	cmp	r1, r2
 80060e0:	d000      	beq.n	80060e4 <ai_platform_network_destroy+0x38>
 80060e2:	e7fe      	b.n	80060e2 <ai_platform_network_destroy+0x36>
 80060e4:	b913      	cbnz	r3, 80060ec <ai_platform_network_destroy+0x40>
 80060e6:	bd38      	pop	{r3, r4, r5, pc}
 80060e8:	4603      	mov	r3, r0
 80060ea:	e7e7      	b.n	80060bc <ai_platform_network_destroy+0x10>
 80060ec:	4618      	mov	r0, r3
 80060ee:	f001 f853 	bl	8007198 <ai_layers_destroy_all>
 80060f2:	4620      	mov	r0, r4
 80060f4:	bd38      	pop	{r3, r4, r5, pc}
 80060f6:	bf00      	nop
 80060f8:	a1c00100 	.word	0xa1c00100
 80060fc:	e0002000 	.word	0xe0002000
 8006100:	40023008 	.word	0x40023008
 8006104:	40023000 	.word	0x40023000
 8006108:	f407a5c2 	.word	0xf407a5c2
 800610c:	b5e8b5cd 	.word	0xb5e8b5cd

08006110 <ai_platform_network_init>:
 8006110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006112:	460c      	mov	r4, r1
 8006114:	4605      	mov	r5, r0
 8006116:	b120      	cbz	r0, 8006122 <ai_platform_network_init+0x12>
 8006118:	4b30      	ldr	r3, [pc, #192]	; (80061dc <ai_platform_network_init+0xcc>)
 800611a:	6802      	ldr	r2, [r0, #0]
 800611c:	429a      	cmp	r2, r3
 800611e:	bf18      	it	ne
 8006120:	2500      	movne	r5, #0
 8006122:	492f      	ldr	r1, [pc, #188]	; (80061e0 <ai_platform_network_init+0xd0>)
 8006124:	4a2f      	ldr	r2, [pc, #188]	; (80061e4 <ai_platform_network_init+0xd4>)
 8006126:	680b      	ldr	r3, [r1, #0]
 8006128:	2001      	movs	r0, #1
 800612a:	f023 0301 	bic.w	r3, r3, #1
 800612e:	600b      	str	r3, [r1, #0]
 8006130:	4613      	mov	r3, r2
 8006132:	6010      	str	r0, [r2, #0]
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	2a00      	cmp	r2, #0
 8006138:	d1fc      	bne.n	8006134 <ai_platform_network_init+0x24>
 800613a:	4b2b      	ldr	r3, [pc, #172]	; (80061e8 <ai_platform_network_init+0xd8>)
 800613c:	4a2b      	ldr	r2, [pc, #172]	; (80061ec <ai_platform_network_init+0xdc>)
 800613e:	601a      	str	r2, [r3, #0]
 8006140:	681a      	ldr	r2, [r3, #0]
 8006142:	4b2b      	ldr	r3, [pc, #172]	; (80061f0 <ai_platform_network_init+0xe0>)
 8006144:	429a      	cmp	r2, r3
 8006146:	d000      	beq.n	800614a <ai_platform_network_init+0x3a>
 8006148:	e7fe      	b.n	8006148 <ai_platform_network_init+0x38>
 800614a:	b1dd      	cbz	r5, 8006184 <ai_platform_network_init+0x74>
 800614c:	b1e4      	cbz	r4, 8006188 <ai_platform_network_init+0x78>
 800614e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8006150:	6926      	ldr	r6, [r4, #16]
 8006152:	b30f      	cbz	r7, 8006198 <ai_platform_network_init+0x88>
 8006154:	b38e      	cbz	r6, 80061ba <ai_platform_network_init+0xaa>
 8006156:	4627      	mov	r7, r4
 8006158:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800615a:	f105 0618 	add.w	r6, r5, #24
 800615e:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006160:	e897 0003 	ldmia.w	r7, {r0, r1}
 8006164:	e886 0003 	stmia.w	r6, {r0, r1}
 8006168:	3418      	adds	r4, #24
 800616a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800616c:	f105 0630 	add.w	r6, r5, #48	; 0x30
 8006170:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006172:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006176:	2303      	movs	r3, #3
 8006178:	e886 0003 	stmia.w	r6, {r0, r1}
 800617c:	60eb      	str	r3, [r5, #12]
 800617e:	4628      	mov	r0, r5
 8006180:	f000 ff90 	bl	80070a4 <ai_layers_init_all>
 8006184:	4628      	mov	r0, r5
 8006186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006188:	f105 0010 	add.w	r0, r5, #16
 800618c:	2211      	movs	r2, #17
 800618e:	2110      	movs	r1, #16
 8006190:	4625      	mov	r5, r4
 8006192:	f000 fa8d 	bl	80066b0 <core_set_error>
 8006196:	e7f5      	b.n	8006184 <ai_platform_network_init+0x74>
 8006198:	8c21      	ldrh	r1, [r4, #32]
 800619a:	8be2      	ldrh	r2, [r4, #30]
 800619c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800619e:	fb02 f201 	mul.w	r2, r2, r1
 80061a2:	fb03 f302 	mul.w	r3, r3, r2
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d0d4      	beq.n	8006154 <ai_platform_network_init+0x44>
 80061aa:	f105 0010 	add.w	r0, r5, #16
 80061ae:	2213      	movs	r2, #19
 80061b0:	2110      	movs	r1, #16
 80061b2:	463d      	mov	r5, r7
 80061b4:	f000 fa7c 	bl	80066b0 <core_set_error>
 80061b8:	e7e4      	b.n	8006184 <ai_platform_network_init+0x74>
 80061ba:	8921      	ldrh	r1, [r4, #8]
 80061bc:	88e2      	ldrh	r2, [r4, #6]
 80061be:	68e3      	ldr	r3, [r4, #12]
 80061c0:	fb02 f201 	mul.w	r2, r2, r1
 80061c4:	fb03 f302 	mul.w	r3, r3, r2
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d0c4      	beq.n	8006156 <ai_platform_network_init+0x46>
 80061cc:	f105 0010 	add.w	r0, r5, #16
 80061d0:	2212      	movs	r2, #18
 80061d2:	2110      	movs	r1, #16
 80061d4:	4635      	mov	r5, r6
 80061d6:	f000 fa6b 	bl	80066b0 <core_set_error>
 80061da:	e7d3      	b.n	8006184 <ai_platform_network_init+0x74>
 80061dc:	a1c00100 	.word	0xa1c00100
 80061e0:	e0002000 	.word	0xe0002000
 80061e4:	40023008 	.word	0x40023008
 80061e8:	40023000 	.word	0x40023000
 80061ec:	f407a5c2 	.word	0xf407a5c2
 80061f0:	b5e8b5cd 	.word	0xb5e8b5cd

080061f4 <ai_platform_network_post_init>:
 80061f4:	b538      	push	{r3, r4, r5, lr}
 80061f6:	4604      	mov	r4, r0
 80061f8:	b120      	cbz	r0, 8006204 <ai_platform_network_post_init+0x10>
 80061fa:	4b1e      	ldr	r3, [pc, #120]	; (8006274 <ai_platform_network_post_init+0x80>)
 80061fc:	6802      	ldr	r2, [r0, #0]
 80061fe:	429a      	cmp	r2, r3
 8006200:	bf18      	it	ne
 8006202:	2400      	movne	r4, #0
 8006204:	491c      	ldr	r1, [pc, #112]	; (8006278 <ai_platform_network_post_init+0x84>)
 8006206:	4a1d      	ldr	r2, [pc, #116]	; (800627c <ai_platform_network_post_init+0x88>)
 8006208:	680b      	ldr	r3, [r1, #0]
 800620a:	2001      	movs	r0, #1
 800620c:	f023 0301 	bic.w	r3, r3, #1
 8006210:	600b      	str	r3, [r1, #0]
 8006212:	4613      	mov	r3, r2
 8006214:	6010      	str	r0, [r2, #0]
 8006216:	681a      	ldr	r2, [r3, #0]
 8006218:	2a00      	cmp	r2, #0
 800621a:	d1fc      	bne.n	8006216 <ai_platform_network_post_init+0x22>
 800621c:	4b18      	ldr	r3, [pc, #96]	; (8006280 <ai_platform_network_post_init+0x8c>)
 800621e:	4a19      	ldr	r2, [pc, #100]	; (8006284 <ai_platform_network_post_init+0x90>)
 8006220:	601a      	str	r2, [r3, #0]
 8006222:	681a      	ldr	r2, [r3, #0]
 8006224:	4b18      	ldr	r3, [pc, #96]	; (8006288 <ai_platform_network_post_init+0x94>)
 8006226:	429a      	cmp	r2, r3
 8006228:	d000      	beq.n	800622c <ai_platform_network_post_init+0x38>
 800622a:	e7fe      	b.n	800622a <ai_platform_network_post_init+0x36>
 800622c:	b1bc      	cbz	r4, 800625e <ai_platform_network_post_init+0x6a>
 800622e:	68e3      	ldr	r3, [r4, #12]
 8006230:	f013 0502 	ands.w	r5, r3, #2
 8006234:	d015      	beq.n	8006262 <ai_platform_network_post_init+0x6e>
 8006236:	4620      	mov	r0, r4
 8006238:	f000 ff48 	bl	80070cc <ai_layers_post_init_all>
 800623c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800623e:	b163      	cbz	r3, 800625a <ai_platform_network_post_init+0x66>
 8006240:	6d25      	ldr	r5, [r4, #80]	; 0x50
 8006242:	b91d      	cbnz	r5, 800624c <ai_platform_network_post_init+0x58>
 8006244:	e009      	b.n	800625a <ai_platform_network_post_init+0x66>
 8006246:	461d      	mov	r5, r3
 8006248:	b13b      	cbz	r3, 800625a <ai_platform_network_post_init+0x66>
 800624a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800624c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800624e:	4629      	mov	r1, r5
 8006250:	2000      	movs	r0, #0
 8006252:	4798      	blx	r3
 8006254:	692b      	ldr	r3, [r5, #16]
 8006256:	42ab      	cmp	r3, r5
 8006258:	d1f5      	bne.n	8006246 <ai_platform_network_post_init+0x52>
 800625a:	2001      	movs	r0, #1
 800625c:	bd38      	pop	{r3, r4, r5, pc}
 800625e:	4620      	mov	r0, r4
 8006260:	bd38      	pop	{r3, r4, r5, pc}
 8006262:	f104 0010 	add.w	r0, r4, #16
 8006266:	2210      	movs	r2, #16
 8006268:	2111      	movs	r1, #17
 800626a:	f000 fa21 	bl	80066b0 <core_set_error>
 800626e:	4628      	mov	r0, r5
 8006270:	bd38      	pop	{r3, r4, r5, pc}
 8006272:	bf00      	nop
 8006274:	a1c00100 	.word	0xa1c00100
 8006278:	e0002000 	.word	0xe0002000
 800627c:	40023008 	.word	0x40023008
 8006280:	40023000 	.word	0x40023000
 8006284:	f407a5c2 	.word	0xf407a5c2
 8006288:	b5e8b5cd 	.word	0xb5e8b5cd

0800628c <ai_platform_network_process>:
 800628c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006290:	b083      	sub	sp, #12
 8006292:	4604      	mov	r4, r0
 8006294:	9201      	str	r2, [sp, #4]
 8006296:	b120      	cbz	r0, 80062a2 <ai_platform_network_process+0x16>
 8006298:	4ba5      	ldr	r3, [pc, #660]	; (8006530 <ai_platform_network_process+0x2a4>)
 800629a:	6802      	ldr	r2, [r0, #0]
 800629c:	429a      	cmp	r2, r3
 800629e:	bf18      	it	ne
 80062a0:	2400      	movne	r4, #0
 80062a2:	48a4      	ldr	r0, [pc, #656]	; (8006534 <ai_platform_network_process+0x2a8>)
 80062a4:	4ba4      	ldr	r3, [pc, #656]	; (8006538 <ai_platform_network_process+0x2ac>)
 80062a6:	6802      	ldr	r2, [r0, #0]
 80062a8:	f022 0201 	bic.w	r2, r2, #1
 80062ac:	6002      	str	r2, [r0, #0]
 80062ae:	2201      	movs	r2, #1
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	681a      	ldr	r2, [r3, #0]
 80062b4:	2a00      	cmp	r2, #0
 80062b6:	d1fc      	bne.n	80062b2 <ai_platform_network_process+0x26>
 80062b8:	4ba0      	ldr	r3, [pc, #640]	; (800653c <ai_platform_network_process+0x2b0>)
 80062ba:	4aa1      	ldr	r2, [pc, #644]	; (8006540 <ai_platform_network_process+0x2b4>)
 80062bc:	601a      	str	r2, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	4ba0      	ldr	r3, [pc, #640]	; (8006544 <ai_platform_network_process+0x2b8>)
 80062c2:	429a      	cmp	r2, r3
 80062c4:	d000      	beq.n	80062c8 <ai_platform_network_process+0x3c>
 80062c6:	e7fe      	b.n	80062c6 <ai_platform_network_process+0x3a>
 80062c8:	2c00      	cmp	r4, #0
 80062ca:	d066      	beq.n	800639a <ai_platform_network_process+0x10e>
 80062cc:	f8b4 7048 	ldrh.w	r7, [r4, #72]	; 0x48
 80062d0:	b107      	cbz	r7, 80062d4 <ai_platform_network_process+0x48>
 80062d2:	6ce7      	ldr	r7, [r4, #76]	; 0x4c
 80062d4:	68e3      	ldr	r3, [r4, #12]
 80062d6:	f003 0303 	and.w	r3, r3, #3
 80062da:	2600      	movs	r6, #0
 80062dc:	2b03      	cmp	r3, #3
 80062de:	6166      	str	r6, [r4, #20]
 80062e0:	f040 80fe 	bne.w	80064e0 <ai_platform_network_process+0x254>
 80062e4:	2900      	cmp	r1, #0
 80062e6:	d07f      	beq.n	80063e8 <ai_platform_network_process+0x15c>
 80062e8:	2f00      	cmp	r7, #0
 80062ea:	d07d      	beq.n	80063e8 <ai_platform_network_process+0x15c>
 80062ec:	883b      	ldrh	r3, [r7, #0]
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d07a      	beq.n	80063e8 <ai_platform_network_process+0x15c>
 80062f2:	460d      	mov	r5, r1
 80062f4:	46a0      	mov	r8, r4
 80062f6:	f835 9f04 	ldrh.w	r9, [r5, #4]!
 80062fa:	429e      	cmp	r6, r3
 80062fc:	d27d      	bcs.n	80063fa <ai_platform_network_process+0x16e>
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	2b00      	cmp	r3, #0
 8006302:	d07a      	beq.n	80063fa <ai_platform_network_process+0x16e>
 8006304:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 8006308:	2c00      	cmp	r4, #0
 800630a:	d076      	beq.n	80063fa <ai_platform_network_process+0x16e>
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	eb13 1a06 	adds.w	sl, r3, r6, lsl #4
 8006314:	d067      	beq.n	80063e6 <ai_platform_network_process+0x15a>
 8006316:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 800631a:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 800631e:	69a0      	ldr	r0, [r4, #24]
 8006320:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8006324:	6841      	ldr	r1, [r0, #4]
 8006326:	fb0b f30e 	mul.w	r3, fp, lr
 800632a:	fb0c f303 	mul.w	r3, ip, r3
 800632e:	4299      	cmp	r1, r3
 8006330:	d350      	bcc.n	80063d4 <ai_platform_network_process+0x148>
 8006332:	68e3      	ldr	r3, [r4, #12]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	455a      	cmp	r2, fp
 8006338:	d14c      	bne.n	80063d4 <ai_platform_network_process+0x148>
 800633a:	689a      	ldr	r2, [r3, #8]
 800633c:	4572      	cmp	r2, lr
 800633e:	d149      	bne.n	80063d4 <ai_platform_network_process+0x148>
 8006340:	685b      	ldr	r3, [r3, #4]
 8006342:	459c      	cmp	ip, r3
 8006344:	d146      	bne.n	80063d4 <ai_platform_network_process+0x148>
 8006346:	6800      	ldr	r0, [r0, #0]
 8006348:	f000 ff8a 	bl	8007260 <ai_array_get_byte_size>
 800634c:	68e2      	ldr	r2, [r4, #12]
 800634e:	6963      	ldr	r3, [r4, #20]
 8006350:	68d2      	ldr	r2, [r2, #12]
 8006352:	68db      	ldr	r3, [r3, #12]
 8006354:	fb03 f302 	mul.w	r3, r3, r2
 8006358:	4298      	cmp	r0, r3
 800635a:	d33b      	bcc.n	80063d4 <ai_platform_network_process+0x148>
 800635c:	69a3      	ldr	r3, [r4, #24]
 800635e:	6818      	ldr	r0, [r3, #0]
 8006360:	f000 ff32 	bl	80071c8 <ai_array_to_buffer_fmt>
 8006364:	f855 3c04 	ldr.w	r3, [r5, #-4]
 8006368:	4043      	eors	r3, r0
 800636a:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 800636e:	d128      	bne.n	80063c2 <ai_platform_network_process+0x136>
 8006370:	68eb      	ldr	r3, [r5, #12]
 8006372:	b1f3      	cbz	r3, 80063b2 <ai_platform_network_process+0x126>
 8006374:	f8b5 b000 	ldrh.w	fp, [r5]
 8006378:	f1bb 0f00 	cmp.w	fp, #0
 800637c:	d012      	beq.n	80063a4 <ai_platform_network_process+0x118>
 800637e:	4623      	mov	r3, r4
 8006380:	f105 020c 	add.w	r2, r5, #12
 8006384:	4629      	mov	r1, r5
 8006386:	4650      	mov	r0, sl
 8006388:	f7ff fc00 	bl	8005b8c <_platform_network_state_setup.isra.1>
 800638c:	45d9      	cmp	r9, fp
 800638e:	883b      	ldrh	r3, [r7, #0]
 8006390:	bf38      	it	cc
 8006392:	46d9      	movcc	r9, fp
 8006394:	3601      	adds	r6, #1
 8006396:	3518      	adds	r5, #24
 8006398:	e7af      	b.n	80062fa <ai_platform_network_process+0x6e>
 800639a:	46a3      	mov	fp, r4
 800639c:	4658      	mov	r0, fp
 800639e:	b003      	add	sp, #12
 80063a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063a4:	f108 0010 	add.w	r0, r8, #16
 80063a8:	2221      	movs	r2, #33	; 0x21
 80063aa:	2112      	movs	r1, #18
 80063ac:	f000 f980 	bl	80066b0 <core_set_error>
 80063b0:	e7f4      	b.n	800639c <ai_platform_network_process+0x110>
 80063b2:	f108 0010 	add.w	r0, r8, #16
 80063b6:	2217      	movs	r2, #23
 80063b8:	2112      	movs	r1, #18
 80063ba:	469b      	mov	fp, r3
 80063bc:	f000 f978 	bl	80066b0 <core_set_error>
 80063c0:	e7ec      	b.n	800639c <ai_platform_network_process+0x110>
 80063c2:	f108 0010 	add.w	r0, r8, #16
 80063c6:	2219      	movs	r2, #25
 80063c8:	2112      	movs	r1, #18
 80063ca:	f000 f971 	bl	80066b0 <core_set_error>
 80063ce:	f04f 0b00 	mov.w	fp, #0
 80063d2:	e7e3      	b.n	800639c <ai_platform_network_process+0x110>
 80063d4:	f108 0010 	add.w	r0, r8, #16
 80063d8:	2218      	movs	r2, #24
 80063da:	2112      	movs	r1, #18
 80063dc:	f000 f968 	bl	80066b0 <core_set_error>
 80063e0:	f04f 0b00 	mov.w	fp, #0
 80063e4:	e7da      	b.n	800639c <ai_platform_network_process+0x110>
 80063e6:	4644      	mov	r4, r8
 80063e8:	f104 0010 	add.w	r0, r4, #16
 80063ec:	2217      	movs	r2, #23
 80063ee:	2112      	movs	r1, #18
 80063f0:	f000 f95e 	bl	80066b0 <core_set_error>
 80063f4:	f04f 0b00 	mov.w	fp, #0
 80063f8:	e7d0      	b.n	800639c <ai_platform_network_process+0x110>
 80063fa:	9a01      	ldr	r2, [sp, #4]
 80063fc:	f8b8 3048 	ldrh.w	r3, [r8, #72]	; 0x48
 8006400:	4644      	mov	r4, r8
 8006402:	2a00      	cmp	r2, #0
 8006404:	f000 80a2 	beq.w	800654c <ai_platform_network_process+0x2c0>
 8006408:	2b01      	cmp	r3, #1
 800640a:	f240 8140 	bls.w	800668e <ai_platform_network_process+0x402>
 800640e:	f8d8 804c 	ldr.w	r8, [r8, #76]	; 0x4c
 8006412:	f118 0f0c 	cmn.w	r8, #12
 8006416:	f000 813a 	beq.w	800668e <ai_platform_network_process+0x402>
 800641a:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	f000 8135 	beq.w	800668e <ai_platform_network_process+0x402>
 8006424:	9d01      	ldr	r5, [sp, #4]
 8006426:	2700      	movs	r7, #0
 8006428:	3504      	adds	r5, #4
 800642a:	429f      	cmp	r7, r3
 800642c:	f080 808c 	bcs.w	8006548 <ai_platform_network_process+0x2bc>
 8006430:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8006434:	2b00      	cmp	r3, #0
 8006436:	f000 8087 	beq.w	8006548 <ai_platform_network_process+0x2bc>
 800643a:	f853 6027 	ldr.w	r6, [r3, r7, lsl #2]
 800643e:	2e00      	cmp	r6, #0
 8006440:	f000 8082 	beq.w	8006548 <ai_platform_network_process+0x2bc>
 8006444:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	eb13 1a07 	adds.w	sl, r3, r7, lsl #4
 800644e:	d067      	beq.n	8006520 <ai_platform_network_process+0x294>
 8006450:	f8b5 e004 	ldrh.w	lr, [r5, #4]
 8006454:	f8b5 b002 	ldrh.w	fp, [r5, #2]
 8006458:	69b0      	ldr	r0, [r6, #24]
 800645a:	f8d5 c008 	ldr.w	ip, [r5, #8]
 800645e:	6841      	ldr	r1, [r0, #4]
 8006460:	fb0b f30e 	mul.w	r3, fp, lr
 8006464:	fb0c f303 	mul.w	r3, ip, r3
 8006468:	4299      	cmp	r1, r3
 800646a:	f0c0 8110 	bcc.w	800668e <ai_platform_network_process+0x402>
 800646e:	68f3      	ldr	r3, [r6, #12]
 8006470:	68da      	ldr	r2, [r3, #12]
 8006472:	455a      	cmp	r2, fp
 8006474:	f040 810b 	bne.w	800668e <ai_platform_network_process+0x402>
 8006478:	689a      	ldr	r2, [r3, #8]
 800647a:	4572      	cmp	r2, lr
 800647c:	f040 8107 	bne.w	800668e <ai_platform_network_process+0x402>
 8006480:	685b      	ldr	r3, [r3, #4]
 8006482:	459c      	cmp	ip, r3
 8006484:	f040 8103 	bne.w	800668e <ai_platform_network_process+0x402>
 8006488:	6800      	ldr	r0, [r0, #0]
 800648a:	f000 fee9 	bl	8007260 <ai_array_get_byte_size>
 800648e:	68f2      	ldr	r2, [r6, #12]
 8006490:	6973      	ldr	r3, [r6, #20]
 8006492:	68d2      	ldr	r2, [r2, #12]
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	fb03 f302 	mul.w	r3, r3, r2
 800649a:	4298      	cmp	r0, r3
 800649c:	f0c0 80f7 	bcc.w	800668e <ai_platform_network_process+0x402>
 80064a0:	69b3      	ldr	r3, [r6, #24]
 80064a2:	6818      	ldr	r0, [r3, #0]
 80064a4:	f000 fe90 	bl	80071c8 <ai_array_to_buffer_fmt>
 80064a8:	f855 3c04 	ldr.w	r3, [r5, #-4]
 80064ac:	4043      	eors	r3, r0
 80064ae:	f033 437e 	bics.w	r3, r3, #4261412864	; 0xfe000000
 80064b2:	d12c      	bne.n	800650e <ai_platform_network_process+0x282>
 80064b4:	68eb      	ldr	r3, [r5, #12]
 80064b6:	b313      	cbz	r3, 80064fe <ai_platform_network_process+0x272>
 80064b8:	f8b5 b000 	ldrh.w	fp, [r5]
 80064bc:	f1bb 0f00 	cmp.w	fp, #0
 80064c0:	d016      	beq.n	80064f0 <ai_platform_network_process+0x264>
 80064c2:	4633      	mov	r3, r6
 80064c4:	f105 020c 	add.w	r2, r5, #12
 80064c8:	4629      	mov	r1, r5
 80064ca:	4650      	mov	r0, sl
 80064cc:	f7ff fb5e 	bl	8005b8c <_platform_network_state_setup.isra.1>
 80064d0:	45d9      	cmp	r9, fp
 80064d2:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80064d6:	bf38      	it	cc
 80064d8:	46d9      	movcc	r9, fp
 80064da:	3701      	adds	r7, #1
 80064dc:	3518      	adds	r5, #24
 80064de:	e7a4      	b.n	800642a <ai_platform_network_process+0x19e>
 80064e0:	f104 0010 	add.w	r0, r4, #16
 80064e4:	2230      	movs	r2, #48	; 0x30
 80064e6:	2111      	movs	r1, #17
 80064e8:	f000 f8e2 	bl	80066b0 <core_set_error>
 80064ec:	46b3      	mov	fp, r6
 80064ee:	e755      	b.n	800639c <ai_platform_network_process+0x110>
 80064f0:	f104 0010 	add.w	r0, r4, #16
 80064f4:	2221      	movs	r2, #33	; 0x21
 80064f6:	2113      	movs	r1, #19
 80064f8:	f000 f8da 	bl	80066b0 <core_set_error>
 80064fc:	e74e      	b.n	800639c <ai_platform_network_process+0x110>
 80064fe:	f104 0010 	add.w	r0, r4, #16
 8006502:	2217      	movs	r2, #23
 8006504:	2113      	movs	r1, #19
 8006506:	469b      	mov	fp, r3
 8006508:	f000 f8d2 	bl	80066b0 <core_set_error>
 800650c:	e746      	b.n	800639c <ai_platform_network_process+0x110>
 800650e:	f104 0010 	add.w	r0, r4, #16
 8006512:	2219      	movs	r2, #25
 8006514:	2113      	movs	r1, #19
 8006516:	f000 f8cb 	bl	80066b0 <core_set_error>
 800651a:	f04f 0b00 	mov.w	fp, #0
 800651e:	e73d      	b.n	800639c <ai_platform_network_process+0x110>
 8006520:	f104 0010 	add.w	r0, r4, #16
 8006524:	2217      	movs	r2, #23
 8006526:	2113      	movs	r1, #19
 8006528:	f000 f8c2 	bl	80066b0 <core_set_error>
 800652c:	46d3      	mov	fp, sl
 800652e:	e735      	b.n	800639c <ai_platform_network_process+0x110>
 8006530:	a1c00100 	.word	0xa1c00100
 8006534:	e0002000 	.word	0xe0002000
 8006538:	40023008 	.word	0x40023008
 800653c:	40023000 	.word	0x40023000
 8006540:	f407a5c2 	.word	0xf407a5c2
 8006544:	b5e8b5cd 	.word	0xb5e8b5cd
 8006548:	f8b4 3048 	ldrh.w	r3, [r4, #72]	; 0x48
 800654c:	f8a4 9014 	strh.w	r9, [r4, #20]
 8006550:	2b00      	cmp	r3, #0
 8006552:	f000 8099 	beq.w	8006688 <ai_platform_network_process+0x3fc>
 8006556:	2b01      	cmp	r3, #1
 8006558:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 800655a:	f240 8093 	bls.w	8006684 <ai_platform_network_process+0x3f8>
 800655e:	f105 070c 	add.w	r7, r5, #12
 8006562:	8ae0      	ldrh	r0, [r4, #22]
 8006564:	8aa3      	ldrh	r3, [r4, #20]
 8006566:	4283      	cmp	r3, r0
 8006568:	d977      	bls.n	800665a <ai_platform_network_process+0x3ce>
 800656a:	46a3      	mov	fp, r4
 800656c:	2d00      	cmp	r5, #0
 800656e:	d032      	beq.n	80065d6 <ai_platform_network_process+0x34a>
 8006570:	882b      	ldrh	r3, [r5, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d02f      	beq.n	80065d6 <ai_platform_network_process+0x34a>
 8006576:	686b      	ldr	r3, [r5, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d02c      	beq.n	80065d6 <ai_platform_network_process+0x34a>
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	f04f 0800 	mov.w	r8, #0
 8006582:	b343      	cbz	r3, 80065d6 <ai_platform_network_process+0x34a>
 8006584:	68a9      	ldr	r1, [r5, #8]
 8006586:	699a      	ldr	r2, [r3, #24]
 8006588:	f8d1 a000 	ldr.w	sl, [r1]
 800658c:	6814      	ldr	r4, [r2, #0]
 800658e:	6890      	ldr	r0, [r2, #8]
 8006590:	ea4f 1908 	mov.w	r9, r8, lsl #4
 8006594:	eb0a 0609 	add.w	r6, sl, r9
 8006598:	00a4      	lsls	r4, r4, #2
 800659a:	6871      	ldr	r1, [r6, #4]
 800659c:	d45f      	bmi.n	800665e <ai_platform_network_process+0x3d2>
 800659e:	68d4      	ldr	r4, [r2, #12]
 80065a0:	1b00      	subs	r0, r0, r4
 80065a2:	4401      	add	r1, r0
 80065a4:	6091      	str	r1, [r2, #8]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	6872      	ldr	r2, [r6, #4]
 80065aa:	60da      	str	r2, [r3, #12]
 80065ac:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 80065b0:	f85a 2009 	ldr.w	r2, [sl, r9]
 80065b4:	440b      	add	r3, r1
 80065b6:	4293      	cmp	r3, r2
 80065b8:	bf24      	itt	cs
 80065ba:	68f3      	ldrcs	r3, [r6, #12]
 80065bc:	1ad3      	subcs	r3, r2, r3
 80065be:	6073      	str	r3, [r6, #4]
 80065c0:	882b      	ldrh	r3, [r5, #0]
 80065c2:	f108 0801 	add.w	r8, r8, #1
 80065c6:	4598      	cmp	r8, r3
 80065c8:	d205      	bcs.n	80065d6 <ai_platform_network_process+0x34a>
 80065ca:	686b      	ldr	r3, [r5, #4]
 80065cc:	b11b      	cbz	r3, 80065d6 <ai_platform_network_process+0x34a>
 80065ce:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d1d6      	bne.n	8006584 <ai_platform_network_process+0x2f8>
 80065d6:	4658      	mov	r0, fp
 80065d8:	f000 fd90 	bl	80070fc <ai_layers_forward_all>
 80065dc:	2f00      	cmp	r7, #0
 80065de:	d032      	beq.n	8006646 <ai_platform_network_process+0x3ba>
 80065e0:	883b      	ldrh	r3, [r7, #0]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d02f      	beq.n	8006646 <ai_platform_network_process+0x3ba>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	b36b      	cbz	r3, 8006646 <ai_platform_network_process+0x3ba>
 80065ea:	6818      	ldr	r0, [r3, #0]
 80065ec:	b358      	cbz	r0, 8006646 <ai_platform_network_process+0x3ba>
 80065ee:	f04f 0800 	mov.w	r8, #0
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	6981      	ldr	r1, [r0, #24]
 80065f6:	f8d3 a000 	ldr.w	sl, [r3]
 80065fa:	680c      	ldr	r4, [r1, #0]
 80065fc:	ea4f 1908 	mov.w	r9, r8, lsl #4
 8006600:	eb0a 0609 	add.w	r6, sl, r9
 8006604:	e9d6 c201 	ldrd	ip, r2, [r6, #4]
 8006608:	00a4      	lsls	r4, r4, #2
 800660a:	eb0c 0302 	add.w	r3, ip, r2
 800660e:	d42a      	bmi.n	8006666 <ai_platform_network_process+0x3da>
 8006610:	f85a 2009 	ldr.w	r2, [sl, r9]
 8006614:	4293      	cmp	r3, r2
 8006616:	bf24      	itt	cs
 8006618:	68f3      	ldrcs	r3, [r6, #12]
 800661a:	1ad3      	subcs	r3, r2, r3
 800661c:	6073      	str	r3, [r6, #4]
 800661e:	6981      	ldr	r1, [r0, #24]
 8006620:	e9d1 2402 	ldrd	r2, r4, [r1, #8]
 8006624:	1b12      	subs	r2, r2, r4
 8006626:	4413      	add	r3, r2
 8006628:	608b      	str	r3, [r1, #8]
 800662a:	6983      	ldr	r3, [r0, #24]
 800662c:	6872      	ldr	r2, [r6, #4]
 800662e:	60da      	str	r2, [r3, #12]
 8006630:	883b      	ldrh	r3, [r7, #0]
 8006632:	f108 0801 	add.w	r8, r8, #1
 8006636:	4598      	cmp	r8, r3
 8006638:	d205      	bcs.n	8006646 <ai_platform_network_process+0x3ba>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	b11b      	cbz	r3, 8006646 <ai_platform_network_process+0x3ba>
 800663e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8006642:	2800      	cmp	r0, #0
 8006644:	d1d5      	bne.n	80065f2 <ai_platform_network_process+0x366>
 8006646:	f8bb 0016 	ldrh.w	r0, [fp, #22]
 800664a:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 800664e:	3001      	adds	r0, #1
 8006650:	b280      	uxth	r0, r0
 8006652:	4283      	cmp	r3, r0
 8006654:	f8ab 0016 	strh.w	r0, [fp, #22]
 8006658:	d888      	bhi.n	800656c <ai_platform_network_process+0x2e0>
 800665a:	4683      	mov	fp, r0
 800665c:	e69e      	b.n	800639c <ai_platform_network_process+0x110>
 800665e:	68b2      	ldr	r2, [r6, #8]
 8006660:	f000 fe62 	bl	8007328 <memcpy>
 8006664:	e7a2      	b.n	80065ac <ai_platform_network_process+0x320>
 8006666:	6889      	ldr	r1, [r1, #8]
 8006668:	4660      	mov	r0, ip
 800666a:	f000 fe5d 	bl	8007328 <memcpy>
 800666e:	e9d6 3101 	ldrd	r3, r1, [r6, #4]
 8006672:	f85a 2009 	ldr.w	r2, [sl, r9]
 8006676:	440b      	add	r3, r1
 8006678:	4293      	cmp	r3, r2
 800667a:	bf24      	itt	cs
 800667c:	68f3      	ldrcs	r3, [r6, #12]
 800667e:	1ad3      	subcs	r3, r2, r3
 8006680:	6073      	str	r3, [r6, #4]
 8006682:	e7d5      	b.n	8006630 <ai_platform_network_process+0x3a4>
 8006684:	2700      	movs	r7, #0
 8006686:	e76c      	b.n	8006562 <ai_platform_network_process+0x2d6>
 8006688:	461d      	mov	r5, r3
 800668a:	461f      	mov	r7, r3
 800668c:	e769      	b.n	8006562 <ai_platform_network_process+0x2d6>
 800668e:	f104 0010 	add.w	r0, r4, #16
 8006692:	2218      	movs	r2, #24
 8006694:	2113      	movs	r1, #19
 8006696:	f000 f80b 	bl	80066b0 <core_set_error>
 800669a:	f04f 0b00 	mov.w	fp, #0
 800669e:	e67d      	b.n	800639c <ai_platform_network_process+0x110>

080066a0 <core_init>:
 80066a0:	2001      	movs	r0, #1
 80066a2:	4770      	bx	lr

080066a4 <core_get_error>:
 80066a4:	4603      	mov	r3, r0
 80066a6:	2200      	movs	r2, #0
 80066a8:	6800      	ldr	r0, [r0, #0]
 80066aa:	601a      	str	r2, [r3, #0]
 80066ac:	4770      	bx	lr
 80066ae:	bf00      	nop

080066b0 <core_set_error>:
 80066b0:	7803      	ldrb	r3, [r0, #0]
 80066b2:	b933      	cbnz	r3, 80066c2 <core_set_error+0x12>
 80066b4:	7001      	strb	r1, [r0, #0]
 80066b6:	6803      	ldr	r3, [r0, #0]
 80066b8:	f362 231f 	bfi	r3, r2, #8, #24
 80066bc:	6003      	str	r3, [r0, #0]
 80066be:	2001      	movs	r0, #1
 80066c0:	4770      	bx	lr
 80066c2:	2000      	movs	r0, #0
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop

080066c8 <ai_dict8_dot_array_f32>:
 80066c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066cc:	f8dd c020 	ldr.w	ip, [sp, #32]
 80066d0:	ea5f 08dc 	movs.w	r8, ip, lsr #3
 80066d4:	f000 80c0 	beq.w	8006858 <ai_dict8_dot_array_f32+0x190>
 80066d8:	f101 0408 	add.w	r4, r1, #8
 80066dc:	ea4f 09c8 	mov.w	r9, r8, lsl #3
 80066e0:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8006860 <ai_dict8_dot_array_f32+0x198>
 80066e4:	eb04 0e09 	add.w	lr, r4, r9
 80066e8:	f103 0520 	add.w	r5, r3, #32
 80066ec:	f814 6c07 	ldrb.w	r6, [r4, #-7]
 80066f0:	f814 ac08 	ldrb.w	sl, [r4, #-8]
 80066f4:	ed15 3a07 	vldr	s6, [r5, #-28]	; 0xffffffe4
 80066f8:	ed15 5a08 	vldr	s10, [r5, #-32]	; 0xffffffe0
 80066fc:	f814 7c06 	ldrb.w	r7, [r4, #-6]
 8006700:	ed15 4a06 	vldr	s8, [r5, #-24]	; 0xffffffe8
 8006704:	ed15 6a05 	vldr	s12, [r5, #-20]	; 0xffffffec
 8006708:	ed55 3a04 	vldr	s7, [r5, #-16]
 800670c:	ed55 4a03 	vldr	s9, [r5, #-12]
 8006710:	ed55 5a02 	vldr	s11, [r5, #-8]
 8006714:	ed55 6a01 	vldr	s13, [r5, #-4]
 8006718:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800671c:	edd6 7a00 	vldr	s15, [r6]
 8006720:	f814 6c05 	ldrb.w	r6, [r4, #-5]
 8006724:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8006728:	ee67 7a83 	vmul.f32	s15, s15, s6
 800672c:	ed9a 3a00 	vldr	s6, [sl]
 8006730:	f814 ac04 	ldrb.w	sl, [r4, #-4]
 8006734:	eee3 7a05 	vfma.f32	s15, s6, s10
 8006738:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800673c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006740:	ed97 3a00 	vldr	s6, [r7]
 8006744:	ed96 5a00 	vldr	s10, [r6]
 8006748:	f814 6c03 	ldrb.w	r6, [r4, #-3]
 800674c:	f814 7c02 	ldrb.w	r7, [r4, #-2]
 8006750:	eee3 7a04 	vfma.f32	s15, s6, s8
 8006754:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8006758:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800675c:	ed9a 3a00 	vldr	s6, [sl]
 8006760:	ed96 4a00 	vldr	s8, [r6]
 8006764:	f814 6c01 	ldrb.w	r6, [r4, #-1]
 8006768:	eee5 7a06 	vfma.f32	s15, s10, s12
 800676c:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8006770:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006774:	ed97 5a00 	vldr	s10, [r7]
 8006778:	ed96 6a00 	vldr	s12, [r6]
 800677c:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006780:	3408      	adds	r4, #8
 8006782:	45a6      	cmp	lr, r4
 8006784:	f105 0520 	add.w	r5, r5, #32
 8006788:	eee4 7a24 	vfma.f32	s15, s8, s9
 800678c:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006790:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006794:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006798:	d1a8      	bne.n	80066ec <ai_dict8_dot_array_f32+0x24>
 800679a:	4449      	add	r1, r9
 800679c:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 80067a0:	f01c 0c07 	ands.w	ip, ip, #7
 80067a4:	d050      	beq.n	8006848 <ai_dict8_dot_array_f32+0x180>
 80067a6:	780c      	ldrb	r4, [r1, #0]
 80067a8:	edd3 6a00 	vldr	s13, [r3]
 80067ac:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80067b0:	edd4 7a00 	vldr	s15, [r4]
 80067b4:	f1bc 0f01 	cmp.w	ip, #1
 80067b8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80067bc:	d044      	beq.n	8006848 <ai_dict8_dot_array_f32+0x180>
 80067be:	784c      	ldrb	r4, [r1, #1]
 80067c0:	edd3 6a01 	vldr	s13, [r3, #4]
 80067c4:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80067c8:	edd4 7a00 	vldr	s15, [r4]
 80067cc:	f1bc 0f02 	cmp.w	ip, #2
 80067d0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80067d4:	d038      	beq.n	8006848 <ai_dict8_dot_array_f32+0x180>
 80067d6:	788c      	ldrb	r4, [r1, #2]
 80067d8:	edd3 6a02 	vldr	s13, [r3, #8]
 80067dc:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80067e0:	edd4 7a00 	vldr	s15, [r4]
 80067e4:	f1bc 0f03 	cmp.w	ip, #3
 80067e8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80067ec:	d02c      	beq.n	8006848 <ai_dict8_dot_array_f32+0x180>
 80067ee:	78cc      	ldrb	r4, [r1, #3]
 80067f0:	edd3 6a03 	vldr	s13, [r3, #12]
 80067f4:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 80067f8:	edd4 7a00 	vldr	s15, [r4]
 80067fc:	f1bc 0f04 	cmp.w	ip, #4
 8006800:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006804:	d020      	beq.n	8006848 <ai_dict8_dot_array_f32+0x180>
 8006806:	790c      	ldrb	r4, [r1, #4]
 8006808:	edd3 6a04 	vldr	s13, [r3, #16]
 800680c:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8006810:	edd4 7a00 	vldr	s15, [r4]
 8006814:	f1bc 0f05 	cmp.w	ip, #5
 8006818:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800681c:	d014      	beq.n	8006848 <ai_dict8_dot_array_f32+0x180>
 800681e:	794c      	ldrb	r4, [r1, #5]
 8006820:	edd3 6a05 	vldr	s13, [r3, #20]
 8006824:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8006828:	edd4 7a00 	vldr	s15, [r4]
 800682c:	f1bc 0f06 	cmp.w	ip, #6
 8006830:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006834:	d008      	beq.n	8006848 <ai_dict8_dot_array_f32+0x180>
 8006836:	7989      	ldrb	r1, [r1, #6]
 8006838:	edd3 7a06 	vldr	s15, [r3, #24]
 800683c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8006840:	edd2 6a00 	vldr	s13, [r2]
 8006844:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8006848:	edd0 7a00 	vldr	s15, [r0]
 800684c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006850:	ed80 7a00 	vstr	s14, [r0]
 8006854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006858:	ed9f 7a01 	vldr	s14, [pc, #4]	; 8006860 <ai_dict8_dot_array_f32+0x198>
 800685c:	e7a0      	b.n	80067a0 <ai_dict8_dot_array_f32+0xd8>
 800685e:	bf00      	nop
 8006860:	00000000 	.word	0x00000000

08006864 <ai_dict4_dot_array_f32>:
 8006864:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006868:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800686a:	f027 0c01 	bic.w	ip, r7, #1
 800686e:	ea5f 08d7 	movs.w	r8, r7, lsr #3
 8006872:	eb03 0c8c 	add.w	ip, r3, ip, lsl #2
 8006876:	f000 80ae 	beq.w	80069d6 <ai_dict4_dot_array_f32+0x172>
 800687a:	1d0d      	adds	r5, r1, #4
 800687c:	ea4f 0988 	mov.w	r9, r8, lsl #2
 8006880:	ed9f 7a56 	vldr	s14, [pc, #344]	; 80069dc <ai_dict4_dot_array_f32+0x178>
 8006884:	eb05 0e09 	add.w	lr, r5, r9
 8006888:	f103 0420 	add.w	r4, r3, #32
 800688c:	f815 6c04 	ldrb.w	r6, [r5, #-4]
 8006890:	ed14 3a07 	vldr	s6, [r4, #-28]	; 0xffffffe4
 8006894:	f815 bc03 	ldrb.w	fp, [r5, #-3]
 8006898:	ed54 3a08 	vldr	s7, [r4, #-32]	; 0xffffffe0
 800689c:	ed14 4a06 	vldr	s8, [r4, #-24]	; 0xffffffe8
 80068a0:	ed54 4a05 	vldr	s9, [r4, #-20]	; 0xffffffec
 80068a4:	ed14 5a04 	vldr	s10, [r4, #-16]
 80068a8:	ed54 5a03 	vldr	s11, [r4, #-12]
 80068ac:	ed14 6a02 	vldr	s12, [r4, #-8]
 80068b0:	ed54 6a01 	vldr	s13, [r4, #-4]
 80068b4:	f006 0a0f 	and.w	sl, r6, #15
 80068b8:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 80068bc:	edda 7a00 	vldr	s15, [sl]
 80068c0:	f815 ac02 	ldrb.w	sl, [r5, #-2]
 80068c4:	0936      	lsrs	r6, r6, #4
 80068c6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80068ca:	ee67 7a83 	vmul.f32	s15, s15, s6
 80068ce:	ed96 3a00 	vldr	s6, [r6]
 80068d2:	ea4f 161b 	mov.w	r6, fp, lsr #4
 80068d6:	eee3 7a23 	vfma.f32	s15, s6, s7
 80068da:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80068de:	f00b 0b0f 	and.w	fp, fp, #15
 80068e2:	edd6 3a00 	vldr	s7, [r6]
 80068e6:	f815 6c01 	ldrb.w	r6, [r5, #-1]
 80068ea:	eee3 7a84 	vfma.f32	s15, s7, s8
 80068ee:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 80068f2:	3504      	adds	r5, #4
 80068f4:	ed9b 4a00 	vldr	s8, [fp]
 80068f8:	ea4f 1b1a 	mov.w	fp, sl, lsr #4
 80068fc:	eee4 7a24 	vfma.f32	s15, s8, s9
 8006900:	eb02 0b8b 	add.w	fp, r2, fp, lsl #2
 8006904:	f00a 0a0f 	and.w	sl, sl, #15
 8006908:	eddb 4a00 	vldr	s9, [fp]
 800690c:	eee4 7a85 	vfma.f32	s15, s9, s10
 8006910:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8006914:	45ae      	cmp	lr, r5
 8006916:	ed9a 5a00 	vldr	s10, [sl]
 800691a:	ea4f 1a16 	mov.w	sl, r6, lsr #4
 800691e:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006922:	eb02 0a8a 	add.w	sl, r2, sl, lsl #2
 8006926:	f006 060f 	and.w	r6, r6, #15
 800692a:	edda 5a00 	vldr	s11, [sl]
 800692e:	eee5 7a86 	vfma.f32	s15, s11, s12
 8006932:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006936:	f104 0420 	add.w	r4, r4, #32
 800693a:	ed96 6a00 	vldr	s12, [r6]
 800693e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006942:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006946:	d1a1      	bne.n	800688c <ai_dict4_dot_array_f32+0x28>
 8006948:	4449      	add	r1, r9
 800694a:	eb03 1348 	add.w	r3, r3, r8, lsl #5
 800694e:	459c      	cmp	ip, r3
 8006950:	d92d      	bls.n	80069ae <ai_dict4_dot_array_f32+0x14a>
 8006952:	f10c 0c07 	add.w	ip, ip, #7
 8006956:	f103 0508 	add.w	r5, r3, #8
 800695a:	ebac 0c05 	sub.w	ip, ip, r5
 800695e:	f02c 0407 	bic.w	r4, ip, #7
 8006962:	f103 0810 	add.w	r8, r3, #16
 8006966:	44a0      	add	r8, r4
 8006968:	f101 3eff 	add.w	lr, r1, #4294967295
 800696c:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8006970:	ed15 6a01 	vldr	s12, [r5, #-4]
 8006974:	ed55 6a02 	vldr	s13, [r5, #-8]
 8006978:	f004 060f 	and.w	r6, r4, #15
 800697c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006980:	0924      	lsrs	r4, r4, #4
 8006982:	edd6 7a00 	vldr	s15, [r6]
 8006986:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 800698a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800698e:	ed94 6a00 	vldr	s12, [r4]
 8006992:	eee6 7a26 	vfma.f32	s15, s12, s13
 8006996:	3508      	adds	r5, #8
 8006998:	45a8      	cmp	r8, r5
 800699a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800699e:	d1e5      	bne.n	800696c <ai_dict4_dot_array_f32+0x108>
 80069a0:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 80069a4:	f10c 0c01 	add.w	ip, ip, #1
 80069a8:	4461      	add	r1, ip
 80069aa:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 80069ae:	07fc      	lsls	r4, r7, #31
 80069b0:	d509      	bpl.n	80069c6 <ai_dict4_dot_array_f32+0x162>
 80069b2:	7809      	ldrb	r1, [r1, #0]
 80069b4:	edd3 7a00 	vldr	s15, [r3]
 80069b8:	090b      	lsrs	r3, r1, #4
 80069ba:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80069be:	edd2 6a00 	vldr	s13, [r2]
 80069c2:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80069c6:	edd0 7a00 	vldr	s15, [r0]
 80069ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80069ce:	ed80 7a00 	vstr	s14, [r0]
 80069d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069d6:	ed9f 7a01 	vldr	s14, [pc, #4]	; 80069dc <ai_dict4_dot_array_f32+0x178>
 80069da:	e7b8      	b.n	800694e <ai_dict4_dot_array_f32+0xea>
 80069dc:	00000000 	.word	0x00000000

080069e0 <forward_dense>:
 80069e0:	6982      	ldr	r2, [r0, #24]
 80069e2:	8813      	ldrh	r3, [r2, #0]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f000 81ca 	beq.w	8006d7e <forward_dense+0x39e>
 80069ea:	6852      	ldr	r2, [r2, #4]
 80069ec:	6850      	ldr	r0, [r2, #4]
 80069ee:	b100      	cbz	r0, 80069f2 <forward_dense+0x12>
 80069f0:	6800      	ldr	r0, [r0, #0]
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	f240 81c0 	bls.w	8006d78 <forward_dense+0x398>
 80069f8:	6911      	ldr	r1, [r2, #16]
 80069fa:	b101      	cbz	r1, 80069fe <forward_dense+0x1e>
 80069fc:	6809      	ldr	r1, [r1, #0]
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	f000 81bf 	beq.w	8006d82 <forward_dense+0x3a2>
 8006a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a08:	ed2d 8b10 	vpush	{d8-d15}
 8006a0c:	69d3      	ldr	r3, [r2, #28]
 8006a0e:	b091      	sub	sp, #68	; 0x44
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	f000 820b 	beq.w	8006e2c <forward_dense+0x44c>
 8006a16:	681c      	ldr	r4, [r3, #0]
 8006a18:	9408      	str	r4, [sp, #32]
 8006a1a:	f112 0418 	adds.w	r4, r2, #24
 8006a1e:	f000 81df 	beq.w	8006de0 <forward_dense+0x400>
 8006a22:	8b12      	ldrh	r2, [r2, #24]
 8006a24:	2a01      	cmp	r2, #1
 8006a26:	f240 81fe 	bls.w	8006e26 <forward_dense+0x446>
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	f000 81da 	beq.w	8006de4 <forward_dense+0x404>
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	9306      	str	r3, [sp, #24]
 8006a34:	9b08      	ldr	r3, [sp, #32]
 8006a36:	68cc      	ldr	r4, [r1, #12]
 8006a38:	699b      	ldr	r3, [r3, #24]
 8006a3a:	68c5      	ldr	r5, [r0, #12]
 8006a3c:	681a      	ldr	r2, [r3, #0]
 8006a3e:	f8d5 8004 	ldr.w	r8, [r5, #4]
 8006a42:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8006a46:	f3c2 1cc6 	ubfx	ip, r2, #7, #7
 8006a4a:	f3c2 5541 	ubfx	r5, r2, #21, #2
 8006a4e:	fa4c f505 	asr.w	r5, ip, r5
 8006a52:	f3c2 4243 	ubfx	r2, r2, #17, #4
 8006a56:	950b      	str	r5, [sp, #44]	; 0x2c
 8006a58:	2a04      	cmp	r2, #4
 8006a5a:	fb07 f506 	mul.w	r5, r7, r6
 8006a5e:	6864      	ldr	r4, [r4, #4]
 8006a60:	9507      	str	r5, [sp, #28]
 8006a62:	f000 81dd 	beq.w	8006e20 <forward_dense+0x440>
 8006a66:	2a08      	cmp	r2, #8
 8006a68:	f000 81da 	beq.w	8006e20 <forward_dense+0x440>
 8006a6c:	f04f 0a00 	mov.w	sl, #0
 8006a70:	698a      	ldr	r2, [r1, #24]
 8006a72:	6981      	ldr	r1, [r0, #24]
 8006a74:	6890      	ldr	r0, [r2, #8]
 8006a76:	9a08      	ldr	r2, [sp, #32]
 8006a78:	9004      	str	r0, [sp, #16]
 8006a7a:	6952      	ldr	r2, [r2, #20]
 8006a7c:	688f      	ldr	r7, [r1, #8]
 8006a7e:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8006a82:	00a2      	lsls	r2, r4, #2
 8006a84:	9209      	str	r2, [sp, #36]	; 0x24
 8006a86:	1886      	adds	r6, r0, r2
 8006a88:	9a07      	ldr	r2, [sp, #28]
 8006a8a:	2a00      	cmp	r2, #0
 8006a8c:	f000 81c3 	beq.w	8006e16 <forward_dense+0x436>
 8006a90:	f1a8 0210 	sub.w	r2, r8, #16
 8006a94:	0912      	lsrs	r2, r2, #4
 8006a96:	3201      	adds	r2, #1
 8006a98:	0192      	lsls	r2, r2, #6
 8006a9a:	920c      	str	r2, [sp, #48]	; 0x30
 8006a9c:	ea4f 0288 	mov.w	r2, r8, lsl #2
 8006aa0:	920a      	str	r2, [sp, #40]	; 0x28
 8006aa2:	689d      	ldr	r5, [r3, #8]
 8006aa4:	9b06      	ldr	r3, [sp, #24]
 8006aa6:	eddf aad0 	vldr	s21, [pc, #832]	; 8006de8 <forward_dense+0x408>
 8006aaa:	2200      	movs	r2, #0
 8006aac:	9205      	str	r2, [sp, #20]
 8006aae:	f008 020f 	and.w	r2, r8, #15
 8006ab2:	920d      	str	r2, [sp, #52]	; 0x34
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	d043      	beq.n	8006b40 <forward_dense+0x160>
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	689c      	ldr	r4, [r3, #8]
 8006abc:	9b04      	ldr	r3, [sp, #16]
 8006abe:	f1ba 0f00 	cmp.w	sl, #0
 8006ac2:	d042      	beq.n	8006b4a <forward_dense+0x16a>
 8006ac4:	42b3      	cmp	r3, r6
 8006ac6:	d22a      	bcs.n	8006b1e <forward_dense+0x13e>
 8006ac8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006aca:	469b      	mov	fp, r3
 8006acc:	ab0f      	add	r3, sp, #60	; 0x3c
 8006ace:	9303      	str	r3, [sp, #12]
 8006ad0:	2a04      	cmp	r2, #4
 8006ad2:	4633      	mov	r3, r6
 8006ad4:	4646      	mov	r6, r8
 8006ad6:	4698      	mov	r8, r3
 8006ad8:	f000 8156 	beq.w	8006d88 <forward_dense+0x3a8>
 8006adc:	2c00      	cmp	r4, #0
 8006ade:	f000 8185 	beq.w	8006dec <forward_dense+0x40c>
 8006ae2:	f8d4 c000 	ldr.w	ip, [r4]
 8006ae6:	9803      	ldr	r0, [sp, #12]
 8006ae8:	9600      	str	r6, [sp, #0]
 8006aea:	463b      	mov	r3, r7
 8006aec:	4629      	mov	r1, r5
 8006aee:	4652      	mov	r2, sl
 8006af0:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8006af4:	f7ff fde8 	bl	80066c8 <ai_dict8_dot_array_f32>
 8006af8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006afa:	f84b 3b04 	str.w	r3, [fp], #4
 8006afe:	45c3      	cmp	fp, r8
 8006b00:	f104 0404 	add.w	r4, r4, #4
 8006b04:	444d      	add	r5, r9
 8006b06:	d3e9      	bcc.n	8006adc <forward_dense+0xfc>
 8006b08:	4643      	mov	r3, r8
 8006b0a:	46b0      	mov	r8, r6
 8006b0c:	461e      	mov	r6, r3
 8006b0e:	9a04      	ldr	r2, [sp, #16]
 8006b10:	43d3      	mvns	r3, r2
 8006b12:	4433      	add	r3, r6
 8006b14:	f023 0303 	bic.w	r3, r3, #3
 8006b18:	3304      	adds	r3, #4
 8006b1a:	18d3      	adds	r3, r2, r3
 8006b1c:	9304      	str	r3, [sp, #16]
 8006b1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b20:	9b05      	ldr	r3, [sp, #20]
 8006b22:	4417      	add	r7, r2
 8006b24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b26:	4416      	add	r6, r2
 8006b28:	9a07      	ldr	r2, [sp, #28]
 8006b2a:	3301      	adds	r3, #1
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	9305      	str	r3, [sp, #20]
 8006b30:	f000 8171 	beq.w	8006e16 <forward_dense+0x436>
 8006b34:	9b08      	ldr	r3, [sp, #32]
 8006b36:	699b      	ldr	r3, [r3, #24]
 8006b38:	689d      	ldr	r5, [r3, #8]
 8006b3a:	9b06      	ldr	r3, [sp, #24]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d1bb      	bne.n	8006ab8 <forward_dense+0xd8>
 8006b40:	461c      	mov	r4, r3
 8006b42:	9b04      	ldr	r3, [sp, #16]
 8006b44:	f1ba 0f00 	cmp.w	sl, #0
 8006b48:	d1bc      	bne.n	8006ac4 <forward_dense+0xe4>
 8006b4a:	42b3      	cmp	r3, r6
 8006b4c:	d2e7      	bcs.n	8006b1e <forward_dense+0x13e>
 8006b4e:	4618      	mov	r0, r3
 8006b50:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b52:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 8006b56:	eb07 0c03 	add.w	ip, r7, r3
 8006b5a:	469e      	mov	lr, r3
 8006b5c:	2c00      	cmp	r4, #0
 8006b5e:	f000 80ff 	beq.w	8006d60 <forward_dense+0x380>
 8006b62:	f1b8 0f0f 	cmp.w	r8, #15
 8006b66:	edd4 fa00 	vldr	s31, [r4]
 8006b6a:	eddf 6a9f 	vldr	s13, [pc, #636]	; 8006de8 <forward_dense+0x408>
 8006b6e:	f104 0404 	add.w	r4, r4, #4
 8006b72:	f240 80fd 	bls.w	8006d70 <forward_dense+0x390>
 8006b76:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8006b7a:	f105 0340 	add.w	r3, r5, #64	; 0x40
 8006b7e:	4641      	mov	r1, r8
 8006b80:	ed13 fa0f 	vldr	s30, [r3, #-60]	; 0xffffffc4
 8006b84:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 8006b88:	ed53 ea10 	vldr	s29, [r3, #-64]	; 0xffffffc0
 8006b8c:	ed12 ea10 	vldr	s28, [r2, #-64]	; 0xffffffc0
 8006b90:	ed52 da0e 	vldr	s27, [r2, #-56]	; 0xffffffc8
 8006b94:	ed12 da0d 	vldr	s26, [r2, #-52]	; 0xffffffcc
 8006b98:	ed53 ca0d 	vldr	s25, [r3, #-52]	; 0xffffffcc
 8006b9c:	ed12 ca0c 	vldr	s24, [r2, #-48]	; 0xffffffd0
 8006ba0:	ed53 ba0c 	vldr	s23, [r3, #-48]	; 0xffffffd0
 8006ba4:	ed13 ba0b 	vldr	s22, [r3, #-44]	; 0xffffffd4
 8006ba8:	ed12 aa0b 	vldr	s20, [r2, #-44]	; 0xffffffd4
 8006bac:	ed52 9a0a 	vldr	s19, [r2, #-40]	; 0xffffffd8
 8006bb0:	ed13 9a0a 	vldr	s18, [r3, #-40]	; 0xffffffd8
 8006bb4:	ed52 8a09 	vldr	s17, [r2, #-36]	; 0xffffffdc
 8006bb8:	ed13 8a09 	vldr	s16, [r3, #-36]	; 0xffffffdc
 8006bbc:	ed13 0a08 	vldr	s0, [r3, #-32]	; 0xffffffe0
 8006bc0:	ed52 0a08 	vldr	s1, [r2, #-32]	; 0xffffffe0
 8006bc4:	ed13 1a07 	vldr	s2, [r3, #-28]	; 0xffffffe4
 8006bc8:	ed52 1a07 	vldr	s3, [r2, #-28]	; 0xffffffe4
 8006bcc:	ed13 2a06 	vldr	s4, [r3, #-24]	; 0xffffffe8
 8006bd0:	ed52 2a06 	vldr	s5, [r2, #-24]	; 0xffffffe8
 8006bd4:	ed12 3a05 	vldr	s6, [r2, #-20]	; 0xffffffec
 8006bd8:	ed53 3a05 	vldr	s7, [r3, #-20]	; 0xffffffec
 8006bdc:	ed13 4a04 	vldr	s8, [r3, #-16]
 8006be0:	ed52 4a04 	vldr	s9, [r2, #-16]
 8006be4:	ed12 5a03 	vldr	s10, [r2, #-12]
 8006be8:	ed53 5a03 	vldr	s11, [r3, #-12]
 8006bec:	ed12 6a02 	vldr	s12, [r2, #-8]
 8006bf0:	ed13 7a02 	vldr	s14, [r3, #-8]
 8006bf4:	ee67 7a8f 	vmul.f32	s15, s15, s30
 8006bf8:	ed13 fa0e 	vldr	s30, [r3, #-56]	; 0xffffffc8
 8006bfc:	eeee 7a8e 	vfma.f32	s15, s29, s28
 8006c00:	3910      	subs	r1, #16
 8006c02:	290f      	cmp	r1, #15
 8006c04:	ed53 ea01 	vldr	s29, [r3, #-4]
 8006c08:	ed12 ea01 	vldr	s28, [r2, #-4]
 8006c0c:	eeed 7a8f 	vfma.f32	s15, s27, s30
 8006c10:	f103 0340 	add.w	r3, r3, #64	; 0x40
 8006c14:	f102 0240 	add.w	r2, r2, #64	; 0x40
 8006c18:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8006c1c:	eeec 7a2b 	vfma.f32	s15, s24, s23
 8006c20:	eeeb 7a0a 	vfma.f32	s15, s22, s20
 8006c24:	eee9 7a89 	vfma.f32	s15, s19, s18
 8006c28:	eee8 7a88 	vfma.f32	s15, s17, s16
 8006c2c:	eee0 7a20 	vfma.f32	s15, s0, s1
 8006c30:	eee1 7a21 	vfma.f32	s15, s2, s3
 8006c34:	eee2 7a22 	vfma.f32	s15, s4, s5
 8006c38:	eee3 7a23 	vfma.f32	s15, s6, s7
 8006c3c:	eee4 7a24 	vfma.f32	s15, s8, s9
 8006c40:	eee5 7a25 	vfma.f32	s15, s10, s11
 8006c44:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006c48:	eeee 7a8e 	vfma.f32	s15, s29, s28
 8006c4c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006c50:	d896      	bhi.n	8006b80 <forward_dense+0x1a0>
 8006c52:	eb05 010e 	add.w	r1, r5, lr
 8006c56:	465b      	mov	r3, fp
 8006c58:	4662      	mov	r2, ip
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d075      	beq.n	8006d4a <forward_dense+0x36a>
 8006c5e:	ed91 7a00 	vldr	s14, [r1]
 8006c62:	edd2 7a00 	vldr	s15, [r2]
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006c6c:	d06d      	beq.n	8006d4a <forward_dense+0x36a>
 8006c6e:	ed91 7a01 	vldr	s14, [r1, #4]
 8006c72:	edd2 7a01 	vldr	s15, [r2, #4]
 8006c76:	2b02      	cmp	r3, #2
 8006c78:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006c7c:	d065      	beq.n	8006d4a <forward_dense+0x36a>
 8006c7e:	ed91 7a02 	vldr	s14, [r1, #8]
 8006c82:	edd2 7a02 	vldr	s15, [r2, #8]
 8006c86:	2b03      	cmp	r3, #3
 8006c88:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006c8c:	d05d      	beq.n	8006d4a <forward_dense+0x36a>
 8006c8e:	ed91 7a03 	vldr	s14, [r1, #12]
 8006c92:	edd2 7a03 	vldr	s15, [r2, #12]
 8006c96:	2b04      	cmp	r3, #4
 8006c98:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006c9c:	d055      	beq.n	8006d4a <forward_dense+0x36a>
 8006c9e:	ed91 7a04 	vldr	s14, [r1, #16]
 8006ca2:	edd2 7a04 	vldr	s15, [r2, #16]
 8006ca6:	2b05      	cmp	r3, #5
 8006ca8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006cac:	d04d      	beq.n	8006d4a <forward_dense+0x36a>
 8006cae:	ed91 7a05 	vldr	s14, [r1, #20]
 8006cb2:	edd2 7a05 	vldr	s15, [r2, #20]
 8006cb6:	2b06      	cmp	r3, #6
 8006cb8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006cbc:	d045      	beq.n	8006d4a <forward_dense+0x36a>
 8006cbe:	ed91 7a06 	vldr	s14, [r1, #24]
 8006cc2:	edd2 7a06 	vldr	s15, [r2, #24]
 8006cc6:	2b07      	cmp	r3, #7
 8006cc8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006ccc:	d03d      	beq.n	8006d4a <forward_dense+0x36a>
 8006cce:	ed91 7a07 	vldr	s14, [r1, #28]
 8006cd2:	edd2 7a07 	vldr	s15, [r2, #28]
 8006cd6:	2b08      	cmp	r3, #8
 8006cd8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006cdc:	d035      	beq.n	8006d4a <forward_dense+0x36a>
 8006cde:	ed91 7a08 	vldr	s14, [r1, #32]
 8006ce2:	edd2 7a08 	vldr	s15, [r2, #32]
 8006ce6:	2b09      	cmp	r3, #9
 8006ce8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006cec:	d02d      	beq.n	8006d4a <forward_dense+0x36a>
 8006cee:	ed91 7a09 	vldr	s14, [r1, #36]	; 0x24
 8006cf2:	edd2 7a09 	vldr	s15, [r2, #36]	; 0x24
 8006cf6:	2b0a      	cmp	r3, #10
 8006cf8:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006cfc:	d025      	beq.n	8006d4a <forward_dense+0x36a>
 8006cfe:	ed91 7a0a 	vldr	s14, [r1, #40]	; 0x28
 8006d02:	edd2 7a0a 	vldr	s15, [r2, #40]	; 0x28
 8006d06:	2b0b      	cmp	r3, #11
 8006d08:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006d0c:	d01d      	beq.n	8006d4a <forward_dense+0x36a>
 8006d0e:	ed91 7a0b 	vldr	s14, [r1, #44]	; 0x2c
 8006d12:	edd2 7a0b 	vldr	s15, [r2, #44]	; 0x2c
 8006d16:	2b0c      	cmp	r3, #12
 8006d18:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006d1c:	d015      	beq.n	8006d4a <forward_dense+0x36a>
 8006d1e:	ed91 7a0c 	vldr	s14, [r1, #48]	; 0x30
 8006d22:	edd2 7a0c 	vldr	s15, [r2, #48]	; 0x30
 8006d26:	2b0d      	cmp	r3, #13
 8006d28:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006d2c:	d00d      	beq.n	8006d4a <forward_dense+0x36a>
 8006d2e:	ed91 7a0d 	vldr	s14, [r1, #52]	; 0x34
 8006d32:	edd2 7a0d 	vldr	s15, [r2, #52]	; 0x34
 8006d36:	2b0e      	cmp	r3, #14
 8006d38:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006d3c:	d005      	beq.n	8006d4a <forward_dense+0x36a>
 8006d3e:	ed91 7a0e 	vldr	s14, [r1, #56]	; 0x38
 8006d42:	edd2 7a0e 	vldr	s15, [r2, #56]	; 0x38
 8006d46:	eee7 6a27 	vfma.f32	s13, s14, s15
 8006d4a:	444d      	add	r5, r9
 8006d4c:	ee7f 6aa6 	vadd.f32	s13, s31, s13
 8006d50:	ece0 6a01 	vstmia	r0!, {s13}
 8006d54:	42b0      	cmp	r0, r6
 8006d56:	f4bf aeda 	bcs.w	8006b0e <forward_dense+0x12e>
 8006d5a:	2c00      	cmp	r4, #0
 8006d5c:	f47f af01 	bne.w	8006b62 <forward_dense+0x182>
 8006d60:	f1b8 0f0f 	cmp.w	r8, #15
 8006d64:	eef0 fa6a 	vmov.f32	s31, s21
 8006d68:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8006de8 <forward_dense+0x408>
 8006d6c:	f63f af03 	bhi.w	8006b76 <forward_dense+0x196>
 8006d70:	4643      	mov	r3, r8
 8006d72:	4629      	mov	r1, r5
 8006d74:	463a      	mov	r2, r7
 8006d76:	e770      	b.n	8006c5a <forward_dense+0x27a>
 8006d78:	2300      	movs	r3, #0
 8006d7a:	685b      	ldr	r3, [r3, #4]
 8006d7c:	deff      	udf	#255	; 0xff
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	deff      	udf	#255	; 0xff
 8006d82:	2300      	movs	r3, #0
 8006d84:	685b      	ldr	r3, [r3, #4]
 8006d86:	deff      	udf	#255	; 0xff
 8006d88:	b1ac      	cbz	r4, 8006db6 <forward_dense+0x3d6>
 8006d8a:	f8d4 c000 	ldr.w	ip, [r4]
 8006d8e:	9803      	ldr	r0, [sp, #12]
 8006d90:	9600      	str	r6, [sp, #0]
 8006d92:	463b      	mov	r3, r7
 8006d94:	4629      	mov	r1, r5
 8006d96:	4652      	mov	r2, sl
 8006d98:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
 8006d9c:	f7ff fd62 	bl	8006864 <ai_dict4_dot_array_f32>
 8006da0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006da2:	f84b 3b04 	str.w	r3, [fp], #4
 8006da6:	45c3      	cmp	fp, r8
 8006da8:	f104 0404 	add.w	r4, r4, #4
 8006dac:	444d      	add	r5, r9
 8006dae:	f4bf aeab 	bcs.w	8006b08 <forward_dense+0x128>
 8006db2:	2c00      	cmp	r4, #0
 8006db4:	d1e9      	bne.n	8006d8a <forward_dense+0x3aa>
 8006db6:	4634      	mov	r4, r6
 8006db8:	4646      	mov	r6, r8
 8006dba:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006dbe:	9400      	str	r4, [sp, #0]
 8006dc0:	463b      	mov	r3, r7
 8006dc2:	4629      	mov	r1, r5
 8006dc4:	4652      	mov	r2, sl
 8006dc6:	4640      	mov	r0, r8
 8006dc8:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 8006dcc:	f7ff fd4a 	bl	8006864 <ai_dict4_dot_array_f32>
 8006dd0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006dd2:	f84b 3b04 	str.w	r3, [fp], #4
 8006dd6:	45b3      	cmp	fp, r6
 8006dd8:	444d      	add	r5, r9
 8006dda:	d3f0      	bcc.n	8006dbe <forward_dense+0x3de>
 8006ddc:	46a0      	mov	r8, r4
 8006dde:	e696      	b.n	8006b0e <forward_dense+0x12e>
 8006de0:	9406      	str	r4, [sp, #24]
 8006de2:	e627      	b.n	8006a34 <forward_dense+0x54>
 8006de4:	9306      	str	r3, [sp, #24]
 8006de6:	e625      	b.n	8006a34 <forward_dense+0x54>
 8006de8:	00000000 	.word	0x00000000
 8006dec:	4634      	mov	r4, r6
 8006dee:	4646      	mov	r6, r8
 8006df0:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006df4:	9400      	str	r4, [sp, #0]
 8006df6:	463b      	mov	r3, r7
 8006df8:	4629      	mov	r1, r5
 8006dfa:	4652      	mov	r2, sl
 8006dfc:	4640      	mov	r0, r8
 8006dfe:	edcd aa0f 	vstr	s21, [sp, #60]	; 0x3c
 8006e02:	f7ff fc61 	bl	80066c8 <ai_dict8_dot_array_f32>
 8006e06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006e08:	f84b 3b04 	str.w	r3, [fp], #4
 8006e0c:	45b3      	cmp	fp, r6
 8006e0e:	444d      	add	r5, r9
 8006e10:	d3f0      	bcc.n	8006df4 <forward_dense+0x414>
 8006e12:	46a0      	mov	r8, r4
 8006e14:	e67b      	b.n	8006b0e <forward_dense+0x12e>
 8006e16:	b011      	add	sp, #68	; 0x44
 8006e18:	ecbd 8b10 	vpop	{d8-d15}
 8006e1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e20:	f8d3 a00c 	ldr.w	sl, [r3, #12]
 8006e24:	e624      	b.n	8006a70 <forward_dense+0x90>
 8006e26:	2300      	movs	r3, #0
 8006e28:	9306      	str	r3, [sp, #24]
 8006e2a:	e603      	b.n	8006a34 <forward_dense+0x54>
 8006e2c:	9308      	str	r3, [sp, #32]
 8006e2e:	e5f4      	b.n	8006a1a <forward_dense+0x3a>

08006e30 <nl_func_relu_generic_array_f32>:
 8006e30:	b430      	push	{r4, r5}
 8006e32:	6989      	ldr	r1, [r1, #24]
 8006e34:	6980      	ldr	r0, [r0, #24]
 8006e36:	edd3 6a02 	vldr	s13, [r3, #8]
 8006e3a:	688c      	ldr	r4, [r1, #8]
 8006e3c:	6880      	ldr	r0, [r0, #8]
 8006e3e:	ed93 7a00 	vldr	s14, [r3]
 8006e42:	ed93 6a01 	vldr	s12, [r3, #4]
 8006e46:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006e4a:	3a01      	subs	r2, #1
 8006e4c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 8006e50:	0092      	lsls	r2, r2, #2
 8006e52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e56:	4410      	add	r0, r2
 8006e58:	4422      	add	r2, r4
 8006e5a:	d421      	bmi.n	8006ea0 <nl_func_relu_generic_array_f32+0x70>
 8006e5c:	4294      	cmp	r4, r2
 8006e5e:	d83d      	bhi.n	8006edc <nl_func_relu_generic_array_f32+0xac>
 8006e60:	1d13      	adds	r3, r2, #4
 8006e62:	1d02      	adds	r2, r0, #4
 8006e64:	e010      	b.n	8006e88 <nl_func_relu_generic_array_f32+0x58>
 8006e66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006e6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e6e:	ee77 5ac7 	vsub.f32	s11, s15, s14
 8006e72:	d501      	bpl.n	8006e78 <nl_func_relu_generic_array_f32+0x48>
 8006e74:	ee65 7a86 	vmul.f32	s15, s11, s12
 8006e78:	ed62 7a01 	vstmdb	r2!, {s15}
 8006e7c:	6888      	ldr	r0, [r1, #8]
 8006e7e:	f1a3 0408 	sub.w	r4, r3, #8
 8006e82:	4284      	cmp	r4, r0
 8006e84:	462b      	mov	r3, r5
 8006e86:	d329      	bcc.n	8006edc <nl_func_relu_generic_array_f32+0xac>
 8006e88:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006e8c:	eef4 7ae6 	vcmpe.f32	s15, s13
 8006e90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e94:	f1a3 0504 	sub.w	r5, r3, #4
 8006e98:	d4e5      	bmi.n	8006e66 <nl_func_relu_generic_array_f32+0x36>
 8006e9a:	eef0 7a66 	vmov.f32	s15, s13
 8006e9e:	e7eb      	b.n	8006e78 <nl_func_relu_generic_array_f32+0x48>
 8006ea0:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8006ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ea8:	d01a      	beq.n	8006ee0 <nl_func_relu_generic_array_f32+0xb0>
 8006eaa:	4294      	cmp	r4, r2
 8006eac:	d816      	bhi.n	8006edc <nl_func_relu_generic_array_f32+0xac>
 8006eae:	1d13      	adds	r3, r2, #4
 8006eb0:	1d02      	adds	r2, r0, #4
 8006eb2:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006eb6:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8006eba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ebe:	f1a3 0408 	sub.w	r4, r3, #8
 8006ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ec6:	f1a3 0004 	sub.w	r0, r3, #4
 8006eca:	ee66 6a86 	vmul.f32	s13, s13, s12
 8006ece:	4623      	mov	r3, r4
 8006ed0:	d51e      	bpl.n	8006f10 <nl_func_relu_generic_array_f32+0xe0>
 8006ed2:	ed62 6a01 	vstmdb	r2!, {s13}
 8006ed6:	688b      	ldr	r3, [r1, #8]
 8006ed8:	42a3      	cmp	r3, r4
 8006eda:	d91e      	bls.n	8006f1a <nl_func_relu_generic_array_f32+0xea>
 8006edc:	bc30      	pop	{r4, r5}
 8006ede:	4770      	bx	lr
 8006ee0:	4294      	cmp	r4, r2
 8006ee2:	d8fb      	bhi.n	8006edc <nl_func_relu_generic_array_f32+0xac>
 8006ee4:	1d13      	adds	r3, r2, #4
 8006ee6:	2500      	movs	r5, #0
 8006ee8:	1d02      	adds	r2, r0, #4
 8006eea:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006eee:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006ef2:	f1a3 0408 	sub.w	r4, r3, #8
 8006ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006efa:	f1a3 0004 	sub.w	r0, r3, #4
 8006efe:	4623      	mov	r3, r4
 8006f00:	db0d      	blt.n	8006f1e <nl_func_relu_generic_array_f32+0xee>
 8006f02:	ed62 7a01 	vstmdb	r2!, {s15}
 8006f06:	688b      	ldr	r3, [r1, #8]
 8006f08:	42a3      	cmp	r3, r4
 8006f0a:	d8e7      	bhi.n	8006edc <nl_func_relu_generic_array_f32+0xac>
 8006f0c:	4603      	mov	r3, r0
 8006f0e:	e7ec      	b.n	8006eea <nl_func_relu_generic_array_f32+0xba>
 8006f10:	ed62 7a01 	vstmdb	r2!, {s15}
 8006f14:	688c      	ldr	r4, [r1, #8]
 8006f16:	429c      	cmp	r4, r3
 8006f18:	d8e0      	bhi.n	8006edc <nl_func_relu_generic_array_f32+0xac>
 8006f1a:	4603      	mov	r3, r0
 8006f1c:	e7c9      	b.n	8006eb2 <nl_func_relu_generic_array_f32+0x82>
 8006f1e:	f842 5d04 	str.w	r5, [r2, #-4]!
 8006f22:	688c      	ldr	r4, [r1, #8]
 8006f24:	429c      	cmp	r4, r3
 8006f26:	d8d9      	bhi.n	8006edc <nl_func_relu_generic_array_f32+0xac>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	e7de      	b.n	8006eea <nl_func_relu_generic_array_f32+0xba>

08006f2c <forward_relu>:
 8006f2c:	6982      	ldr	r2, [r0, #24]
 8006f2e:	8813      	ldrh	r3, [r2, #0]
 8006f30:	b333      	cbz	r3, 8006f80 <forward_relu+0x54>
 8006f32:	6852      	ldr	r2, [r2, #4]
 8006f34:	6851      	ldr	r1, [r2, #4]
 8006f36:	b101      	cbz	r1, 8006f3a <forward_relu+0xe>
 8006f38:	6809      	ldr	r1, [r1, #0]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d91d      	bls.n	8006f7a <forward_relu+0x4e>
 8006f3e:	b4f0      	push	{r4, r5, r6, r7}
 8006f40:	6917      	ldr	r7, [r2, #16]
 8006f42:	b107      	cbz	r7, 8006f46 <forward_relu+0x1a>
 8006f44:	683f      	ldr	r7, [r7, #0]
 8006f46:	688c      	ldr	r4, [r1, #8]
 8006f48:	69c3      	ldr	r3, [r0, #28]
 8006f4a:	f3c4 2417 	ubfx	r4, r4, #8, #24
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d044      	beq.n	8006fdc <forward_relu+0xb0>
 8006f52:	e9d3 5301 	ldrd	r5, r3, [r3, #4]
 8006f56:	2d01      	cmp	r5, #1
 8006f58:	d014      	beq.n	8006f84 <forward_relu+0x58>
 8006f5a:	2c00      	cmp	r4, #0
 8006f5c:	d074      	beq.n	8007048 <forward_relu+0x11c>
 8006f5e:	68ce      	ldr	r6, [r1, #12]
 8006f60:	2201      	movs	r2, #1
 8006f62:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8006f66:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006f6a:	42a6      	cmp	r6, r4
 8006f6c:	fb05 f202 	mul.w	r2, r5, r2
 8006f70:	d1f9      	bne.n	8006f66 <forward_relu+0x3a>
 8006f72:	4638      	mov	r0, r7
 8006f74:	bcf0      	pop	{r4, r5, r6, r7}
 8006f76:	f7ff bf5b 	b.w	8006e30 <nl_func_relu_generic_array_f32>
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	685b      	ldr	r3, [r3, #4]
 8006f7e:	deff      	udf	#255	; 0xff
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	deff      	udf	#255	; 0xff
 8006f84:	69ba      	ldr	r2, [r7, #24]
 8006f86:	6988      	ldr	r0, [r1, #24]
 8006f88:	6896      	ldr	r6, [r2, #8]
 8006f8a:	ed93 7a00 	vldr	s14, [r3]
 8006f8e:	6882      	ldr	r2, [r0, #8]
 8006f90:	b184      	cbz	r4, 8006fb4 <forward_relu+0x88>
 8006f92:	68cf      	ldr	r7, [r1, #12]
 8006f94:	462b      	mov	r3, r5
 8006f96:	eb07 0484 	add.w	r4, r7, r4, lsl #2
 8006f9a:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 8006f9e:	42a7      	cmp	r7, r4
 8006fa0:	fb01 f303 	mul.w	r3, r1, r3
 8006fa4:	d1f9      	bne.n	8006f9a <forward_relu+0x6e>
 8006fa6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006faa:	3b01      	subs	r3, #1
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	18d2      	adds	r2, r2, r3
 8006fb0:	441e      	add	r6, r3
 8006fb2:	d23f      	bcs.n	8007034 <forward_relu+0x108>
 8006fb4:	1d13      	adds	r3, r2, #4
 8006fb6:	2500      	movs	r5, #0
 8006fb8:	1d32      	adds	r2, r6, #4
 8006fba:	ed53 7a01 	vldr	s15, [r3, #-4]
 8006fbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006fc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006fc6:	f1a3 0104 	sub.w	r1, r3, #4
 8006fca:	d835      	bhi.n	8007038 <forward_relu+0x10c>
 8006fcc:	ed62 7a01 	vstmdb	r2!, {s15}
 8006fd0:	6884      	ldr	r4, [r0, #8]
 8006fd2:	3b08      	subs	r3, #8
 8006fd4:	429c      	cmp	r4, r3
 8006fd6:	d82d      	bhi.n	8007034 <forward_relu+0x108>
 8006fd8:	460b      	mov	r3, r1
 8006fda:	e7ee      	b.n	8006fba <forward_relu+0x8e>
 8006fdc:	69bb      	ldr	r3, [r7, #24]
 8006fde:	698d      	ldr	r5, [r1, #24]
 8006fe0:	6898      	ldr	r0, [r3, #8]
 8006fe2:	68ab      	ldr	r3, [r5, #8]
 8006fe4:	b184      	cbz	r4, 8007008 <forward_relu+0xdc>
 8006fe6:	68ce      	ldr	r6, [r1, #12]
 8006fe8:	2201      	movs	r2, #1
 8006fea:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8006fee:	f854 1d04 	ldr.w	r1, [r4, #-4]!
 8006ff2:	42a6      	cmp	r6, r4
 8006ff4:	fb01 f202 	mul.w	r2, r1, r2
 8006ff8:	d1f9      	bne.n	8006fee <forward_relu+0xc2>
 8006ffa:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8006ffe:	3a01      	subs	r2, #1
 8007000:	0092      	lsls	r2, r2, #2
 8007002:	189b      	adds	r3, r3, r2
 8007004:	4410      	add	r0, r2
 8007006:	d215      	bcs.n	8007034 <forward_relu+0x108>
 8007008:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800704c <forward_relu+0x120>
 800700c:	3304      	adds	r3, #4
 800700e:	1d01      	adds	r1, r0, #4
 8007010:	ed53 7a01 	vldr	s15, [r3, #-4]
 8007014:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800701c:	bfb8      	it	lt
 800701e:	eef0 7a47 	vmovlt.f32	s15, s14
 8007022:	ed61 7a01 	vstmdb	r1!, {s15}
 8007026:	68a8      	ldr	r0, [r5, #8]
 8007028:	f1a3 0208 	sub.w	r2, r3, #8
 800702c:	4290      	cmp	r0, r2
 800702e:	f1a3 0304 	sub.w	r3, r3, #4
 8007032:	d9ed      	bls.n	8007010 <forward_relu+0xe4>
 8007034:	bcf0      	pop	{r4, r5, r6, r7}
 8007036:	4770      	bx	lr
 8007038:	f842 5d04 	str.w	r5, [r2, #-4]!
 800703c:	6884      	ldr	r4, [r0, #8]
 800703e:	3b08      	subs	r3, #8
 8007040:	429c      	cmp	r4, r3
 8007042:	d8f7      	bhi.n	8007034 <forward_relu+0x108>
 8007044:	460b      	mov	r3, r1
 8007046:	e7b8      	b.n	8006fba <forward_relu+0x8e>
 8007048:	2201      	movs	r2, #1
 800704a:	e792      	b.n	8006f72 <forward_relu+0x46>
 800704c:	00000000 	.word	0x00000000

08007050 <ai_check_custom_types>:
 8007050:	4b13      	ldr	r3, [pc, #76]	; (80070a0 <ai_check_custom_types+0x50>)
 8007052:	b082      	sub	sp, #8
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	9301      	str	r3, [sp, #4]
 8007058:	b118      	cbz	r0, 8007062 <ai_check_custom_types+0x12>
 800705a:	7803      	ldrb	r3, [r0, #0]
 800705c:	2b03      	cmp	r3, #3
 800705e:	d002      	beq.n	8007066 <ai_check_custom_types+0x16>
 8007060:	2000      	movs	r0, #0
 8007062:	b002      	add	sp, #8
 8007064:	4770      	bx	lr
 8007066:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800706a:	4293      	cmp	r3, r2
 800706c:	d004      	beq.n	8007078 <ai_check_custom_types+0x28>
 800706e:	2001      	movs	r0, #1
 8007070:	f080 0001 	eor.w	r0, r0, #1
 8007074:	b002      	add	sp, #8
 8007076:	4770      	bx	lr
 8007078:	7842      	ldrb	r2, [r0, #1]
 800707a:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800707e:	429a      	cmp	r2, r3
 8007080:	f100 0001 	add.w	r0, r0, #1
 8007084:	d1f3      	bne.n	800706e <ai_check_custom_types+0x1e>
 8007086:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800708a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800708e:	429a      	cmp	r2, r3
 8007090:	d1ed      	bne.n	800706e <ai_check_custom_types+0x1e>
 8007092:	7842      	ldrb	r2, [r0, #1]
 8007094:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8007098:	429a      	cmp	r2, r3
 800709a:	d1e8      	bne.n	800706e <ai_check_custom_types+0x1e>
 800709c:	2000      	movs	r0, #0
 800709e:	e7e7      	b.n	8007070 <ai_check_custom_types+0x20>
 80070a0:	0800abd4 	.word	0x0800abd4

080070a4 <ai_layers_init_all>:
 80070a4:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80070a6:	b17a      	cbz	r2, 80070c8 <ai_layers_init_all+0x24>
 80070a8:	6913      	ldr	r3, [r2, #16]
 80070aa:	60d0      	str	r0, [r2, #12]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	f04f 0201 	mov.w	r2, #1
 80070b2:	d009      	beq.n	80070c8 <ai_layers_init_all+0x24>
 80070b4:	b143      	cbz	r3, 80070c8 <ai_layers_init_all+0x24>
 80070b6:	6919      	ldr	r1, [r3, #16]
 80070b8:	60d8      	str	r0, [r3, #12]
 80070ba:	4299      	cmp	r1, r3
 80070bc:	f102 0201 	add.w	r2, r2, #1
 80070c0:	d002      	beq.n	80070c8 <ai_layers_init_all+0x24>
 80070c2:	460b      	mov	r3, r1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d1f6      	bne.n	80070b6 <ai_layers_init_all+0x12>
 80070c8:	4610      	mov	r0, r2
 80070ca:	4770      	bx	lr

080070cc <ai_layers_post_init_all>:
 80070cc:	b538      	push	{r3, r4, r5, lr}
 80070ce:	6d04      	ldr	r4, [r0, #80]	; 0x50
 80070d0:	b18c      	cbz	r4, 80070f6 <ai_layers_post_init_all+0x2a>
 80070d2:	2500      	movs	r5, #0
 80070d4:	6863      	ldr	r3, [r4, #4]
 80070d6:	f013 0f01 	tst.w	r3, #1
 80070da:	4620      	mov	r0, r4
 80070dc:	d003      	beq.n	80070e6 <ai_layers_post_init_all+0x1a>
 80070de:	6a23      	ldr	r3, [r4, #32]
 80070e0:	b10b      	cbz	r3, 80070e6 <ai_layers_post_init_all+0x1a>
 80070e2:	4798      	blx	r3
 80070e4:	3501      	adds	r5, #1
 80070e6:	6923      	ldr	r3, [r4, #16]
 80070e8:	42a3      	cmp	r3, r4
 80070ea:	d002      	beq.n	80070f2 <ai_layers_post_init_all+0x26>
 80070ec:	461c      	mov	r4, r3
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d1f0      	bne.n	80070d4 <ai_layers_post_init_all+0x8>
 80070f2:	4628      	mov	r0, r5
 80070f4:	bd38      	pop	{r3, r4, r5, pc}
 80070f6:	4625      	mov	r5, r4
 80070f8:	e7fb      	b.n	80070f2 <ai_layers_post_init_all+0x26>
 80070fa:	bf00      	nop

080070fc <ai_layers_forward_all>:
 80070fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007100:	6d87      	ldr	r7, [r0, #88]	; 0x58
 8007102:	6d05      	ldr	r5, [r0, #80]	; 0x50
 8007104:	4604      	mov	r4, r0
 8007106:	2f00      	cmp	r7, #0
 8007108:	d02c      	beq.n	8007164 <ai_layers_forward_all+0x68>
 800710a:	2d00      	cmp	r5, #0
 800710c:	d03f      	beq.n	800718e <ai_layers_forward_all+0x92>
 800710e:	6545      	str	r5, [r0, #84]	; 0x54
 8007110:	4629      	mov	r1, r5
 8007112:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8007114:	2001      	movs	r0, #1
 8007116:	47b8      	blx	r7
 8007118:	2600      	movs	r6, #0
 800711a:	6d61      	ldr	r1, [r4, #84]	; 0x54
 800711c:	46b0      	mov	r8, r6
 800711e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007120:	2002      	movs	r0, #2
 8007122:	47b8      	blx	r7
 8007124:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8007126:	696b      	ldr	r3, [r5, #20]
 8007128:	4628      	mov	r0, r5
 800712a:	4798      	blx	r3
 800712c:	692b      	ldr	r3, [r5, #16]
 800712e:	429d      	cmp	r5, r3
 8007130:	f04f 0003 	mov.w	r0, #3
 8007134:	4619      	mov	r1, r3
 8007136:	d009      	beq.n	800714c <ai_layers_forward_all+0x50>
 8007138:	6563      	str	r3, [r4, #84]	; 0x54
 800713a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800713c:	47b8      	blx	r7
 800713e:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007140:	3601      	adds	r6, #1
 8007142:	2900      	cmp	r1, #0
 8007144:	d1eb      	bne.n	800711e <ai_layers_forward_all+0x22>
 8007146:	4630      	mov	r0, r6
 8007148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800714c:	2100      	movs	r1, #0
 800714e:	f8c4 8054 	str.w	r8, [r4, #84]	; 0x54
 8007152:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8007154:	47b8      	blx	r7
 8007156:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8007158:	3601      	adds	r6, #1
 800715a:	2900      	cmp	r1, #0
 800715c:	d1df      	bne.n	800711e <ai_layers_forward_all+0x22>
 800715e:	4630      	mov	r0, r6
 8007160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007164:	b19d      	cbz	r5, 800718e <ai_layers_forward_all+0x92>
 8007166:	6545      	str	r5, [r0, #84]	; 0x54
 8007168:	463e      	mov	r6, r7
 800716a:	696b      	ldr	r3, [r5, #20]
 800716c:	4628      	mov	r0, r5
 800716e:	4798      	blx	r3
 8007170:	692b      	ldr	r3, [r5, #16]
 8007172:	42ab      	cmp	r3, r5
 8007174:	f106 0601 	add.w	r6, r6, #1
 8007178:	d004      	beq.n	8007184 <ai_layers_forward_all+0x88>
 800717a:	6563      	str	r3, [r4, #84]	; 0x54
 800717c:	461d      	mov	r5, r3
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1f3      	bne.n	800716a <ai_layers_forward_all+0x6e>
 8007182:	e7e0      	b.n	8007146 <ai_layers_forward_all+0x4a>
 8007184:	2300      	movs	r3, #0
 8007186:	6563      	str	r3, [r4, #84]	; 0x54
 8007188:	4630      	mov	r0, r6
 800718a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800718e:	462e      	mov	r6, r5
 8007190:	4630      	mov	r0, r6
 8007192:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007196:	bf00      	nop

08007198 <ai_layers_destroy_all>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800719c:	b18c      	cbz	r4, 80071c2 <ai_layers_destroy_all+0x2a>
 800719e:	2500      	movs	r5, #0
 80071a0:	6863      	ldr	r3, [r4, #4]
 80071a2:	f013 0f04 	tst.w	r3, #4
 80071a6:	4620      	mov	r0, r4
 80071a8:	d003      	beq.n	80071b2 <ai_layers_destroy_all+0x1a>
 80071aa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80071ac:	b10b      	cbz	r3, 80071b2 <ai_layers_destroy_all+0x1a>
 80071ae:	4798      	blx	r3
 80071b0:	3501      	adds	r5, #1
 80071b2:	6923      	ldr	r3, [r4, #16]
 80071b4:	42a3      	cmp	r3, r4
 80071b6:	d002      	beq.n	80071be <ai_layers_destroy_all+0x26>
 80071b8:	461c      	mov	r4, r3
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d1f0      	bne.n	80071a0 <ai_layers_destroy_all+0x8>
 80071be:	4628      	mov	r0, r5
 80071c0:	bd38      	pop	{r3, r4, r5, pc}
 80071c2:	4625      	mov	r5, r4
 80071c4:	e7fb      	b.n	80071be <ai_layers_destroy_all+0x26>
 80071c6:	bf00      	nop

080071c8 <ai_array_to_buffer_fmt>:
 80071c8:	f3c0 4343 	ubfx	r3, r0, #17, #4
 80071cc:	2b02      	cmp	r3, #2
 80071ce:	d02e      	beq.n	800722e <ai_array_to_buffer_fmt+0x66>
 80071d0:	4a1b      	ldr	r2, [pc, #108]	; (8007240 <ai_array_to_buffer_fmt+0x78>)
 80071d2:	f020 437e 	bic.w	r3, r0, #4261412864	; 0xfe000000
 80071d6:	4293      	cmp	r3, r2
 80071d8:	d00e      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 80071da:	dd11      	ble.n	8007200 <ai_array_to_buffer_fmt+0x38>
 80071dc:	4a19      	ldr	r2, [pc, #100]	; (8007244 <ai_array_to_buffer_fmt+0x7c>)
 80071de:	4293      	cmp	r3, r2
 80071e0:	d00a      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 80071e2:	dd18      	ble.n	8007216 <ai_array_to_buffer_fmt+0x4e>
 80071e4:	4a18      	ldr	r2, [pc, #96]	; (8007248 <ai_array_to_buffer_fmt+0x80>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d006      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 80071ea:	4a18      	ldr	r2, [pc, #96]	; (800724c <ai_array_to_buffer_fmt+0x84>)
 80071ec:	4293      	cmp	r3, r2
 80071ee:	d003      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 80071f0:	4a17      	ldr	r2, [pc, #92]	; (8007250 <ai_array_to_buffer_fmt+0x88>)
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d000      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 80071f6:	2340      	movs	r3, #64	; 0x40
 80071f8:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80071fc:	4318      	orrs	r0, r3
 80071fe:	4770      	bx	lr
 8007200:	4a14      	ldr	r2, [pc, #80]	; (8007254 <ai_array_to_buffer_fmt+0x8c>)
 8007202:	4293      	cmp	r3, r2
 8007204:	d0f8      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 8007206:	dd06      	ble.n	8007216 <ai_array_to_buffer_fmt+0x4e>
 8007208:	4a13      	ldr	r2, [pc, #76]	; (8007258 <ai_array_to_buffer_fmt+0x90>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d0f4      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 800720e:	320f      	adds	r2, #15
 8007210:	4293      	cmp	r3, r2
 8007212:	d0f1      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 8007214:	e7ef      	b.n	80071f6 <ai_array_to_buffer_fmt+0x2e>
 8007216:	f2a2 4207 	subw	r2, r2, #1031	; 0x407
 800721a:	4293      	cmp	r3, r2
 800721c:	d0ec      	beq.n	80071f8 <ai_array_to_buffer_fmt+0x30>
 800721e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007222:	4293      	cmp	r3, r2
 8007224:	d1e7      	bne.n	80071f6 <ai_array_to_buffer_fmt+0x2e>
 8007226:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800722a:	4318      	orrs	r0, r3
 800722c:	4770      	bx	lr
 800722e:	4b0b      	ldr	r3, [pc, #44]	; (800725c <ai_array_to_buffer_fmt+0x94>)
 8007230:	4003      	ands	r3, r0
 8007232:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007236:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800723a:	4318      	orrs	r0, r3
 800723c:	4770      	bx	lr
 800723e:	bf00      	nop
 8007240:	00060440 	.word	0x00060440
 8007244:	00840447 	.word	0x00840447
 8007248:	0084084f 	.word	0x0084084f
 800724c:	01821040 	.word	0x01821040
 8007250:	00840840 	.word	0x00840840
 8007254:	00040447 	.word	0x00040447
 8007258:	00040840 	.word	0x00040840
 800725c:	00803fff 	.word	0x00803fff

08007260 <ai_array_get_byte_size>:
 8007260:	b1c1      	cbz	r1, 8007294 <ai_array_get_byte_size+0x34>
 8007262:	f3c0 3282 	ubfx	r2, r0, #14, #3
 8007266:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800726a:	4413      	add	r3, r2
 800726c:	fb01 f103 	mul.w	r1, r1, r3
 8007270:	f3c0 5241 	ubfx	r2, r0, #21, #2
 8007274:	3107      	adds	r1, #7
 8007276:	f3c0 4043 	ubfx	r0, r0, #17, #4
 800727a:	f021 0107 	bic.w	r1, r1, #7
 800727e:	2804      	cmp	r0, #4
 8007280:	fa21 f102 	lsr.w	r1, r1, r2
 8007284:	d008      	beq.n	8007298 <ai_array_get_byte_size+0x38>
 8007286:	2808      	cmp	r0, #8
 8007288:	d101      	bne.n	800728e <ai_array_get_byte_size+0x2e>
 800728a:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 800728e:	3107      	adds	r1, #7
 8007290:	08c8      	lsrs	r0, r1, #3
 8007292:	4770      	bx	lr
 8007294:	4608      	mov	r0, r1
 8007296:	4770      	bx	lr
 8007298:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800729c:	3107      	adds	r1, #7
 800729e:	08c8      	lsrs	r0, r1, #3
 80072a0:	4770      	bx	lr
 80072a2:	bf00      	nop

080072a4 <calloc>:
 80072a4:	4b02      	ldr	r3, [pc, #8]	; (80072b0 <calloc+0xc>)
 80072a6:	460a      	mov	r2, r1
 80072a8:	4601      	mov	r1, r0
 80072aa:	6818      	ldr	r0, [r3, #0]
 80072ac:	f000 b852 	b.w	8007354 <_calloc_r>
 80072b0:	20000ed0 	.word	0x20000ed0

080072b4 <__errno>:
 80072b4:	4b01      	ldr	r3, [pc, #4]	; (80072bc <__errno+0x8>)
 80072b6:	6818      	ldr	r0, [r3, #0]
 80072b8:	4770      	bx	lr
 80072ba:	bf00      	nop
 80072bc:	20000ed0 	.word	0x20000ed0

080072c0 <__libc_init_array>:
 80072c0:	b570      	push	{r4, r5, r6, lr}
 80072c2:	4d0d      	ldr	r5, [pc, #52]	; (80072f8 <__libc_init_array+0x38>)
 80072c4:	4c0d      	ldr	r4, [pc, #52]	; (80072fc <__libc_init_array+0x3c>)
 80072c6:	1b64      	subs	r4, r4, r5
 80072c8:	10a4      	asrs	r4, r4, #2
 80072ca:	2600      	movs	r6, #0
 80072cc:	42a6      	cmp	r6, r4
 80072ce:	d109      	bne.n	80072e4 <__libc_init_array+0x24>
 80072d0:	4d0b      	ldr	r5, [pc, #44]	; (8007300 <__libc_init_array+0x40>)
 80072d2:	4c0c      	ldr	r4, [pc, #48]	; (8007304 <__libc_init_array+0x44>)
 80072d4:	f003 fb7a 	bl	800a9cc <_init>
 80072d8:	1b64      	subs	r4, r4, r5
 80072da:	10a4      	asrs	r4, r4, #2
 80072dc:	2600      	movs	r6, #0
 80072de:	42a6      	cmp	r6, r4
 80072e0:	d105      	bne.n	80072ee <__libc_init_array+0x2e>
 80072e2:	bd70      	pop	{r4, r5, r6, pc}
 80072e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80072e8:	4798      	blx	r3
 80072ea:	3601      	adds	r6, #1
 80072ec:	e7ee      	b.n	80072cc <__libc_init_array+0xc>
 80072ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80072f2:	4798      	blx	r3
 80072f4:	3601      	adds	r6, #1
 80072f6:	e7f2      	b.n	80072de <__libc_init_array+0x1e>
 80072f8:	08066448 	.word	0x08066448
 80072fc:	08066448 	.word	0x08066448
 8007300:	08066448 	.word	0x08066448
 8007304:	0806644c 	.word	0x0806644c

08007308 <malloc>:
 8007308:	4b02      	ldr	r3, [pc, #8]	; (8007314 <malloc+0xc>)
 800730a:	4601      	mov	r1, r0
 800730c:	6818      	ldr	r0, [r3, #0]
 800730e:	f000 b881 	b.w	8007414 <_malloc_r>
 8007312:	bf00      	nop
 8007314:	20000ed0 	.word	0x20000ed0

08007318 <free>:
 8007318:	4b02      	ldr	r3, [pc, #8]	; (8007324 <free+0xc>)
 800731a:	4601      	mov	r1, r0
 800731c:	6818      	ldr	r0, [r3, #0]
 800731e:	f000 b829 	b.w	8007374 <_free_r>
 8007322:	bf00      	nop
 8007324:	20000ed0 	.word	0x20000ed0

08007328 <memcpy>:
 8007328:	440a      	add	r2, r1
 800732a:	4291      	cmp	r1, r2
 800732c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007330:	d100      	bne.n	8007334 <memcpy+0xc>
 8007332:	4770      	bx	lr
 8007334:	b510      	push	{r4, lr}
 8007336:	f811 4b01 	ldrb.w	r4, [r1], #1
 800733a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800733e:	4291      	cmp	r1, r2
 8007340:	d1f9      	bne.n	8007336 <memcpy+0xe>
 8007342:	bd10      	pop	{r4, pc}

08007344 <memset>:
 8007344:	4402      	add	r2, r0
 8007346:	4603      	mov	r3, r0
 8007348:	4293      	cmp	r3, r2
 800734a:	d100      	bne.n	800734e <memset+0xa>
 800734c:	4770      	bx	lr
 800734e:	f803 1b01 	strb.w	r1, [r3], #1
 8007352:	e7f9      	b.n	8007348 <memset+0x4>

08007354 <_calloc_r>:
 8007354:	b513      	push	{r0, r1, r4, lr}
 8007356:	434a      	muls	r2, r1
 8007358:	4611      	mov	r1, r2
 800735a:	9201      	str	r2, [sp, #4]
 800735c:	f000 f85a 	bl	8007414 <_malloc_r>
 8007360:	4604      	mov	r4, r0
 8007362:	b118      	cbz	r0, 800736c <_calloc_r+0x18>
 8007364:	9a01      	ldr	r2, [sp, #4]
 8007366:	2100      	movs	r1, #0
 8007368:	f7ff ffec 	bl	8007344 <memset>
 800736c:	4620      	mov	r0, r4
 800736e:	b002      	add	sp, #8
 8007370:	bd10      	pop	{r4, pc}
	...

08007374 <_free_r>:
 8007374:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007376:	2900      	cmp	r1, #0
 8007378:	d048      	beq.n	800740c <_free_r+0x98>
 800737a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800737e:	9001      	str	r0, [sp, #4]
 8007380:	2b00      	cmp	r3, #0
 8007382:	f1a1 0404 	sub.w	r4, r1, #4
 8007386:	bfb8      	it	lt
 8007388:	18e4      	addlt	r4, r4, r3
 800738a:	f001 ff29 	bl	80091e0 <__malloc_lock>
 800738e:	4a20      	ldr	r2, [pc, #128]	; (8007410 <_free_r+0x9c>)
 8007390:	9801      	ldr	r0, [sp, #4]
 8007392:	6813      	ldr	r3, [r2, #0]
 8007394:	4615      	mov	r5, r2
 8007396:	b933      	cbnz	r3, 80073a6 <_free_r+0x32>
 8007398:	6063      	str	r3, [r4, #4]
 800739a:	6014      	str	r4, [r2, #0]
 800739c:	b003      	add	sp, #12
 800739e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80073a2:	f001 bf23 	b.w	80091ec <__malloc_unlock>
 80073a6:	42a3      	cmp	r3, r4
 80073a8:	d90b      	bls.n	80073c2 <_free_r+0x4e>
 80073aa:	6821      	ldr	r1, [r4, #0]
 80073ac:	1862      	adds	r2, r4, r1
 80073ae:	4293      	cmp	r3, r2
 80073b0:	bf04      	itt	eq
 80073b2:	681a      	ldreq	r2, [r3, #0]
 80073b4:	685b      	ldreq	r3, [r3, #4]
 80073b6:	6063      	str	r3, [r4, #4]
 80073b8:	bf04      	itt	eq
 80073ba:	1852      	addeq	r2, r2, r1
 80073bc:	6022      	streq	r2, [r4, #0]
 80073be:	602c      	str	r4, [r5, #0]
 80073c0:	e7ec      	b.n	800739c <_free_r+0x28>
 80073c2:	461a      	mov	r2, r3
 80073c4:	685b      	ldr	r3, [r3, #4]
 80073c6:	b10b      	cbz	r3, 80073cc <_free_r+0x58>
 80073c8:	42a3      	cmp	r3, r4
 80073ca:	d9fa      	bls.n	80073c2 <_free_r+0x4e>
 80073cc:	6811      	ldr	r1, [r2, #0]
 80073ce:	1855      	adds	r5, r2, r1
 80073d0:	42a5      	cmp	r5, r4
 80073d2:	d10b      	bne.n	80073ec <_free_r+0x78>
 80073d4:	6824      	ldr	r4, [r4, #0]
 80073d6:	4421      	add	r1, r4
 80073d8:	1854      	adds	r4, r2, r1
 80073da:	42a3      	cmp	r3, r4
 80073dc:	6011      	str	r1, [r2, #0]
 80073de:	d1dd      	bne.n	800739c <_free_r+0x28>
 80073e0:	681c      	ldr	r4, [r3, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	6053      	str	r3, [r2, #4]
 80073e6:	4421      	add	r1, r4
 80073e8:	6011      	str	r1, [r2, #0]
 80073ea:	e7d7      	b.n	800739c <_free_r+0x28>
 80073ec:	d902      	bls.n	80073f4 <_free_r+0x80>
 80073ee:	230c      	movs	r3, #12
 80073f0:	6003      	str	r3, [r0, #0]
 80073f2:	e7d3      	b.n	800739c <_free_r+0x28>
 80073f4:	6825      	ldr	r5, [r4, #0]
 80073f6:	1961      	adds	r1, r4, r5
 80073f8:	428b      	cmp	r3, r1
 80073fa:	bf04      	itt	eq
 80073fc:	6819      	ldreq	r1, [r3, #0]
 80073fe:	685b      	ldreq	r3, [r3, #4]
 8007400:	6063      	str	r3, [r4, #4]
 8007402:	bf04      	itt	eq
 8007404:	1949      	addeq	r1, r1, r5
 8007406:	6021      	streq	r1, [r4, #0]
 8007408:	6054      	str	r4, [r2, #4]
 800740a:	e7c7      	b.n	800739c <_free_r+0x28>
 800740c:	b003      	add	sp, #12
 800740e:	bd30      	pop	{r4, r5, pc}
 8007410:	200015c8 	.word	0x200015c8

08007414 <_malloc_r>:
 8007414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007416:	1ccd      	adds	r5, r1, #3
 8007418:	f025 0503 	bic.w	r5, r5, #3
 800741c:	3508      	adds	r5, #8
 800741e:	2d0c      	cmp	r5, #12
 8007420:	bf38      	it	cc
 8007422:	250c      	movcc	r5, #12
 8007424:	2d00      	cmp	r5, #0
 8007426:	4606      	mov	r6, r0
 8007428:	db01      	blt.n	800742e <_malloc_r+0x1a>
 800742a:	42a9      	cmp	r1, r5
 800742c:	d903      	bls.n	8007436 <_malloc_r+0x22>
 800742e:	230c      	movs	r3, #12
 8007430:	6033      	str	r3, [r6, #0]
 8007432:	2000      	movs	r0, #0
 8007434:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007436:	f001 fed3 	bl	80091e0 <__malloc_lock>
 800743a:	4921      	ldr	r1, [pc, #132]	; (80074c0 <_malloc_r+0xac>)
 800743c:	680a      	ldr	r2, [r1, #0]
 800743e:	4614      	mov	r4, r2
 8007440:	b99c      	cbnz	r4, 800746a <_malloc_r+0x56>
 8007442:	4f20      	ldr	r7, [pc, #128]	; (80074c4 <_malloc_r+0xb0>)
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	b923      	cbnz	r3, 8007452 <_malloc_r+0x3e>
 8007448:	4621      	mov	r1, r4
 800744a:	4630      	mov	r0, r6
 800744c:	f000 fd3c 	bl	8007ec8 <_sbrk_r>
 8007450:	6038      	str	r0, [r7, #0]
 8007452:	4629      	mov	r1, r5
 8007454:	4630      	mov	r0, r6
 8007456:	f000 fd37 	bl	8007ec8 <_sbrk_r>
 800745a:	1c43      	adds	r3, r0, #1
 800745c:	d123      	bne.n	80074a6 <_malloc_r+0x92>
 800745e:	230c      	movs	r3, #12
 8007460:	6033      	str	r3, [r6, #0]
 8007462:	4630      	mov	r0, r6
 8007464:	f001 fec2 	bl	80091ec <__malloc_unlock>
 8007468:	e7e3      	b.n	8007432 <_malloc_r+0x1e>
 800746a:	6823      	ldr	r3, [r4, #0]
 800746c:	1b5b      	subs	r3, r3, r5
 800746e:	d417      	bmi.n	80074a0 <_malloc_r+0x8c>
 8007470:	2b0b      	cmp	r3, #11
 8007472:	d903      	bls.n	800747c <_malloc_r+0x68>
 8007474:	6023      	str	r3, [r4, #0]
 8007476:	441c      	add	r4, r3
 8007478:	6025      	str	r5, [r4, #0]
 800747a:	e004      	b.n	8007486 <_malloc_r+0x72>
 800747c:	6863      	ldr	r3, [r4, #4]
 800747e:	42a2      	cmp	r2, r4
 8007480:	bf0c      	ite	eq
 8007482:	600b      	streq	r3, [r1, #0]
 8007484:	6053      	strne	r3, [r2, #4]
 8007486:	4630      	mov	r0, r6
 8007488:	f001 feb0 	bl	80091ec <__malloc_unlock>
 800748c:	f104 000b 	add.w	r0, r4, #11
 8007490:	1d23      	adds	r3, r4, #4
 8007492:	f020 0007 	bic.w	r0, r0, #7
 8007496:	1ac2      	subs	r2, r0, r3
 8007498:	d0cc      	beq.n	8007434 <_malloc_r+0x20>
 800749a:	1a1b      	subs	r3, r3, r0
 800749c:	50a3      	str	r3, [r4, r2]
 800749e:	e7c9      	b.n	8007434 <_malloc_r+0x20>
 80074a0:	4622      	mov	r2, r4
 80074a2:	6864      	ldr	r4, [r4, #4]
 80074a4:	e7cc      	b.n	8007440 <_malloc_r+0x2c>
 80074a6:	1cc4      	adds	r4, r0, #3
 80074a8:	f024 0403 	bic.w	r4, r4, #3
 80074ac:	42a0      	cmp	r0, r4
 80074ae:	d0e3      	beq.n	8007478 <_malloc_r+0x64>
 80074b0:	1a21      	subs	r1, r4, r0
 80074b2:	4630      	mov	r0, r6
 80074b4:	f000 fd08 	bl	8007ec8 <_sbrk_r>
 80074b8:	3001      	adds	r0, #1
 80074ba:	d1dd      	bne.n	8007478 <_malloc_r+0x64>
 80074bc:	e7cf      	b.n	800745e <_malloc_r+0x4a>
 80074be:	bf00      	nop
 80074c0:	200015c8 	.word	0x200015c8
 80074c4:	200015cc 	.word	0x200015cc

080074c8 <__cvt>:
 80074c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80074cc:	ec55 4b10 	vmov	r4, r5, d0
 80074d0:	2d00      	cmp	r5, #0
 80074d2:	460e      	mov	r6, r1
 80074d4:	4619      	mov	r1, r3
 80074d6:	462b      	mov	r3, r5
 80074d8:	bfbb      	ittet	lt
 80074da:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80074de:	461d      	movlt	r5, r3
 80074e0:	2300      	movge	r3, #0
 80074e2:	232d      	movlt	r3, #45	; 0x2d
 80074e4:	700b      	strb	r3, [r1, #0]
 80074e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074e8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80074ec:	4691      	mov	r9, r2
 80074ee:	f023 0820 	bic.w	r8, r3, #32
 80074f2:	bfbc      	itt	lt
 80074f4:	4622      	movlt	r2, r4
 80074f6:	4614      	movlt	r4, r2
 80074f8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80074fc:	d005      	beq.n	800750a <__cvt+0x42>
 80074fe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007502:	d100      	bne.n	8007506 <__cvt+0x3e>
 8007504:	3601      	adds	r6, #1
 8007506:	2102      	movs	r1, #2
 8007508:	e000      	b.n	800750c <__cvt+0x44>
 800750a:	2103      	movs	r1, #3
 800750c:	ab03      	add	r3, sp, #12
 800750e:	9301      	str	r3, [sp, #4]
 8007510:	ab02      	add	r3, sp, #8
 8007512:	9300      	str	r3, [sp, #0]
 8007514:	ec45 4b10 	vmov	d0, r4, r5
 8007518:	4653      	mov	r3, sl
 800751a:	4632      	mov	r2, r6
 800751c:	f000 fe50 	bl	80081c0 <_dtoa_r>
 8007520:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007524:	4607      	mov	r7, r0
 8007526:	d102      	bne.n	800752e <__cvt+0x66>
 8007528:	f019 0f01 	tst.w	r9, #1
 800752c:	d022      	beq.n	8007574 <__cvt+0xac>
 800752e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007532:	eb07 0906 	add.w	r9, r7, r6
 8007536:	d110      	bne.n	800755a <__cvt+0x92>
 8007538:	783b      	ldrb	r3, [r7, #0]
 800753a:	2b30      	cmp	r3, #48	; 0x30
 800753c:	d10a      	bne.n	8007554 <__cvt+0x8c>
 800753e:	2200      	movs	r2, #0
 8007540:	2300      	movs	r3, #0
 8007542:	4620      	mov	r0, r4
 8007544:	4629      	mov	r1, r5
 8007546:	f7f9 fac7 	bl	8000ad8 <__aeabi_dcmpeq>
 800754a:	b918      	cbnz	r0, 8007554 <__cvt+0x8c>
 800754c:	f1c6 0601 	rsb	r6, r6, #1
 8007550:	f8ca 6000 	str.w	r6, [sl]
 8007554:	f8da 3000 	ldr.w	r3, [sl]
 8007558:	4499      	add	r9, r3
 800755a:	2200      	movs	r2, #0
 800755c:	2300      	movs	r3, #0
 800755e:	4620      	mov	r0, r4
 8007560:	4629      	mov	r1, r5
 8007562:	f7f9 fab9 	bl	8000ad8 <__aeabi_dcmpeq>
 8007566:	b108      	cbz	r0, 800756c <__cvt+0xa4>
 8007568:	f8cd 900c 	str.w	r9, [sp, #12]
 800756c:	2230      	movs	r2, #48	; 0x30
 800756e:	9b03      	ldr	r3, [sp, #12]
 8007570:	454b      	cmp	r3, r9
 8007572:	d307      	bcc.n	8007584 <__cvt+0xbc>
 8007574:	9b03      	ldr	r3, [sp, #12]
 8007576:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007578:	1bdb      	subs	r3, r3, r7
 800757a:	4638      	mov	r0, r7
 800757c:	6013      	str	r3, [r2, #0]
 800757e:	b004      	add	sp, #16
 8007580:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007584:	1c59      	adds	r1, r3, #1
 8007586:	9103      	str	r1, [sp, #12]
 8007588:	701a      	strb	r2, [r3, #0]
 800758a:	e7f0      	b.n	800756e <__cvt+0xa6>

0800758c <__exponent>:
 800758c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800758e:	4603      	mov	r3, r0
 8007590:	2900      	cmp	r1, #0
 8007592:	bfb8      	it	lt
 8007594:	4249      	neglt	r1, r1
 8007596:	f803 2b02 	strb.w	r2, [r3], #2
 800759a:	bfb4      	ite	lt
 800759c:	222d      	movlt	r2, #45	; 0x2d
 800759e:	222b      	movge	r2, #43	; 0x2b
 80075a0:	2909      	cmp	r1, #9
 80075a2:	7042      	strb	r2, [r0, #1]
 80075a4:	dd2a      	ble.n	80075fc <__exponent+0x70>
 80075a6:	f10d 0407 	add.w	r4, sp, #7
 80075aa:	46a4      	mov	ip, r4
 80075ac:	270a      	movs	r7, #10
 80075ae:	46a6      	mov	lr, r4
 80075b0:	460a      	mov	r2, r1
 80075b2:	fb91 f6f7 	sdiv	r6, r1, r7
 80075b6:	fb07 1516 	mls	r5, r7, r6, r1
 80075ba:	3530      	adds	r5, #48	; 0x30
 80075bc:	2a63      	cmp	r2, #99	; 0x63
 80075be:	f104 34ff 	add.w	r4, r4, #4294967295
 80075c2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80075c6:	4631      	mov	r1, r6
 80075c8:	dcf1      	bgt.n	80075ae <__exponent+0x22>
 80075ca:	3130      	adds	r1, #48	; 0x30
 80075cc:	f1ae 0502 	sub.w	r5, lr, #2
 80075d0:	f804 1c01 	strb.w	r1, [r4, #-1]
 80075d4:	1c44      	adds	r4, r0, #1
 80075d6:	4629      	mov	r1, r5
 80075d8:	4561      	cmp	r1, ip
 80075da:	d30a      	bcc.n	80075f2 <__exponent+0x66>
 80075dc:	f10d 0209 	add.w	r2, sp, #9
 80075e0:	eba2 020e 	sub.w	r2, r2, lr
 80075e4:	4565      	cmp	r5, ip
 80075e6:	bf88      	it	hi
 80075e8:	2200      	movhi	r2, #0
 80075ea:	4413      	add	r3, r2
 80075ec:	1a18      	subs	r0, r3, r0
 80075ee:	b003      	add	sp, #12
 80075f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075f2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80075f6:	f804 2f01 	strb.w	r2, [r4, #1]!
 80075fa:	e7ed      	b.n	80075d8 <__exponent+0x4c>
 80075fc:	2330      	movs	r3, #48	; 0x30
 80075fe:	3130      	adds	r1, #48	; 0x30
 8007600:	7083      	strb	r3, [r0, #2]
 8007602:	70c1      	strb	r1, [r0, #3]
 8007604:	1d03      	adds	r3, r0, #4
 8007606:	e7f1      	b.n	80075ec <__exponent+0x60>

08007608 <_printf_float>:
 8007608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760c:	ed2d 8b02 	vpush	{d8}
 8007610:	b08d      	sub	sp, #52	; 0x34
 8007612:	460c      	mov	r4, r1
 8007614:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007618:	4616      	mov	r6, r2
 800761a:	461f      	mov	r7, r3
 800761c:	4605      	mov	r5, r0
 800761e:	f001 fd73 	bl	8009108 <_localeconv_r>
 8007622:	f8d0 a000 	ldr.w	sl, [r0]
 8007626:	4650      	mov	r0, sl
 8007628:	f7f8 fdda 	bl	80001e0 <strlen>
 800762c:	2300      	movs	r3, #0
 800762e:	930a      	str	r3, [sp, #40]	; 0x28
 8007630:	6823      	ldr	r3, [r4, #0]
 8007632:	9305      	str	r3, [sp, #20]
 8007634:	f8d8 3000 	ldr.w	r3, [r8]
 8007638:	f894 b018 	ldrb.w	fp, [r4, #24]
 800763c:	3307      	adds	r3, #7
 800763e:	f023 0307 	bic.w	r3, r3, #7
 8007642:	f103 0208 	add.w	r2, r3, #8
 8007646:	f8c8 2000 	str.w	r2, [r8]
 800764a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800764e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007652:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007656:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800765a:	9307      	str	r3, [sp, #28]
 800765c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007660:	ee08 0a10 	vmov	s16, r0
 8007664:	4b9f      	ldr	r3, [pc, #636]	; (80078e4 <_printf_float+0x2dc>)
 8007666:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800766a:	f04f 32ff 	mov.w	r2, #4294967295
 800766e:	f7f9 fa65 	bl	8000b3c <__aeabi_dcmpun>
 8007672:	bb88      	cbnz	r0, 80076d8 <_printf_float+0xd0>
 8007674:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007678:	4b9a      	ldr	r3, [pc, #616]	; (80078e4 <_printf_float+0x2dc>)
 800767a:	f04f 32ff 	mov.w	r2, #4294967295
 800767e:	f7f9 fa3f 	bl	8000b00 <__aeabi_dcmple>
 8007682:	bb48      	cbnz	r0, 80076d8 <_printf_float+0xd0>
 8007684:	2200      	movs	r2, #0
 8007686:	2300      	movs	r3, #0
 8007688:	4640      	mov	r0, r8
 800768a:	4649      	mov	r1, r9
 800768c:	f7f9 fa2e 	bl	8000aec <__aeabi_dcmplt>
 8007690:	b110      	cbz	r0, 8007698 <_printf_float+0x90>
 8007692:	232d      	movs	r3, #45	; 0x2d
 8007694:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007698:	4b93      	ldr	r3, [pc, #588]	; (80078e8 <_printf_float+0x2e0>)
 800769a:	4894      	ldr	r0, [pc, #592]	; (80078ec <_printf_float+0x2e4>)
 800769c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80076a0:	bf94      	ite	ls
 80076a2:	4698      	movls	r8, r3
 80076a4:	4680      	movhi	r8, r0
 80076a6:	2303      	movs	r3, #3
 80076a8:	6123      	str	r3, [r4, #16]
 80076aa:	9b05      	ldr	r3, [sp, #20]
 80076ac:	f023 0204 	bic.w	r2, r3, #4
 80076b0:	6022      	str	r2, [r4, #0]
 80076b2:	f04f 0900 	mov.w	r9, #0
 80076b6:	9700      	str	r7, [sp, #0]
 80076b8:	4633      	mov	r3, r6
 80076ba:	aa0b      	add	r2, sp, #44	; 0x2c
 80076bc:	4621      	mov	r1, r4
 80076be:	4628      	mov	r0, r5
 80076c0:	f000 f9d8 	bl	8007a74 <_printf_common>
 80076c4:	3001      	adds	r0, #1
 80076c6:	f040 8090 	bne.w	80077ea <_printf_float+0x1e2>
 80076ca:	f04f 30ff 	mov.w	r0, #4294967295
 80076ce:	b00d      	add	sp, #52	; 0x34
 80076d0:	ecbd 8b02 	vpop	{d8}
 80076d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076d8:	4642      	mov	r2, r8
 80076da:	464b      	mov	r3, r9
 80076dc:	4640      	mov	r0, r8
 80076de:	4649      	mov	r1, r9
 80076e0:	f7f9 fa2c 	bl	8000b3c <__aeabi_dcmpun>
 80076e4:	b140      	cbz	r0, 80076f8 <_printf_float+0xf0>
 80076e6:	464b      	mov	r3, r9
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	bfbc      	itt	lt
 80076ec:	232d      	movlt	r3, #45	; 0x2d
 80076ee:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80076f2:	487f      	ldr	r0, [pc, #508]	; (80078f0 <_printf_float+0x2e8>)
 80076f4:	4b7f      	ldr	r3, [pc, #508]	; (80078f4 <_printf_float+0x2ec>)
 80076f6:	e7d1      	b.n	800769c <_printf_float+0x94>
 80076f8:	6863      	ldr	r3, [r4, #4]
 80076fa:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80076fe:	9206      	str	r2, [sp, #24]
 8007700:	1c5a      	adds	r2, r3, #1
 8007702:	d13f      	bne.n	8007784 <_printf_float+0x17c>
 8007704:	2306      	movs	r3, #6
 8007706:	6063      	str	r3, [r4, #4]
 8007708:	9b05      	ldr	r3, [sp, #20]
 800770a:	6861      	ldr	r1, [r4, #4]
 800770c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007710:	2300      	movs	r3, #0
 8007712:	9303      	str	r3, [sp, #12]
 8007714:	ab0a      	add	r3, sp, #40	; 0x28
 8007716:	e9cd b301 	strd	fp, r3, [sp, #4]
 800771a:	ab09      	add	r3, sp, #36	; 0x24
 800771c:	ec49 8b10 	vmov	d0, r8, r9
 8007720:	9300      	str	r3, [sp, #0]
 8007722:	6022      	str	r2, [r4, #0]
 8007724:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007728:	4628      	mov	r0, r5
 800772a:	f7ff fecd 	bl	80074c8 <__cvt>
 800772e:	9b06      	ldr	r3, [sp, #24]
 8007730:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007732:	2b47      	cmp	r3, #71	; 0x47
 8007734:	4680      	mov	r8, r0
 8007736:	d108      	bne.n	800774a <_printf_float+0x142>
 8007738:	1cc8      	adds	r0, r1, #3
 800773a:	db02      	blt.n	8007742 <_printf_float+0x13a>
 800773c:	6863      	ldr	r3, [r4, #4]
 800773e:	4299      	cmp	r1, r3
 8007740:	dd41      	ble.n	80077c6 <_printf_float+0x1be>
 8007742:	f1ab 0b02 	sub.w	fp, fp, #2
 8007746:	fa5f fb8b 	uxtb.w	fp, fp
 800774a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800774e:	d820      	bhi.n	8007792 <_printf_float+0x18a>
 8007750:	3901      	subs	r1, #1
 8007752:	465a      	mov	r2, fp
 8007754:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007758:	9109      	str	r1, [sp, #36]	; 0x24
 800775a:	f7ff ff17 	bl	800758c <__exponent>
 800775e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007760:	1813      	adds	r3, r2, r0
 8007762:	2a01      	cmp	r2, #1
 8007764:	4681      	mov	r9, r0
 8007766:	6123      	str	r3, [r4, #16]
 8007768:	dc02      	bgt.n	8007770 <_printf_float+0x168>
 800776a:	6822      	ldr	r2, [r4, #0]
 800776c:	07d2      	lsls	r2, r2, #31
 800776e:	d501      	bpl.n	8007774 <_printf_float+0x16c>
 8007770:	3301      	adds	r3, #1
 8007772:	6123      	str	r3, [r4, #16]
 8007774:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007778:	2b00      	cmp	r3, #0
 800777a:	d09c      	beq.n	80076b6 <_printf_float+0xae>
 800777c:	232d      	movs	r3, #45	; 0x2d
 800777e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007782:	e798      	b.n	80076b6 <_printf_float+0xae>
 8007784:	9a06      	ldr	r2, [sp, #24]
 8007786:	2a47      	cmp	r2, #71	; 0x47
 8007788:	d1be      	bne.n	8007708 <_printf_float+0x100>
 800778a:	2b00      	cmp	r3, #0
 800778c:	d1bc      	bne.n	8007708 <_printf_float+0x100>
 800778e:	2301      	movs	r3, #1
 8007790:	e7b9      	b.n	8007706 <_printf_float+0xfe>
 8007792:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007796:	d118      	bne.n	80077ca <_printf_float+0x1c2>
 8007798:	2900      	cmp	r1, #0
 800779a:	6863      	ldr	r3, [r4, #4]
 800779c:	dd0b      	ble.n	80077b6 <_printf_float+0x1ae>
 800779e:	6121      	str	r1, [r4, #16]
 80077a0:	b913      	cbnz	r3, 80077a8 <_printf_float+0x1a0>
 80077a2:	6822      	ldr	r2, [r4, #0]
 80077a4:	07d0      	lsls	r0, r2, #31
 80077a6:	d502      	bpl.n	80077ae <_printf_float+0x1a6>
 80077a8:	3301      	adds	r3, #1
 80077aa:	440b      	add	r3, r1
 80077ac:	6123      	str	r3, [r4, #16]
 80077ae:	65a1      	str	r1, [r4, #88]	; 0x58
 80077b0:	f04f 0900 	mov.w	r9, #0
 80077b4:	e7de      	b.n	8007774 <_printf_float+0x16c>
 80077b6:	b913      	cbnz	r3, 80077be <_printf_float+0x1b6>
 80077b8:	6822      	ldr	r2, [r4, #0]
 80077ba:	07d2      	lsls	r2, r2, #31
 80077bc:	d501      	bpl.n	80077c2 <_printf_float+0x1ba>
 80077be:	3302      	adds	r3, #2
 80077c0:	e7f4      	b.n	80077ac <_printf_float+0x1a4>
 80077c2:	2301      	movs	r3, #1
 80077c4:	e7f2      	b.n	80077ac <_printf_float+0x1a4>
 80077c6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80077ca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077cc:	4299      	cmp	r1, r3
 80077ce:	db05      	blt.n	80077dc <_printf_float+0x1d4>
 80077d0:	6823      	ldr	r3, [r4, #0]
 80077d2:	6121      	str	r1, [r4, #16]
 80077d4:	07d8      	lsls	r0, r3, #31
 80077d6:	d5ea      	bpl.n	80077ae <_printf_float+0x1a6>
 80077d8:	1c4b      	adds	r3, r1, #1
 80077da:	e7e7      	b.n	80077ac <_printf_float+0x1a4>
 80077dc:	2900      	cmp	r1, #0
 80077de:	bfd4      	ite	le
 80077e0:	f1c1 0202 	rsble	r2, r1, #2
 80077e4:	2201      	movgt	r2, #1
 80077e6:	4413      	add	r3, r2
 80077e8:	e7e0      	b.n	80077ac <_printf_float+0x1a4>
 80077ea:	6823      	ldr	r3, [r4, #0]
 80077ec:	055a      	lsls	r2, r3, #21
 80077ee:	d407      	bmi.n	8007800 <_printf_float+0x1f8>
 80077f0:	6923      	ldr	r3, [r4, #16]
 80077f2:	4642      	mov	r2, r8
 80077f4:	4631      	mov	r1, r6
 80077f6:	4628      	mov	r0, r5
 80077f8:	47b8      	blx	r7
 80077fa:	3001      	adds	r0, #1
 80077fc:	d12c      	bne.n	8007858 <_printf_float+0x250>
 80077fe:	e764      	b.n	80076ca <_printf_float+0xc2>
 8007800:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007804:	f240 80e0 	bls.w	80079c8 <_printf_float+0x3c0>
 8007808:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800780c:	2200      	movs	r2, #0
 800780e:	2300      	movs	r3, #0
 8007810:	f7f9 f962 	bl	8000ad8 <__aeabi_dcmpeq>
 8007814:	2800      	cmp	r0, #0
 8007816:	d034      	beq.n	8007882 <_printf_float+0x27a>
 8007818:	4a37      	ldr	r2, [pc, #220]	; (80078f8 <_printf_float+0x2f0>)
 800781a:	2301      	movs	r3, #1
 800781c:	4631      	mov	r1, r6
 800781e:	4628      	mov	r0, r5
 8007820:	47b8      	blx	r7
 8007822:	3001      	adds	r0, #1
 8007824:	f43f af51 	beq.w	80076ca <_printf_float+0xc2>
 8007828:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800782c:	429a      	cmp	r2, r3
 800782e:	db02      	blt.n	8007836 <_printf_float+0x22e>
 8007830:	6823      	ldr	r3, [r4, #0]
 8007832:	07d8      	lsls	r0, r3, #31
 8007834:	d510      	bpl.n	8007858 <_printf_float+0x250>
 8007836:	ee18 3a10 	vmov	r3, s16
 800783a:	4652      	mov	r2, sl
 800783c:	4631      	mov	r1, r6
 800783e:	4628      	mov	r0, r5
 8007840:	47b8      	blx	r7
 8007842:	3001      	adds	r0, #1
 8007844:	f43f af41 	beq.w	80076ca <_printf_float+0xc2>
 8007848:	f04f 0800 	mov.w	r8, #0
 800784c:	f104 091a 	add.w	r9, r4, #26
 8007850:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007852:	3b01      	subs	r3, #1
 8007854:	4543      	cmp	r3, r8
 8007856:	dc09      	bgt.n	800786c <_printf_float+0x264>
 8007858:	6823      	ldr	r3, [r4, #0]
 800785a:	079b      	lsls	r3, r3, #30
 800785c:	f100 8105 	bmi.w	8007a6a <_printf_float+0x462>
 8007860:	68e0      	ldr	r0, [r4, #12]
 8007862:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007864:	4298      	cmp	r0, r3
 8007866:	bfb8      	it	lt
 8007868:	4618      	movlt	r0, r3
 800786a:	e730      	b.n	80076ce <_printf_float+0xc6>
 800786c:	2301      	movs	r3, #1
 800786e:	464a      	mov	r2, r9
 8007870:	4631      	mov	r1, r6
 8007872:	4628      	mov	r0, r5
 8007874:	47b8      	blx	r7
 8007876:	3001      	adds	r0, #1
 8007878:	f43f af27 	beq.w	80076ca <_printf_float+0xc2>
 800787c:	f108 0801 	add.w	r8, r8, #1
 8007880:	e7e6      	b.n	8007850 <_printf_float+0x248>
 8007882:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007884:	2b00      	cmp	r3, #0
 8007886:	dc39      	bgt.n	80078fc <_printf_float+0x2f4>
 8007888:	4a1b      	ldr	r2, [pc, #108]	; (80078f8 <_printf_float+0x2f0>)
 800788a:	2301      	movs	r3, #1
 800788c:	4631      	mov	r1, r6
 800788e:	4628      	mov	r0, r5
 8007890:	47b8      	blx	r7
 8007892:	3001      	adds	r0, #1
 8007894:	f43f af19 	beq.w	80076ca <_printf_float+0xc2>
 8007898:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800789c:	4313      	orrs	r3, r2
 800789e:	d102      	bne.n	80078a6 <_printf_float+0x29e>
 80078a0:	6823      	ldr	r3, [r4, #0]
 80078a2:	07d9      	lsls	r1, r3, #31
 80078a4:	d5d8      	bpl.n	8007858 <_printf_float+0x250>
 80078a6:	ee18 3a10 	vmov	r3, s16
 80078aa:	4652      	mov	r2, sl
 80078ac:	4631      	mov	r1, r6
 80078ae:	4628      	mov	r0, r5
 80078b0:	47b8      	blx	r7
 80078b2:	3001      	adds	r0, #1
 80078b4:	f43f af09 	beq.w	80076ca <_printf_float+0xc2>
 80078b8:	f04f 0900 	mov.w	r9, #0
 80078bc:	f104 0a1a 	add.w	sl, r4, #26
 80078c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80078c2:	425b      	negs	r3, r3
 80078c4:	454b      	cmp	r3, r9
 80078c6:	dc01      	bgt.n	80078cc <_printf_float+0x2c4>
 80078c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078ca:	e792      	b.n	80077f2 <_printf_float+0x1ea>
 80078cc:	2301      	movs	r3, #1
 80078ce:	4652      	mov	r2, sl
 80078d0:	4631      	mov	r1, r6
 80078d2:	4628      	mov	r0, r5
 80078d4:	47b8      	blx	r7
 80078d6:	3001      	adds	r0, #1
 80078d8:	f43f aef7 	beq.w	80076ca <_printf_float+0xc2>
 80078dc:	f109 0901 	add.w	r9, r9, #1
 80078e0:	e7ee      	b.n	80078c0 <_printf_float+0x2b8>
 80078e2:	bf00      	nop
 80078e4:	7fefffff 	.word	0x7fefffff
 80078e8:	08066030 	.word	0x08066030
 80078ec:	08066034 	.word	0x08066034
 80078f0:	0806603c 	.word	0x0806603c
 80078f4:	08066038 	.word	0x08066038
 80078f8:	08066040 	.word	0x08066040
 80078fc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078fe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007900:	429a      	cmp	r2, r3
 8007902:	bfa8      	it	ge
 8007904:	461a      	movge	r2, r3
 8007906:	2a00      	cmp	r2, #0
 8007908:	4691      	mov	r9, r2
 800790a:	dc37      	bgt.n	800797c <_printf_float+0x374>
 800790c:	f04f 0b00 	mov.w	fp, #0
 8007910:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007914:	f104 021a 	add.w	r2, r4, #26
 8007918:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800791a:	9305      	str	r3, [sp, #20]
 800791c:	eba3 0309 	sub.w	r3, r3, r9
 8007920:	455b      	cmp	r3, fp
 8007922:	dc33      	bgt.n	800798c <_printf_float+0x384>
 8007924:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007928:	429a      	cmp	r2, r3
 800792a:	db3b      	blt.n	80079a4 <_printf_float+0x39c>
 800792c:	6823      	ldr	r3, [r4, #0]
 800792e:	07da      	lsls	r2, r3, #31
 8007930:	d438      	bmi.n	80079a4 <_printf_float+0x39c>
 8007932:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007934:	9b05      	ldr	r3, [sp, #20]
 8007936:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007938:	1ad3      	subs	r3, r2, r3
 800793a:	eba2 0901 	sub.w	r9, r2, r1
 800793e:	4599      	cmp	r9, r3
 8007940:	bfa8      	it	ge
 8007942:	4699      	movge	r9, r3
 8007944:	f1b9 0f00 	cmp.w	r9, #0
 8007948:	dc35      	bgt.n	80079b6 <_printf_float+0x3ae>
 800794a:	f04f 0800 	mov.w	r8, #0
 800794e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007952:	f104 0a1a 	add.w	sl, r4, #26
 8007956:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800795a:	1a9b      	subs	r3, r3, r2
 800795c:	eba3 0309 	sub.w	r3, r3, r9
 8007960:	4543      	cmp	r3, r8
 8007962:	f77f af79 	ble.w	8007858 <_printf_float+0x250>
 8007966:	2301      	movs	r3, #1
 8007968:	4652      	mov	r2, sl
 800796a:	4631      	mov	r1, r6
 800796c:	4628      	mov	r0, r5
 800796e:	47b8      	blx	r7
 8007970:	3001      	adds	r0, #1
 8007972:	f43f aeaa 	beq.w	80076ca <_printf_float+0xc2>
 8007976:	f108 0801 	add.w	r8, r8, #1
 800797a:	e7ec      	b.n	8007956 <_printf_float+0x34e>
 800797c:	4613      	mov	r3, r2
 800797e:	4631      	mov	r1, r6
 8007980:	4642      	mov	r2, r8
 8007982:	4628      	mov	r0, r5
 8007984:	47b8      	blx	r7
 8007986:	3001      	adds	r0, #1
 8007988:	d1c0      	bne.n	800790c <_printf_float+0x304>
 800798a:	e69e      	b.n	80076ca <_printf_float+0xc2>
 800798c:	2301      	movs	r3, #1
 800798e:	4631      	mov	r1, r6
 8007990:	4628      	mov	r0, r5
 8007992:	9205      	str	r2, [sp, #20]
 8007994:	47b8      	blx	r7
 8007996:	3001      	adds	r0, #1
 8007998:	f43f ae97 	beq.w	80076ca <_printf_float+0xc2>
 800799c:	9a05      	ldr	r2, [sp, #20]
 800799e:	f10b 0b01 	add.w	fp, fp, #1
 80079a2:	e7b9      	b.n	8007918 <_printf_float+0x310>
 80079a4:	ee18 3a10 	vmov	r3, s16
 80079a8:	4652      	mov	r2, sl
 80079aa:	4631      	mov	r1, r6
 80079ac:	4628      	mov	r0, r5
 80079ae:	47b8      	blx	r7
 80079b0:	3001      	adds	r0, #1
 80079b2:	d1be      	bne.n	8007932 <_printf_float+0x32a>
 80079b4:	e689      	b.n	80076ca <_printf_float+0xc2>
 80079b6:	9a05      	ldr	r2, [sp, #20]
 80079b8:	464b      	mov	r3, r9
 80079ba:	4442      	add	r2, r8
 80079bc:	4631      	mov	r1, r6
 80079be:	4628      	mov	r0, r5
 80079c0:	47b8      	blx	r7
 80079c2:	3001      	adds	r0, #1
 80079c4:	d1c1      	bne.n	800794a <_printf_float+0x342>
 80079c6:	e680      	b.n	80076ca <_printf_float+0xc2>
 80079c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079ca:	2a01      	cmp	r2, #1
 80079cc:	dc01      	bgt.n	80079d2 <_printf_float+0x3ca>
 80079ce:	07db      	lsls	r3, r3, #31
 80079d0:	d538      	bpl.n	8007a44 <_printf_float+0x43c>
 80079d2:	2301      	movs	r3, #1
 80079d4:	4642      	mov	r2, r8
 80079d6:	4631      	mov	r1, r6
 80079d8:	4628      	mov	r0, r5
 80079da:	47b8      	blx	r7
 80079dc:	3001      	adds	r0, #1
 80079de:	f43f ae74 	beq.w	80076ca <_printf_float+0xc2>
 80079e2:	ee18 3a10 	vmov	r3, s16
 80079e6:	4652      	mov	r2, sl
 80079e8:	4631      	mov	r1, r6
 80079ea:	4628      	mov	r0, r5
 80079ec:	47b8      	blx	r7
 80079ee:	3001      	adds	r0, #1
 80079f0:	f43f ae6b 	beq.w	80076ca <_printf_float+0xc2>
 80079f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80079f8:	2200      	movs	r2, #0
 80079fa:	2300      	movs	r3, #0
 80079fc:	f7f9 f86c 	bl	8000ad8 <__aeabi_dcmpeq>
 8007a00:	b9d8      	cbnz	r0, 8007a3a <_printf_float+0x432>
 8007a02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a04:	f108 0201 	add.w	r2, r8, #1
 8007a08:	3b01      	subs	r3, #1
 8007a0a:	4631      	mov	r1, r6
 8007a0c:	4628      	mov	r0, r5
 8007a0e:	47b8      	blx	r7
 8007a10:	3001      	adds	r0, #1
 8007a12:	d10e      	bne.n	8007a32 <_printf_float+0x42a>
 8007a14:	e659      	b.n	80076ca <_printf_float+0xc2>
 8007a16:	2301      	movs	r3, #1
 8007a18:	4652      	mov	r2, sl
 8007a1a:	4631      	mov	r1, r6
 8007a1c:	4628      	mov	r0, r5
 8007a1e:	47b8      	blx	r7
 8007a20:	3001      	adds	r0, #1
 8007a22:	f43f ae52 	beq.w	80076ca <_printf_float+0xc2>
 8007a26:	f108 0801 	add.w	r8, r8, #1
 8007a2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	4543      	cmp	r3, r8
 8007a30:	dcf1      	bgt.n	8007a16 <_printf_float+0x40e>
 8007a32:	464b      	mov	r3, r9
 8007a34:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007a38:	e6dc      	b.n	80077f4 <_printf_float+0x1ec>
 8007a3a:	f04f 0800 	mov.w	r8, #0
 8007a3e:	f104 0a1a 	add.w	sl, r4, #26
 8007a42:	e7f2      	b.n	8007a2a <_printf_float+0x422>
 8007a44:	2301      	movs	r3, #1
 8007a46:	4642      	mov	r2, r8
 8007a48:	e7df      	b.n	8007a0a <_printf_float+0x402>
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	464a      	mov	r2, r9
 8007a4e:	4631      	mov	r1, r6
 8007a50:	4628      	mov	r0, r5
 8007a52:	47b8      	blx	r7
 8007a54:	3001      	adds	r0, #1
 8007a56:	f43f ae38 	beq.w	80076ca <_printf_float+0xc2>
 8007a5a:	f108 0801 	add.w	r8, r8, #1
 8007a5e:	68e3      	ldr	r3, [r4, #12]
 8007a60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007a62:	1a5b      	subs	r3, r3, r1
 8007a64:	4543      	cmp	r3, r8
 8007a66:	dcf0      	bgt.n	8007a4a <_printf_float+0x442>
 8007a68:	e6fa      	b.n	8007860 <_printf_float+0x258>
 8007a6a:	f04f 0800 	mov.w	r8, #0
 8007a6e:	f104 0919 	add.w	r9, r4, #25
 8007a72:	e7f4      	b.n	8007a5e <_printf_float+0x456>

08007a74 <_printf_common>:
 8007a74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a78:	4616      	mov	r6, r2
 8007a7a:	4699      	mov	r9, r3
 8007a7c:	688a      	ldr	r2, [r1, #8]
 8007a7e:	690b      	ldr	r3, [r1, #16]
 8007a80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007a84:	4293      	cmp	r3, r2
 8007a86:	bfb8      	it	lt
 8007a88:	4613      	movlt	r3, r2
 8007a8a:	6033      	str	r3, [r6, #0]
 8007a8c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007a90:	4607      	mov	r7, r0
 8007a92:	460c      	mov	r4, r1
 8007a94:	b10a      	cbz	r2, 8007a9a <_printf_common+0x26>
 8007a96:	3301      	adds	r3, #1
 8007a98:	6033      	str	r3, [r6, #0]
 8007a9a:	6823      	ldr	r3, [r4, #0]
 8007a9c:	0699      	lsls	r1, r3, #26
 8007a9e:	bf42      	ittt	mi
 8007aa0:	6833      	ldrmi	r3, [r6, #0]
 8007aa2:	3302      	addmi	r3, #2
 8007aa4:	6033      	strmi	r3, [r6, #0]
 8007aa6:	6825      	ldr	r5, [r4, #0]
 8007aa8:	f015 0506 	ands.w	r5, r5, #6
 8007aac:	d106      	bne.n	8007abc <_printf_common+0x48>
 8007aae:	f104 0a19 	add.w	sl, r4, #25
 8007ab2:	68e3      	ldr	r3, [r4, #12]
 8007ab4:	6832      	ldr	r2, [r6, #0]
 8007ab6:	1a9b      	subs	r3, r3, r2
 8007ab8:	42ab      	cmp	r3, r5
 8007aba:	dc26      	bgt.n	8007b0a <_printf_common+0x96>
 8007abc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007ac0:	1e13      	subs	r3, r2, #0
 8007ac2:	6822      	ldr	r2, [r4, #0]
 8007ac4:	bf18      	it	ne
 8007ac6:	2301      	movne	r3, #1
 8007ac8:	0692      	lsls	r2, r2, #26
 8007aca:	d42b      	bmi.n	8007b24 <_printf_common+0xb0>
 8007acc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ad0:	4649      	mov	r1, r9
 8007ad2:	4638      	mov	r0, r7
 8007ad4:	47c0      	blx	r8
 8007ad6:	3001      	adds	r0, #1
 8007ad8:	d01e      	beq.n	8007b18 <_printf_common+0xa4>
 8007ada:	6823      	ldr	r3, [r4, #0]
 8007adc:	68e5      	ldr	r5, [r4, #12]
 8007ade:	6832      	ldr	r2, [r6, #0]
 8007ae0:	f003 0306 	and.w	r3, r3, #6
 8007ae4:	2b04      	cmp	r3, #4
 8007ae6:	bf08      	it	eq
 8007ae8:	1aad      	subeq	r5, r5, r2
 8007aea:	68a3      	ldr	r3, [r4, #8]
 8007aec:	6922      	ldr	r2, [r4, #16]
 8007aee:	bf0c      	ite	eq
 8007af0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007af4:	2500      	movne	r5, #0
 8007af6:	4293      	cmp	r3, r2
 8007af8:	bfc4      	itt	gt
 8007afa:	1a9b      	subgt	r3, r3, r2
 8007afc:	18ed      	addgt	r5, r5, r3
 8007afe:	2600      	movs	r6, #0
 8007b00:	341a      	adds	r4, #26
 8007b02:	42b5      	cmp	r5, r6
 8007b04:	d11a      	bne.n	8007b3c <_printf_common+0xc8>
 8007b06:	2000      	movs	r0, #0
 8007b08:	e008      	b.n	8007b1c <_printf_common+0xa8>
 8007b0a:	2301      	movs	r3, #1
 8007b0c:	4652      	mov	r2, sl
 8007b0e:	4649      	mov	r1, r9
 8007b10:	4638      	mov	r0, r7
 8007b12:	47c0      	blx	r8
 8007b14:	3001      	adds	r0, #1
 8007b16:	d103      	bne.n	8007b20 <_printf_common+0xac>
 8007b18:	f04f 30ff 	mov.w	r0, #4294967295
 8007b1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b20:	3501      	adds	r5, #1
 8007b22:	e7c6      	b.n	8007ab2 <_printf_common+0x3e>
 8007b24:	18e1      	adds	r1, r4, r3
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	2030      	movs	r0, #48	; 0x30
 8007b2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007b2e:	4422      	add	r2, r4
 8007b30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007b34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007b38:	3302      	adds	r3, #2
 8007b3a:	e7c7      	b.n	8007acc <_printf_common+0x58>
 8007b3c:	2301      	movs	r3, #1
 8007b3e:	4622      	mov	r2, r4
 8007b40:	4649      	mov	r1, r9
 8007b42:	4638      	mov	r0, r7
 8007b44:	47c0      	blx	r8
 8007b46:	3001      	adds	r0, #1
 8007b48:	d0e6      	beq.n	8007b18 <_printf_common+0xa4>
 8007b4a:	3601      	adds	r6, #1
 8007b4c:	e7d9      	b.n	8007b02 <_printf_common+0x8e>
	...

08007b50 <_printf_i>:
 8007b50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007b54:	460c      	mov	r4, r1
 8007b56:	4691      	mov	r9, r2
 8007b58:	7e27      	ldrb	r7, [r4, #24]
 8007b5a:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007b5c:	2f78      	cmp	r7, #120	; 0x78
 8007b5e:	4680      	mov	r8, r0
 8007b60:	469a      	mov	sl, r3
 8007b62:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b66:	d807      	bhi.n	8007b78 <_printf_i+0x28>
 8007b68:	2f62      	cmp	r7, #98	; 0x62
 8007b6a:	d80a      	bhi.n	8007b82 <_printf_i+0x32>
 8007b6c:	2f00      	cmp	r7, #0
 8007b6e:	f000 80d8 	beq.w	8007d22 <_printf_i+0x1d2>
 8007b72:	2f58      	cmp	r7, #88	; 0x58
 8007b74:	f000 80a3 	beq.w	8007cbe <_printf_i+0x16e>
 8007b78:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007b7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007b80:	e03a      	b.n	8007bf8 <_printf_i+0xa8>
 8007b82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007b86:	2b15      	cmp	r3, #21
 8007b88:	d8f6      	bhi.n	8007b78 <_printf_i+0x28>
 8007b8a:	a001      	add	r0, pc, #4	; (adr r0, 8007b90 <_printf_i+0x40>)
 8007b8c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007b90:	08007be9 	.word	0x08007be9
 8007b94:	08007bfd 	.word	0x08007bfd
 8007b98:	08007b79 	.word	0x08007b79
 8007b9c:	08007b79 	.word	0x08007b79
 8007ba0:	08007b79 	.word	0x08007b79
 8007ba4:	08007b79 	.word	0x08007b79
 8007ba8:	08007bfd 	.word	0x08007bfd
 8007bac:	08007b79 	.word	0x08007b79
 8007bb0:	08007b79 	.word	0x08007b79
 8007bb4:	08007b79 	.word	0x08007b79
 8007bb8:	08007b79 	.word	0x08007b79
 8007bbc:	08007d09 	.word	0x08007d09
 8007bc0:	08007c2d 	.word	0x08007c2d
 8007bc4:	08007ceb 	.word	0x08007ceb
 8007bc8:	08007b79 	.word	0x08007b79
 8007bcc:	08007b79 	.word	0x08007b79
 8007bd0:	08007d2b 	.word	0x08007d2b
 8007bd4:	08007b79 	.word	0x08007b79
 8007bd8:	08007c2d 	.word	0x08007c2d
 8007bdc:	08007b79 	.word	0x08007b79
 8007be0:	08007b79 	.word	0x08007b79
 8007be4:	08007cf3 	.word	0x08007cf3
 8007be8:	680b      	ldr	r3, [r1, #0]
 8007bea:	1d1a      	adds	r2, r3, #4
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	600a      	str	r2, [r1, #0]
 8007bf0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007bf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007bf8:	2301      	movs	r3, #1
 8007bfa:	e0a3      	b.n	8007d44 <_printf_i+0x1f4>
 8007bfc:	6825      	ldr	r5, [r4, #0]
 8007bfe:	6808      	ldr	r0, [r1, #0]
 8007c00:	062e      	lsls	r6, r5, #24
 8007c02:	f100 0304 	add.w	r3, r0, #4
 8007c06:	d50a      	bpl.n	8007c1e <_printf_i+0xce>
 8007c08:	6805      	ldr	r5, [r0, #0]
 8007c0a:	600b      	str	r3, [r1, #0]
 8007c0c:	2d00      	cmp	r5, #0
 8007c0e:	da03      	bge.n	8007c18 <_printf_i+0xc8>
 8007c10:	232d      	movs	r3, #45	; 0x2d
 8007c12:	426d      	negs	r5, r5
 8007c14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c18:	485e      	ldr	r0, [pc, #376]	; (8007d94 <_printf_i+0x244>)
 8007c1a:	230a      	movs	r3, #10
 8007c1c:	e019      	b.n	8007c52 <_printf_i+0x102>
 8007c1e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007c22:	6805      	ldr	r5, [r0, #0]
 8007c24:	600b      	str	r3, [r1, #0]
 8007c26:	bf18      	it	ne
 8007c28:	b22d      	sxthne	r5, r5
 8007c2a:	e7ef      	b.n	8007c0c <_printf_i+0xbc>
 8007c2c:	680b      	ldr	r3, [r1, #0]
 8007c2e:	6825      	ldr	r5, [r4, #0]
 8007c30:	1d18      	adds	r0, r3, #4
 8007c32:	6008      	str	r0, [r1, #0]
 8007c34:	0628      	lsls	r0, r5, #24
 8007c36:	d501      	bpl.n	8007c3c <_printf_i+0xec>
 8007c38:	681d      	ldr	r5, [r3, #0]
 8007c3a:	e002      	b.n	8007c42 <_printf_i+0xf2>
 8007c3c:	0669      	lsls	r1, r5, #25
 8007c3e:	d5fb      	bpl.n	8007c38 <_printf_i+0xe8>
 8007c40:	881d      	ldrh	r5, [r3, #0]
 8007c42:	4854      	ldr	r0, [pc, #336]	; (8007d94 <_printf_i+0x244>)
 8007c44:	2f6f      	cmp	r7, #111	; 0x6f
 8007c46:	bf0c      	ite	eq
 8007c48:	2308      	moveq	r3, #8
 8007c4a:	230a      	movne	r3, #10
 8007c4c:	2100      	movs	r1, #0
 8007c4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007c52:	6866      	ldr	r6, [r4, #4]
 8007c54:	60a6      	str	r6, [r4, #8]
 8007c56:	2e00      	cmp	r6, #0
 8007c58:	bfa2      	ittt	ge
 8007c5a:	6821      	ldrge	r1, [r4, #0]
 8007c5c:	f021 0104 	bicge.w	r1, r1, #4
 8007c60:	6021      	strge	r1, [r4, #0]
 8007c62:	b90d      	cbnz	r5, 8007c68 <_printf_i+0x118>
 8007c64:	2e00      	cmp	r6, #0
 8007c66:	d04d      	beq.n	8007d04 <_printf_i+0x1b4>
 8007c68:	4616      	mov	r6, r2
 8007c6a:	fbb5 f1f3 	udiv	r1, r5, r3
 8007c6e:	fb03 5711 	mls	r7, r3, r1, r5
 8007c72:	5dc7      	ldrb	r7, [r0, r7]
 8007c74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007c78:	462f      	mov	r7, r5
 8007c7a:	42bb      	cmp	r3, r7
 8007c7c:	460d      	mov	r5, r1
 8007c7e:	d9f4      	bls.n	8007c6a <_printf_i+0x11a>
 8007c80:	2b08      	cmp	r3, #8
 8007c82:	d10b      	bne.n	8007c9c <_printf_i+0x14c>
 8007c84:	6823      	ldr	r3, [r4, #0]
 8007c86:	07df      	lsls	r7, r3, #31
 8007c88:	d508      	bpl.n	8007c9c <_printf_i+0x14c>
 8007c8a:	6923      	ldr	r3, [r4, #16]
 8007c8c:	6861      	ldr	r1, [r4, #4]
 8007c8e:	4299      	cmp	r1, r3
 8007c90:	bfde      	ittt	le
 8007c92:	2330      	movle	r3, #48	; 0x30
 8007c94:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007c98:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007c9c:	1b92      	subs	r2, r2, r6
 8007c9e:	6122      	str	r2, [r4, #16]
 8007ca0:	f8cd a000 	str.w	sl, [sp]
 8007ca4:	464b      	mov	r3, r9
 8007ca6:	aa03      	add	r2, sp, #12
 8007ca8:	4621      	mov	r1, r4
 8007caa:	4640      	mov	r0, r8
 8007cac:	f7ff fee2 	bl	8007a74 <_printf_common>
 8007cb0:	3001      	adds	r0, #1
 8007cb2:	d14c      	bne.n	8007d4e <_printf_i+0x1fe>
 8007cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8007cb8:	b004      	add	sp, #16
 8007cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cbe:	4835      	ldr	r0, [pc, #212]	; (8007d94 <_printf_i+0x244>)
 8007cc0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007cc4:	6823      	ldr	r3, [r4, #0]
 8007cc6:	680e      	ldr	r6, [r1, #0]
 8007cc8:	061f      	lsls	r7, r3, #24
 8007cca:	f856 5b04 	ldr.w	r5, [r6], #4
 8007cce:	600e      	str	r6, [r1, #0]
 8007cd0:	d514      	bpl.n	8007cfc <_printf_i+0x1ac>
 8007cd2:	07d9      	lsls	r1, r3, #31
 8007cd4:	bf44      	itt	mi
 8007cd6:	f043 0320 	orrmi.w	r3, r3, #32
 8007cda:	6023      	strmi	r3, [r4, #0]
 8007cdc:	b91d      	cbnz	r5, 8007ce6 <_printf_i+0x196>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	f023 0320 	bic.w	r3, r3, #32
 8007ce4:	6023      	str	r3, [r4, #0]
 8007ce6:	2310      	movs	r3, #16
 8007ce8:	e7b0      	b.n	8007c4c <_printf_i+0xfc>
 8007cea:	6823      	ldr	r3, [r4, #0]
 8007cec:	f043 0320 	orr.w	r3, r3, #32
 8007cf0:	6023      	str	r3, [r4, #0]
 8007cf2:	2378      	movs	r3, #120	; 0x78
 8007cf4:	4828      	ldr	r0, [pc, #160]	; (8007d98 <_printf_i+0x248>)
 8007cf6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007cfa:	e7e3      	b.n	8007cc4 <_printf_i+0x174>
 8007cfc:	065e      	lsls	r6, r3, #25
 8007cfe:	bf48      	it	mi
 8007d00:	b2ad      	uxthmi	r5, r5
 8007d02:	e7e6      	b.n	8007cd2 <_printf_i+0x182>
 8007d04:	4616      	mov	r6, r2
 8007d06:	e7bb      	b.n	8007c80 <_printf_i+0x130>
 8007d08:	680b      	ldr	r3, [r1, #0]
 8007d0a:	6826      	ldr	r6, [r4, #0]
 8007d0c:	6960      	ldr	r0, [r4, #20]
 8007d0e:	1d1d      	adds	r5, r3, #4
 8007d10:	600d      	str	r5, [r1, #0]
 8007d12:	0635      	lsls	r5, r6, #24
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	d501      	bpl.n	8007d1c <_printf_i+0x1cc>
 8007d18:	6018      	str	r0, [r3, #0]
 8007d1a:	e002      	b.n	8007d22 <_printf_i+0x1d2>
 8007d1c:	0671      	lsls	r1, r6, #25
 8007d1e:	d5fb      	bpl.n	8007d18 <_printf_i+0x1c8>
 8007d20:	8018      	strh	r0, [r3, #0]
 8007d22:	2300      	movs	r3, #0
 8007d24:	6123      	str	r3, [r4, #16]
 8007d26:	4616      	mov	r6, r2
 8007d28:	e7ba      	b.n	8007ca0 <_printf_i+0x150>
 8007d2a:	680b      	ldr	r3, [r1, #0]
 8007d2c:	1d1a      	adds	r2, r3, #4
 8007d2e:	600a      	str	r2, [r1, #0]
 8007d30:	681e      	ldr	r6, [r3, #0]
 8007d32:	6862      	ldr	r2, [r4, #4]
 8007d34:	2100      	movs	r1, #0
 8007d36:	4630      	mov	r0, r6
 8007d38:	f7f8 fa5a 	bl	80001f0 <memchr>
 8007d3c:	b108      	cbz	r0, 8007d42 <_printf_i+0x1f2>
 8007d3e:	1b80      	subs	r0, r0, r6
 8007d40:	6060      	str	r0, [r4, #4]
 8007d42:	6863      	ldr	r3, [r4, #4]
 8007d44:	6123      	str	r3, [r4, #16]
 8007d46:	2300      	movs	r3, #0
 8007d48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007d4c:	e7a8      	b.n	8007ca0 <_printf_i+0x150>
 8007d4e:	6923      	ldr	r3, [r4, #16]
 8007d50:	4632      	mov	r2, r6
 8007d52:	4649      	mov	r1, r9
 8007d54:	4640      	mov	r0, r8
 8007d56:	47d0      	blx	sl
 8007d58:	3001      	adds	r0, #1
 8007d5a:	d0ab      	beq.n	8007cb4 <_printf_i+0x164>
 8007d5c:	6823      	ldr	r3, [r4, #0]
 8007d5e:	079b      	lsls	r3, r3, #30
 8007d60:	d413      	bmi.n	8007d8a <_printf_i+0x23a>
 8007d62:	68e0      	ldr	r0, [r4, #12]
 8007d64:	9b03      	ldr	r3, [sp, #12]
 8007d66:	4298      	cmp	r0, r3
 8007d68:	bfb8      	it	lt
 8007d6a:	4618      	movlt	r0, r3
 8007d6c:	e7a4      	b.n	8007cb8 <_printf_i+0x168>
 8007d6e:	2301      	movs	r3, #1
 8007d70:	4632      	mov	r2, r6
 8007d72:	4649      	mov	r1, r9
 8007d74:	4640      	mov	r0, r8
 8007d76:	47d0      	blx	sl
 8007d78:	3001      	adds	r0, #1
 8007d7a:	d09b      	beq.n	8007cb4 <_printf_i+0x164>
 8007d7c:	3501      	adds	r5, #1
 8007d7e:	68e3      	ldr	r3, [r4, #12]
 8007d80:	9903      	ldr	r1, [sp, #12]
 8007d82:	1a5b      	subs	r3, r3, r1
 8007d84:	42ab      	cmp	r3, r5
 8007d86:	dcf2      	bgt.n	8007d6e <_printf_i+0x21e>
 8007d88:	e7eb      	b.n	8007d62 <_printf_i+0x212>
 8007d8a:	2500      	movs	r5, #0
 8007d8c:	f104 0619 	add.w	r6, r4, #25
 8007d90:	e7f5      	b.n	8007d7e <_printf_i+0x22e>
 8007d92:	bf00      	nop
 8007d94:	08066042 	.word	0x08066042
 8007d98:	08066053 	.word	0x08066053

08007d9c <iprintf>:
 8007d9c:	b40f      	push	{r0, r1, r2, r3}
 8007d9e:	4b0a      	ldr	r3, [pc, #40]	; (8007dc8 <iprintf+0x2c>)
 8007da0:	b513      	push	{r0, r1, r4, lr}
 8007da2:	681c      	ldr	r4, [r3, #0]
 8007da4:	b124      	cbz	r4, 8007db0 <iprintf+0x14>
 8007da6:	69a3      	ldr	r3, [r4, #24]
 8007da8:	b913      	cbnz	r3, 8007db0 <iprintf+0x14>
 8007daa:	4620      	mov	r0, r4
 8007dac:	f001 f90e 	bl	8008fcc <__sinit>
 8007db0:	ab05      	add	r3, sp, #20
 8007db2:	9a04      	ldr	r2, [sp, #16]
 8007db4:	68a1      	ldr	r1, [r4, #8]
 8007db6:	9301      	str	r3, [sp, #4]
 8007db8:	4620      	mov	r0, r4
 8007dba:	f001 ff47 	bl	8009c4c <_vfiprintf_r>
 8007dbe:	b002      	add	sp, #8
 8007dc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007dc4:	b004      	add	sp, #16
 8007dc6:	4770      	bx	lr
 8007dc8:	20000ed0 	.word	0x20000ed0

08007dcc <_puts_r>:
 8007dcc:	b570      	push	{r4, r5, r6, lr}
 8007dce:	460e      	mov	r6, r1
 8007dd0:	4605      	mov	r5, r0
 8007dd2:	b118      	cbz	r0, 8007ddc <_puts_r+0x10>
 8007dd4:	6983      	ldr	r3, [r0, #24]
 8007dd6:	b90b      	cbnz	r3, 8007ddc <_puts_r+0x10>
 8007dd8:	f001 f8f8 	bl	8008fcc <__sinit>
 8007ddc:	69ab      	ldr	r3, [r5, #24]
 8007dde:	68ac      	ldr	r4, [r5, #8]
 8007de0:	b913      	cbnz	r3, 8007de8 <_puts_r+0x1c>
 8007de2:	4628      	mov	r0, r5
 8007de4:	f001 f8f2 	bl	8008fcc <__sinit>
 8007de8:	4b2c      	ldr	r3, [pc, #176]	; (8007e9c <_puts_r+0xd0>)
 8007dea:	429c      	cmp	r4, r3
 8007dec:	d120      	bne.n	8007e30 <_puts_r+0x64>
 8007dee:	686c      	ldr	r4, [r5, #4]
 8007df0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007df2:	07db      	lsls	r3, r3, #31
 8007df4:	d405      	bmi.n	8007e02 <_puts_r+0x36>
 8007df6:	89a3      	ldrh	r3, [r4, #12]
 8007df8:	0598      	lsls	r0, r3, #22
 8007dfa:	d402      	bmi.n	8007e02 <_puts_r+0x36>
 8007dfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007dfe:	f001 f988 	bl	8009112 <__retarget_lock_acquire_recursive>
 8007e02:	89a3      	ldrh	r3, [r4, #12]
 8007e04:	0719      	lsls	r1, r3, #28
 8007e06:	d51d      	bpl.n	8007e44 <_puts_r+0x78>
 8007e08:	6923      	ldr	r3, [r4, #16]
 8007e0a:	b1db      	cbz	r3, 8007e44 <_puts_r+0x78>
 8007e0c:	3e01      	subs	r6, #1
 8007e0e:	68a3      	ldr	r3, [r4, #8]
 8007e10:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007e14:	3b01      	subs	r3, #1
 8007e16:	60a3      	str	r3, [r4, #8]
 8007e18:	bb39      	cbnz	r1, 8007e6a <_puts_r+0x9e>
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	da38      	bge.n	8007e90 <_puts_r+0xc4>
 8007e1e:	4622      	mov	r2, r4
 8007e20:	210a      	movs	r1, #10
 8007e22:	4628      	mov	r0, r5
 8007e24:	f000 f880 	bl	8007f28 <__swbuf_r>
 8007e28:	3001      	adds	r0, #1
 8007e2a:	d011      	beq.n	8007e50 <_puts_r+0x84>
 8007e2c:	250a      	movs	r5, #10
 8007e2e:	e011      	b.n	8007e54 <_puts_r+0x88>
 8007e30:	4b1b      	ldr	r3, [pc, #108]	; (8007ea0 <_puts_r+0xd4>)
 8007e32:	429c      	cmp	r4, r3
 8007e34:	d101      	bne.n	8007e3a <_puts_r+0x6e>
 8007e36:	68ac      	ldr	r4, [r5, #8]
 8007e38:	e7da      	b.n	8007df0 <_puts_r+0x24>
 8007e3a:	4b1a      	ldr	r3, [pc, #104]	; (8007ea4 <_puts_r+0xd8>)
 8007e3c:	429c      	cmp	r4, r3
 8007e3e:	bf08      	it	eq
 8007e40:	68ec      	ldreq	r4, [r5, #12]
 8007e42:	e7d5      	b.n	8007df0 <_puts_r+0x24>
 8007e44:	4621      	mov	r1, r4
 8007e46:	4628      	mov	r0, r5
 8007e48:	f000 f8c0 	bl	8007fcc <__swsetup_r>
 8007e4c:	2800      	cmp	r0, #0
 8007e4e:	d0dd      	beq.n	8007e0c <_puts_r+0x40>
 8007e50:	f04f 35ff 	mov.w	r5, #4294967295
 8007e54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007e56:	07da      	lsls	r2, r3, #31
 8007e58:	d405      	bmi.n	8007e66 <_puts_r+0x9a>
 8007e5a:	89a3      	ldrh	r3, [r4, #12]
 8007e5c:	059b      	lsls	r3, r3, #22
 8007e5e:	d402      	bmi.n	8007e66 <_puts_r+0x9a>
 8007e60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007e62:	f001 f957 	bl	8009114 <__retarget_lock_release_recursive>
 8007e66:	4628      	mov	r0, r5
 8007e68:	bd70      	pop	{r4, r5, r6, pc}
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	da04      	bge.n	8007e78 <_puts_r+0xac>
 8007e6e:	69a2      	ldr	r2, [r4, #24]
 8007e70:	429a      	cmp	r2, r3
 8007e72:	dc06      	bgt.n	8007e82 <_puts_r+0xb6>
 8007e74:	290a      	cmp	r1, #10
 8007e76:	d004      	beq.n	8007e82 <_puts_r+0xb6>
 8007e78:	6823      	ldr	r3, [r4, #0]
 8007e7a:	1c5a      	adds	r2, r3, #1
 8007e7c:	6022      	str	r2, [r4, #0]
 8007e7e:	7019      	strb	r1, [r3, #0]
 8007e80:	e7c5      	b.n	8007e0e <_puts_r+0x42>
 8007e82:	4622      	mov	r2, r4
 8007e84:	4628      	mov	r0, r5
 8007e86:	f000 f84f 	bl	8007f28 <__swbuf_r>
 8007e8a:	3001      	adds	r0, #1
 8007e8c:	d1bf      	bne.n	8007e0e <_puts_r+0x42>
 8007e8e:	e7df      	b.n	8007e50 <_puts_r+0x84>
 8007e90:	6823      	ldr	r3, [r4, #0]
 8007e92:	250a      	movs	r5, #10
 8007e94:	1c5a      	adds	r2, r3, #1
 8007e96:	6022      	str	r2, [r4, #0]
 8007e98:	701d      	strb	r5, [r3, #0]
 8007e9a:	e7db      	b.n	8007e54 <_puts_r+0x88>
 8007e9c:	08066118 	.word	0x08066118
 8007ea0:	08066138 	.word	0x08066138
 8007ea4:	080660f8 	.word	0x080660f8

08007ea8 <puts>:
 8007ea8:	4b02      	ldr	r3, [pc, #8]	; (8007eb4 <puts+0xc>)
 8007eaa:	4601      	mov	r1, r0
 8007eac:	6818      	ldr	r0, [r3, #0]
 8007eae:	f7ff bf8d 	b.w	8007dcc <_puts_r>
 8007eb2:	bf00      	nop
 8007eb4:	20000ed0 	.word	0x20000ed0

08007eb8 <realloc>:
 8007eb8:	4b02      	ldr	r3, [pc, #8]	; (8007ec4 <realloc+0xc>)
 8007eba:	460a      	mov	r2, r1
 8007ebc:	4601      	mov	r1, r0
 8007ebe:	6818      	ldr	r0, [r3, #0]
 8007ec0:	f001 bd18 	b.w	80098f4 <_realloc_r>
 8007ec4:	20000ed0 	.word	0x20000ed0

08007ec8 <_sbrk_r>:
 8007ec8:	b538      	push	{r3, r4, r5, lr}
 8007eca:	4d06      	ldr	r5, [pc, #24]	; (8007ee4 <_sbrk_r+0x1c>)
 8007ecc:	2300      	movs	r3, #0
 8007ece:	4604      	mov	r4, r0
 8007ed0:	4608      	mov	r0, r1
 8007ed2:	602b      	str	r3, [r5, #0]
 8007ed4:	f7fb f874 	bl	8002fc0 <_sbrk>
 8007ed8:	1c43      	adds	r3, r0, #1
 8007eda:	d102      	bne.n	8007ee2 <_sbrk_r+0x1a>
 8007edc:	682b      	ldr	r3, [r5, #0]
 8007ede:	b103      	cbz	r3, 8007ee2 <_sbrk_r+0x1a>
 8007ee0:	6023      	str	r3, [r4, #0]
 8007ee2:	bd38      	pop	{r3, r4, r5, pc}
 8007ee4:	20002bf0 	.word	0x20002bf0

08007ee8 <siprintf>:
 8007ee8:	b40e      	push	{r1, r2, r3}
 8007eea:	b500      	push	{lr}
 8007eec:	b09c      	sub	sp, #112	; 0x70
 8007eee:	ab1d      	add	r3, sp, #116	; 0x74
 8007ef0:	9002      	str	r0, [sp, #8]
 8007ef2:	9006      	str	r0, [sp, #24]
 8007ef4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007ef8:	4809      	ldr	r0, [pc, #36]	; (8007f20 <siprintf+0x38>)
 8007efa:	9107      	str	r1, [sp, #28]
 8007efc:	9104      	str	r1, [sp, #16]
 8007efe:	4909      	ldr	r1, [pc, #36]	; (8007f24 <siprintf+0x3c>)
 8007f00:	f853 2b04 	ldr.w	r2, [r3], #4
 8007f04:	9105      	str	r1, [sp, #20]
 8007f06:	6800      	ldr	r0, [r0, #0]
 8007f08:	9301      	str	r3, [sp, #4]
 8007f0a:	a902      	add	r1, sp, #8
 8007f0c:	f001 fd74 	bl	80099f8 <_svfiprintf_r>
 8007f10:	9b02      	ldr	r3, [sp, #8]
 8007f12:	2200      	movs	r2, #0
 8007f14:	701a      	strb	r2, [r3, #0]
 8007f16:	b01c      	add	sp, #112	; 0x70
 8007f18:	f85d eb04 	ldr.w	lr, [sp], #4
 8007f1c:	b003      	add	sp, #12
 8007f1e:	4770      	bx	lr
 8007f20:	20000ed0 	.word	0x20000ed0
 8007f24:	ffff0208 	.word	0xffff0208

08007f28 <__swbuf_r>:
 8007f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f2a:	460e      	mov	r6, r1
 8007f2c:	4614      	mov	r4, r2
 8007f2e:	4605      	mov	r5, r0
 8007f30:	b118      	cbz	r0, 8007f3a <__swbuf_r+0x12>
 8007f32:	6983      	ldr	r3, [r0, #24]
 8007f34:	b90b      	cbnz	r3, 8007f3a <__swbuf_r+0x12>
 8007f36:	f001 f849 	bl	8008fcc <__sinit>
 8007f3a:	4b21      	ldr	r3, [pc, #132]	; (8007fc0 <__swbuf_r+0x98>)
 8007f3c:	429c      	cmp	r4, r3
 8007f3e:	d12b      	bne.n	8007f98 <__swbuf_r+0x70>
 8007f40:	686c      	ldr	r4, [r5, #4]
 8007f42:	69a3      	ldr	r3, [r4, #24]
 8007f44:	60a3      	str	r3, [r4, #8]
 8007f46:	89a3      	ldrh	r3, [r4, #12]
 8007f48:	071a      	lsls	r2, r3, #28
 8007f4a:	d52f      	bpl.n	8007fac <__swbuf_r+0x84>
 8007f4c:	6923      	ldr	r3, [r4, #16]
 8007f4e:	b36b      	cbz	r3, 8007fac <__swbuf_r+0x84>
 8007f50:	6923      	ldr	r3, [r4, #16]
 8007f52:	6820      	ldr	r0, [r4, #0]
 8007f54:	1ac0      	subs	r0, r0, r3
 8007f56:	6963      	ldr	r3, [r4, #20]
 8007f58:	b2f6      	uxtb	r6, r6
 8007f5a:	4283      	cmp	r3, r0
 8007f5c:	4637      	mov	r7, r6
 8007f5e:	dc04      	bgt.n	8007f6a <__swbuf_r+0x42>
 8007f60:	4621      	mov	r1, r4
 8007f62:	4628      	mov	r0, r5
 8007f64:	f000 ff9e 	bl	8008ea4 <_fflush_r>
 8007f68:	bb30      	cbnz	r0, 8007fb8 <__swbuf_r+0x90>
 8007f6a:	68a3      	ldr	r3, [r4, #8]
 8007f6c:	3b01      	subs	r3, #1
 8007f6e:	60a3      	str	r3, [r4, #8]
 8007f70:	6823      	ldr	r3, [r4, #0]
 8007f72:	1c5a      	adds	r2, r3, #1
 8007f74:	6022      	str	r2, [r4, #0]
 8007f76:	701e      	strb	r6, [r3, #0]
 8007f78:	6963      	ldr	r3, [r4, #20]
 8007f7a:	3001      	adds	r0, #1
 8007f7c:	4283      	cmp	r3, r0
 8007f7e:	d004      	beq.n	8007f8a <__swbuf_r+0x62>
 8007f80:	89a3      	ldrh	r3, [r4, #12]
 8007f82:	07db      	lsls	r3, r3, #31
 8007f84:	d506      	bpl.n	8007f94 <__swbuf_r+0x6c>
 8007f86:	2e0a      	cmp	r6, #10
 8007f88:	d104      	bne.n	8007f94 <__swbuf_r+0x6c>
 8007f8a:	4621      	mov	r1, r4
 8007f8c:	4628      	mov	r0, r5
 8007f8e:	f000 ff89 	bl	8008ea4 <_fflush_r>
 8007f92:	b988      	cbnz	r0, 8007fb8 <__swbuf_r+0x90>
 8007f94:	4638      	mov	r0, r7
 8007f96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f98:	4b0a      	ldr	r3, [pc, #40]	; (8007fc4 <__swbuf_r+0x9c>)
 8007f9a:	429c      	cmp	r4, r3
 8007f9c:	d101      	bne.n	8007fa2 <__swbuf_r+0x7a>
 8007f9e:	68ac      	ldr	r4, [r5, #8]
 8007fa0:	e7cf      	b.n	8007f42 <__swbuf_r+0x1a>
 8007fa2:	4b09      	ldr	r3, [pc, #36]	; (8007fc8 <__swbuf_r+0xa0>)
 8007fa4:	429c      	cmp	r4, r3
 8007fa6:	bf08      	it	eq
 8007fa8:	68ec      	ldreq	r4, [r5, #12]
 8007faa:	e7ca      	b.n	8007f42 <__swbuf_r+0x1a>
 8007fac:	4621      	mov	r1, r4
 8007fae:	4628      	mov	r0, r5
 8007fb0:	f000 f80c 	bl	8007fcc <__swsetup_r>
 8007fb4:	2800      	cmp	r0, #0
 8007fb6:	d0cb      	beq.n	8007f50 <__swbuf_r+0x28>
 8007fb8:	f04f 37ff 	mov.w	r7, #4294967295
 8007fbc:	e7ea      	b.n	8007f94 <__swbuf_r+0x6c>
 8007fbe:	bf00      	nop
 8007fc0:	08066118 	.word	0x08066118
 8007fc4:	08066138 	.word	0x08066138
 8007fc8:	080660f8 	.word	0x080660f8

08007fcc <__swsetup_r>:
 8007fcc:	4b32      	ldr	r3, [pc, #200]	; (8008098 <__swsetup_r+0xcc>)
 8007fce:	b570      	push	{r4, r5, r6, lr}
 8007fd0:	681d      	ldr	r5, [r3, #0]
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	460c      	mov	r4, r1
 8007fd6:	b125      	cbz	r5, 8007fe2 <__swsetup_r+0x16>
 8007fd8:	69ab      	ldr	r3, [r5, #24]
 8007fda:	b913      	cbnz	r3, 8007fe2 <__swsetup_r+0x16>
 8007fdc:	4628      	mov	r0, r5
 8007fde:	f000 fff5 	bl	8008fcc <__sinit>
 8007fe2:	4b2e      	ldr	r3, [pc, #184]	; (800809c <__swsetup_r+0xd0>)
 8007fe4:	429c      	cmp	r4, r3
 8007fe6:	d10f      	bne.n	8008008 <__swsetup_r+0x3c>
 8007fe8:	686c      	ldr	r4, [r5, #4]
 8007fea:	89a3      	ldrh	r3, [r4, #12]
 8007fec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007ff0:	0719      	lsls	r1, r3, #28
 8007ff2:	d42c      	bmi.n	800804e <__swsetup_r+0x82>
 8007ff4:	06dd      	lsls	r5, r3, #27
 8007ff6:	d411      	bmi.n	800801c <__swsetup_r+0x50>
 8007ff8:	2309      	movs	r3, #9
 8007ffa:	6033      	str	r3, [r6, #0]
 8007ffc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008000:	81a3      	strh	r3, [r4, #12]
 8008002:	f04f 30ff 	mov.w	r0, #4294967295
 8008006:	e03e      	b.n	8008086 <__swsetup_r+0xba>
 8008008:	4b25      	ldr	r3, [pc, #148]	; (80080a0 <__swsetup_r+0xd4>)
 800800a:	429c      	cmp	r4, r3
 800800c:	d101      	bne.n	8008012 <__swsetup_r+0x46>
 800800e:	68ac      	ldr	r4, [r5, #8]
 8008010:	e7eb      	b.n	8007fea <__swsetup_r+0x1e>
 8008012:	4b24      	ldr	r3, [pc, #144]	; (80080a4 <__swsetup_r+0xd8>)
 8008014:	429c      	cmp	r4, r3
 8008016:	bf08      	it	eq
 8008018:	68ec      	ldreq	r4, [r5, #12]
 800801a:	e7e6      	b.n	8007fea <__swsetup_r+0x1e>
 800801c:	0758      	lsls	r0, r3, #29
 800801e:	d512      	bpl.n	8008046 <__swsetup_r+0x7a>
 8008020:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008022:	b141      	cbz	r1, 8008036 <__swsetup_r+0x6a>
 8008024:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008028:	4299      	cmp	r1, r3
 800802a:	d002      	beq.n	8008032 <__swsetup_r+0x66>
 800802c:	4630      	mov	r0, r6
 800802e:	f7ff f9a1 	bl	8007374 <_free_r>
 8008032:	2300      	movs	r3, #0
 8008034:	6363      	str	r3, [r4, #52]	; 0x34
 8008036:	89a3      	ldrh	r3, [r4, #12]
 8008038:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800803c:	81a3      	strh	r3, [r4, #12]
 800803e:	2300      	movs	r3, #0
 8008040:	6063      	str	r3, [r4, #4]
 8008042:	6923      	ldr	r3, [r4, #16]
 8008044:	6023      	str	r3, [r4, #0]
 8008046:	89a3      	ldrh	r3, [r4, #12]
 8008048:	f043 0308 	orr.w	r3, r3, #8
 800804c:	81a3      	strh	r3, [r4, #12]
 800804e:	6923      	ldr	r3, [r4, #16]
 8008050:	b94b      	cbnz	r3, 8008066 <__swsetup_r+0x9a>
 8008052:	89a3      	ldrh	r3, [r4, #12]
 8008054:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008058:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800805c:	d003      	beq.n	8008066 <__swsetup_r+0x9a>
 800805e:	4621      	mov	r1, r4
 8008060:	4630      	mov	r0, r6
 8008062:	f001 f87d 	bl	8009160 <__smakebuf_r>
 8008066:	89a0      	ldrh	r0, [r4, #12]
 8008068:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800806c:	f010 0301 	ands.w	r3, r0, #1
 8008070:	d00a      	beq.n	8008088 <__swsetup_r+0xbc>
 8008072:	2300      	movs	r3, #0
 8008074:	60a3      	str	r3, [r4, #8]
 8008076:	6963      	ldr	r3, [r4, #20]
 8008078:	425b      	negs	r3, r3
 800807a:	61a3      	str	r3, [r4, #24]
 800807c:	6923      	ldr	r3, [r4, #16]
 800807e:	b943      	cbnz	r3, 8008092 <__swsetup_r+0xc6>
 8008080:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008084:	d1ba      	bne.n	8007ffc <__swsetup_r+0x30>
 8008086:	bd70      	pop	{r4, r5, r6, pc}
 8008088:	0781      	lsls	r1, r0, #30
 800808a:	bf58      	it	pl
 800808c:	6963      	ldrpl	r3, [r4, #20]
 800808e:	60a3      	str	r3, [r4, #8]
 8008090:	e7f4      	b.n	800807c <__swsetup_r+0xb0>
 8008092:	2000      	movs	r0, #0
 8008094:	e7f7      	b.n	8008086 <__swsetup_r+0xba>
 8008096:	bf00      	nop
 8008098:	20000ed0 	.word	0x20000ed0
 800809c:	08066118 	.word	0x08066118
 80080a0:	08066138 	.word	0x08066138
 80080a4:	080660f8 	.word	0x080660f8

080080a8 <quorem>:
 80080a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080ac:	6903      	ldr	r3, [r0, #16]
 80080ae:	690c      	ldr	r4, [r1, #16]
 80080b0:	42a3      	cmp	r3, r4
 80080b2:	4607      	mov	r7, r0
 80080b4:	f2c0 8081 	blt.w	80081ba <quorem+0x112>
 80080b8:	3c01      	subs	r4, #1
 80080ba:	f101 0814 	add.w	r8, r1, #20
 80080be:	f100 0514 	add.w	r5, r0, #20
 80080c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80080c6:	9301      	str	r3, [sp, #4]
 80080c8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80080cc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80080d0:	3301      	adds	r3, #1
 80080d2:	429a      	cmp	r2, r3
 80080d4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80080d8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80080dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80080e0:	d331      	bcc.n	8008146 <quorem+0x9e>
 80080e2:	f04f 0e00 	mov.w	lr, #0
 80080e6:	4640      	mov	r0, r8
 80080e8:	46ac      	mov	ip, r5
 80080ea:	46f2      	mov	sl, lr
 80080ec:	f850 2b04 	ldr.w	r2, [r0], #4
 80080f0:	b293      	uxth	r3, r2
 80080f2:	fb06 e303 	mla	r3, r6, r3, lr
 80080f6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80080fa:	b29b      	uxth	r3, r3
 80080fc:	ebaa 0303 	sub.w	r3, sl, r3
 8008100:	0c12      	lsrs	r2, r2, #16
 8008102:	f8dc a000 	ldr.w	sl, [ip]
 8008106:	fb06 e202 	mla	r2, r6, r2, lr
 800810a:	fa13 f38a 	uxtah	r3, r3, sl
 800810e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008112:	fa1f fa82 	uxth.w	sl, r2
 8008116:	f8dc 2000 	ldr.w	r2, [ip]
 800811a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800811e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008122:	b29b      	uxth	r3, r3
 8008124:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008128:	4581      	cmp	r9, r0
 800812a:	f84c 3b04 	str.w	r3, [ip], #4
 800812e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008132:	d2db      	bcs.n	80080ec <quorem+0x44>
 8008134:	f855 300b 	ldr.w	r3, [r5, fp]
 8008138:	b92b      	cbnz	r3, 8008146 <quorem+0x9e>
 800813a:	9b01      	ldr	r3, [sp, #4]
 800813c:	3b04      	subs	r3, #4
 800813e:	429d      	cmp	r5, r3
 8008140:	461a      	mov	r2, r3
 8008142:	d32e      	bcc.n	80081a2 <quorem+0xfa>
 8008144:	613c      	str	r4, [r7, #16]
 8008146:	4638      	mov	r0, r7
 8008148:	f001 fad4 	bl	80096f4 <__mcmp>
 800814c:	2800      	cmp	r0, #0
 800814e:	db24      	blt.n	800819a <quorem+0xf2>
 8008150:	3601      	adds	r6, #1
 8008152:	4628      	mov	r0, r5
 8008154:	f04f 0c00 	mov.w	ip, #0
 8008158:	f858 2b04 	ldr.w	r2, [r8], #4
 800815c:	f8d0 e000 	ldr.w	lr, [r0]
 8008160:	b293      	uxth	r3, r2
 8008162:	ebac 0303 	sub.w	r3, ip, r3
 8008166:	0c12      	lsrs	r2, r2, #16
 8008168:	fa13 f38e 	uxtah	r3, r3, lr
 800816c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008170:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008174:	b29b      	uxth	r3, r3
 8008176:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800817a:	45c1      	cmp	r9, r8
 800817c:	f840 3b04 	str.w	r3, [r0], #4
 8008180:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008184:	d2e8      	bcs.n	8008158 <quorem+0xb0>
 8008186:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800818a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800818e:	b922      	cbnz	r2, 800819a <quorem+0xf2>
 8008190:	3b04      	subs	r3, #4
 8008192:	429d      	cmp	r5, r3
 8008194:	461a      	mov	r2, r3
 8008196:	d30a      	bcc.n	80081ae <quorem+0x106>
 8008198:	613c      	str	r4, [r7, #16]
 800819a:	4630      	mov	r0, r6
 800819c:	b003      	add	sp, #12
 800819e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081a2:	6812      	ldr	r2, [r2, #0]
 80081a4:	3b04      	subs	r3, #4
 80081a6:	2a00      	cmp	r2, #0
 80081a8:	d1cc      	bne.n	8008144 <quorem+0x9c>
 80081aa:	3c01      	subs	r4, #1
 80081ac:	e7c7      	b.n	800813e <quorem+0x96>
 80081ae:	6812      	ldr	r2, [r2, #0]
 80081b0:	3b04      	subs	r3, #4
 80081b2:	2a00      	cmp	r2, #0
 80081b4:	d1f0      	bne.n	8008198 <quorem+0xf0>
 80081b6:	3c01      	subs	r4, #1
 80081b8:	e7eb      	b.n	8008192 <quorem+0xea>
 80081ba:	2000      	movs	r0, #0
 80081bc:	e7ee      	b.n	800819c <quorem+0xf4>
	...

080081c0 <_dtoa_r>:
 80081c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c4:	ed2d 8b02 	vpush	{d8}
 80081c8:	ec57 6b10 	vmov	r6, r7, d0
 80081cc:	b095      	sub	sp, #84	; 0x54
 80081ce:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80081d0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80081d4:	9105      	str	r1, [sp, #20]
 80081d6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80081da:	4604      	mov	r4, r0
 80081dc:	9209      	str	r2, [sp, #36]	; 0x24
 80081de:	930f      	str	r3, [sp, #60]	; 0x3c
 80081e0:	b975      	cbnz	r5, 8008200 <_dtoa_r+0x40>
 80081e2:	2010      	movs	r0, #16
 80081e4:	f7ff f890 	bl	8007308 <malloc>
 80081e8:	4602      	mov	r2, r0
 80081ea:	6260      	str	r0, [r4, #36]	; 0x24
 80081ec:	b920      	cbnz	r0, 80081f8 <_dtoa_r+0x38>
 80081ee:	4bb2      	ldr	r3, [pc, #712]	; (80084b8 <_dtoa_r+0x2f8>)
 80081f0:	21ea      	movs	r1, #234	; 0xea
 80081f2:	48b2      	ldr	r0, [pc, #712]	; (80084bc <_dtoa_r+0x2fc>)
 80081f4:	f001 feb0 	bl	8009f58 <__assert_func>
 80081f8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80081fc:	6005      	str	r5, [r0, #0]
 80081fe:	60c5      	str	r5, [r0, #12]
 8008200:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008202:	6819      	ldr	r1, [r3, #0]
 8008204:	b151      	cbz	r1, 800821c <_dtoa_r+0x5c>
 8008206:	685a      	ldr	r2, [r3, #4]
 8008208:	604a      	str	r2, [r1, #4]
 800820a:	2301      	movs	r3, #1
 800820c:	4093      	lsls	r3, r2
 800820e:	608b      	str	r3, [r1, #8]
 8008210:	4620      	mov	r0, r4
 8008212:	f001 f831 	bl	8009278 <_Bfree>
 8008216:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008218:	2200      	movs	r2, #0
 800821a:	601a      	str	r2, [r3, #0]
 800821c:	1e3b      	subs	r3, r7, #0
 800821e:	bfb9      	ittee	lt
 8008220:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008224:	9303      	strlt	r3, [sp, #12]
 8008226:	2300      	movge	r3, #0
 8008228:	f8c8 3000 	strge.w	r3, [r8]
 800822c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8008230:	4ba3      	ldr	r3, [pc, #652]	; (80084c0 <_dtoa_r+0x300>)
 8008232:	bfbc      	itt	lt
 8008234:	2201      	movlt	r2, #1
 8008236:	f8c8 2000 	strlt.w	r2, [r8]
 800823a:	ea33 0309 	bics.w	r3, r3, r9
 800823e:	d11b      	bne.n	8008278 <_dtoa_r+0xb8>
 8008240:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008242:	f242 730f 	movw	r3, #9999	; 0x270f
 8008246:	6013      	str	r3, [r2, #0]
 8008248:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800824c:	4333      	orrs	r3, r6
 800824e:	f000 857a 	beq.w	8008d46 <_dtoa_r+0xb86>
 8008252:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008254:	b963      	cbnz	r3, 8008270 <_dtoa_r+0xb0>
 8008256:	4b9b      	ldr	r3, [pc, #620]	; (80084c4 <_dtoa_r+0x304>)
 8008258:	e024      	b.n	80082a4 <_dtoa_r+0xe4>
 800825a:	4b9b      	ldr	r3, [pc, #620]	; (80084c8 <_dtoa_r+0x308>)
 800825c:	9300      	str	r3, [sp, #0]
 800825e:	3308      	adds	r3, #8
 8008260:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008262:	6013      	str	r3, [r2, #0]
 8008264:	9800      	ldr	r0, [sp, #0]
 8008266:	b015      	add	sp, #84	; 0x54
 8008268:	ecbd 8b02 	vpop	{d8}
 800826c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008270:	4b94      	ldr	r3, [pc, #592]	; (80084c4 <_dtoa_r+0x304>)
 8008272:	9300      	str	r3, [sp, #0]
 8008274:	3303      	adds	r3, #3
 8008276:	e7f3      	b.n	8008260 <_dtoa_r+0xa0>
 8008278:	ed9d 7b02 	vldr	d7, [sp, #8]
 800827c:	2200      	movs	r2, #0
 800827e:	ec51 0b17 	vmov	r0, r1, d7
 8008282:	2300      	movs	r3, #0
 8008284:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008288:	f7f8 fc26 	bl	8000ad8 <__aeabi_dcmpeq>
 800828c:	4680      	mov	r8, r0
 800828e:	b158      	cbz	r0, 80082a8 <_dtoa_r+0xe8>
 8008290:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8008292:	2301      	movs	r3, #1
 8008294:	6013      	str	r3, [r2, #0]
 8008296:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 8551 	beq.w	8008d40 <_dtoa_r+0xb80>
 800829e:	488b      	ldr	r0, [pc, #556]	; (80084cc <_dtoa_r+0x30c>)
 80082a0:	6018      	str	r0, [r3, #0]
 80082a2:	1e43      	subs	r3, r0, #1
 80082a4:	9300      	str	r3, [sp, #0]
 80082a6:	e7dd      	b.n	8008264 <_dtoa_r+0xa4>
 80082a8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80082ac:	aa12      	add	r2, sp, #72	; 0x48
 80082ae:	a913      	add	r1, sp, #76	; 0x4c
 80082b0:	4620      	mov	r0, r4
 80082b2:	f001 fac3 	bl	800983c <__d2b>
 80082b6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80082ba:	4683      	mov	fp, r0
 80082bc:	2d00      	cmp	r5, #0
 80082be:	d07c      	beq.n	80083ba <_dtoa_r+0x1fa>
 80082c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082c2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80082c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80082ca:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80082ce:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80082d2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80082d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80082da:	4b7d      	ldr	r3, [pc, #500]	; (80084d0 <_dtoa_r+0x310>)
 80082dc:	2200      	movs	r2, #0
 80082de:	4630      	mov	r0, r6
 80082e0:	4639      	mov	r1, r7
 80082e2:	f7f7 ffd9 	bl	8000298 <__aeabi_dsub>
 80082e6:	a36e      	add	r3, pc, #440	; (adr r3, 80084a0 <_dtoa_r+0x2e0>)
 80082e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ec:	f7f8 f98c 	bl	8000608 <__aeabi_dmul>
 80082f0:	a36d      	add	r3, pc, #436	; (adr r3, 80084a8 <_dtoa_r+0x2e8>)
 80082f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082f6:	f7f7 ffd1 	bl	800029c <__adddf3>
 80082fa:	4606      	mov	r6, r0
 80082fc:	4628      	mov	r0, r5
 80082fe:	460f      	mov	r7, r1
 8008300:	f7f8 f918 	bl	8000534 <__aeabi_i2d>
 8008304:	a36a      	add	r3, pc, #424	; (adr r3, 80084b0 <_dtoa_r+0x2f0>)
 8008306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800830a:	f7f8 f97d 	bl	8000608 <__aeabi_dmul>
 800830e:	4602      	mov	r2, r0
 8008310:	460b      	mov	r3, r1
 8008312:	4630      	mov	r0, r6
 8008314:	4639      	mov	r1, r7
 8008316:	f7f7 ffc1 	bl	800029c <__adddf3>
 800831a:	4606      	mov	r6, r0
 800831c:	460f      	mov	r7, r1
 800831e:	f7f8 fc23 	bl	8000b68 <__aeabi_d2iz>
 8008322:	2200      	movs	r2, #0
 8008324:	4682      	mov	sl, r0
 8008326:	2300      	movs	r3, #0
 8008328:	4630      	mov	r0, r6
 800832a:	4639      	mov	r1, r7
 800832c:	f7f8 fbde 	bl	8000aec <__aeabi_dcmplt>
 8008330:	b148      	cbz	r0, 8008346 <_dtoa_r+0x186>
 8008332:	4650      	mov	r0, sl
 8008334:	f7f8 f8fe 	bl	8000534 <__aeabi_i2d>
 8008338:	4632      	mov	r2, r6
 800833a:	463b      	mov	r3, r7
 800833c:	f7f8 fbcc 	bl	8000ad8 <__aeabi_dcmpeq>
 8008340:	b908      	cbnz	r0, 8008346 <_dtoa_r+0x186>
 8008342:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008346:	f1ba 0f16 	cmp.w	sl, #22
 800834a:	d854      	bhi.n	80083f6 <_dtoa_r+0x236>
 800834c:	4b61      	ldr	r3, [pc, #388]	; (80084d4 <_dtoa_r+0x314>)
 800834e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008352:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008356:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800835a:	f7f8 fbc7 	bl	8000aec <__aeabi_dcmplt>
 800835e:	2800      	cmp	r0, #0
 8008360:	d04b      	beq.n	80083fa <_dtoa_r+0x23a>
 8008362:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008366:	2300      	movs	r3, #0
 8008368:	930e      	str	r3, [sp, #56]	; 0x38
 800836a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800836c:	1b5d      	subs	r5, r3, r5
 800836e:	1e6b      	subs	r3, r5, #1
 8008370:	9304      	str	r3, [sp, #16]
 8008372:	bf43      	ittte	mi
 8008374:	2300      	movmi	r3, #0
 8008376:	f1c5 0801 	rsbmi	r8, r5, #1
 800837a:	9304      	strmi	r3, [sp, #16]
 800837c:	f04f 0800 	movpl.w	r8, #0
 8008380:	f1ba 0f00 	cmp.w	sl, #0
 8008384:	db3b      	blt.n	80083fe <_dtoa_r+0x23e>
 8008386:	9b04      	ldr	r3, [sp, #16]
 8008388:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800838c:	4453      	add	r3, sl
 800838e:	9304      	str	r3, [sp, #16]
 8008390:	2300      	movs	r3, #0
 8008392:	9306      	str	r3, [sp, #24]
 8008394:	9b05      	ldr	r3, [sp, #20]
 8008396:	2b09      	cmp	r3, #9
 8008398:	d869      	bhi.n	800846e <_dtoa_r+0x2ae>
 800839a:	2b05      	cmp	r3, #5
 800839c:	bfc4      	itt	gt
 800839e:	3b04      	subgt	r3, #4
 80083a0:	9305      	strgt	r3, [sp, #20]
 80083a2:	9b05      	ldr	r3, [sp, #20]
 80083a4:	f1a3 0302 	sub.w	r3, r3, #2
 80083a8:	bfcc      	ite	gt
 80083aa:	2500      	movgt	r5, #0
 80083ac:	2501      	movle	r5, #1
 80083ae:	2b03      	cmp	r3, #3
 80083b0:	d869      	bhi.n	8008486 <_dtoa_r+0x2c6>
 80083b2:	e8df f003 	tbb	[pc, r3]
 80083b6:	4e2c      	.short	0x4e2c
 80083b8:	5a4c      	.short	0x5a4c
 80083ba:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 80083be:	441d      	add	r5, r3
 80083c0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80083c4:	2b20      	cmp	r3, #32
 80083c6:	bfc1      	itttt	gt
 80083c8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80083cc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80083d0:	fa09 f303 	lslgt.w	r3, r9, r3
 80083d4:	fa26 f000 	lsrgt.w	r0, r6, r0
 80083d8:	bfda      	itte	le
 80083da:	f1c3 0320 	rsble	r3, r3, #32
 80083de:	fa06 f003 	lslle.w	r0, r6, r3
 80083e2:	4318      	orrgt	r0, r3
 80083e4:	f7f8 f896 	bl	8000514 <__aeabi_ui2d>
 80083e8:	2301      	movs	r3, #1
 80083ea:	4606      	mov	r6, r0
 80083ec:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80083f0:	3d01      	subs	r5, #1
 80083f2:	9310      	str	r3, [sp, #64]	; 0x40
 80083f4:	e771      	b.n	80082da <_dtoa_r+0x11a>
 80083f6:	2301      	movs	r3, #1
 80083f8:	e7b6      	b.n	8008368 <_dtoa_r+0x1a8>
 80083fa:	900e      	str	r0, [sp, #56]	; 0x38
 80083fc:	e7b5      	b.n	800836a <_dtoa_r+0x1aa>
 80083fe:	f1ca 0300 	rsb	r3, sl, #0
 8008402:	9306      	str	r3, [sp, #24]
 8008404:	2300      	movs	r3, #0
 8008406:	eba8 080a 	sub.w	r8, r8, sl
 800840a:	930d      	str	r3, [sp, #52]	; 0x34
 800840c:	e7c2      	b.n	8008394 <_dtoa_r+0x1d4>
 800840e:	2300      	movs	r3, #0
 8008410:	9308      	str	r3, [sp, #32]
 8008412:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008414:	2b00      	cmp	r3, #0
 8008416:	dc39      	bgt.n	800848c <_dtoa_r+0x2cc>
 8008418:	f04f 0901 	mov.w	r9, #1
 800841c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008420:	464b      	mov	r3, r9
 8008422:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008426:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008428:	2200      	movs	r2, #0
 800842a:	6042      	str	r2, [r0, #4]
 800842c:	2204      	movs	r2, #4
 800842e:	f102 0614 	add.w	r6, r2, #20
 8008432:	429e      	cmp	r6, r3
 8008434:	6841      	ldr	r1, [r0, #4]
 8008436:	d92f      	bls.n	8008498 <_dtoa_r+0x2d8>
 8008438:	4620      	mov	r0, r4
 800843a:	f000 fedd 	bl	80091f8 <_Balloc>
 800843e:	9000      	str	r0, [sp, #0]
 8008440:	2800      	cmp	r0, #0
 8008442:	d14b      	bne.n	80084dc <_dtoa_r+0x31c>
 8008444:	4b24      	ldr	r3, [pc, #144]	; (80084d8 <_dtoa_r+0x318>)
 8008446:	4602      	mov	r2, r0
 8008448:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800844c:	e6d1      	b.n	80081f2 <_dtoa_r+0x32>
 800844e:	2301      	movs	r3, #1
 8008450:	e7de      	b.n	8008410 <_dtoa_r+0x250>
 8008452:	2300      	movs	r3, #0
 8008454:	9308      	str	r3, [sp, #32]
 8008456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008458:	eb0a 0903 	add.w	r9, sl, r3
 800845c:	f109 0301 	add.w	r3, r9, #1
 8008460:	2b01      	cmp	r3, #1
 8008462:	9301      	str	r3, [sp, #4]
 8008464:	bfb8      	it	lt
 8008466:	2301      	movlt	r3, #1
 8008468:	e7dd      	b.n	8008426 <_dtoa_r+0x266>
 800846a:	2301      	movs	r3, #1
 800846c:	e7f2      	b.n	8008454 <_dtoa_r+0x294>
 800846e:	2501      	movs	r5, #1
 8008470:	2300      	movs	r3, #0
 8008472:	9305      	str	r3, [sp, #20]
 8008474:	9508      	str	r5, [sp, #32]
 8008476:	f04f 39ff 	mov.w	r9, #4294967295
 800847a:	2200      	movs	r2, #0
 800847c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008480:	2312      	movs	r3, #18
 8008482:	9209      	str	r2, [sp, #36]	; 0x24
 8008484:	e7cf      	b.n	8008426 <_dtoa_r+0x266>
 8008486:	2301      	movs	r3, #1
 8008488:	9308      	str	r3, [sp, #32]
 800848a:	e7f4      	b.n	8008476 <_dtoa_r+0x2b6>
 800848c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008490:	f8cd 9004 	str.w	r9, [sp, #4]
 8008494:	464b      	mov	r3, r9
 8008496:	e7c6      	b.n	8008426 <_dtoa_r+0x266>
 8008498:	3101      	adds	r1, #1
 800849a:	6041      	str	r1, [r0, #4]
 800849c:	0052      	lsls	r2, r2, #1
 800849e:	e7c6      	b.n	800842e <_dtoa_r+0x26e>
 80084a0:	636f4361 	.word	0x636f4361
 80084a4:	3fd287a7 	.word	0x3fd287a7
 80084a8:	8b60c8b3 	.word	0x8b60c8b3
 80084ac:	3fc68a28 	.word	0x3fc68a28
 80084b0:	509f79fb 	.word	0x509f79fb
 80084b4:	3fd34413 	.word	0x3fd34413
 80084b8:	08066071 	.word	0x08066071
 80084bc:	08066088 	.word	0x08066088
 80084c0:	7ff00000 	.word	0x7ff00000
 80084c4:	0806606d 	.word	0x0806606d
 80084c8:	08066064 	.word	0x08066064
 80084cc:	08066041 	.word	0x08066041
 80084d0:	3ff80000 	.word	0x3ff80000
 80084d4:	080661e0 	.word	0x080661e0
 80084d8:	080660e7 	.word	0x080660e7
 80084dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80084de:	9a00      	ldr	r2, [sp, #0]
 80084e0:	601a      	str	r2, [r3, #0]
 80084e2:	9b01      	ldr	r3, [sp, #4]
 80084e4:	2b0e      	cmp	r3, #14
 80084e6:	f200 80ad 	bhi.w	8008644 <_dtoa_r+0x484>
 80084ea:	2d00      	cmp	r5, #0
 80084ec:	f000 80aa 	beq.w	8008644 <_dtoa_r+0x484>
 80084f0:	f1ba 0f00 	cmp.w	sl, #0
 80084f4:	dd36      	ble.n	8008564 <_dtoa_r+0x3a4>
 80084f6:	4ac3      	ldr	r2, [pc, #780]	; (8008804 <_dtoa_r+0x644>)
 80084f8:	f00a 030f 	and.w	r3, sl, #15
 80084fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008500:	ed93 7b00 	vldr	d7, [r3]
 8008504:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008508:	ea4f 172a 	mov.w	r7, sl, asr #4
 800850c:	eeb0 8a47 	vmov.f32	s16, s14
 8008510:	eef0 8a67 	vmov.f32	s17, s15
 8008514:	d016      	beq.n	8008544 <_dtoa_r+0x384>
 8008516:	4bbc      	ldr	r3, [pc, #752]	; (8008808 <_dtoa_r+0x648>)
 8008518:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800851c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008520:	f7f8 f99c 	bl	800085c <__aeabi_ddiv>
 8008524:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008528:	f007 070f 	and.w	r7, r7, #15
 800852c:	2503      	movs	r5, #3
 800852e:	4eb6      	ldr	r6, [pc, #728]	; (8008808 <_dtoa_r+0x648>)
 8008530:	b957      	cbnz	r7, 8008548 <_dtoa_r+0x388>
 8008532:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008536:	ec53 2b18 	vmov	r2, r3, d8
 800853a:	f7f8 f98f 	bl	800085c <__aeabi_ddiv>
 800853e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008542:	e029      	b.n	8008598 <_dtoa_r+0x3d8>
 8008544:	2502      	movs	r5, #2
 8008546:	e7f2      	b.n	800852e <_dtoa_r+0x36e>
 8008548:	07f9      	lsls	r1, r7, #31
 800854a:	d508      	bpl.n	800855e <_dtoa_r+0x39e>
 800854c:	ec51 0b18 	vmov	r0, r1, d8
 8008550:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008554:	f7f8 f858 	bl	8000608 <__aeabi_dmul>
 8008558:	ec41 0b18 	vmov	d8, r0, r1
 800855c:	3501      	adds	r5, #1
 800855e:	107f      	asrs	r7, r7, #1
 8008560:	3608      	adds	r6, #8
 8008562:	e7e5      	b.n	8008530 <_dtoa_r+0x370>
 8008564:	f000 80a6 	beq.w	80086b4 <_dtoa_r+0x4f4>
 8008568:	f1ca 0600 	rsb	r6, sl, #0
 800856c:	4ba5      	ldr	r3, [pc, #660]	; (8008804 <_dtoa_r+0x644>)
 800856e:	4fa6      	ldr	r7, [pc, #664]	; (8008808 <_dtoa_r+0x648>)
 8008570:	f006 020f 	and.w	r2, r6, #15
 8008574:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800857c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008580:	f7f8 f842 	bl	8000608 <__aeabi_dmul>
 8008584:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008588:	1136      	asrs	r6, r6, #4
 800858a:	2300      	movs	r3, #0
 800858c:	2502      	movs	r5, #2
 800858e:	2e00      	cmp	r6, #0
 8008590:	f040 8085 	bne.w	800869e <_dtoa_r+0x4de>
 8008594:	2b00      	cmp	r3, #0
 8008596:	d1d2      	bne.n	800853e <_dtoa_r+0x37e>
 8008598:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800859a:	2b00      	cmp	r3, #0
 800859c:	f000 808c 	beq.w	80086b8 <_dtoa_r+0x4f8>
 80085a0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80085a4:	4b99      	ldr	r3, [pc, #612]	; (800880c <_dtoa_r+0x64c>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	4630      	mov	r0, r6
 80085aa:	4639      	mov	r1, r7
 80085ac:	f7f8 fa9e 	bl	8000aec <__aeabi_dcmplt>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f000 8081 	beq.w	80086b8 <_dtoa_r+0x4f8>
 80085b6:	9b01      	ldr	r3, [sp, #4]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d07d      	beq.n	80086b8 <_dtoa_r+0x4f8>
 80085bc:	f1b9 0f00 	cmp.w	r9, #0
 80085c0:	dd3c      	ble.n	800863c <_dtoa_r+0x47c>
 80085c2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80085c6:	9307      	str	r3, [sp, #28]
 80085c8:	2200      	movs	r2, #0
 80085ca:	4b91      	ldr	r3, [pc, #580]	; (8008810 <_dtoa_r+0x650>)
 80085cc:	4630      	mov	r0, r6
 80085ce:	4639      	mov	r1, r7
 80085d0:	f7f8 f81a 	bl	8000608 <__aeabi_dmul>
 80085d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80085d8:	3501      	adds	r5, #1
 80085da:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80085de:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80085e2:	4628      	mov	r0, r5
 80085e4:	f7f7 ffa6 	bl	8000534 <__aeabi_i2d>
 80085e8:	4632      	mov	r2, r6
 80085ea:	463b      	mov	r3, r7
 80085ec:	f7f8 f80c 	bl	8000608 <__aeabi_dmul>
 80085f0:	4b88      	ldr	r3, [pc, #544]	; (8008814 <_dtoa_r+0x654>)
 80085f2:	2200      	movs	r2, #0
 80085f4:	f7f7 fe52 	bl	800029c <__adddf3>
 80085f8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80085fc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008600:	9303      	str	r3, [sp, #12]
 8008602:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008604:	2b00      	cmp	r3, #0
 8008606:	d15c      	bne.n	80086c2 <_dtoa_r+0x502>
 8008608:	4b83      	ldr	r3, [pc, #524]	; (8008818 <_dtoa_r+0x658>)
 800860a:	2200      	movs	r2, #0
 800860c:	4630      	mov	r0, r6
 800860e:	4639      	mov	r1, r7
 8008610:	f7f7 fe42 	bl	8000298 <__aeabi_dsub>
 8008614:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008618:	4606      	mov	r6, r0
 800861a:	460f      	mov	r7, r1
 800861c:	f7f8 fa84 	bl	8000b28 <__aeabi_dcmpgt>
 8008620:	2800      	cmp	r0, #0
 8008622:	f040 8296 	bne.w	8008b52 <_dtoa_r+0x992>
 8008626:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800862a:	4630      	mov	r0, r6
 800862c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008630:	4639      	mov	r1, r7
 8008632:	f7f8 fa5b 	bl	8000aec <__aeabi_dcmplt>
 8008636:	2800      	cmp	r0, #0
 8008638:	f040 8288 	bne.w	8008b4c <_dtoa_r+0x98c>
 800863c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008640:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008644:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008646:	2b00      	cmp	r3, #0
 8008648:	f2c0 8158 	blt.w	80088fc <_dtoa_r+0x73c>
 800864c:	f1ba 0f0e 	cmp.w	sl, #14
 8008650:	f300 8154 	bgt.w	80088fc <_dtoa_r+0x73c>
 8008654:	4b6b      	ldr	r3, [pc, #428]	; (8008804 <_dtoa_r+0x644>)
 8008656:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800865a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800865e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008660:	2b00      	cmp	r3, #0
 8008662:	f280 80e3 	bge.w	800882c <_dtoa_r+0x66c>
 8008666:	9b01      	ldr	r3, [sp, #4]
 8008668:	2b00      	cmp	r3, #0
 800866a:	f300 80df 	bgt.w	800882c <_dtoa_r+0x66c>
 800866e:	f040 826d 	bne.w	8008b4c <_dtoa_r+0x98c>
 8008672:	4b69      	ldr	r3, [pc, #420]	; (8008818 <_dtoa_r+0x658>)
 8008674:	2200      	movs	r2, #0
 8008676:	4640      	mov	r0, r8
 8008678:	4649      	mov	r1, r9
 800867a:	f7f7 ffc5 	bl	8000608 <__aeabi_dmul>
 800867e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008682:	f7f8 fa47 	bl	8000b14 <__aeabi_dcmpge>
 8008686:	9e01      	ldr	r6, [sp, #4]
 8008688:	4637      	mov	r7, r6
 800868a:	2800      	cmp	r0, #0
 800868c:	f040 8243 	bne.w	8008b16 <_dtoa_r+0x956>
 8008690:	9d00      	ldr	r5, [sp, #0]
 8008692:	2331      	movs	r3, #49	; 0x31
 8008694:	f805 3b01 	strb.w	r3, [r5], #1
 8008698:	f10a 0a01 	add.w	sl, sl, #1
 800869c:	e23f      	b.n	8008b1e <_dtoa_r+0x95e>
 800869e:	07f2      	lsls	r2, r6, #31
 80086a0:	d505      	bpl.n	80086ae <_dtoa_r+0x4ee>
 80086a2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086a6:	f7f7 ffaf 	bl	8000608 <__aeabi_dmul>
 80086aa:	3501      	adds	r5, #1
 80086ac:	2301      	movs	r3, #1
 80086ae:	1076      	asrs	r6, r6, #1
 80086b0:	3708      	adds	r7, #8
 80086b2:	e76c      	b.n	800858e <_dtoa_r+0x3ce>
 80086b4:	2502      	movs	r5, #2
 80086b6:	e76f      	b.n	8008598 <_dtoa_r+0x3d8>
 80086b8:	9b01      	ldr	r3, [sp, #4]
 80086ba:	f8cd a01c 	str.w	sl, [sp, #28]
 80086be:	930c      	str	r3, [sp, #48]	; 0x30
 80086c0:	e78d      	b.n	80085de <_dtoa_r+0x41e>
 80086c2:	9900      	ldr	r1, [sp, #0]
 80086c4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80086c6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80086c8:	4b4e      	ldr	r3, [pc, #312]	; (8008804 <_dtoa_r+0x644>)
 80086ca:	ed9d 7b02 	vldr	d7, [sp, #8]
 80086ce:	4401      	add	r1, r0
 80086d0:	9102      	str	r1, [sp, #8]
 80086d2:	9908      	ldr	r1, [sp, #32]
 80086d4:	eeb0 8a47 	vmov.f32	s16, s14
 80086d8:	eef0 8a67 	vmov.f32	s17, s15
 80086dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80086e4:	2900      	cmp	r1, #0
 80086e6:	d045      	beq.n	8008774 <_dtoa_r+0x5b4>
 80086e8:	494c      	ldr	r1, [pc, #304]	; (800881c <_dtoa_r+0x65c>)
 80086ea:	2000      	movs	r0, #0
 80086ec:	f7f8 f8b6 	bl	800085c <__aeabi_ddiv>
 80086f0:	ec53 2b18 	vmov	r2, r3, d8
 80086f4:	f7f7 fdd0 	bl	8000298 <__aeabi_dsub>
 80086f8:	9d00      	ldr	r5, [sp, #0]
 80086fa:	ec41 0b18 	vmov	d8, r0, r1
 80086fe:	4639      	mov	r1, r7
 8008700:	4630      	mov	r0, r6
 8008702:	f7f8 fa31 	bl	8000b68 <__aeabi_d2iz>
 8008706:	900c      	str	r0, [sp, #48]	; 0x30
 8008708:	f7f7 ff14 	bl	8000534 <__aeabi_i2d>
 800870c:	4602      	mov	r2, r0
 800870e:	460b      	mov	r3, r1
 8008710:	4630      	mov	r0, r6
 8008712:	4639      	mov	r1, r7
 8008714:	f7f7 fdc0 	bl	8000298 <__aeabi_dsub>
 8008718:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800871a:	3330      	adds	r3, #48	; 0x30
 800871c:	f805 3b01 	strb.w	r3, [r5], #1
 8008720:	ec53 2b18 	vmov	r2, r3, d8
 8008724:	4606      	mov	r6, r0
 8008726:	460f      	mov	r7, r1
 8008728:	f7f8 f9e0 	bl	8000aec <__aeabi_dcmplt>
 800872c:	2800      	cmp	r0, #0
 800872e:	d165      	bne.n	80087fc <_dtoa_r+0x63c>
 8008730:	4632      	mov	r2, r6
 8008732:	463b      	mov	r3, r7
 8008734:	4935      	ldr	r1, [pc, #212]	; (800880c <_dtoa_r+0x64c>)
 8008736:	2000      	movs	r0, #0
 8008738:	f7f7 fdae 	bl	8000298 <__aeabi_dsub>
 800873c:	ec53 2b18 	vmov	r2, r3, d8
 8008740:	f7f8 f9d4 	bl	8000aec <__aeabi_dcmplt>
 8008744:	2800      	cmp	r0, #0
 8008746:	f040 80b9 	bne.w	80088bc <_dtoa_r+0x6fc>
 800874a:	9b02      	ldr	r3, [sp, #8]
 800874c:	429d      	cmp	r5, r3
 800874e:	f43f af75 	beq.w	800863c <_dtoa_r+0x47c>
 8008752:	4b2f      	ldr	r3, [pc, #188]	; (8008810 <_dtoa_r+0x650>)
 8008754:	ec51 0b18 	vmov	r0, r1, d8
 8008758:	2200      	movs	r2, #0
 800875a:	f7f7 ff55 	bl	8000608 <__aeabi_dmul>
 800875e:	4b2c      	ldr	r3, [pc, #176]	; (8008810 <_dtoa_r+0x650>)
 8008760:	ec41 0b18 	vmov	d8, r0, r1
 8008764:	2200      	movs	r2, #0
 8008766:	4630      	mov	r0, r6
 8008768:	4639      	mov	r1, r7
 800876a:	f7f7 ff4d 	bl	8000608 <__aeabi_dmul>
 800876e:	4606      	mov	r6, r0
 8008770:	460f      	mov	r7, r1
 8008772:	e7c4      	b.n	80086fe <_dtoa_r+0x53e>
 8008774:	ec51 0b17 	vmov	r0, r1, d7
 8008778:	f7f7 ff46 	bl	8000608 <__aeabi_dmul>
 800877c:	9b02      	ldr	r3, [sp, #8]
 800877e:	9d00      	ldr	r5, [sp, #0]
 8008780:	930c      	str	r3, [sp, #48]	; 0x30
 8008782:	ec41 0b18 	vmov	d8, r0, r1
 8008786:	4639      	mov	r1, r7
 8008788:	4630      	mov	r0, r6
 800878a:	f7f8 f9ed 	bl	8000b68 <__aeabi_d2iz>
 800878e:	9011      	str	r0, [sp, #68]	; 0x44
 8008790:	f7f7 fed0 	bl	8000534 <__aeabi_i2d>
 8008794:	4602      	mov	r2, r0
 8008796:	460b      	mov	r3, r1
 8008798:	4630      	mov	r0, r6
 800879a:	4639      	mov	r1, r7
 800879c:	f7f7 fd7c 	bl	8000298 <__aeabi_dsub>
 80087a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80087a2:	3330      	adds	r3, #48	; 0x30
 80087a4:	f805 3b01 	strb.w	r3, [r5], #1
 80087a8:	9b02      	ldr	r3, [sp, #8]
 80087aa:	429d      	cmp	r5, r3
 80087ac:	4606      	mov	r6, r0
 80087ae:	460f      	mov	r7, r1
 80087b0:	f04f 0200 	mov.w	r2, #0
 80087b4:	d134      	bne.n	8008820 <_dtoa_r+0x660>
 80087b6:	4b19      	ldr	r3, [pc, #100]	; (800881c <_dtoa_r+0x65c>)
 80087b8:	ec51 0b18 	vmov	r0, r1, d8
 80087bc:	f7f7 fd6e 	bl	800029c <__adddf3>
 80087c0:	4602      	mov	r2, r0
 80087c2:	460b      	mov	r3, r1
 80087c4:	4630      	mov	r0, r6
 80087c6:	4639      	mov	r1, r7
 80087c8:	f7f8 f9ae 	bl	8000b28 <__aeabi_dcmpgt>
 80087cc:	2800      	cmp	r0, #0
 80087ce:	d175      	bne.n	80088bc <_dtoa_r+0x6fc>
 80087d0:	ec53 2b18 	vmov	r2, r3, d8
 80087d4:	4911      	ldr	r1, [pc, #68]	; (800881c <_dtoa_r+0x65c>)
 80087d6:	2000      	movs	r0, #0
 80087d8:	f7f7 fd5e 	bl	8000298 <__aeabi_dsub>
 80087dc:	4602      	mov	r2, r0
 80087de:	460b      	mov	r3, r1
 80087e0:	4630      	mov	r0, r6
 80087e2:	4639      	mov	r1, r7
 80087e4:	f7f8 f982 	bl	8000aec <__aeabi_dcmplt>
 80087e8:	2800      	cmp	r0, #0
 80087ea:	f43f af27 	beq.w	800863c <_dtoa_r+0x47c>
 80087ee:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80087f0:	1e6b      	subs	r3, r5, #1
 80087f2:	930c      	str	r3, [sp, #48]	; 0x30
 80087f4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80087f8:	2b30      	cmp	r3, #48	; 0x30
 80087fa:	d0f8      	beq.n	80087ee <_dtoa_r+0x62e>
 80087fc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008800:	e04a      	b.n	8008898 <_dtoa_r+0x6d8>
 8008802:	bf00      	nop
 8008804:	080661e0 	.word	0x080661e0
 8008808:	080661b8 	.word	0x080661b8
 800880c:	3ff00000 	.word	0x3ff00000
 8008810:	40240000 	.word	0x40240000
 8008814:	401c0000 	.word	0x401c0000
 8008818:	40140000 	.word	0x40140000
 800881c:	3fe00000 	.word	0x3fe00000
 8008820:	4baf      	ldr	r3, [pc, #700]	; (8008ae0 <_dtoa_r+0x920>)
 8008822:	f7f7 fef1 	bl	8000608 <__aeabi_dmul>
 8008826:	4606      	mov	r6, r0
 8008828:	460f      	mov	r7, r1
 800882a:	e7ac      	b.n	8008786 <_dtoa_r+0x5c6>
 800882c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008830:	9d00      	ldr	r5, [sp, #0]
 8008832:	4642      	mov	r2, r8
 8008834:	464b      	mov	r3, r9
 8008836:	4630      	mov	r0, r6
 8008838:	4639      	mov	r1, r7
 800883a:	f7f8 f80f 	bl	800085c <__aeabi_ddiv>
 800883e:	f7f8 f993 	bl	8000b68 <__aeabi_d2iz>
 8008842:	9002      	str	r0, [sp, #8]
 8008844:	f7f7 fe76 	bl	8000534 <__aeabi_i2d>
 8008848:	4642      	mov	r2, r8
 800884a:	464b      	mov	r3, r9
 800884c:	f7f7 fedc 	bl	8000608 <__aeabi_dmul>
 8008850:	4602      	mov	r2, r0
 8008852:	460b      	mov	r3, r1
 8008854:	4630      	mov	r0, r6
 8008856:	4639      	mov	r1, r7
 8008858:	f7f7 fd1e 	bl	8000298 <__aeabi_dsub>
 800885c:	9e02      	ldr	r6, [sp, #8]
 800885e:	9f01      	ldr	r7, [sp, #4]
 8008860:	3630      	adds	r6, #48	; 0x30
 8008862:	f805 6b01 	strb.w	r6, [r5], #1
 8008866:	9e00      	ldr	r6, [sp, #0]
 8008868:	1bae      	subs	r6, r5, r6
 800886a:	42b7      	cmp	r7, r6
 800886c:	4602      	mov	r2, r0
 800886e:	460b      	mov	r3, r1
 8008870:	d137      	bne.n	80088e2 <_dtoa_r+0x722>
 8008872:	f7f7 fd13 	bl	800029c <__adddf3>
 8008876:	4642      	mov	r2, r8
 8008878:	464b      	mov	r3, r9
 800887a:	4606      	mov	r6, r0
 800887c:	460f      	mov	r7, r1
 800887e:	f7f8 f953 	bl	8000b28 <__aeabi_dcmpgt>
 8008882:	b9c8      	cbnz	r0, 80088b8 <_dtoa_r+0x6f8>
 8008884:	4642      	mov	r2, r8
 8008886:	464b      	mov	r3, r9
 8008888:	4630      	mov	r0, r6
 800888a:	4639      	mov	r1, r7
 800888c:	f7f8 f924 	bl	8000ad8 <__aeabi_dcmpeq>
 8008890:	b110      	cbz	r0, 8008898 <_dtoa_r+0x6d8>
 8008892:	9b02      	ldr	r3, [sp, #8]
 8008894:	07d9      	lsls	r1, r3, #31
 8008896:	d40f      	bmi.n	80088b8 <_dtoa_r+0x6f8>
 8008898:	4620      	mov	r0, r4
 800889a:	4659      	mov	r1, fp
 800889c:	f000 fcec 	bl	8009278 <_Bfree>
 80088a0:	2300      	movs	r3, #0
 80088a2:	702b      	strb	r3, [r5, #0]
 80088a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80088a6:	f10a 0001 	add.w	r0, sl, #1
 80088aa:	6018      	str	r0, [r3, #0]
 80088ac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	f43f acd8 	beq.w	8008264 <_dtoa_r+0xa4>
 80088b4:	601d      	str	r5, [r3, #0]
 80088b6:	e4d5      	b.n	8008264 <_dtoa_r+0xa4>
 80088b8:	f8cd a01c 	str.w	sl, [sp, #28]
 80088bc:	462b      	mov	r3, r5
 80088be:	461d      	mov	r5, r3
 80088c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088c4:	2a39      	cmp	r2, #57	; 0x39
 80088c6:	d108      	bne.n	80088da <_dtoa_r+0x71a>
 80088c8:	9a00      	ldr	r2, [sp, #0]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	d1f7      	bne.n	80088be <_dtoa_r+0x6fe>
 80088ce:	9a07      	ldr	r2, [sp, #28]
 80088d0:	9900      	ldr	r1, [sp, #0]
 80088d2:	3201      	adds	r2, #1
 80088d4:	9207      	str	r2, [sp, #28]
 80088d6:	2230      	movs	r2, #48	; 0x30
 80088d8:	700a      	strb	r2, [r1, #0]
 80088da:	781a      	ldrb	r2, [r3, #0]
 80088dc:	3201      	adds	r2, #1
 80088de:	701a      	strb	r2, [r3, #0]
 80088e0:	e78c      	b.n	80087fc <_dtoa_r+0x63c>
 80088e2:	4b7f      	ldr	r3, [pc, #508]	; (8008ae0 <_dtoa_r+0x920>)
 80088e4:	2200      	movs	r2, #0
 80088e6:	f7f7 fe8f 	bl	8000608 <__aeabi_dmul>
 80088ea:	2200      	movs	r2, #0
 80088ec:	2300      	movs	r3, #0
 80088ee:	4606      	mov	r6, r0
 80088f0:	460f      	mov	r7, r1
 80088f2:	f7f8 f8f1 	bl	8000ad8 <__aeabi_dcmpeq>
 80088f6:	2800      	cmp	r0, #0
 80088f8:	d09b      	beq.n	8008832 <_dtoa_r+0x672>
 80088fa:	e7cd      	b.n	8008898 <_dtoa_r+0x6d8>
 80088fc:	9a08      	ldr	r2, [sp, #32]
 80088fe:	2a00      	cmp	r2, #0
 8008900:	f000 80c4 	beq.w	8008a8c <_dtoa_r+0x8cc>
 8008904:	9a05      	ldr	r2, [sp, #20]
 8008906:	2a01      	cmp	r2, #1
 8008908:	f300 80a8 	bgt.w	8008a5c <_dtoa_r+0x89c>
 800890c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800890e:	2a00      	cmp	r2, #0
 8008910:	f000 80a0 	beq.w	8008a54 <_dtoa_r+0x894>
 8008914:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008918:	9e06      	ldr	r6, [sp, #24]
 800891a:	4645      	mov	r5, r8
 800891c:	9a04      	ldr	r2, [sp, #16]
 800891e:	2101      	movs	r1, #1
 8008920:	441a      	add	r2, r3
 8008922:	4620      	mov	r0, r4
 8008924:	4498      	add	r8, r3
 8008926:	9204      	str	r2, [sp, #16]
 8008928:	f000 fd62 	bl	80093f0 <__i2b>
 800892c:	4607      	mov	r7, r0
 800892e:	2d00      	cmp	r5, #0
 8008930:	dd0b      	ble.n	800894a <_dtoa_r+0x78a>
 8008932:	9b04      	ldr	r3, [sp, #16]
 8008934:	2b00      	cmp	r3, #0
 8008936:	dd08      	ble.n	800894a <_dtoa_r+0x78a>
 8008938:	42ab      	cmp	r3, r5
 800893a:	9a04      	ldr	r2, [sp, #16]
 800893c:	bfa8      	it	ge
 800893e:	462b      	movge	r3, r5
 8008940:	eba8 0803 	sub.w	r8, r8, r3
 8008944:	1aed      	subs	r5, r5, r3
 8008946:	1ad3      	subs	r3, r2, r3
 8008948:	9304      	str	r3, [sp, #16]
 800894a:	9b06      	ldr	r3, [sp, #24]
 800894c:	b1fb      	cbz	r3, 800898e <_dtoa_r+0x7ce>
 800894e:	9b08      	ldr	r3, [sp, #32]
 8008950:	2b00      	cmp	r3, #0
 8008952:	f000 809f 	beq.w	8008a94 <_dtoa_r+0x8d4>
 8008956:	2e00      	cmp	r6, #0
 8008958:	dd11      	ble.n	800897e <_dtoa_r+0x7be>
 800895a:	4639      	mov	r1, r7
 800895c:	4632      	mov	r2, r6
 800895e:	4620      	mov	r0, r4
 8008960:	f000 fe02 	bl	8009568 <__pow5mult>
 8008964:	465a      	mov	r2, fp
 8008966:	4601      	mov	r1, r0
 8008968:	4607      	mov	r7, r0
 800896a:	4620      	mov	r0, r4
 800896c:	f000 fd56 	bl	800941c <__multiply>
 8008970:	4659      	mov	r1, fp
 8008972:	9007      	str	r0, [sp, #28]
 8008974:	4620      	mov	r0, r4
 8008976:	f000 fc7f 	bl	8009278 <_Bfree>
 800897a:	9b07      	ldr	r3, [sp, #28]
 800897c:	469b      	mov	fp, r3
 800897e:	9b06      	ldr	r3, [sp, #24]
 8008980:	1b9a      	subs	r2, r3, r6
 8008982:	d004      	beq.n	800898e <_dtoa_r+0x7ce>
 8008984:	4659      	mov	r1, fp
 8008986:	4620      	mov	r0, r4
 8008988:	f000 fdee 	bl	8009568 <__pow5mult>
 800898c:	4683      	mov	fp, r0
 800898e:	2101      	movs	r1, #1
 8008990:	4620      	mov	r0, r4
 8008992:	f000 fd2d 	bl	80093f0 <__i2b>
 8008996:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008998:	2b00      	cmp	r3, #0
 800899a:	4606      	mov	r6, r0
 800899c:	dd7c      	ble.n	8008a98 <_dtoa_r+0x8d8>
 800899e:	461a      	mov	r2, r3
 80089a0:	4601      	mov	r1, r0
 80089a2:	4620      	mov	r0, r4
 80089a4:	f000 fde0 	bl	8009568 <__pow5mult>
 80089a8:	9b05      	ldr	r3, [sp, #20]
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	4606      	mov	r6, r0
 80089ae:	dd76      	ble.n	8008a9e <_dtoa_r+0x8de>
 80089b0:	2300      	movs	r3, #0
 80089b2:	9306      	str	r3, [sp, #24]
 80089b4:	6933      	ldr	r3, [r6, #16]
 80089b6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80089ba:	6918      	ldr	r0, [r3, #16]
 80089bc:	f000 fcc8 	bl	8009350 <__hi0bits>
 80089c0:	f1c0 0020 	rsb	r0, r0, #32
 80089c4:	9b04      	ldr	r3, [sp, #16]
 80089c6:	4418      	add	r0, r3
 80089c8:	f010 001f 	ands.w	r0, r0, #31
 80089cc:	f000 8086 	beq.w	8008adc <_dtoa_r+0x91c>
 80089d0:	f1c0 0320 	rsb	r3, r0, #32
 80089d4:	2b04      	cmp	r3, #4
 80089d6:	dd7f      	ble.n	8008ad8 <_dtoa_r+0x918>
 80089d8:	f1c0 001c 	rsb	r0, r0, #28
 80089dc:	9b04      	ldr	r3, [sp, #16]
 80089de:	4403      	add	r3, r0
 80089e0:	4480      	add	r8, r0
 80089e2:	4405      	add	r5, r0
 80089e4:	9304      	str	r3, [sp, #16]
 80089e6:	f1b8 0f00 	cmp.w	r8, #0
 80089ea:	dd05      	ble.n	80089f8 <_dtoa_r+0x838>
 80089ec:	4659      	mov	r1, fp
 80089ee:	4642      	mov	r2, r8
 80089f0:	4620      	mov	r0, r4
 80089f2:	f000 fe13 	bl	800961c <__lshift>
 80089f6:	4683      	mov	fp, r0
 80089f8:	9b04      	ldr	r3, [sp, #16]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	dd05      	ble.n	8008a0a <_dtoa_r+0x84a>
 80089fe:	4631      	mov	r1, r6
 8008a00:	461a      	mov	r2, r3
 8008a02:	4620      	mov	r0, r4
 8008a04:	f000 fe0a 	bl	800961c <__lshift>
 8008a08:	4606      	mov	r6, r0
 8008a0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d069      	beq.n	8008ae4 <_dtoa_r+0x924>
 8008a10:	4631      	mov	r1, r6
 8008a12:	4658      	mov	r0, fp
 8008a14:	f000 fe6e 	bl	80096f4 <__mcmp>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	da63      	bge.n	8008ae4 <_dtoa_r+0x924>
 8008a1c:	2300      	movs	r3, #0
 8008a1e:	4659      	mov	r1, fp
 8008a20:	220a      	movs	r2, #10
 8008a22:	4620      	mov	r0, r4
 8008a24:	f000 fc4a 	bl	80092bc <__multadd>
 8008a28:	9b08      	ldr	r3, [sp, #32]
 8008a2a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008a2e:	4683      	mov	fp, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	f000 818f 	beq.w	8008d54 <_dtoa_r+0xb94>
 8008a36:	4639      	mov	r1, r7
 8008a38:	2300      	movs	r3, #0
 8008a3a:	220a      	movs	r2, #10
 8008a3c:	4620      	mov	r0, r4
 8008a3e:	f000 fc3d 	bl	80092bc <__multadd>
 8008a42:	f1b9 0f00 	cmp.w	r9, #0
 8008a46:	4607      	mov	r7, r0
 8008a48:	f300 808e 	bgt.w	8008b68 <_dtoa_r+0x9a8>
 8008a4c:	9b05      	ldr	r3, [sp, #20]
 8008a4e:	2b02      	cmp	r3, #2
 8008a50:	dc50      	bgt.n	8008af4 <_dtoa_r+0x934>
 8008a52:	e089      	b.n	8008b68 <_dtoa_r+0x9a8>
 8008a54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008a56:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008a5a:	e75d      	b.n	8008918 <_dtoa_r+0x758>
 8008a5c:	9b01      	ldr	r3, [sp, #4]
 8008a5e:	1e5e      	subs	r6, r3, #1
 8008a60:	9b06      	ldr	r3, [sp, #24]
 8008a62:	42b3      	cmp	r3, r6
 8008a64:	bfbf      	itttt	lt
 8008a66:	9b06      	ldrlt	r3, [sp, #24]
 8008a68:	9606      	strlt	r6, [sp, #24]
 8008a6a:	1af2      	sublt	r2, r6, r3
 8008a6c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008a6e:	bfb6      	itet	lt
 8008a70:	189b      	addlt	r3, r3, r2
 8008a72:	1b9e      	subge	r6, r3, r6
 8008a74:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008a76:	9b01      	ldr	r3, [sp, #4]
 8008a78:	bfb8      	it	lt
 8008a7a:	2600      	movlt	r6, #0
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	bfb5      	itete	lt
 8008a80:	eba8 0503 	sublt.w	r5, r8, r3
 8008a84:	9b01      	ldrge	r3, [sp, #4]
 8008a86:	2300      	movlt	r3, #0
 8008a88:	4645      	movge	r5, r8
 8008a8a:	e747      	b.n	800891c <_dtoa_r+0x75c>
 8008a8c:	9e06      	ldr	r6, [sp, #24]
 8008a8e:	9f08      	ldr	r7, [sp, #32]
 8008a90:	4645      	mov	r5, r8
 8008a92:	e74c      	b.n	800892e <_dtoa_r+0x76e>
 8008a94:	9a06      	ldr	r2, [sp, #24]
 8008a96:	e775      	b.n	8008984 <_dtoa_r+0x7c4>
 8008a98:	9b05      	ldr	r3, [sp, #20]
 8008a9a:	2b01      	cmp	r3, #1
 8008a9c:	dc18      	bgt.n	8008ad0 <_dtoa_r+0x910>
 8008a9e:	9b02      	ldr	r3, [sp, #8]
 8008aa0:	b9b3      	cbnz	r3, 8008ad0 <_dtoa_r+0x910>
 8008aa2:	9b03      	ldr	r3, [sp, #12]
 8008aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008aa8:	b9a3      	cbnz	r3, 8008ad4 <_dtoa_r+0x914>
 8008aaa:	9b03      	ldr	r3, [sp, #12]
 8008aac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ab0:	0d1b      	lsrs	r3, r3, #20
 8008ab2:	051b      	lsls	r3, r3, #20
 8008ab4:	b12b      	cbz	r3, 8008ac2 <_dtoa_r+0x902>
 8008ab6:	9b04      	ldr	r3, [sp, #16]
 8008ab8:	3301      	adds	r3, #1
 8008aba:	9304      	str	r3, [sp, #16]
 8008abc:	f108 0801 	add.w	r8, r8, #1
 8008ac0:	2301      	movs	r3, #1
 8008ac2:	9306      	str	r3, [sp, #24]
 8008ac4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	f47f af74 	bne.w	80089b4 <_dtoa_r+0x7f4>
 8008acc:	2001      	movs	r0, #1
 8008ace:	e779      	b.n	80089c4 <_dtoa_r+0x804>
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	e7f6      	b.n	8008ac2 <_dtoa_r+0x902>
 8008ad4:	9b02      	ldr	r3, [sp, #8]
 8008ad6:	e7f4      	b.n	8008ac2 <_dtoa_r+0x902>
 8008ad8:	d085      	beq.n	80089e6 <_dtoa_r+0x826>
 8008ada:	4618      	mov	r0, r3
 8008adc:	301c      	adds	r0, #28
 8008ade:	e77d      	b.n	80089dc <_dtoa_r+0x81c>
 8008ae0:	40240000 	.word	0x40240000
 8008ae4:	9b01      	ldr	r3, [sp, #4]
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	dc38      	bgt.n	8008b5c <_dtoa_r+0x99c>
 8008aea:	9b05      	ldr	r3, [sp, #20]
 8008aec:	2b02      	cmp	r3, #2
 8008aee:	dd35      	ble.n	8008b5c <_dtoa_r+0x99c>
 8008af0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008af4:	f1b9 0f00 	cmp.w	r9, #0
 8008af8:	d10d      	bne.n	8008b16 <_dtoa_r+0x956>
 8008afa:	4631      	mov	r1, r6
 8008afc:	464b      	mov	r3, r9
 8008afe:	2205      	movs	r2, #5
 8008b00:	4620      	mov	r0, r4
 8008b02:	f000 fbdb 	bl	80092bc <__multadd>
 8008b06:	4601      	mov	r1, r0
 8008b08:	4606      	mov	r6, r0
 8008b0a:	4658      	mov	r0, fp
 8008b0c:	f000 fdf2 	bl	80096f4 <__mcmp>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	f73f adbd 	bgt.w	8008690 <_dtoa_r+0x4d0>
 8008b16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b18:	9d00      	ldr	r5, [sp, #0]
 8008b1a:	ea6f 0a03 	mvn.w	sl, r3
 8008b1e:	f04f 0800 	mov.w	r8, #0
 8008b22:	4631      	mov	r1, r6
 8008b24:	4620      	mov	r0, r4
 8008b26:	f000 fba7 	bl	8009278 <_Bfree>
 8008b2a:	2f00      	cmp	r7, #0
 8008b2c:	f43f aeb4 	beq.w	8008898 <_dtoa_r+0x6d8>
 8008b30:	f1b8 0f00 	cmp.w	r8, #0
 8008b34:	d005      	beq.n	8008b42 <_dtoa_r+0x982>
 8008b36:	45b8      	cmp	r8, r7
 8008b38:	d003      	beq.n	8008b42 <_dtoa_r+0x982>
 8008b3a:	4641      	mov	r1, r8
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f000 fb9b 	bl	8009278 <_Bfree>
 8008b42:	4639      	mov	r1, r7
 8008b44:	4620      	mov	r0, r4
 8008b46:	f000 fb97 	bl	8009278 <_Bfree>
 8008b4a:	e6a5      	b.n	8008898 <_dtoa_r+0x6d8>
 8008b4c:	2600      	movs	r6, #0
 8008b4e:	4637      	mov	r7, r6
 8008b50:	e7e1      	b.n	8008b16 <_dtoa_r+0x956>
 8008b52:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008b54:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008b58:	4637      	mov	r7, r6
 8008b5a:	e599      	b.n	8008690 <_dtoa_r+0x4d0>
 8008b5c:	9b08      	ldr	r3, [sp, #32]
 8008b5e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	f000 80fd 	beq.w	8008d62 <_dtoa_r+0xba2>
 8008b68:	2d00      	cmp	r5, #0
 8008b6a:	dd05      	ble.n	8008b78 <_dtoa_r+0x9b8>
 8008b6c:	4639      	mov	r1, r7
 8008b6e:	462a      	mov	r2, r5
 8008b70:	4620      	mov	r0, r4
 8008b72:	f000 fd53 	bl	800961c <__lshift>
 8008b76:	4607      	mov	r7, r0
 8008b78:	9b06      	ldr	r3, [sp, #24]
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d05c      	beq.n	8008c38 <_dtoa_r+0xa78>
 8008b7e:	6879      	ldr	r1, [r7, #4]
 8008b80:	4620      	mov	r0, r4
 8008b82:	f000 fb39 	bl	80091f8 <_Balloc>
 8008b86:	4605      	mov	r5, r0
 8008b88:	b928      	cbnz	r0, 8008b96 <_dtoa_r+0x9d6>
 8008b8a:	4b80      	ldr	r3, [pc, #512]	; (8008d8c <_dtoa_r+0xbcc>)
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008b92:	f7ff bb2e 	b.w	80081f2 <_dtoa_r+0x32>
 8008b96:	693a      	ldr	r2, [r7, #16]
 8008b98:	3202      	adds	r2, #2
 8008b9a:	0092      	lsls	r2, r2, #2
 8008b9c:	f107 010c 	add.w	r1, r7, #12
 8008ba0:	300c      	adds	r0, #12
 8008ba2:	f7fe fbc1 	bl	8007328 <memcpy>
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	4629      	mov	r1, r5
 8008baa:	4620      	mov	r0, r4
 8008bac:	f000 fd36 	bl	800961c <__lshift>
 8008bb0:	9b00      	ldr	r3, [sp, #0]
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	9301      	str	r3, [sp, #4]
 8008bb6:	9b00      	ldr	r3, [sp, #0]
 8008bb8:	444b      	add	r3, r9
 8008bba:	9307      	str	r3, [sp, #28]
 8008bbc:	9b02      	ldr	r3, [sp, #8]
 8008bbe:	f003 0301 	and.w	r3, r3, #1
 8008bc2:	46b8      	mov	r8, r7
 8008bc4:	9306      	str	r3, [sp, #24]
 8008bc6:	4607      	mov	r7, r0
 8008bc8:	9b01      	ldr	r3, [sp, #4]
 8008bca:	4631      	mov	r1, r6
 8008bcc:	3b01      	subs	r3, #1
 8008bce:	4658      	mov	r0, fp
 8008bd0:	9302      	str	r3, [sp, #8]
 8008bd2:	f7ff fa69 	bl	80080a8 <quorem>
 8008bd6:	4603      	mov	r3, r0
 8008bd8:	3330      	adds	r3, #48	; 0x30
 8008bda:	9004      	str	r0, [sp, #16]
 8008bdc:	4641      	mov	r1, r8
 8008bde:	4658      	mov	r0, fp
 8008be0:	9308      	str	r3, [sp, #32]
 8008be2:	f000 fd87 	bl	80096f4 <__mcmp>
 8008be6:	463a      	mov	r2, r7
 8008be8:	4681      	mov	r9, r0
 8008bea:	4631      	mov	r1, r6
 8008bec:	4620      	mov	r0, r4
 8008bee:	f000 fd9d 	bl	800972c <__mdiff>
 8008bf2:	68c2      	ldr	r2, [r0, #12]
 8008bf4:	9b08      	ldr	r3, [sp, #32]
 8008bf6:	4605      	mov	r5, r0
 8008bf8:	bb02      	cbnz	r2, 8008c3c <_dtoa_r+0xa7c>
 8008bfa:	4601      	mov	r1, r0
 8008bfc:	4658      	mov	r0, fp
 8008bfe:	f000 fd79 	bl	80096f4 <__mcmp>
 8008c02:	9b08      	ldr	r3, [sp, #32]
 8008c04:	4602      	mov	r2, r0
 8008c06:	4629      	mov	r1, r5
 8008c08:	4620      	mov	r0, r4
 8008c0a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008c0e:	f000 fb33 	bl	8009278 <_Bfree>
 8008c12:	9b05      	ldr	r3, [sp, #20]
 8008c14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c16:	9d01      	ldr	r5, [sp, #4]
 8008c18:	ea43 0102 	orr.w	r1, r3, r2
 8008c1c:	9b06      	ldr	r3, [sp, #24]
 8008c1e:	430b      	orrs	r3, r1
 8008c20:	9b08      	ldr	r3, [sp, #32]
 8008c22:	d10d      	bne.n	8008c40 <_dtoa_r+0xa80>
 8008c24:	2b39      	cmp	r3, #57	; 0x39
 8008c26:	d029      	beq.n	8008c7c <_dtoa_r+0xabc>
 8008c28:	f1b9 0f00 	cmp.w	r9, #0
 8008c2c:	dd01      	ble.n	8008c32 <_dtoa_r+0xa72>
 8008c2e:	9b04      	ldr	r3, [sp, #16]
 8008c30:	3331      	adds	r3, #49	; 0x31
 8008c32:	9a02      	ldr	r2, [sp, #8]
 8008c34:	7013      	strb	r3, [r2, #0]
 8008c36:	e774      	b.n	8008b22 <_dtoa_r+0x962>
 8008c38:	4638      	mov	r0, r7
 8008c3a:	e7b9      	b.n	8008bb0 <_dtoa_r+0x9f0>
 8008c3c:	2201      	movs	r2, #1
 8008c3e:	e7e2      	b.n	8008c06 <_dtoa_r+0xa46>
 8008c40:	f1b9 0f00 	cmp.w	r9, #0
 8008c44:	db06      	blt.n	8008c54 <_dtoa_r+0xa94>
 8008c46:	9905      	ldr	r1, [sp, #20]
 8008c48:	ea41 0909 	orr.w	r9, r1, r9
 8008c4c:	9906      	ldr	r1, [sp, #24]
 8008c4e:	ea59 0101 	orrs.w	r1, r9, r1
 8008c52:	d120      	bne.n	8008c96 <_dtoa_r+0xad6>
 8008c54:	2a00      	cmp	r2, #0
 8008c56:	ddec      	ble.n	8008c32 <_dtoa_r+0xa72>
 8008c58:	4659      	mov	r1, fp
 8008c5a:	2201      	movs	r2, #1
 8008c5c:	4620      	mov	r0, r4
 8008c5e:	9301      	str	r3, [sp, #4]
 8008c60:	f000 fcdc 	bl	800961c <__lshift>
 8008c64:	4631      	mov	r1, r6
 8008c66:	4683      	mov	fp, r0
 8008c68:	f000 fd44 	bl	80096f4 <__mcmp>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	9b01      	ldr	r3, [sp, #4]
 8008c70:	dc02      	bgt.n	8008c78 <_dtoa_r+0xab8>
 8008c72:	d1de      	bne.n	8008c32 <_dtoa_r+0xa72>
 8008c74:	07da      	lsls	r2, r3, #31
 8008c76:	d5dc      	bpl.n	8008c32 <_dtoa_r+0xa72>
 8008c78:	2b39      	cmp	r3, #57	; 0x39
 8008c7a:	d1d8      	bne.n	8008c2e <_dtoa_r+0xa6e>
 8008c7c:	9a02      	ldr	r2, [sp, #8]
 8008c7e:	2339      	movs	r3, #57	; 0x39
 8008c80:	7013      	strb	r3, [r2, #0]
 8008c82:	462b      	mov	r3, r5
 8008c84:	461d      	mov	r5, r3
 8008c86:	3b01      	subs	r3, #1
 8008c88:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008c8c:	2a39      	cmp	r2, #57	; 0x39
 8008c8e:	d050      	beq.n	8008d32 <_dtoa_r+0xb72>
 8008c90:	3201      	adds	r2, #1
 8008c92:	701a      	strb	r2, [r3, #0]
 8008c94:	e745      	b.n	8008b22 <_dtoa_r+0x962>
 8008c96:	2a00      	cmp	r2, #0
 8008c98:	dd03      	ble.n	8008ca2 <_dtoa_r+0xae2>
 8008c9a:	2b39      	cmp	r3, #57	; 0x39
 8008c9c:	d0ee      	beq.n	8008c7c <_dtoa_r+0xabc>
 8008c9e:	3301      	adds	r3, #1
 8008ca0:	e7c7      	b.n	8008c32 <_dtoa_r+0xa72>
 8008ca2:	9a01      	ldr	r2, [sp, #4]
 8008ca4:	9907      	ldr	r1, [sp, #28]
 8008ca6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008caa:	428a      	cmp	r2, r1
 8008cac:	d02a      	beq.n	8008d04 <_dtoa_r+0xb44>
 8008cae:	4659      	mov	r1, fp
 8008cb0:	2300      	movs	r3, #0
 8008cb2:	220a      	movs	r2, #10
 8008cb4:	4620      	mov	r0, r4
 8008cb6:	f000 fb01 	bl	80092bc <__multadd>
 8008cba:	45b8      	cmp	r8, r7
 8008cbc:	4683      	mov	fp, r0
 8008cbe:	f04f 0300 	mov.w	r3, #0
 8008cc2:	f04f 020a 	mov.w	r2, #10
 8008cc6:	4641      	mov	r1, r8
 8008cc8:	4620      	mov	r0, r4
 8008cca:	d107      	bne.n	8008cdc <_dtoa_r+0xb1c>
 8008ccc:	f000 faf6 	bl	80092bc <__multadd>
 8008cd0:	4680      	mov	r8, r0
 8008cd2:	4607      	mov	r7, r0
 8008cd4:	9b01      	ldr	r3, [sp, #4]
 8008cd6:	3301      	adds	r3, #1
 8008cd8:	9301      	str	r3, [sp, #4]
 8008cda:	e775      	b.n	8008bc8 <_dtoa_r+0xa08>
 8008cdc:	f000 faee 	bl	80092bc <__multadd>
 8008ce0:	4639      	mov	r1, r7
 8008ce2:	4680      	mov	r8, r0
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	220a      	movs	r2, #10
 8008ce8:	4620      	mov	r0, r4
 8008cea:	f000 fae7 	bl	80092bc <__multadd>
 8008cee:	4607      	mov	r7, r0
 8008cf0:	e7f0      	b.n	8008cd4 <_dtoa_r+0xb14>
 8008cf2:	f1b9 0f00 	cmp.w	r9, #0
 8008cf6:	9a00      	ldr	r2, [sp, #0]
 8008cf8:	bfcc      	ite	gt
 8008cfa:	464d      	movgt	r5, r9
 8008cfc:	2501      	movle	r5, #1
 8008cfe:	4415      	add	r5, r2
 8008d00:	f04f 0800 	mov.w	r8, #0
 8008d04:	4659      	mov	r1, fp
 8008d06:	2201      	movs	r2, #1
 8008d08:	4620      	mov	r0, r4
 8008d0a:	9301      	str	r3, [sp, #4]
 8008d0c:	f000 fc86 	bl	800961c <__lshift>
 8008d10:	4631      	mov	r1, r6
 8008d12:	4683      	mov	fp, r0
 8008d14:	f000 fcee 	bl	80096f4 <__mcmp>
 8008d18:	2800      	cmp	r0, #0
 8008d1a:	dcb2      	bgt.n	8008c82 <_dtoa_r+0xac2>
 8008d1c:	d102      	bne.n	8008d24 <_dtoa_r+0xb64>
 8008d1e:	9b01      	ldr	r3, [sp, #4]
 8008d20:	07db      	lsls	r3, r3, #31
 8008d22:	d4ae      	bmi.n	8008c82 <_dtoa_r+0xac2>
 8008d24:	462b      	mov	r3, r5
 8008d26:	461d      	mov	r5, r3
 8008d28:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008d2c:	2a30      	cmp	r2, #48	; 0x30
 8008d2e:	d0fa      	beq.n	8008d26 <_dtoa_r+0xb66>
 8008d30:	e6f7      	b.n	8008b22 <_dtoa_r+0x962>
 8008d32:	9a00      	ldr	r2, [sp, #0]
 8008d34:	429a      	cmp	r2, r3
 8008d36:	d1a5      	bne.n	8008c84 <_dtoa_r+0xac4>
 8008d38:	f10a 0a01 	add.w	sl, sl, #1
 8008d3c:	2331      	movs	r3, #49	; 0x31
 8008d3e:	e779      	b.n	8008c34 <_dtoa_r+0xa74>
 8008d40:	4b13      	ldr	r3, [pc, #76]	; (8008d90 <_dtoa_r+0xbd0>)
 8008d42:	f7ff baaf 	b.w	80082a4 <_dtoa_r+0xe4>
 8008d46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f47f aa86 	bne.w	800825a <_dtoa_r+0x9a>
 8008d4e:	4b11      	ldr	r3, [pc, #68]	; (8008d94 <_dtoa_r+0xbd4>)
 8008d50:	f7ff baa8 	b.w	80082a4 <_dtoa_r+0xe4>
 8008d54:	f1b9 0f00 	cmp.w	r9, #0
 8008d58:	dc03      	bgt.n	8008d62 <_dtoa_r+0xba2>
 8008d5a:	9b05      	ldr	r3, [sp, #20]
 8008d5c:	2b02      	cmp	r3, #2
 8008d5e:	f73f aec9 	bgt.w	8008af4 <_dtoa_r+0x934>
 8008d62:	9d00      	ldr	r5, [sp, #0]
 8008d64:	4631      	mov	r1, r6
 8008d66:	4658      	mov	r0, fp
 8008d68:	f7ff f99e 	bl	80080a8 <quorem>
 8008d6c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008d70:	f805 3b01 	strb.w	r3, [r5], #1
 8008d74:	9a00      	ldr	r2, [sp, #0]
 8008d76:	1aaa      	subs	r2, r5, r2
 8008d78:	4591      	cmp	r9, r2
 8008d7a:	ddba      	ble.n	8008cf2 <_dtoa_r+0xb32>
 8008d7c:	4659      	mov	r1, fp
 8008d7e:	2300      	movs	r3, #0
 8008d80:	220a      	movs	r2, #10
 8008d82:	4620      	mov	r0, r4
 8008d84:	f000 fa9a 	bl	80092bc <__multadd>
 8008d88:	4683      	mov	fp, r0
 8008d8a:	e7eb      	b.n	8008d64 <_dtoa_r+0xba4>
 8008d8c:	080660e7 	.word	0x080660e7
 8008d90:	08066040 	.word	0x08066040
 8008d94:	08066064 	.word	0x08066064

08008d98 <__sflush_r>:
 8008d98:	898a      	ldrh	r2, [r1, #12]
 8008d9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d9e:	4605      	mov	r5, r0
 8008da0:	0710      	lsls	r0, r2, #28
 8008da2:	460c      	mov	r4, r1
 8008da4:	d458      	bmi.n	8008e58 <__sflush_r+0xc0>
 8008da6:	684b      	ldr	r3, [r1, #4]
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	dc05      	bgt.n	8008db8 <__sflush_r+0x20>
 8008dac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	dc02      	bgt.n	8008db8 <__sflush_r+0x20>
 8008db2:	2000      	movs	r0, #0
 8008db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008db8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008dba:	2e00      	cmp	r6, #0
 8008dbc:	d0f9      	beq.n	8008db2 <__sflush_r+0x1a>
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008dc4:	682f      	ldr	r7, [r5, #0]
 8008dc6:	602b      	str	r3, [r5, #0]
 8008dc8:	d032      	beq.n	8008e30 <__sflush_r+0x98>
 8008dca:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008dcc:	89a3      	ldrh	r3, [r4, #12]
 8008dce:	075a      	lsls	r2, r3, #29
 8008dd0:	d505      	bpl.n	8008dde <__sflush_r+0x46>
 8008dd2:	6863      	ldr	r3, [r4, #4]
 8008dd4:	1ac0      	subs	r0, r0, r3
 8008dd6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008dd8:	b10b      	cbz	r3, 8008dde <__sflush_r+0x46>
 8008dda:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008ddc:	1ac0      	subs	r0, r0, r3
 8008dde:	2300      	movs	r3, #0
 8008de0:	4602      	mov	r2, r0
 8008de2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008de4:	6a21      	ldr	r1, [r4, #32]
 8008de6:	4628      	mov	r0, r5
 8008de8:	47b0      	blx	r6
 8008dea:	1c43      	adds	r3, r0, #1
 8008dec:	89a3      	ldrh	r3, [r4, #12]
 8008dee:	d106      	bne.n	8008dfe <__sflush_r+0x66>
 8008df0:	6829      	ldr	r1, [r5, #0]
 8008df2:	291d      	cmp	r1, #29
 8008df4:	d82c      	bhi.n	8008e50 <__sflush_r+0xb8>
 8008df6:	4a2a      	ldr	r2, [pc, #168]	; (8008ea0 <__sflush_r+0x108>)
 8008df8:	40ca      	lsrs	r2, r1
 8008dfa:	07d6      	lsls	r6, r2, #31
 8008dfc:	d528      	bpl.n	8008e50 <__sflush_r+0xb8>
 8008dfe:	2200      	movs	r2, #0
 8008e00:	6062      	str	r2, [r4, #4]
 8008e02:	04d9      	lsls	r1, r3, #19
 8008e04:	6922      	ldr	r2, [r4, #16]
 8008e06:	6022      	str	r2, [r4, #0]
 8008e08:	d504      	bpl.n	8008e14 <__sflush_r+0x7c>
 8008e0a:	1c42      	adds	r2, r0, #1
 8008e0c:	d101      	bne.n	8008e12 <__sflush_r+0x7a>
 8008e0e:	682b      	ldr	r3, [r5, #0]
 8008e10:	b903      	cbnz	r3, 8008e14 <__sflush_r+0x7c>
 8008e12:	6560      	str	r0, [r4, #84]	; 0x54
 8008e14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008e16:	602f      	str	r7, [r5, #0]
 8008e18:	2900      	cmp	r1, #0
 8008e1a:	d0ca      	beq.n	8008db2 <__sflush_r+0x1a>
 8008e1c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008e20:	4299      	cmp	r1, r3
 8008e22:	d002      	beq.n	8008e2a <__sflush_r+0x92>
 8008e24:	4628      	mov	r0, r5
 8008e26:	f7fe faa5 	bl	8007374 <_free_r>
 8008e2a:	2000      	movs	r0, #0
 8008e2c:	6360      	str	r0, [r4, #52]	; 0x34
 8008e2e:	e7c1      	b.n	8008db4 <__sflush_r+0x1c>
 8008e30:	6a21      	ldr	r1, [r4, #32]
 8008e32:	2301      	movs	r3, #1
 8008e34:	4628      	mov	r0, r5
 8008e36:	47b0      	blx	r6
 8008e38:	1c41      	adds	r1, r0, #1
 8008e3a:	d1c7      	bne.n	8008dcc <__sflush_r+0x34>
 8008e3c:	682b      	ldr	r3, [r5, #0]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d0c4      	beq.n	8008dcc <__sflush_r+0x34>
 8008e42:	2b1d      	cmp	r3, #29
 8008e44:	d001      	beq.n	8008e4a <__sflush_r+0xb2>
 8008e46:	2b16      	cmp	r3, #22
 8008e48:	d101      	bne.n	8008e4e <__sflush_r+0xb6>
 8008e4a:	602f      	str	r7, [r5, #0]
 8008e4c:	e7b1      	b.n	8008db2 <__sflush_r+0x1a>
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e54:	81a3      	strh	r3, [r4, #12]
 8008e56:	e7ad      	b.n	8008db4 <__sflush_r+0x1c>
 8008e58:	690f      	ldr	r7, [r1, #16]
 8008e5a:	2f00      	cmp	r7, #0
 8008e5c:	d0a9      	beq.n	8008db2 <__sflush_r+0x1a>
 8008e5e:	0793      	lsls	r3, r2, #30
 8008e60:	680e      	ldr	r6, [r1, #0]
 8008e62:	bf08      	it	eq
 8008e64:	694b      	ldreq	r3, [r1, #20]
 8008e66:	600f      	str	r7, [r1, #0]
 8008e68:	bf18      	it	ne
 8008e6a:	2300      	movne	r3, #0
 8008e6c:	eba6 0807 	sub.w	r8, r6, r7
 8008e70:	608b      	str	r3, [r1, #8]
 8008e72:	f1b8 0f00 	cmp.w	r8, #0
 8008e76:	dd9c      	ble.n	8008db2 <__sflush_r+0x1a>
 8008e78:	6a21      	ldr	r1, [r4, #32]
 8008e7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e7c:	4643      	mov	r3, r8
 8008e7e:	463a      	mov	r2, r7
 8008e80:	4628      	mov	r0, r5
 8008e82:	47b0      	blx	r6
 8008e84:	2800      	cmp	r0, #0
 8008e86:	dc06      	bgt.n	8008e96 <__sflush_r+0xfe>
 8008e88:	89a3      	ldrh	r3, [r4, #12]
 8008e8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e8e:	81a3      	strh	r3, [r4, #12]
 8008e90:	f04f 30ff 	mov.w	r0, #4294967295
 8008e94:	e78e      	b.n	8008db4 <__sflush_r+0x1c>
 8008e96:	4407      	add	r7, r0
 8008e98:	eba8 0800 	sub.w	r8, r8, r0
 8008e9c:	e7e9      	b.n	8008e72 <__sflush_r+0xda>
 8008e9e:	bf00      	nop
 8008ea0:	20400001 	.word	0x20400001

08008ea4 <_fflush_r>:
 8008ea4:	b538      	push	{r3, r4, r5, lr}
 8008ea6:	690b      	ldr	r3, [r1, #16]
 8008ea8:	4605      	mov	r5, r0
 8008eaa:	460c      	mov	r4, r1
 8008eac:	b913      	cbnz	r3, 8008eb4 <_fflush_r+0x10>
 8008eae:	2500      	movs	r5, #0
 8008eb0:	4628      	mov	r0, r5
 8008eb2:	bd38      	pop	{r3, r4, r5, pc}
 8008eb4:	b118      	cbz	r0, 8008ebe <_fflush_r+0x1a>
 8008eb6:	6983      	ldr	r3, [r0, #24]
 8008eb8:	b90b      	cbnz	r3, 8008ebe <_fflush_r+0x1a>
 8008eba:	f000 f887 	bl	8008fcc <__sinit>
 8008ebe:	4b14      	ldr	r3, [pc, #80]	; (8008f10 <_fflush_r+0x6c>)
 8008ec0:	429c      	cmp	r4, r3
 8008ec2:	d11b      	bne.n	8008efc <_fflush_r+0x58>
 8008ec4:	686c      	ldr	r4, [r5, #4]
 8008ec6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	d0ef      	beq.n	8008eae <_fflush_r+0xa>
 8008ece:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008ed0:	07d0      	lsls	r0, r2, #31
 8008ed2:	d404      	bmi.n	8008ede <_fflush_r+0x3a>
 8008ed4:	0599      	lsls	r1, r3, #22
 8008ed6:	d402      	bmi.n	8008ede <_fflush_r+0x3a>
 8008ed8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008eda:	f000 f91a 	bl	8009112 <__retarget_lock_acquire_recursive>
 8008ede:	4628      	mov	r0, r5
 8008ee0:	4621      	mov	r1, r4
 8008ee2:	f7ff ff59 	bl	8008d98 <__sflush_r>
 8008ee6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ee8:	07da      	lsls	r2, r3, #31
 8008eea:	4605      	mov	r5, r0
 8008eec:	d4e0      	bmi.n	8008eb0 <_fflush_r+0xc>
 8008eee:	89a3      	ldrh	r3, [r4, #12]
 8008ef0:	059b      	lsls	r3, r3, #22
 8008ef2:	d4dd      	bmi.n	8008eb0 <_fflush_r+0xc>
 8008ef4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ef6:	f000 f90d 	bl	8009114 <__retarget_lock_release_recursive>
 8008efa:	e7d9      	b.n	8008eb0 <_fflush_r+0xc>
 8008efc:	4b05      	ldr	r3, [pc, #20]	; (8008f14 <_fflush_r+0x70>)
 8008efe:	429c      	cmp	r4, r3
 8008f00:	d101      	bne.n	8008f06 <_fflush_r+0x62>
 8008f02:	68ac      	ldr	r4, [r5, #8]
 8008f04:	e7df      	b.n	8008ec6 <_fflush_r+0x22>
 8008f06:	4b04      	ldr	r3, [pc, #16]	; (8008f18 <_fflush_r+0x74>)
 8008f08:	429c      	cmp	r4, r3
 8008f0a:	bf08      	it	eq
 8008f0c:	68ec      	ldreq	r4, [r5, #12]
 8008f0e:	e7da      	b.n	8008ec6 <_fflush_r+0x22>
 8008f10:	08066118 	.word	0x08066118
 8008f14:	08066138 	.word	0x08066138
 8008f18:	080660f8 	.word	0x080660f8

08008f1c <std>:
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	b510      	push	{r4, lr}
 8008f20:	4604      	mov	r4, r0
 8008f22:	e9c0 3300 	strd	r3, r3, [r0]
 8008f26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008f2a:	6083      	str	r3, [r0, #8]
 8008f2c:	8181      	strh	r1, [r0, #12]
 8008f2e:	6643      	str	r3, [r0, #100]	; 0x64
 8008f30:	81c2      	strh	r2, [r0, #14]
 8008f32:	6183      	str	r3, [r0, #24]
 8008f34:	4619      	mov	r1, r3
 8008f36:	2208      	movs	r2, #8
 8008f38:	305c      	adds	r0, #92	; 0x5c
 8008f3a:	f7fe fa03 	bl	8007344 <memset>
 8008f3e:	4b05      	ldr	r3, [pc, #20]	; (8008f54 <std+0x38>)
 8008f40:	6263      	str	r3, [r4, #36]	; 0x24
 8008f42:	4b05      	ldr	r3, [pc, #20]	; (8008f58 <std+0x3c>)
 8008f44:	62a3      	str	r3, [r4, #40]	; 0x28
 8008f46:	4b05      	ldr	r3, [pc, #20]	; (8008f5c <std+0x40>)
 8008f48:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008f4a:	4b05      	ldr	r3, [pc, #20]	; (8008f60 <std+0x44>)
 8008f4c:	6224      	str	r4, [r4, #32]
 8008f4e:	6323      	str	r3, [r4, #48]	; 0x30
 8008f50:	bd10      	pop	{r4, pc}
 8008f52:	bf00      	nop
 8008f54:	08009ead 	.word	0x08009ead
 8008f58:	08009ecf 	.word	0x08009ecf
 8008f5c:	08009f07 	.word	0x08009f07
 8008f60:	08009f2b 	.word	0x08009f2b

08008f64 <_cleanup_r>:
 8008f64:	4901      	ldr	r1, [pc, #4]	; (8008f6c <_cleanup_r+0x8>)
 8008f66:	f000 b8af 	b.w	80090c8 <_fwalk_reent>
 8008f6a:	bf00      	nop
 8008f6c:	08008ea5 	.word	0x08008ea5

08008f70 <__sfmoreglue>:
 8008f70:	b570      	push	{r4, r5, r6, lr}
 8008f72:	1e4a      	subs	r2, r1, #1
 8008f74:	2568      	movs	r5, #104	; 0x68
 8008f76:	4355      	muls	r5, r2
 8008f78:	460e      	mov	r6, r1
 8008f7a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f7e:	f7fe fa49 	bl	8007414 <_malloc_r>
 8008f82:	4604      	mov	r4, r0
 8008f84:	b140      	cbz	r0, 8008f98 <__sfmoreglue+0x28>
 8008f86:	2100      	movs	r1, #0
 8008f88:	e9c0 1600 	strd	r1, r6, [r0]
 8008f8c:	300c      	adds	r0, #12
 8008f8e:	60a0      	str	r0, [r4, #8]
 8008f90:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f94:	f7fe f9d6 	bl	8007344 <memset>
 8008f98:	4620      	mov	r0, r4
 8008f9a:	bd70      	pop	{r4, r5, r6, pc}

08008f9c <__sfp_lock_acquire>:
 8008f9c:	4801      	ldr	r0, [pc, #4]	; (8008fa4 <__sfp_lock_acquire+0x8>)
 8008f9e:	f000 b8b8 	b.w	8009112 <__retarget_lock_acquire_recursive>
 8008fa2:	bf00      	nop
 8008fa4:	20002bec 	.word	0x20002bec

08008fa8 <__sfp_lock_release>:
 8008fa8:	4801      	ldr	r0, [pc, #4]	; (8008fb0 <__sfp_lock_release+0x8>)
 8008faa:	f000 b8b3 	b.w	8009114 <__retarget_lock_release_recursive>
 8008fae:	bf00      	nop
 8008fb0:	20002bec 	.word	0x20002bec

08008fb4 <__sinit_lock_acquire>:
 8008fb4:	4801      	ldr	r0, [pc, #4]	; (8008fbc <__sinit_lock_acquire+0x8>)
 8008fb6:	f000 b8ac 	b.w	8009112 <__retarget_lock_acquire_recursive>
 8008fba:	bf00      	nop
 8008fbc:	20002be7 	.word	0x20002be7

08008fc0 <__sinit_lock_release>:
 8008fc0:	4801      	ldr	r0, [pc, #4]	; (8008fc8 <__sinit_lock_release+0x8>)
 8008fc2:	f000 b8a7 	b.w	8009114 <__retarget_lock_release_recursive>
 8008fc6:	bf00      	nop
 8008fc8:	20002be7 	.word	0x20002be7

08008fcc <__sinit>:
 8008fcc:	b510      	push	{r4, lr}
 8008fce:	4604      	mov	r4, r0
 8008fd0:	f7ff fff0 	bl	8008fb4 <__sinit_lock_acquire>
 8008fd4:	69a3      	ldr	r3, [r4, #24]
 8008fd6:	b11b      	cbz	r3, 8008fe0 <__sinit+0x14>
 8008fd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fdc:	f7ff bff0 	b.w	8008fc0 <__sinit_lock_release>
 8008fe0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008fe4:	6523      	str	r3, [r4, #80]	; 0x50
 8008fe6:	4b13      	ldr	r3, [pc, #76]	; (8009034 <__sinit+0x68>)
 8008fe8:	4a13      	ldr	r2, [pc, #76]	; (8009038 <__sinit+0x6c>)
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	62a2      	str	r2, [r4, #40]	; 0x28
 8008fee:	42a3      	cmp	r3, r4
 8008ff0:	bf04      	itt	eq
 8008ff2:	2301      	moveq	r3, #1
 8008ff4:	61a3      	streq	r3, [r4, #24]
 8008ff6:	4620      	mov	r0, r4
 8008ff8:	f000 f820 	bl	800903c <__sfp>
 8008ffc:	6060      	str	r0, [r4, #4]
 8008ffe:	4620      	mov	r0, r4
 8009000:	f000 f81c 	bl	800903c <__sfp>
 8009004:	60a0      	str	r0, [r4, #8]
 8009006:	4620      	mov	r0, r4
 8009008:	f000 f818 	bl	800903c <__sfp>
 800900c:	2200      	movs	r2, #0
 800900e:	60e0      	str	r0, [r4, #12]
 8009010:	2104      	movs	r1, #4
 8009012:	6860      	ldr	r0, [r4, #4]
 8009014:	f7ff ff82 	bl	8008f1c <std>
 8009018:	68a0      	ldr	r0, [r4, #8]
 800901a:	2201      	movs	r2, #1
 800901c:	2109      	movs	r1, #9
 800901e:	f7ff ff7d 	bl	8008f1c <std>
 8009022:	68e0      	ldr	r0, [r4, #12]
 8009024:	2202      	movs	r2, #2
 8009026:	2112      	movs	r1, #18
 8009028:	f7ff ff78 	bl	8008f1c <std>
 800902c:	2301      	movs	r3, #1
 800902e:	61a3      	str	r3, [r4, #24]
 8009030:	e7d2      	b.n	8008fd8 <__sinit+0xc>
 8009032:	bf00      	nop
 8009034:	0806602c 	.word	0x0806602c
 8009038:	08008f65 	.word	0x08008f65

0800903c <__sfp>:
 800903c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800903e:	4607      	mov	r7, r0
 8009040:	f7ff ffac 	bl	8008f9c <__sfp_lock_acquire>
 8009044:	4b1e      	ldr	r3, [pc, #120]	; (80090c0 <__sfp+0x84>)
 8009046:	681e      	ldr	r6, [r3, #0]
 8009048:	69b3      	ldr	r3, [r6, #24]
 800904a:	b913      	cbnz	r3, 8009052 <__sfp+0x16>
 800904c:	4630      	mov	r0, r6
 800904e:	f7ff ffbd 	bl	8008fcc <__sinit>
 8009052:	3648      	adds	r6, #72	; 0x48
 8009054:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009058:	3b01      	subs	r3, #1
 800905a:	d503      	bpl.n	8009064 <__sfp+0x28>
 800905c:	6833      	ldr	r3, [r6, #0]
 800905e:	b30b      	cbz	r3, 80090a4 <__sfp+0x68>
 8009060:	6836      	ldr	r6, [r6, #0]
 8009062:	e7f7      	b.n	8009054 <__sfp+0x18>
 8009064:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009068:	b9d5      	cbnz	r5, 80090a0 <__sfp+0x64>
 800906a:	4b16      	ldr	r3, [pc, #88]	; (80090c4 <__sfp+0x88>)
 800906c:	60e3      	str	r3, [r4, #12]
 800906e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009072:	6665      	str	r5, [r4, #100]	; 0x64
 8009074:	f000 f84c 	bl	8009110 <__retarget_lock_init_recursive>
 8009078:	f7ff ff96 	bl	8008fa8 <__sfp_lock_release>
 800907c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009080:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009084:	6025      	str	r5, [r4, #0]
 8009086:	61a5      	str	r5, [r4, #24]
 8009088:	2208      	movs	r2, #8
 800908a:	4629      	mov	r1, r5
 800908c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009090:	f7fe f958 	bl	8007344 <memset>
 8009094:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009098:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800909c:	4620      	mov	r0, r4
 800909e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80090a0:	3468      	adds	r4, #104	; 0x68
 80090a2:	e7d9      	b.n	8009058 <__sfp+0x1c>
 80090a4:	2104      	movs	r1, #4
 80090a6:	4638      	mov	r0, r7
 80090a8:	f7ff ff62 	bl	8008f70 <__sfmoreglue>
 80090ac:	4604      	mov	r4, r0
 80090ae:	6030      	str	r0, [r6, #0]
 80090b0:	2800      	cmp	r0, #0
 80090b2:	d1d5      	bne.n	8009060 <__sfp+0x24>
 80090b4:	f7ff ff78 	bl	8008fa8 <__sfp_lock_release>
 80090b8:	230c      	movs	r3, #12
 80090ba:	603b      	str	r3, [r7, #0]
 80090bc:	e7ee      	b.n	800909c <__sfp+0x60>
 80090be:	bf00      	nop
 80090c0:	0806602c 	.word	0x0806602c
 80090c4:	ffff0001 	.word	0xffff0001

080090c8 <_fwalk_reent>:
 80090c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80090cc:	4606      	mov	r6, r0
 80090ce:	4688      	mov	r8, r1
 80090d0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80090d4:	2700      	movs	r7, #0
 80090d6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80090da:	f1b9 0901 	subs.w	r9, r9, #1
 80090de:	d505      	bpl.n	80090ec <_fwalk_reent+0x24>
 80090e0:	6824      	ldr	r4, [r4, #0]
 80090e2:	2c00      	cmp	r4, #0
 80090e4:	d1f7      	bne.n	80090d6 <_fwalk_reent+0xe>
 80090e6:	4638      	mov	r0, r7
 80090e8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090ec:	89ab      	ldrh	r3, [r5, #12]
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	d907      	bls.n	8009102 <_fwalk_reent+0x3a>
 80090f2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80090f6:	3301      	adds	r3, #1
 80090f8:	d003      	beq.n	8009102 <_fwalk_reent+0x3a>
 80090fa:	4629      	mov	r1, r5
 80090fc:	4630      	mov	r0, r6
 80090fe:	47c0      	blx	r8
 8009100:	4307      	orrs	r7, r0
 8009102:	3568      	adds	r5, #104	; 0x68
 8009104:	e7e9      	b.n	80090da <_fwalk_reent+0x12>
	...

08009108 <_localeconv_r>:
 8009108:	4800      	ldr	r0, [pc, #0]	; (800910c <_localeconv_r+0x4>)
 800910a:	4770      	bx	lr
 800910c:	20001024 	.word	0x20001024

08009110 <__retarget_lock_init_recursive>:
 8009110:	4770      	bx	lr

08009112 <__retarget_lock_acquire_recursive>:
 8009112:	4770      	bx	lr

08009114 <__retarget_lock_release_recursive>:
 8009114:	4770      	bx	lr

08009116 <__swhatbuf_r>:
 8009116:	b570      	push	{r4, r5, r6, lr}
 8009118:	460e      	mov	r6, r1
 800911a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800911e:	2900      	cmp	r1, #0
 8009120:	b096      	sub	sp, #88	; 0x58
 8009122:	4614      	mov	r4, r2
 8009124:	461d      	mov	r5, r3
 8009126:	da07      	bge.n	8009138 <__swhatbuf_r+0x22>
 8009128:	2300      	movs	r3, #0
 800912a:	602b      	str	r3, [r5, #0]
 800912c:	89b3      	ldrh	r3, [r6, #12]
 800912e:	061a      	lsls	r2, r3, #24
 8009130:	d410      	bmi.n	8009154 <__swhatbuf_r+0x3e>
 8009132:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009136:	e00e      	b.n	8009156 <__swhatbuf_r+0x40>
 8009138:	466a      	mov	r2, sp
 800913a:	f000 ff4d 	bl	8009fd8 <_fstat_r>
 800913e:	2800      	cmp	r0, #0
 8009140:	dbf2      	blt.n	8009128 <__swhatbuf_r+0x12>
 8009142:	9a01      	ldr	r2, [sp, #4]
 8009144:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009148:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800914c:	425a      	negs	r2, r3
 800914e:	415a      	adcs	r2, r3
 8009150:	602a      	str	r2, [r5, #0]
 8009152:	e7ee      	b.n	8009132 <__swhatbuf_r+0x1c>
 8009154:	2340      	movs	r3, #64	; 0x40
 8009156:	2000      	movs	r0, #0
 8009158:	6023      	str	r3, [r4, #0]
 800915a:	b016      	add	sp, #88	; 0x58
 800915c:	bd70      	pop	{r4, r5, r6, pc}
	...

08009160 <__smakebuf_r>:
 8009160:	898b      	ldrh	r3, [r1, #12]
 8009162:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009164:	079d      	lsls	r5, r3, #30
 8009166:	4606      	mov	r6, r0
 8009168:	460c      	mov	r4, r1
 800916a:	d507      	bpl.n	800917c <__smakebuf_r+0x1c>
 800916c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009170:	6023      	str	r3, [r4, #0]
 8009172:	6123      	str	r3, [r4, #16]
 8009174:	2301      	movs	r3, #1
 8009176:	6163      	str	r3, [r4, #20]
 8009178:	b002      	add	sp, #8
 800917a:	bd70      	pop	{r4, r5, r6, pc}
 800917c:	ab01      	add	r3, sp, #4
 800917e:	466a      	mov	r2, sp
 8009180:	f7ff ffc9 	bl	8009116 <__swhatbuf_r>
 8009184:	9900      	ldr	r1, [sp, #0]
 8009186:	4605      	mov	r5, r0
 8009188:	4630      	mov	r0, r6
 800918a:	f7fe f943 	bl	8007414 <_malloc_r>
 800918e:	b948      	cbnz	r0, 80091a4 <__smakebuf_r+0x44>
 8009190:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009194:	059a      	lsls	r2, r3, #22
 8009196:	d4ef      	bmi.n	8009178 <__smakebuf_r+0x18>
 8009198:	f023 0303 	bic.w	r3, r3, #3
 800919c:	f043 0302 	orr.w	r3, r3, #2
 80091a0:	81a3      	strh	r3, [r4, #12]
 80091a2:	e7e3      	b.n	800916c <__smakebuf_r+0xc>
 80091a4:	4b0d      	ldr	r3, [pc, #52]	; (80091dc <__smakebuf_r+0x7c>)
 80091a6:	62b3      	str	r3, [r6, #40]	; 0x28
 80091a8:	89a3      	ldrh	r3, [r4, #12]
 80091aa:	6020      	str	r0, [r4, #0]
 80091ac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80091b0:	81a3      	strh	r3, [r4, #12]
 80091b2:	9b00      	ldr	r3, [sp, #0]
 80091b4:	6163      	str	r3, [r4, #20]
 80091b6:	9b01      	ldr	r3, [sp, #4]
 80091b8:	6120      	str	r0, [r4, #16]
 80091ba:	b15b      	cbz	r3, 80091d4 <__smakebuf_r+0x74>
 80091bc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80091c0:	4630      	mov	r0, r6
 80091c2:	f000 ff1b 	bl	8009ffc <_isatty_r>
 80091c6:	b128      	cbz	r0, 80091d4 <__smakebuf_r+0x74>
 80091c8:	89a3      	ldrh	r3, [r4, #12]
 80091ca:	f023 0303 	bic.w	r3, r3, #3
 80091ce:	f043 0301 	orr.w	r3, r3, #1
 80091d2:	81a3      	strh	r3, [r4, #12]
 80091d4:	89a0      	ldrh	r0, [r4, #12]
 80091d6:	4305      	orrs	r5, r0
 80091d8:	81a5      	strh	r5, [r4, #12]
 80091da:	e7cd      	b.n	8009178 <__smakebuf_r+0x18>
 80091dc:	08008f65 	.word	0x08008f65

080091e0 <__malloc_lock>:
 80091e0:	4801      	ldr	r0, [pc, #4]	; (80091e8 <__malloc_lock+0x8>)
 80091e2:	f7ff bf96 	b.w	8009112 <__retarget_lock_acquire_recursive>
 80091e6:	bf00      	nop
 80091e8:	20002be8 	.word	0x20002be8

080091ec <__malloc_unlock>:
 80091ec:	4801      	ldr	r0, [pc, #4]	; (80091f4 <__malloc_unlock+0x8>)
 80091ee:	f7ff bf91 	b.w	8009114 <__retarget_lock_release_recursive>
 80091f2:	bf00      	nop
 80091f4:	20002be8 	.word	0x20002be8

080091f8 <_Balloc>:
 80091f8:	b570      	push	{r4, r5, r6, lr}
 80091fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80091fc:	4604      	mov	r4, r0
 80091fe:	460d      	mov	r5, r1
 8009200:	b976      	cbnz	r6, 8009220 <_Balloc+0x28>
 8009202:	2010      	movs	r0, #16
 8009204:	f7fe f880 	bl	8007308 <malloc>
 8009208:	4602      	mov	r2, r0
 800920a:	6260      	str	r0, [r4, #36]	; 0x24
 800920c:	b920      	cbnz	r0, 8009218 <_Balloc+0x20>
 800920e:	4b18      	ldr	r3, [pc, #96]	; (8009270 <_Balloc+0x78>)
 8009210:	4818      	ldr	r0, [pc, #96]	; (8009274 <_Balloc+0x7c>)
 8009212:	2166      	movs	r1, #102	; 0x66
 8009214:	f000 fea0 	bl	8009f58 <__assert_func>
 8009218:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800921c:	6006      	str	r6, [r0, #0]
 800921e:	60c6      	str	r6, [r0, #12]
 8009220:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009222:	68f3      	ldr	r3, [r6, #12]
 8009224:	b183      	cbz	r3, 8009248 <_Balloc+0x50>
 8009226:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800922e:	b9b8      	cbnz	r0, 8009260 <_Balloc+0x68>
 8009230:	2101      	movs	r1, #1
 8009232:	fa01 f605 	lsl.w	r6, r1, r5
 8009236:	1d72      	adds	r2, r6, #5
 8009238:	0092      	lsls	r2, r2, #2
 800923a:	4620      	mov	r0, r4
 800923c:	f7fe f88a 	bl	8007354 <_calloc_r>
 8009240:	b160      	cbz	r0, 800925c <_Balloc+0x64>
 8009242:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009246:	e00e      	b.n	8009266 <_Balloc+0x6e>
 8009248:	2221      	movs	r2, #33	; 0x21
 800924a:	2104      	movs	r1, #4
 800924c:	4620      	mov	r0, r4
 800924e:	f7fe f881 	bl	8007354 <_calloc_r>
 8009252:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009254:	60f0      	str	r0, [r6, #12]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d1e4      	bne.n	8009226 <_Balloc+0x2e>
 800925c:	2000      	movs	r0, #0
 800925e:	bd70      	pop	{r4, r5, r6, pc}
 8009260:	6802      	ldr	r2, [r0, #0]
 8009262:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009266:	2300      	movs	r3, #0
 8009268:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800926c:	e7f7      	b.n	800925e <_Balloc+0x66>
 800926e:	bf00      	nop
 8009270:	08066071 	.word	0x08066071
 8009274:	08066158 	.word	0x08066158

08009278 <_Bfree>:
 8009278:	b570      	push	{r4, r5, r6, lr}
 800927a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800927c:	4605      	mov	r5, r0
 800927e:	460c      	mov	r4, r1
 8009280:	b976      	cbnz	r6, 80092a0 <_Bfree+0x28>
 8009282:	2010      	movs	r0, #16
 8009284:	f7fe f840 	bl	8007308 <malloc>
 8009288:	4602      	mov	r2, r0
 800928a:	6268      	str	r0, [r5, #36]	; 0x24
 800928c:	b920      	cbnz	r0, 8009298 <_Bfree+0x20>
 800928e:	4b09      	ldr	r3, [pc, #36]	; (80092b4 <_Bfree+0x3c>)
 8009290:	4809      	ldr	r0, [pc, #36]	; (80092b8 <_Bfree+0x40>)
 8009292:	218a      	movs	r1, #138	; 0x8a
 8009294:	f000 fe60 	bl	8009f58 <__assert_func>
 8009298:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800929c:	6006      	str	r6, [r0, #0]
 800929e:	60c6      	str	r6, [r0, #12]
 80092a0:	b13c      	cbz	r4, 80092b2 <_Bfree+0x3a>
 80092a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80092a4:	6862      	ldr	r2, [r4, #4]
 80092a6:	68db      	ldr	r3, [r3, #12]
 80092a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80092ac:	6021      	str	r1, [r4, #0]
 80092ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80092b2:	bd70      	pop	{r4, r5, r6, pc}
 80092b4:	08066071 	.word	0x08066071
 80092b8:	08066158 	.word	0x08066158

080092bc <__multadd>:
 80092bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092c0:	690e      	ldr	r6, [r1, #16]
 80092c2:	4607      	mov	r7, r0
 80092c4:	4698      	mov	r8, r3
 80092c6:	460c      	mov	r4, r1
 80092c8:	f101 0014 	add.w	r0, r1, #20
 80092cc:	2300      	movs	r3, #0
 80092ce:	6805      	ldr	r5, [r0, #0]
 80092d0:	b2a9      	uxth	r1, r5
 80092d2:	fb02 8101 	mla	r1, r2, r1, r8
 80092d6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80092da:	0c2d      	lsrs	r5, r5, #16
 80092dc:	fb02 c505 	mla	r5, r2, r5, ip
 80092e0:	b289      	uxth	r1, r1
 80092e2:	3301      	adds	r3, #1
 80092e4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80092e8:	429e      	cmp	r6, r3
 80092ea:	f840 1b04 	str.w	r1, [r0], #4
 80092ee:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80092f2:	dcec      	bgt.n	80092ce <__multadd+0x12>
 80092f4:	f1b8 0f00 	cmp.w	r8, #0
 80092f8:	d022      	beq.n	8009340 <__multadd+0x84>
 80092fa:	68a3      	ldr	r3, [r4, #8]
 80092fc:	42b3      	cmp	r3, r6
 80092fe:	dc19      	bgt.n	8009334 <__multadd+0x78>
 8009300:	6861      	ldr	r1, [r4, #4]
 8009302:	4638      	mov	r0, r7
 8009304:	3101      	adds	r1, #1
 8009306:	f7ff ff77 	bl	80091f8 <_Balloc>
 800930a:	4605      	mov	r5, r0
 800930c:	b928      	cbnz	r0, 800931a <__multadd+0x5e>
 800930e:	4602      	mov	r2, r0
 8009310:	4b0d      	ldr	r3, [pc, #52]	; (8009348 <__multadd+0x8c>)
 8009312:	480e      	ldr	r0, [pc, #56]	; (800934c <__multadd+0x90>)
 8009314:	21b5      	movs	r1, #181	; 0xb5
 8009316:	f000 fe1f 	bl	8009f58 <__assert_func>
 800931a:	6922      	ldr	r2, [r4, #16]
 800931c:	3202      	adds	r2, #2
 800931e:	f104 010c 	add.w	r1, r4, #12
 8009322:	0092      	lsls	r2, r2, #2
 8009324:	300c      	adds	r0, #12
 8009326:	f7fd ffff 	bl	8007328 <memcpy>
 800932a:	4621      	mov	r1, r4
 800932c:	4638      	mov	r0, r7
 800932e:	f7ff ffa3 	bl	8009278 <_Bfree>
 8009332:	462c      	mov	r4, r5
 8009334:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009338:	3601      	adds	r6, #1
 800933a:	f8c3 8014 	str.w	r8, [r3, #20]
 800933e:	6126      	str	r6, [r4, #16]
 8009340:	4620      	mov	r0, r4
 8009342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009346:	bf00      	nop
 8009348:	080660e7 	.word	0x080660e7
 800934c:	08066158 	.word	0x08066158

08009350 <__hi0bits>:
 8009350:	0c03      	lsrs	r3, r0, #16
 8009352:	041b      	lsls	r3, r3, #16
 8009354:	b9d3      	cbnz	r3, 800938c <__hi0bits+0x3c>
 8009356:	0400      	lsls	r0, r0, #16
 8009358:	2310      	movs	r3, #16
 800935a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800935e:	bf04      	itt	eq
 8009360:	0200      	lsleq	r0, r0, #8
 8009362:	3308      	addeq	r3, #8
 8009364:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009368:	bf04      	itt	eq
 800936a:	0100      	lsleq	r0, r0, #4
 800936c:	3304      	addeq	r3, #4
 800936e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009372:	bf04      	itt	eq
 8009374:	0080      	lsleq	r0, r0, #2
 8009376:	3302      	addeq	r3, #2
 8009378:	2800      	cmp	r0, #0
 800937a:	db05      	blt.n	8009388 <__hi0bits+0x38>
 800937c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009380:	f103 0301 	add.w	r3, r3, #1
 8009384:	bf08      	it	eq
 8009386:	2320      	moveq	r3, #32
 8009388:	4618      	mov	r0, r3
 800938a:	4770      	bx	lr
 800938c:	2300      	movs	r3, #0
 800938e:	e7e4      	b.n	800935a <__hi0bits+0xa>

08009390 <__lo0bits>:
 8009390:	6803      	ldr	r3, [r0, #0]
 8009392:	f013 0207 	ands.w	r2, r3, #7
 8009396:	4601      	mov	r1, r0
 8009398:	d00b      	beq.n	80093b2 <__lo0bits+0x22>
 800939a:	07da      	lsls	r2, r3, #31
 800939c:	d424      	bmi.n	80093e8 <__lo0bits+0x58>
 800939e:	0798      	lsls	r0, r3, #30
 80093a0:	bf49      	itett	mi
 80093a2:	085b      	lsrmi	r3, r3, #1
 80093a4:	089b      	lsrpl	r3, r3, #2
 80093a6:	2001      	movmi	r0, #1
 80093a8:	600b      	strmi	r3, [r1, #0]
 80093aa:	bf5c      	itt	pl
 80093ac:	600b      	strpl	r3, [r1, #0]
 80093ae:	2002      	movpl	r0, #2
 80093b0:	4770      	bx	lr
 80093b2:	b298      	uxth	r0, r3
 80093b4:	b9b0      	cbnz	r0, 80093e4 <__lo0bits+0x54>
 80093b6:	0c1b      	lsrs	r3, r3, #16
 80093b8:	2010      	movs	r0, #16
 80093ba:	f013 0fff 	tst.w	r3, #255	; 0xff
 80093be:	bf04      	itt	eq
 80093c0:	0a1b      	lsreq	r3, r3, #8
 80093c2:	3008      	addeq	r0, #8
 80093c4:	071a      	lsls	r2, r3, #28
 80093c6:	bf04      	itt	eq
 80093c8:	091b      	lsreq	r3, r3, #4
 80093ca:	3004      	addeq	r0, #4
 80093cc:	079a      	lsls	r2, r3, #30
 80093ce:	bf04      	itt	eq
 80093d0:	089b      	lsreq	r3, r3, #2
 80093d2:	3002      	addeq	r0, #2
 80093d4:	07da      	lsls	r2, r3, #31
 80093d6:	d403      	bmi.n	80093e0 <__lo0bits+0x50>
 80093d8:	085b      	lsrs	r3, r3, #1
 80093da:	f100 0001 	add.w	r0, r0, #1
 80093de:	d005      	beq.n	80093ec <__lo0bits+0x5c>
 80093e0:	600b      	str	r3, [r1, #0]
 80093e2:	4770      	bx	lr
 80093e4:	4610      	mov	r0, r2
 80093e6:	e7e8      	b.n	80093ba <__lo0bits+0x2a>
 80093e8:	2000      	movs	r0, #0
 80093ea:	4770      	bx	lr
 80093ec:	2020      	movs	r0, #32
 80093ee:	4770      	bx	lr

080093f0 <__i2b>:
 80093f0:	b510      	push	{r4, lr}
 80093f2:	460c      	mov	r4, r1
 80093f4:	2101      	movs	r1, #1
 80093f6:	f7ff feff 	bl	80091f8 <_Balloc>
 80093fa:	4602      	mov	r2, r0
 80093fc:	b928      	cbnz	r0, 800940a <__i2b+0x1a>
 80093fe:	4b05      	ldr	r3, [pc, #20]	; (8009414 <__i2b+0x24>)
 8009400:	4805      	ldr	r0, [pc, #20]	; (8009418 <__i2b+0x28>)
 8009402:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009406:	f000 fda7 	bl	8009f58 <__assert_func>
 800940a:	2301      	movs	r3, #1
 800940c:	6144      	str	r4, [r0, #20]
 800940e:	6103      	str	r3, [r0, #16]
 8009410:	bd10      	pop	{r4, pc}
 8009412:	bf00      	nop
 8009414:	080660e7 	.word	0x080660e7
 8009418:	08066158 	.word	0x08066158

0800941c <__multiply>:
 800941c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009420:	4614      	mov	r4, r2
 8009422:	690a      	ldr	r2, [r1, #16]
 8009424:	6923      	ldr	r3, [r4, #16]
 8009426:	429a      	cmp	r2, r3
 8009428:	bfb8      	it	lt
 800942a:	460b      	movlt	r3, r1
 800942c:	460d      	mov	r5, r1
 800942e:	bfbc      	itt	lt
 8009430:	4625      	movlt	r5, r4
 8009432:	461c      	movlt	r4, r3
 8009434:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009438:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800943c:	68ab      	ldr	r3, [r5, #8]
 800943e:	6869      	ldr	r1, [r5, #4]
 8009440:	eb0a 0709 	add.w	r7, sl, r9
 8009444:	42bb      	cmp	r3, r7
 8009446:	b085      	sub	sp, #20
 8009448:	bfb8      	it	lt
 800944a:	3101      	addlt	r1, #1
 800944c:	f7ff fed4 	bl	80091f8 <_Balloc>
 8009450:	b930      	cbnz	r0, 8009460 <__multiply+0x44>
 8009452:	4602      	mov	r2, r0
 8009454:	4b42      	ldr	r3, [pc, #264]	; (8009560 <__multiply+0x144>)
 8009456:	4843      	ldr	r0, [pc, #268]	; (8009564 <__multiply+0x148>)
 8009458:	f240 115d 	movw	r1, #349	; 0x15d
 800945c:	f000 fd7c 	bl	8009f58 <__assert_func>
 8009460:	f100 0614 	add.w	r6, r0, #20
 8009464:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009468:	4633      	mov	r3, r6
 800946a:	2200      	movs	r2, #0
 800946c:	4543      	cmp	r3, r8
 800946e:	d31e      	bcc.n	80094ae <__multiply+0x92>
 8009470:	f105 0c14 	add.w	ip, r5, #20
 8009474:	f104 0314 	add.w	r3, r4, #20
 8009478:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800947c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009480:	9202      	str	r2, [sp, #8]
 8009482:	ebac 0205 	sub.w	r2, ip, r5
 8009486:	3a15      	subs	r2, #21
 8009488:	f022 0203 	bic.w	r2, r2, #3
 800948c:	3204      	adds	r2, #4
 800948e:	f105 0115 	add.w	r1, r5, #21
 8009492:	458c      	cmp	ip, r1
 8009494:	bf38      	it	cc
 8009496:	2204      	movcc	r2, #4
 8009498:	9201      	str	r2, [sp, #4]
 800949a:	9a02      	ldr	r2, [sp, #8]
 800949c:	9303      	str	r3, [sp, #12]
 800949e:	429a      	cmp	r2, r3
 80094a0:	d808      	bhi.n	80094b4 <__multiply+0x98>
 80094a2:	2f00      	cmp	r7, #0
 80094a4:	dc55      	bgt.n	8009552 <__multiply+0x136>
 80094a6:	6107      	str	r7, [r0, #16]
 80094a8:	b005      	add	sp, #20
 80094aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ae:	f843 2b04 	str.w	r2, [r3], #4
 80094b2:	e7db      	b.n	800946c <__multiply+0x50>
 80094b4:	f8b3 a000 	ldrh.w	sl, [r3]
 80094b8:	f1ba 0f00 	cmp.w	sl, #0
 80094bc:	d020      	beq.n	8009500 <__multiply+0xe4>
 80094be:	f105 0e14 	add.w	lr, r5, #20
 80094c2:	46b1      	mov	r9, r6
 80094c4:	2200      	movs	r2, #0
 80094c6:	f85e 4b04 	ldr.w	r4, [lr], #4
 80094ca:	f8d9 b000 	ldr.w	fp, [r9]
 80094ce:	b2a1      	uxth	r1, r4
 80094d0:	fa1f fb8b 	uxth.w	fp, fp
 80094d4:	fb0a b101 	mla	r1, sl, r1, fp
 80094d8:	4411      	add	r1, r2
 80094da:	f8d9 2000 	ldr.w	r2, [r9]
 80094de:	0c24      	lsrs	r4, r4, #16
 80094e0:	0c12      	lsrs	r2, r2, #16
 80094e2:	fb0a 2404 	mla	r4, sl, r4, r2
 80094e6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80094ea:	b289      	uxth	r1, r1
 80094ec:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80094f0:	45f4      	cmp	ip, lr
 80094f2:	f849 1b04 	str.w	r1, [r9], #4
 80094f6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80094fa:	d8e4      	bhi.n	80094c6 <__multiply+0xaa>
 80094fc:	9901      	ldr	r1, [sp, #4]
 80094fe:	5072      	str	r2, [r6, r1]
 8009500:	9a03      	ldr	r2, [sp, #12]
 8009502:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009506:	3304      	adds	r3, #4
 8009508:	f1b9 0f00 	cmp.w	r9, #0
 800950c:	d01f      	beq.n	800954e <__multiply+0x132>
 800950e:	6834      	ldr	r4, [r6, #0]
 8009510:	f105 0114 	add.w	r1, r5, #20
 8009514:	46b6      	mov	lr, r6
 8009516:	f04f 0a00 	mov.w	sl, #0
 800951a:	880a      	ldrh	r2, [r1, #0]
 800951c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009520:	fb09 b202 	mla	r2, r9, r2, fp
 8009524:	4492      	add	sl, r2
 8009526:	b2a4      	uxth	r4, r4
 8009528:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800952c:	f84e 4b04 	str.w	r4, [lr], #4
 8009530:	f851 4b04 	ldr.w	r4, [r1], #4
 8009534:	f8be 2000 	ldrh.w	r2, [lr]
 8009538:	0c24      	lsrs	r4, r4, #16
 800953a:	fb09 2404 	mla	r4, r9, r4, r2
 800953e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009542:	458c      	cmp	ip, r1
 8009544:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009548:	d8e7      	bhi.n	800951a <__multiply+0xfe>
 800954a:	9a01      	ldr	r2, [sp, #4]
 800954c:	50b4      	str	r4, [r6, r2]
 800954e:	3604      	adds	r6, #4
 8009550:	e7a3      	b.n	800949a <__multiply+0x7e>
 8009552:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009556:	2b00      	cmp	r3, #0
 8009558:	d1a5      	bne.n	80094a6 <__multiply+0x8a>
 800955a:	3f01      	subs	r7, #1
 800955c:	e7a1      	b.n	80094a2 <__multiply+0x86>
 800955e:	bf00      	nop
 8009560:	080660e7 	.word	0x080660e7
 8009564:	08066158 	.word	0x08066158

08009568 <__pow5mult>:
 8009568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800956c:	4615      	mov	r5, r2
 800956e:	f012 0203 	ands.w	r2, r2, #3
 8009572:	4606      	mov	r6, r0
 8009574:	460f      	mov	r7, r1
 8009576:	d007      	beq.n	8009588 <__pow5mult+0x20>
 8009578:	4c25      	ldr	r4, [pc, #148]	; (8009610 <__pow5mult+0xa8>)
 800957a:	3a01      	subs	r2, #1
 800957c:	2300      	movs	r3, #0
 800957e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009582:	f7ff fe9b 	bl	80092bc <__multadd>
 8009586:	4607      	mov	r7, r0
 8009588:	10ad      	asrs	r5, r5, #2
 800958a:	d03d      	beq.n	8009608 <__pow5mult+0xa0>
 800958c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800958e:	b97c      	cbnz	r4, 80095b0 <__pow5mult+0x48>
 8009590:	2010      	movs	r0, #16
 8009592:	f7fd feb9 	bl	8007308 <malloc>
 8009596:	4602      	mov	r2, r0
 8009598:	6270      	str	r0, [r6, #36]	; 0x24
 800959a:	b928      	cbnz	r0, 80095a8 <__pow5mult+0x40>
 800959c:	4b1d      	ldr	r3, [pc, #116]	; (8009614 <__pow5mult+0xac>)
 800959e:	481e      	ldr	r0, [pc, #120]	; (8009618 <__pow5mult+0xb0>)
 80095a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80095a4:	f000 fcd8 	bl	8009f58 <__assert_func>
 80095a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80095ac:	6004      	str	r4, [r0, #0]
 80095ae:	60c4      	str	r4, [r0, #12]
 80095b0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80095b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80095b8:	b94c      	cbnz	r4, 80095ce <__pow5mult+0x66>
 80095ba:	f240 2171 	movw	r1, #625	; 0x271
 80095be:	4630      	mov	r0, r6
 80095c0:	f7ff ff16 	bl	80093f0 <__i2b>
 80095c4:	2300      	movs	r3, #0
 80095c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80095ca:	4604      	mov	r4, r0
 80095cc:	6003      	str	r3, [r0, #0]
 80095ce:	f04f 0900 	mov.w	r9, #0
 80095d2:	07eb      	lsls	r3, r5, #31
 80095d4:	d50a      	bpl.n	80095ec <__pow5mult+0x84>
 80095d6:	4639      	mov	r1, r7
 80095d8:	4622      	mov	r2, r4
 80095da:	4630      	mov	r0, r6
 80095dc:	f7ff ff1e 	bl	800941c <__multiply>
 80095e0:	4639      	mov	r1, r7
 80095e2:	4680      	mov	r8, r0
 80095e4:	4630      	mov	r0, r6
 80095e6:	f7ff fe47 	bl	8009278 <_Bfree>
 80095ea:	4647      	mov	r7, r8
 80095ec:	106d      	asrs	r5, r5, #1
 80095ee:	d00b      	beq.n	8009608 <__pow5mult+0xa0>
 80095f0:	6820      	ldr	r0, [r4, #0]
 80095f2:	b938      	cbnz	r0, 8009604 <__pow5mult+0x9c>
 80095f4:	4622      	mov	r2, r4
 80095f6:	4621      	mov	r1, r4
 80095f8:	4630      	mov	r0, r6
 80095fa:	f7ff ff0f 	bl	800941c <__multiply>
 80095fe:	6020      	str	r0, [r4, #0]
 8009600:	f8c0 9000 	str.w	r9, [r0]
 8009604:	4604      	mov	r4, r0
 8009606:	e7e4      	b.n	80095d2 <__pow5mult+0x6a>
 8009608:	4638      	mov	r0, r7
 800960a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800960e:	bf00      	nop
 8009610:	080662a8 	.word	0x080662a8
 8009614:	08066071 	.word	0x08066071
 8009618:	08066158 	.word	0x08066158

0800961c <__lshift>:
 800961c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009620:	460c      	mov	r4, r1
 8009622:	6849      	ldr	r1, [r1, #4]
 8009624:	6923      	ldr	r3, [r4, #16]
 8009626:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800962a:	68a3      	ldr	r3, [r4, #8]
 800962c:	4607      	mov	r7, r0
 800962e:	4691      	mov	r9, r2
 8009630:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009634:	f108 0601 	add.w	r6, r8, #1
 8009638:	42b3      	cmp	r3, r6
 800963a:	db0b      	blt.n	8009654 <__lshift+0x38>
 800963c:	4638      	mov	r0, r7
 800963e:	f7ff fddb 	bl	80091f8 <_Balloc>
 8009642:	4605      	mov	r5, r0
 8009644:	b948      	cbnz	r0, 800965a <__lshift+0x3e>
 8009646:	4602      	mov	r2, r0
 8009648:	4b28      	ldr	r3, [pc, #160]	; (80096ec <__lshift+0xd0>)
 800964a:	4829      	ldr	r0, [pc, #164]	; (80096f0 <__lshift+0xd4>)
 800964c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009650:	f000 fc82 	bl	8009f58 <__assert_func>
 8009654:	3101      	adds	r1, #1
 8009656:	005b      	lsls	r3, r3, #1
 8009658:	e7ee      	b.n	8009638 <__lshift+0x1c>
 800965a:	2300      	movs	r3, #0
 800965c:	f100 0114 	add.w	r1, r0, #20
 8009660:	f100 0210 	add.w	r2, r0, #16
 8009664:	4618      	mov	r0, r3
 8009666:	4553      	cmp	r3, sl
 8009668:	db33      	blt.n	80096d2 <__lshift+0xb6>
 800966a:	6920      	ldr	r0, [r4, #16]
 800966c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009670:	f104 0314 	add.w	r3, r4, #20
 8009674:	f019 091f 	ands.w	r9, r9, #31
 8009678:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800967c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009680:	d02b      	beq.n	80096da <__lshift+0xbe>
 8009682:	f1c9 0e20 	rsb	lr, r9, #32
 8009686:	468a      	mov	sl, r1
 8009688:	2200      	movs	r2, #0
 800968a:	6818      	ldr	r0, [r3, #0]
 800968c:	fa00 f009 	lsl.w	r0, r0, r9
 8009690:	4302      	orrs	r2, r0
 8009692:	f84a 2b04 	str.w	r2, [sl], #4
 8009696:	f853 2b04 	ldr.w	r2, [r3], #4
 800969a:	459c      	cmp	ip, r3
 800969c:	fa22 f20e 	lsr.w	r2, r2, lr
 80096a0:	d8f3      	bhi.n	800968a <__lshift+0x6e>
 80096a2:	ebac 0304 	sub.w	r3, ip, r4
 80096a6:	3b15      	subs	r3, #21
 80096a8:	f023 0303 	bic.w	r3, r3, #3
 80096ac:	3304      	adds	r3, #4
 80096ae:	f104 0015 	add.w	r0, r4, #21
 80096b2:	4584      	cmp	ip, r0
 80096b4:	bf38      	it	cc
 80096b6:	2304      	movcc	r3, #4
 80096b8:	50ca      	str	r2, [r1, r3]
 80096ba:	b10a      	cbz	r2, 80096c0 <__lshift+0xa4>
 80096bc:	f108 0602 	add.w	r6, r8, #2
 80096c0:	3e01      	subs	r6, #1
 80096c2:	4638      	mov	r0, r7
 80096c4:	612e      	str	r6, [r5, #16]
 80096c6:	4621      	mov	r1, r4
 80096c8:	f7ff fdd6 	bl	8009278 <_Bfree>
 80096cc:	4628      	mov	r0, r5
 80096ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80096d6:	3301      	adds	r3, #1
 80096d8:	e7c5      	b.n	8009666 <__lshift+0x4a>
 80096da:	3904      	subs	r1, #4
 80096dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80096e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80096e4:	459c      	cmp	ip, r3
 80096e6:	d8f9      	bhi.n	80096dc <__lshift+0xc0>
 80096e8:	e7ea      	b.n	80096c0 <__lshift+0xa4>
 80096ea:	bf00      	nop
 80096ec:	080660e7 	.word	0x080660e7
 80096f0:	08066158 	.word	0x08066158

080096f4 <__mcmp>:
 80096f4:	b530      	push	{r4, r5, lr}
 80096f6:	6902      	ldr	r2, [r0, #16]
 80096f8:	690c      	ldr	r4, [r1, #16]
 80096fa:	1b12      	subs	r2, r2, r4
 80096fc:	d10e      	bne.n	800971c <__mcmp+0x28>
 80096fe:	f100 0314 	add.w	r3, r0, #20
 8009702:	3114      	adds	r1, #20
 8009704:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009708:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800970c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009710:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009714:	42a5      	cmp	r5, r4
 8009716:	d003      	beq.n	8009720 <__mcmp+0x2c>
 8009718:	d305      	bcc.n	8009726 <__mcmp+0x32>
 800971a:	2201      	movs	r2, #1
 800971c:	4610      	mov	r0, r2
 800971e:	bd30      	pop	{r4, r5, pc}
 8009720:	4283      	cmp	r3, r0
 8009722:	d3f3      	bcc.n	800970c <__mcmp+0x18>
 8009724:	e7fa      	b.n	800971c <__mcmp+0x28>
 8009726:	f04f 32ff 	mov.w	r2, #4294967295
 800972a:	e7f7      	b.n	800971c <__mcmp+0x28>

0800972c <__mdiff>:
 800972c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009730:	460c      	mov	r4, r1
 8009732:	4606      	mov	r6, r0
 8009734:	4611      	mov	r1, r2
 8009736:	4620      	mov	r0, r4
 8009738:	4617      	mov	r7, r2
 800973a:	f7ff ffdb 	bl	80096f4 <__mcmp>
 800973e:	1e05      	subs	r5, r0, #0
 8009740:	d110      	bne.n	8009764 <__mdiff+0x38>
 8009742:	4629      	mov	r1, r5
 8009744:	4630      	mov	r0, r6
 8009746:	f7ff fd57 	bl	80091f8 <_Balloc>
 800974a:	b930      	cbnz	r0, 800975a <__mdiff+0x2e>
 800974c:	4b39      	ldr	r3, [pc, #228]	; (8009834 <__mdiff+0x108>)
 800974e:	4602      	mov	r2, r0
 8009750:	f240 2132 	movw	r1, #562	; 0x232
 8009754:	4838      	ldr	r0, [pc, #224]	; (8009838 <__mdiff+0x10c>)
 8009756:	f000 fbff 	bl	8009f58 <__assert_func>
 800975a:	2301      	movs	r3, #1
 800975c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009760:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009764:	bfa4      	itt	ge
 8009766:	463b      	movge	r3, r7
 8009768:	4627      	movge	r7, r4
 800976a:	4630      	mov	r0, r6
 800976c:	6879      	ldr	r1, [r7, #4]
 800976e:	bfa6      	itte	ge
 8009770:	461c      	movge	r4, r3
 8009772:	2500      	movge	r5, #0
 8009774:	2501      	movlt	r5, #1
 8009776:	f7ff fd3f 	bl	80091f8 <_Balloc>
 800977a:	b920      	cbnz	r0, 8009786 <__mdiff+0x5a>
 800977c:	4b2d      	ldr	r3, [pc, #180]	; (8009834 <__mdiff+0x108>)
 800977e:	4602      	mov	r2, r0
 8009780:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009784:	e7e6      	b.n	8009754 <__mdiff+0x28>
 8009786:	693e      	ldr	r6, [r7, #16]
 8009788:	60c5      	str	r5, [r0, #12]
 800978a:	6925      	ldr	r5, [r4, #16]
 800978c:	f107 0114 	add.w	r1, r7, #20
 8009790:	f104 0914 	add.w	r9, r4, #20
 8009794:	f100 0e14 	add.w	lr, r0, #20
 8009798:	f107 0210 	add.w	r2, r7, #16
 800979c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80097a0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80097a4:	46f2      	mov	sl, lr
 80097a6:	2700      	movs	r7, #0
 80097a8:	f859 3b04 	ldr.w	r3, [r9], #4
 80097ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80097b0:	fa1f f883 	uxth.w	r8, r3
 80097b4:	fa17 f78b 	uxtah	r7, r7, fp
 80097b8:	0c1b      	lsrs	r3, r3, #16
 80097ba:	eba7 0808 	sub.w	r8, r7, r8
 80097be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80097c2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80097c6:	fa1f f888 	uxth.w	r8, r8
 80097ca:	141f      	asrs	r7, r3, #16
 80097cc:	454d      	cmp	r5, r9
 80097ce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80097d2:	f84a 3b04 	str.w	r3, [sl], #4
 80097d6:	d8e7      	bhi.n	80097a8 <__mdiff+0x7c>
 80097d8:	1b2b      	subs	r3, r5, r4
 80097da:	3b15      	subs	r3, #21
 80097dc:	f023 0303 	bic.w	r3, r3, #3
 80097e0:	3304      	adds	r3, #4
 80097e2:	3415      	adds	r4, #21
 80097e4:	42a5      	cmp	r5, r4
 80097e6:	bf38      	it	cc
 80097e8:	2304      	movcc	r3, #4
 80097ea:	4419      	add	r1, r3
 80097ec:	4473      	add	r3, lr
 80097ee:	469e      	mov	lr, r3
 80097f0:	460d      	mov	r5, r1
 80097f2:	4565      	cmp	r5, ip
 80097f4:	d30e      	bcc.n	8009814 <__mdiff+0xe8>
 80097f6:	f10c 0203 	add.w	r2, ip, #3
 80097fa:	1a52      	subs	r2, r2, r1
 80097fc:	f022 0203 	bic.w	r2, r2, #3
 8009800:	3903      	subs	r1, #3
 8009802:	458c      	cmp	ip, r1
 8009804:	bf38      	it	cc
 8009806:	2200      	movcc	r2, #0
 8009808:	441a      	add	r2, r3
 800980a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800980e:	b17b      	cbz	r3, 8009830 <__mdiff+0x104>
 8009810:	6106      	str	r6, [r0, #16]
 8009812:	e7a5      	b.n	8009760 <__mdiff+0x34>
 8009814:	f855 8b04 	ldr.w	r8, [r5], #4
 8009818:	fa17 f488 	uxtah	r4, r7, r8
 800981c:	1422      	asrs	r2, r4, #16
 800981e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009822:	b2a4      	uxth	r4, r4
 8009824:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009828:	f84e 4b04 	str.w	r4, [lr], #4
 800982c:	1417      	asrs	r7, r2, #16
 800982e:	e7e0      	b.n	80097f2 <__mdiff+0xc6>
 8009830:	3e01      	subs	r6, #1
 8009832:	e7ea      	b.n	800980a <__mdiff+0xde>
 8009834:	080660e7 	.word	0x080660e7
 8009838:	08066158 	.word	0x08066158

0800983c <__d2b>:
 800983c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009840:	4689      	mov	r9, r1
 8009842:	2101      	movs	r1, #1
 8009844:	ec57 6b10 	vmov	r6, r7, d0
 8009848:	4690      	mov	r8, r2
 800984a:	f7ff fcd5 	bl	80091f8 <_Balloc>
 800984e:	4604      	mov	r4, r0
 8009850:	b930      	cbnz	r0, 8009860 <__d2b+0x24>
 8009852:	4602      	mov	r2, r0
 8009854:	4b25      	ldr	r3, [pc, #148]	; (80098ec <__d2b+0xb0>)
 8009856:	4826      	ldr	r0, [pc, #152]	; (80098f0 <__d2b+0xb4>)
 8009858:	f240 310a 	movw	r1, #778	; 0x30a
 800985c:	f000 fb7c 	bl	8009f58 <__assert_func>
 8009860:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009864:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009868:	bb35      	cbnz	r5, 80098b8 <__d2b+0x7c>
 800986a:	2e00      	cmp	r6, #0
 800986c:	9301      	str	r3, [sp, #4]
 800986e:	d028      	beq.n	80098c2 <__d2b+0x86>
 8009870:	4668      	mov	r0, sp
 8009872:	9600      	str	r6, [sp, #0]
 8009874:	f7ff fd8c 	bl	8009390 <__lo0bits>
 8009878:	9900      	ldr	r1, [sp, #0]
 800987a:	b300      	cbz	r0, 80098be <__d2b+0x82>
 800987c:	9a01      	ldr	r2, [sp, #4]
 800987e:	f1c0 0320 	rsb	r3, r0, #32
 8009882:	fa02 f303 	lsl.w	r3, r2, r3
 8009886:	430b      	orrs	r3, r1
 8009888:	40c2      	lsrs	r2, r0
 800988a:	6163      	str	r3, [r4, #20]
 800988c:	9201      	str	r2, [sp, #4]
 800988e:	9b01      	ldr	r3, [sp, #4]
 8009890:	61a3      	str	r3, [r4, #24]
 8009892:	2b00      	cmp	r3, #0
 8009894:	bf14      	ite	ne
 8009896:	2202      	movne	r2, #2
 8009898:	2201      	moveq	r2, #1
 800989a:	6122      	str	r2, [r4, #16]
 800989c:	b1d5      	cbz	r5, 80098d4 <__d2b+0x98>
 800989e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80098a2:	4405      	add	r5, r0
 80098a4:	f8c9 5000 	str.w	r5, [r9]
 80098a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80098ac:	f8c8 0000 	str.w	r0, [r8]
 80098b0:	4620      	mov	r0, r4
 80098b2:	b003      	add	sp, #12
 80098b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80098b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80098bc:	e7d5      	b.n	800986a <__d2b+0x2e>
 80098be:	6161      	str	r1, [r4, #20]
 80098c0:	e7e5      	b.n	800988e <__d2b+0x52>
 80098c2:	a801      	add	r0, sp, #4
 80098c4:	f7ff fd64 	bl	8009390 <__lo0bits>
 80098c8:	9b01      	ldr	r3, [sp, #4]
 80098ca:	6163      	str	r3, [r4, #20]
 80098cc:	2201      	movs	r2, #1
 80098ce:	6122      	str	r2, [r4, #16]
 80098d0:	3020      	adds	r0, #32
 80098d2:	e7e3      	b.n	800989c <__d2b+0x60>
 80098d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80098d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80098dc:	f8c9 0000 	str.w	r0, [r9]
 80098e0:	6918      	ldr	r0, [r3, #16]
 80098e2:	f7ff fd35 	bl	8009350 <__hi0bits>
 80098e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80098ea:	e7df      	b.n	80098ac <__d2b+0x70>
 80098ec:	080660e7 	.word	0x080660e7
 80098f0:	08066158 	.word	0x08066158

080098f4 <_realloc_r>:
 80098f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098f6:	4607      	mov	r7, r0
 80098f8:	4614      	mov	r4, r2
 80098fa:	460e      	mov	r6, r1
 80098fc:	b921      	cbnz	r1, 8009908 <_realloc_r+0x14>
 80098fe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009902:	4611      	mov	r1, r2
 8009904:	f7fd bd86 	b.w	8007414 <_malloc_r>
 8009908:	b922      	cbnz	r2, 8009914 <_realloc_r+0x20>
 800990a:	f7fd fd33 	bl	8007374 <_free_r>
 800990e:	4625      	mov	r5, r4
 8009910:	4628      	mov	r0, r5
 8009912:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009914:	f000 fbc0 	bl	800a098 <_malloc_usable_size_r>
 8009918:	42a0      	cmp	r0, r4
 800991a:	d20f      	bcs.n	800993c <_realloc_r+0x48>
 800991c:	4621      	mov	r1, r4
 800991e:	4638      	mov	r0, r7
 8009920:	f7fd fd78 	bl	8007414 <_malloc_r>
 8009924:	4605      	mov	r5, r0
 8009926:	2800      	cmp	r0, #0
 8009928:	d0f2      	beq.n	8009910 <_realloc_r+0x1c>
 800992a:	4631      	mov	r1, r6
 800992c:	4622      	mov	r2, r4
 800992e:	f7fd fcfb 	bl	8007328 <memcpy>
 8009932:	4631      	mov	r1, r6
 8009934:	4638      	mov	r0, r7
 8009936:	f7fd fd1d 	bl	8007374 <_free_r>
 800993a:	e7e9      	b.n	8009910 <_realloc_r+0x1c>
 800993c:	4635      	mov	r5, r6
 800993e:	e7e7      	b.n	8009910 <_realloc_r+0x1c>

08009940 <__ssputs_r>:
 8009940:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009944:	688e      	ldr	r6, [r1, #8]
 8009946:	429e      	cmp	r6, r3
 8009948:	4682      	mov	sl, r0
 800994a:	460c      	mov	r4, r1
 800994c:	4690      	mov	r8, r2
 800994e:	461f      	mov	r7, r3
 8009950:	d838      	bhi.n	80099c4 <__ssputs_r+0x84>
 8009952:	898a      	ldrh	r2, [r1, #12]
 8009954:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009958:	d032      	beq.n	80099c0 <__ssputs_r+0x80>
 800995a:	6825      	ldr	r5, [r4, #0]
 800995c:	6909      	ldr	r1, [r1, #16]
 800995e:	eba5 0901 	sub.w	r9, r5, r1
 8009962:	6965      	ldr	r5, [r4, #20]
 8009964:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009968:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800996c:	3301      	adds	r3, #1
 800996e:	444b      	add	r3, r9
 8009970:	106d      	asrs	r5, r5, #1
 8009972:	429d      	cmp	r5, r3
 8009974:	bf38      	it	cc
 8009976:	461d      	movcc	r5, r3
 8009978:	0553      	lsls	r3, r2, #21
 800997a:	d531      	bpl.n	80099e0 <__ssputs_r+0xa0>
 800997c:	4629      	mov	r1, r5
 800997e:	f7fd fd49 	bl	8007414 <_malloc_r>
 8009982:	4606      	mov	r6, r0
 8009984:	b950      	cbnz	r0, 800999c <__ssputs_r+0x5c>
 8009986:	230c      	movs	r3, #12
 8009988:	f8ca 3000 	str.w	r3, [sl]
 800998c:	89a3      	ldrh	r3, [r4, #12]
 800998e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009992:	81a3      	strh	r3, [r4, #12]
 8009994:	f04f 30ff 	mov.w	r0, #4294967295
 8009998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800999c:	6921      	ldr	r1, [r4, #16]
 800999e:	464a      	mov	r2, r9
 80099a0:	f7fd fcc2 	bl	8007328 <memcpy>
 80099a4:	89a3      	ldrh	r3, [r4, #12]
 80099a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80099aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099ae:	81a3      	strh	r3, [r4, #12]
 80099b0:	6126      	str	r6, [r4, #16]
 80099b2:	6165      	str	r5, [r4, #20]
 80099b4:	444e      	add	r6, r9
 80099b6:	eba5 0509 	sub.w	r5, r5, r9
 80099ba:	6026      	str	r6, [r4, #0]
 80099bc:	60a5      	str	r5, [r4, #8]
 80099be:	463e      	mov	r6, r7
 80099c0:	42be      	cmp	r6, r7
 80099c2:	d900      	bls.n	80099c6 <__ssputs_r+0x86>
 80099c4:	463e      	mov	r6, r7
 80099c6:	4632      	mov	r2, r6
 80099c8:	6820      	ldr	r0, [r4, #0]
 80099ca:	4641      	mov	r1, r8
 80099cc:	f000 fb4a 	bl	800a064 <memmove>
 80099d0:	68a3      	ldr	r3, [r4, #8]
 80099d2:	6822      	ldr	r2, [r4, #0]
 80099d4:	1b9b      	subs	r3, r3, r6
 80099d6:	4432      	add	r2, r6
 80099d8:	60a3      	str	r3, [r4, #8]
 80099da:	6022      	str	r2, [r4, #0]
 80099dc:	2000      	movs	r0, #0
 80099de:	e7db      	b.n	8009998 <__ssputs_r+0x58>
 80099e0:	462a      	mov	r2, r5
 80099e2:	f7ff ff87 	bl	80098f4 <_realloc_r>
 80099e6:	4606      	mov	r6, r0
 80099e8:	2800      	cmp	r0, #0
 80099ea:	d1e1      	bne.n	80099b0 <__ssputs_r+0x70>
 80099ec:	6921      	ldr	r1, [r4, #16]
 80099ee:	4650      	mov	r0, sl
 80099f0:	f7fd fcc0 	bl	8007374 <_free_r>
 80099f4:	e7c7      	b.n	8009986 <__ssputs_r+0x46>
	...

080099f8 <_svfiprintf_r>:
 80099f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099fc:	4698      	mov	r8, r3
 80099fe:	898b      	ldrh	r3, [r1, #12]
 8009a00:	061b      	lsls	r3, r3, #24
 8009a02:	b09d      	sub	sp, #116	; 0x74
 8009a04:	4607      	mov	r7, r0
 8009a06:	460d      	mov	r5, r1
 8009a08:	4614      	mov	r4, r2
 8009a0a:	d50e      	bpl.n	8009a2a <_svfiprintf_r+0x32>
 8009a0c:	690b      	ldr	r3, [r1, #16]
 8009a0e:	b963      	cbnz	r3, 8009a2a <_svfiprintf_r+0x32>
 8009a10:	2140      	movs	r1, #64	; 0x40
 8009a12:	f7fd fcff 	bl	8007414 <_malloc_r>
 8009a16:	6028      	str	r0, [r5, #0]
 8009a18:	6128      	str	r0, [r5, #16]
 8009a1a:	b920      	cbnz	r0, 8009a26 <_svfiprintf_r+0x2e>
 8009a1c:	230c      	movs	r3, #12
 8009a1e:	603b      	str	r3, [r7, #0]
 8009a20:	f04f 30ff 	mov.w	r0, #4294967295
 8009a24:	e0d1      	b.n	8009bca <_svfiprintf_r+0x1d2>
 8009a26:	2340      	movs	r3, #64	; 0x40
 8009a28:	616b      	str	r3, [r5, #20]
 8009a2a:	2300      	movs	r3, #0
 8009a2c:	9309      	str	r3, [sp, #36]	; 0x24
 8009a2e:	2320      	movs	r3, #32
 8009a30:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a34:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a38:	2330      	movs	r3, #48	; 0x30
 8009a3a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009be4 <_svfiprintf_r+0x1ec>
 8009a3e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a42:	f04f 0901 	mov.w	r9, #1
 8009a46:	4623      	mov	r3, r4
 8009a48:	469a      	mov	sl, r3
 8009a4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a4e:	b10a      	cbz	r2, 8009a54 <_svfiprintf_r+0x5c>
 8009a50:	2a25      	cmp	r2, #37	; 0x25
 8009a52:	d1f9      	bne.n	8009a48 <_svfiprintf_r+0x50>
 8009a54:	ebba 0b04 	subs.w	fp, sl, r4
 8009a58:	d00b      	beq.n	8009a72 <_svfiprintf_r+0x7a>
 8009a5a:	465b      	mov	r3, fp
 8009a5c:	4622      	mov	r2, r4
 8009a5e:	4629      	mov	r1, r5
 8009a60:	4638      	mov	r0, r7
 8009a62:	f7ff ff6d 	bl	8009940 <__ssputs_r>
 8009a66:	3001      	adds	r0, #1
 8009a68:	f000 80aa 	beq.w	8009bc0 <_svfiprintf_r+0x1c8>
 8009a6c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a6e:	445a      	add	r2, fp
 8009a70:	9209      	str	r2, [sp, #36]	; 0x24
 8009a72:	f89a 3000 	ldrb.w	r3, [sl]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	f000 80a2 	beq.w	8009bc0 <_svfiprintf_r+0x1c8>
 8009a7c:	2300      	movs	r3, #0
 8009a7e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a86:	f10a 0a01 	add.w	sl, sl, #1
 8009a8a:	9304      	str	r3, [sp, #16]
 8009a8c:	9307      	str	r3, [sp, #28]
 8009a8e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a92:	931a      	str	r3, [sp, #104]	; 0x68
 8009a94:	4654      	mov	r4, sl
 8009a96:	2205      	movs	r2, #5
 8009a98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a9c:	4851      	ldr	r0, [pc, #324]	; (8009be4 <_svfiprintf_r+0x1ec>)
 8009a9e:	f7f6 fba7 	bl	80001f0 <memchr>
 8009aa2:	9a04      	ldr	r2, [sp, #16]
 8009aa4:	b9d8      	cbnz	r0, 8009ade <_svfiprintf_r+0xe6>
 8009aa6:	06d0      	lsls	r0, r2, #27
 8009aa8:	bf44      	itt	mi
 8009aaa:	2320      	movmi	r3, #32
 8009aac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009ab0:	0711      	lsls	r1, r2, #28
 8009ab2:	bf44      	itt	mi
 8009ab4:	232b      	movmi	r3, #43	; 0x2b
 8009ab6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009aba:	f89a 3000 	ldrb.w	r3, [sl]
 8009abe:	2b2a      	cmp	r3, #42	; 0x2a
 8009ac0:	d015      	beq.n	8009aee <_svfiprintf_r+0xf6>
 8009ac2:	9a07      	ldr	r2, [sp, #28]
 8009ac4:	4654      	mov	r4, sl
 8009ac6:	2000      	movs	r0, #0
 8009ac8:	f04f 0c0a 	mov.w	ip, #10
 8009acc:	4621      	mov	r1, r4
 8009ace:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ad2:	3b30      	subs	r3, #48	; 0x30
 8009ad4:	2b09      	cmp	r3, #9
 8009ad6:	d94e      	bls.n	8009b76 <_svfiprintf_r+0x17e>
 8009ad8:	b1b0      	cbz	r0, 8009b08 <_svfiprintf_r+0x110>
 8009ada:	9207      	str	r2, [sp, #28]
 8009adc:	e014      	b.n	8009b08 <_svfiprintf_r+0x110>
 8009ade:	eba0 0308 	sub.w	r3, r0, r8
 8009ae2:	fa09 f303 	lsl.w	r3, r9, r3
 8009ae6:	4313      	orrs	r3, r2
 8009ae8:	9304      	str	r3, [sp, #16]
 8009aea:	46a2      	mov	sl, r4
 8009aec:	e7d2      	b.n	8009a94 <_svfiprintf_r+0x9c>
 8009aee:	9b03      	ldr	r3, [sp, #12]
 8009af0:	1d19      	adds	r1, r3, #4
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	9103      	str	r1, [sp, #12]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	bfbb      	ittet	lt
 8009afa:	425b      	neglt	r3, r3
 8009afc:	f042 0202 	orrlt.w	r2, r2, #2
 8009b00:	9307      	strge	r3, [sp, #28]
 8009b02:	9307      	strlt	r3, [sp, #28]
 8009b04:	bfb8      	it	lt
 8009b06:	9204      	strlt	r2, [sp, #16]
 8009b08:	7823      	ldrb	r3, [r4, #0]
 8009b0a:	2b2e      	cmp	r3, #46	; 0x2e
 8009b0c:	d10c      	bne.n	8009b28 <_svfiprintf_r+0x130>
 8009b0e:	7863      	ldrb	r3, [r4, #1]
 8009b10:	2b2a      	cmp	r3, #42	; 0x2a
 8009b12:	d135      	bne.n	8009b80 <_svfiprintf_r+0x188>
 8009b14:	9b03      	ldr	r3, [sp, #12]
 8009b16:	1d1a      	adds	r2, r3, #4
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	9203      	str	r2, [sp, #12]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	bfb8      	it	lt
 8009b20:	f04f 33ff 	movlt.w	r3, #4294967295
 8009b24:	3402      	adds	r4, #2
 8009b26:	9305      	str	r3, [sp, #20]
 8009b28:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009bf4 <_svfiprintf_r+0x1fc>
 8009b2c:	7821      	ldrb	r1, [r4, #0]
 8009b2e:	2203      	movs	r2, #3
 8009b30:	4650      	mov	r0, sl
 8009b32:	f7f6 fb5d 	bl	80001f0 <memchr>
 8009b36:	b140      	cbz	r0, 8009b4a <_svfiprintf_r+0x152>
 8009b38:	2340      	movs	r3, #64	; 0x40
 8009b3a:	eba0 000a 	sub.w	r0, r0, sl
 8009b3e:	fa03 f000 	lsl.w	r0, r3, r0
 8009b42:	9b04      	ldr	r3, [sp, #16]
 8009b44:	4303      	orrs	r3, r0
 8009b46:	3401      	adds	r4, #1
 8009b48:	9304      	str	r3, [sp, #16]
 8009b4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b4e:	4826      	ldr	r0, [pc, #152]	; (8009be8 <_svfiprintf_r+0x1f0>)
 8009b50:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b54:	2206      	movs	r2, #6
 8009b56:	f7f6 fb4b 	bl	80001f0 <memchr>
 8009b5a:	2800      	cmp	r0, #0
 8009b5c:	d038      	beq.n	8009bd0 <_svfiprintf_r+0x1d8>
 8009b5e:	4b23      	ldr	r3, [pc, #140]	; (8009bec <_svfiprintf_r+0x1f4>)
 8009b60:	bb1b      	cbnz	r3, 8009baa <_svfiprintf_r+0x1b2>
 8009b62:	9b03      	ldr	r3, [sp, #12]
 8009b64:	3307      	adds	r3, #7
 8009b66:	f023 0307 	bic.w	r3, r3, #7
 8009b6a:	3308      	adds	r3, #8
 8009b6c:	9303      	str	r3, [sp, #12]
 8009b6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b70:	4433      	add	r3, r6
 8009b72:	9309      	str	r3, [sp, #36]	; 0x24
 8009b74:	e767      	b.n	8009a46 <_svfiprintf_r+0x4e>
 8009b76:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b7a:	460c      	mov	r4, r1
 8009b7c:	2001      	movs	r0, #1
 8009b7e:	e7a5      	b.n	8009acc <_svfiprintf_r+0xd4>
 8009b80:	2300      	movs	r3, #0
 8009b82:	3401      	adds	r4, #1
 8009b84:	9305      	str	r3, [sp, #20]
 8009b86:	4619      	mov	r1, r3
 8009b88:	f04f 0c0a 	mov.w	ip, #10
 8009b8c:	4620      	mov	r0, r4
 8009b8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b92:	3a30      	subs	r2, #48	; 0x30
 8009b94:	2a09      	cmp	r2, #9
 8009b96:	d903      	bls.n	8009ba0 <_svfiprintf_r+0x1a8>
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d0c5      	beq.n	8009b28 <_svfiprintf_r+0x130>
 8009b9c:	9105      	str	r1, [sp, #20]
 8009b9e:	e7c3      	b.n	8009b28 <_svfiprintf_r+0x130>
 8009ba0:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ba4:	4604      	mov	r4, r0
 8009ba6:	2301      	movs	r3, #1
 8009ba8:	e7f0      	b.n	8009b8c <_svfiprintf_r+0x194>
 8009baa:	ab03      	add	r3, sp, #12
 8009bac:	9300      	str	r3, [sp, #0]
 8009bae:	462a      	mov	r2, r5
 8009bb0:	4b0f      	ldr	r3, [pc, #60]	; (8009bf0 <_svfiprintf_r+0x1f8>)
 8009bb2:	a904      	add	r1, sp, #16
 8009bb4:	4638      	mov	r0, r7
 8009bb6:	f7fd fd27 	bl	8007608 <_printf_float>
 8009bba:	1c42      	adds	r2, r0, #1
 8009bbc:	4606      	mov	r6, r0
 8009bbe:	d1d6      	bne.n	8009b6e <_svfiprintf_r+0x176>
 8009bc0:	89ab      	ldrh	r3, [r5, #12]
 8009bc2:	065b      	lsls	r3, r3, #25
 8009bc4:	f53f af2c 	bmi.w	8009a20 <_svfiprintf_r+0x28>
 8009bc8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009bca:	b01d      	add	sp, #116	; 0x74
 8009bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bd0:	ab03      	add	r3, sp, #12
 8009bd2:	9300      	str	r3, [sp, #0]
 8009bd4:	462a      	mov	r2, r5
 8009bd6:	4b06      	ldr	r3, [pc, #24]	; (8009bf0 <_svfiprintf_r+0x1f8>)
 8009bd8:	a904      	add	r1, sp, #16
 8009bda:	4638      	mov	r0, r7
 8009bdc:	f7fd ffb8 	bl	8007b50 <_printf_i>
 8009be0:	e7eb      	b.n	8009bba <_svfiprintf_r+0x1c2>
 8009be2:	bf00      	nop
 8009be4:	080662b4 	.word	0x080662b4
 8009be8:	080662be 	.word	0x080662be
 8009bec:	08007609 	.word	0x08007609
 8009bf0:	08009941 	.word	0x08009941
 8009bf4:	080662ba 	.word	0x080662ba

08009bf8 <__sfputc_r>:
 8009bf8:	6893      	ldr	r3, [r2, #8]
 8009bfa:	3b01      	subs	r3, #1
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	b410      	push	{r4}
 8009c00:	6093      	str	r3, [r2, #8]
 8009c02:	da08      	bge.n	8009c16 <__sfputc_r+0x1e>
 8009c04:	6994      	ldr	r4, [r2, #24]
 8009c06:	42a3      	cmp	r3, r4
 8009c08:	db01      	blt.n	8009c0e <__sfputc_r+0x16>
 8009c0a:	290a      	cmp	r1, #10
 8009c0c:	d103      	bne.n	8009c16 <__sfputc_r+0x1e>
 8009c0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c12:	f7fe b989 	b.w	8007f28 <__swbuf_r>
 8009c16:	6813      	ldr	r3, [r2, #0]
 8009c18:	1c58      	adds	r0, r3, #1
 8009c1a:	6010      	str	r0, [r2, #0]
 8009c1c:	7019      	strb	r1, [r3, #0]
 8009c1e:	4608      	mov	r0, r1
 8009c20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009c24:	4770      	bx	lr

08009c26 <__sfputs_r>:
 8009c26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c28:	4606      	mov	r6, r0
 8009c2a:	460f      	mov	r7, r1
 8009c2c:	4614      	mov	r4, r2
 8009c2e:	18d5      	adds	r5, r2, r3
 8009c30:	42ac      	cmp	r4, r5
 8009c32:	d101      	bne.n	8009c38 <__sfputs_r+0x12>
 8009c34:	2000      	movs	r0, #0
 8009c36:	e007      	b.n	8009c48 <__sfputs_r+0x22>
 8009c38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c3c:	463a      	mov	r2, r7
 8009c3e:	4630      	mov	r0, r6
 8009c40:	f7ff ffda 	bl	8009bf8 <__sfputc_r>
 8009c44:	1c43      	adds	r3, r0, #1
 8009c46:	d1f3      	bne.n	8009c30 <__sfputs_r+0xa>
 8009c48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009c4c <_vfiprintf_r>:
 8009c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c50:	460d      	mov	r5, r1
 8009c52:	b09d      	sub	sp, #116	; 0x74
 8009c54:	4614      	mov	r4, r2
 8009c56:	4698      	mov	r8, r3
 8009c58:	4606      	mov	r6, r0
 8009c5a:	b118      	cbz	r0, 8009c64 <_vfiprintf_r+0x18>
 8009c5c:	6983      	ldr	r3, [r0, #24]
 8009c5e:	b90b      	cbnz	r3, 8009c64 <_vfiprintf_r+0x18>
 8009c60:	f7ff f9b4 	bl	8008fcc <__sinit>
 8009c64:	4b89      	ldr	r3, [pc, #548]	; (8009e8c <_vfiprintf_r+0x240>)
 8009c66:	429d      	cmp	r5, r3
 8009c68:	d11b      	bne.n	8009ca2 <_vfiprintf_r+0x56>
 8009c6a:	6875      	ldr	r5, [r6, #4]
 8009c6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c6e:	07d9      	lsls	r1, r3, #31
 8009c70:	d405      	bmi.n	8009c7e <_vfiprintf_r+0x32>
 8009c72:	89ab      	ldrh	r3, [r5, #12]
 8009c74:	059a      	lsls	r2, r3, #22
 8009c76:	d402      	bmi.n	8009c7e <_vfiprintf_r+0x32>
 8009c78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009c7a:	f7ff fa4a 	bl	8009112 <__retarget_lock_acquire_recursive>
 8009c7e:	89ab      	ldrh	r3, [r5, #12]
 8009c80:	071b      	lsls	r3, r3, #28
 8009c82:	d501      	bpl.n	8009c88 <_vfiprintf_r+0x3c>
 8009c84:	692b      	ldr	r3, [r5, #16]
 8009c86:	b9eb      	cbnz	r3, 8009cc4 <_vfiprintf_r+0x78>
 8009c88:	4629      	mov	r1, r5
 8009c8a:	4630      	mov	r0, r6
 8009c8c:	f7fe f99e 	bl	8007fcc <__swsetup_r>
 8009c90:	b1c0      	cbz	r0, 8009cc4 <_vfiprintf_r+0x78>
 8009c92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009c94:	07dc      	lsls	r4, r3, #31
 8009c96:	d50e      	bpl.n	8009cb6 <_vfiprintf_r+0x6a>
 8009c98:	f04f 30ff 	mov.w	r0, #4294967295
 8009c9c:	b01d      	add	sp, #116	; 0x74
 8009c9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ca2:	4b7b      	ldr	r3, [pc, #492]	; (8009e90 <_vfiprintf_r+0x244>)
 8009ca4:	429d      	cmp	r5, r3
 8009ca6:	d101      	bne.n	8009cac <_vfiprintf_r+0x60>
 8009ca8:	68b5      	ldr	r5, [r6, #8]
 8009caa:	e7df      	b.n	8009c6c <_vfiprintf_r+0x20>
 8009cac:	4b79      	ldr	r3, [pc, #484]	; (8009e94 <_vfiprintf_r+0x248>)
 8009cae:	429d      	cmp	r5, r3
 8009cb0:	bf08      	it	eq
 8009cb2:	68f5      	ldreq	r5, [r6, #12]
 8009cb4:	e7da      	b.n	8009c6c <_vfiprintf_r+0x20>
 8009cb6:	89ab      	ldrh	r3, [r5, #12]
 8009cb8:	0598      	lsls	r0, r3, #22
 8009cba:	d4ed      	bmi.n	8009c98 <_vfiprintf_r+0x4c>
 8009cbc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009cbe:	f7ff fa29 	bl	8009114 <__retarget_lock_release_recursive>
 8009cc2:	e7e9      	b.n	8009c98 <_vfiprintf_r+0x4c>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8009cc8:	2320      	movs	r3, #32
 8009cca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009cce:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cd2:	2330      	movs	r3, #48	; 0x30
 8009cd4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009e98 <_vfiprintf_r+0x24c>
 8009cd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009cdc:	f04f 0901 	mov.w	r9, #1
 8009ce0:	4623      	mov	r3, r4
 8009ce2:	469a      	mov	sl, r3
 8009ce4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ce8:	b10a      	cbz	r2, 8009cee <_vfiprintf_r+0xa2>
 8009cea:	2a25      	cmp	r2, #37	; 0x25
 8009cec:	d1f9      	bne.n	8009ce2 <_vfiprintf_r+0x96>
 8009cee:	ebba 0b04 	subs.w	fp, sl, r4
 8009cf2:	d00b      	beq.n	8009d0c <_vfiprintf_r+0xc0>
 8009cf4:	465b      	mov	r3, fp
 8009cf6:	4622      	mov	r2, r4
 8009cf8:	4629      	mov	r1, r5
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f7ff ff93 	bl	8009c26 <__sfputs_r>
 8009d00:	3001      	adds	r0, #1
 8009d02:	f000 80aa 	beq.w	8009e5a <_vfiprintf_r+0x20e>
 8009d06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d08:	445a      	add	r2, fp
 8009d0a:	9209      	str	r2, [sp, #36]	; 0x24
 8009d0c:	f89a 3000 	ldrb.w	r3, [sl]
 8009d10:	2b00      	cmp	r3, #0
 8009d12:	f000 80a2 	beq.w	8009e5a <_vfiprintf_r+0x20e>
 8009d16:	2300      	movs	r3, #0
 8009d18:	f04f 32ff 	mov.w	r2, #4294967295
 8009d1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d20:	f10a 0a01 	add.w	sl, sl, #1
 8009d24:	9304      	str	r3, [sp, #16]
 8009d26:	9307      	str	r3, [sp, #28]
 8009d28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d2c:	931a      	str	r3, [sp, #104]	; 0x68
 8009d2e:	4654      	mov	r4, sl
 8009d30:	2205      	movs	r2, #5
 8009d32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d36:	4858      	ldr	r0, [pc, #352]	; (8009e98 <_vfiprintf_r+0x24c>)
 8009d38:	f7f6 fa5a 	bl	80001f0 <memchr>
 8009d3c:	9a04      	ldr	r2, [sp, #16]
 8009d3e:	b9d8      	cbnz	r0, 8009d78 <_vfiprintf_r+0x12c>
 8009d40:	06d1      	lsls	r1, r2, #27
 8009d42:	bf44      	itt	mi
 8009d44:	2320      	movmi	r3, #32
 8009d46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d4a:	0713      	lsls	r3, r2, #28
 8009d4c:	bf44      	itt	mi
 8009d4e:	232b      	movmi	r3, #43	; 0x2b
 8009d50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d54:	f89a 3000 	ldrb.w	r3, [sl]
 8009d58:	2b2a      	cmp	r3, #42	; 0x2a
 8009d5a:	d015      	beq.n	8009d88 <_vfiprintf_r+0x13c>
 8009d5c:	9a07      	ldr	r2, [sp, #28]
 8009d5e:	4654      	mov	r4, sl
 8009d60:	2000      	movs	r0, #0
 8009d62:	f04f 0c0a 	mov.w	ip, #10
 8009d66:	4621      	mov	r1, r4
 8009d68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d6c:	3b30      	subs	r3, #48	; 0x30
 8009d6e:	2b09      	cmp	r3, #9
 8009d70:	d94e      	bls.n	8009e10 <_vfiprintf_r+0x1c4>
 8009d72:	b1b0      	cbz	r0, 8009da2 <_vfiprintf_r+0x156>
 8009d74:	9207      	str	r2, [sp, #28]
 8009d76:	e014      	b.n	8009da2 <_vfiprintf_r+0x156>
 8009d78:	eba0 0308 	sub.w	r3, r0, r8
 8009d7c:	fa09 f303 	lsl.w	r3, r9, r3
 8009d80:	4313      	orrs	r3, r2
 8009d82:	9304      	str	r3, [sp, #16]
 8009d84:	46a2      	mov	sl, r4
 8009d86:	e7d2      	b.n	8009d2e <_vfiprintf_r+0xe2>
 8009d88:	9b03      	ldr	r3, [sp, #12]
 8009d8a:	1d19      	adds	r1, r3, #4
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	9103      	str	r1, [sp, #12]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	bfbb      	ittet	lt
 8009d94:	425b      	neglt	r3, r3
 8009d96:	f042 0202 	orrlt.w	r2, r2, #2
 8009d9a:	9307      	strge	r3, [sp, #28]
 8009d9c:	9307      	strlt	r3, [sp, #28]
 8009d9e:	bfb8      	it	lt
 8009da0:	9204      	strlt	r2, [sp, #16]
 8009da2:	7823      	ldrb	r3, [r4, #0]
 8009da4:	2b2e      	cmp	r3, #46	; 0x2e
 8009da6:	d10c      	bne.n	8009dc2 <_vfiprintf_r+0x176>
 8009da8:	7863      	ldrb	r3, [r4, #1]
 8009daa:	2b2a      	cmp	r3, #42	; 0x2a
 8009dac:	d135      	bne.n	8009e1a <_vfiprintf_r+0x1ce>
 8009dae:	9b03      	ldr	r3, [sp, #12]
 8009db0:	1d1a      	adds	r2, r3, #4
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	9203      	str	r2, [sp, #12]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	bfb8      	it	lt
 8009dba:	f04f 33ff 	movlt.w	r3, #4294967295
 8009dbe:	3402      	adds	r4, #2
 8009dc0:	9305      	str	r3, [sp, #20]
 8009dc2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009ea8 <_vfiprintf_r+0x25c>
 8009dc6:	7821      	ldrb	r1, [r4, #0]
 8009dc8:	2203      	movs	r2, #3
 8009dca:	4650      	mov	r0, sl
 8009dcc:	f7f6 fa10 	bl	80001f0 <memchr>
 8009dd0:	b140      	cbz	r0, 8009de4 <_vfiprintf_r+0x198>
 8009dd2:	2340      	movs	r3, #64	; 0x40
 8009dd4:	eba0 000a 	sub.w	r0, r0, sl
 8009dd8:	fa03 f000 	lsl.w	r0, r3, r0
 8009ddc:	9b04      	ldr	r3, [sp, #16]
 8009dde:	4303      	orrs	r3, r0
 8009de0:	3401      	adds	r4, #1
 8009de2:	9304      	str	r3, [sp, #16]
 8009de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de8:	482c      	ldr	r0, [pc, #176]	; (8009e9c <_vfiprintf_r+0x250>)
 8009dea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009dee:	2206      	movs	r2, #6
 8009df0:	f7f6 f9fe 	bl	80001f0 <memchr>
 8009df4:	2800      	cmp	r0, #0
 8009df6:	d03f      	beq.n	8009e78 <_vfiprintf_r+0x22c>
 8009df8:	4b29      	ldr	r3, [pc, #164]	; (8009ea0 <_vfiprintf_r+0x254>)
 8009dfa:	bb1b      	cbnz	r3, 8009e44 <_vfiprintf_r+0x1f8>
 8009dfc:	9b03      	ldr	r3, [sp, #12]
 8009dfe:	3307      	adds	r3, #7
 8009e00:	f023 0307 	bic.w	r3, r3, #7
 8009e04:	3308      	adds	r3, #8
 8009e06:	9303      	str	r3, [sp, #12]
 8009e08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e0a:	443b      	add	r3, r7
 8009e0c:	9309      	str	r3, [sp, #36]	; 0x24
 8009e0e:	e767      	b.n	8009ce0 <_vfiprintf_r+0x94>
 8009e10:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e14:	460c      	mov	r4, r1
 8009e16:	2001      	movs	r0, #1
 8009e18:	e7a5      	b.n	8009d66 <_vfiprintf_r+0x11a>
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	3401      	adds	r4, #1
 8009e1e:	9305      	str	r3, [sp, #20]
 8009e20:	4619      	mov	r1, r3
 8009e22:	f04f 0c0a 	mov.w	ip, #10
 8009e26:	4620      	mov	r0, r4
 8009e28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e2c:	3a30      	subs	r2, #48	; 0x30
 8009e2e:	2a09      	cmp	r2, #9
 8009e30:	d903      	bls.n	8009e3a <_vfiprintf_r+0x1ee>
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d0c5      	beq.n	8009dc2 <_vfiprintf_r+0x176>
 8009e36:	9105      	str	r1, [sp, #20]
 8009e38:	e7c3      	b.n	8009dc2 <_vfiprintf_r+0x176>
 8009e3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e3e:	4604      	mov	r4, r0
 8009e40:	2301      	movs	r3, #1
 8009e42:	e7f0      	b.n	8009e26 <_vfiprintf_r+0x1da>
 8009e44:	ab03      	add	r3, sp, #12
 8009e46:	9300      	str	r3, [sp, #0]
 8009e48:	462a      	mov	r2, r5
 8009e4a:	4b16      	ldr	r3, [pc, #88]	; (8009ea4 <_vfiprintf_r+0x258>)
 8009e4c:	a904      	add	r1, sp, #16
 8009e4e:	4630      	mov	r0, r6
 8009e50:	f7fd fbda 	bl	8007608 <_printf_float>
 8009e54:	4607      	mov	r7, r0
 8009e56:	1c78      	adds	r0, r7, #1
 8009e58:	d1d6      	bne.n	8009e08 <_vfiprintf_r+0x1bc>
 8009e5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009e5c:	07d9      	lsls	r1, r3, #31
 8009e5e:	d405      	bmi.n	8009e6c <_vfiprintf_r+0x220>
 8009e60:	89ab      	ldrh	r3, [r5, #12]
 8009e62:	059a      	lsls	r2, r3, #22
 8009e64:	d402      	bmi.n	8009e6c <_vfiprintf_r+0x220>
 8009e66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009e68:	f7ff f954 	bl	8009114 <__retarget_lock_release_recursive>
 8009e6c:	89ab      	ldrh	r3, [r5, #12]
 8009e6e:	065b      	lsls	r3, r3, #25
 8009e70:	f53f af12 	bmi.w	8009c98 <_vfiprintf_r+0x4c>
 8009e74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e76:	e711      	b.n	8009c9c <_vfiprintf_r+0x50>
 8009e78:	ab03      	add	r3, sp, #12
 8009e7a:	9300      	str	r3, [sp, #0]
 8009e7c:	462a      	mov	r2, r5
 8009e7e:	4b09      	ldr	r3, [pc, #36]	; (8009ea4 <_vfiprintf_r+0x258>)
 8009e80:	a904      	add	r1, sp, #16
 8009e82:	4630      	mov	r0, r6
 8009e84:	f7fd fe64 	bl	8007b50 <_printf_i>
 8009e88:	e7e4      	b.n	8009e54 <_vfiprintf_r+0x208>
 8009e8a:	bf00      	nop
 8009e8c:	08066118 	.word	0x08066118
 8009e90:	08066138 	.word	0x08066138
 8009e94:	080660f8 	.word	0x080660f8
 8009e98:	080662b4 	.word	0x080662b4
 8009e9c:	080662be 	.word	0x080662be
 8009ea0:	08007609 	.word	0x08007609
 8009ea4:	08009c27 	.word	0x08009c27
 8009ea8:	080662ba 	.word	0x080662ba

08009eac <__sread>:
 8009eac:	b510      	push	{r4, lr}
 8009eae:	460c      	mov	r4, r1
 8009eb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009eb4:	f000 f8f8 	bl	800a0a8 <_read_r>
 8009eb8:	2800      	cmp	r0, #0
 8009eba:	bfab      	itete	ge
 8009ebc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009ebe:	89a3      	ldrhlt	r3, [r4, #12]
 8009ec0:	181b      	addge	r3, r3, r0
 8009ec2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009ec6:	bfac      	ite	ge
 8009ec8:	6563      	strge	r3, [r4, #84]	; 0x54
 8009eca:	81a3      	strhlt	r3, [r4, #12]
 8009ecc:	bd10      	pop	{r4, pc}

08009ece <__swrite>:
 8009ece:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ed2:	461f      	mov	r7, r3
 8009ed4:	898b      	ldrh	r3, [r1, #12]
 8009ed6:	05db      	lsls	r3, r3, #23
 8009ed8:	4605      	mov	r5, r0
 8009eda:	460c      	mov	r4, r1
 8009edc:	4616      	mov	r6, r2
 8009ede:	d505      	bpl.n	8009eec <__swrite+0x1e>
 8009ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ee4:	2302      	movs	r3, #2
 8009ee6:	2200      	movs	r2, #0
 8009ee8:	f000 f898 	bl	800a01c <_lseek_r>
 8009eec:	89a3      	ldrh	r3, [r4, #12]
 8009eee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ef2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009ef6:	81a3      	strh	r3, [r4, #12]
 8009ef8:	4632      	mov	r2, r6
 8009efa:	463b      	mov	r3, r7
 8009efc:	4628      	mov	r0, r5
 8009efe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f02:	f000 b817 	b.w	8009f34 <_write_r>

08009f06 <__sseek>:
 8009f06:	b510      	push	{r4, lr}
 8009f08:	460c      	mov	r4, r1
 8009f0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f0e:	f000 f885 	bl	800a01c <_lseek_r>
 8009f12:	1c43      	adds	r3, r0, #1
 8009f14:	89a3      	ldrh	r3, [r4, #12]
 8009f16:	bf15      	itete	ne
 8009f18:	6560      	strne	r0, [r4, #84]	; 0x54
 8009f1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009f1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009f22:	81a3      	strheq	r3, [r4, #12]
 8009f24:	bf18      	it	ne
 8009f26:	81a3      	strhne	r3, [r4, #12]
 8009f28:	bd10      	pop	{r4, pc}

08009f2a <__sclose>:
 8009f2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f2e:	f000 b831 	b.w	8009f94 <_close_r>
	...

08009f34 <_write_r>:
 8009f34:	b538      	push	{r3, r4, r5, lr}
 8009f36:	4d07      	ldr	r5, [pc, #28]	; (8009f54 <_write_r+0x20>)
 8009f38:	4604      	mov	r4, r0
 8009f3a:	4608      	mov	r0, r1
 8009f3c:	4611      	mov	r1, r2
 8009f3e:	2200      	movs	r2, #0
 8009f40:	602a      	str	r2, [r5, #0]
 8009f42:	461a      	mov	r2, r3
 8009f44:	f000 fd38 	bl	800a9b8 <_write>
 8009f48:	1c43      	adds	r3, r0, #1
 8009f4a:	d102      	bne.n	8009f52 <_write_r+0x1e>
 8009f4c:	682b      	ldr	r3, [r5, #0]
 8009f4e:	b103      	cbz	r3, 8009f52 <_write_r+0x1e>
 8009f50:	6023      	str	r3, [r4, #0]
 8009f52:	bd38      	pop	{r3, r4, r5, pc}
 8009f54:	20002bf0 	.word	0x20002bf0

08009f58 <__assert_func>:
 8009f58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009f5a:	4614      	mov	r4, r2
 8009f5c:	461a      	mov	r2, r3
 8009f5e:	4b09      	ldr	r3, [pc, #36]	; (8009f84 <__assert_func+0x2c>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	4605      	mov	r5, r0
 8009f64:	68d8      	ldr	r0, [r3, #12]
 8009f66:	b14c      	cbz	r4, 8009f7c <__assert_func+0x24>
 8009f68:	4b07      	ldr	r3, [pc, #28]	; (8009f88 <__assert_func+0x30>)
 8009f6a:	9100      	str	r1, [sp, #0]
 8009f6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009f70:	4906      	ldr	r1, [pc, #24]	; (8009f8c <__assert_func+0x34>)
 8009f72:	462b      	mov	r3, r5
 8009f74:	f000 f81e 	bl	8009fb4 <fiprintf>
 8009f78:	f000 f8b5 	bl	800a0e6 <abort>
 8009f7c:	4b04      	ldr	r3, [pc, #16]	; (8009f90 <__assert_func+0x38>)
 8009f7e:	461c      	mov	r4, r3
 8009f80:	e7f3      	b.n	8009f6a <__assert_func+0x12>
 8009f82:	bf00      	nop
 8009f84:	20000ed0 	.word	0x20000ed0
 8009f88:	080662c5 	.word	0x080662c5
 8009f8c:	080662d2 	.word	0x080662d2
 8009f90:	08066300 	.word	0x08066300

08009f94 <_close_r>:
 8009f94:	b538      	push	{r3, r4, r5, lr}
 8009f96:	4d06      	ldr	r5, [pc, #24]	; (8009fb0 <_close_r+0x1c>)
 8009f98:	2300      	movs	r3, #0
 8009f9a:	4604      	mov	r4, r0
 8009f9c:	4608      	mov	r0, r1
 8009f9e:	602b      	str	r3, [r5, #0]
 8009fa0:	f000 fcd2 	bl	800a948 <_close>
 8009fa4:	1c43      	adds	r3, r0, #1
 8009fa6:	d102      	bne.n	8009fae <_close_r+0x1a>
 8009fa8:	682b      	ldr	r3, [r5, #0]
 8009faa:	b103      	cbz	r3, 8009fae <_close_r+0x1a>
 8009fac:	6023      	str	r3, [r4, #0]
 8009fae:	bd38      	pop	{r3, r4, r5, pc}
 8009fb0:	20002bf0 	.word	0x20002bf0

08009fb4 <fiprintf>:
 8009fb4:	b40e      	push	{r1, r2, r3}
 8009fb6:	b503      	push	{r0, r1, lr}
 8009fb8:	4601      	mov	r1, r0
 8009fba:	ab03      	add	r3, sp, #12
 8009fbc:	4805      	ldr	r0, [pc, #20]	; (8009fd4 <fiprintf+0x20>)
 8009fbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8009fc2:	6800      	ldr	r0, [r0, #0]
 8009fc4:	9301      	str	r3, [sp, #4]
 8009fc6:	f7ff fe41 	bl	8009c4c <_vfiprintf_r>
 8009fca:	b002      	add	sp, #8
 8009fcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009fd0:	b003      	add	sp, #12
 8009fd2:	4770      	bx	lr
 8009fd4:	20000ed0 	.word	0x20000ed0

08009fd8 <_fstat_r>:
 8009fd8:	b538      	push	{r3, r4, r5, lr}
 8009fda:	4d07      	ldr	r5, [pc, #28]	; (8009ff8 <_fstat_r+0x20>)
 8009fdc:	2300      	movs	r3, #0
 8009fde:	4604      	mov	r4, r0
 8009fe0:	4608      	mov	r0, r1
 8009fe2:	4611      	mov	r1, r2
 8009fe4:	602b      	str	r3, [r5, #0]
 8009fe6:	f000 fcb7 	bl	800a958 <_fstat>
 8009fea:	1c43      	adds	r3, r0, #1
 8009fec:	d102      	bne.n	8009ff4 <_fstat_r+0x1c>
 8009fee:	682b      	ldr	r3, [r5, #0]
 8009ff0:	b103      	cbz	r3, 8009ff4 <_fstat_r+0x1c>
 8009ff2:	6023      	str	r3, [r4, #0]
 8009ff4:	bd38      	pop	{r3, r4, r5, pc}
 8009ff6:	bf00      	nop
 8009ff8:	20002bf0 	.word	0x20002bf0

08009ffc <_isatty_r>:
 8009ffc:	b538      	push	{r3, r4, r5, lr}
 8009ffe:	4d06      	ldr	r5, [pc, #24]	; (800a018 <_isatty_r+0x1c>)
 800a000:	2300      	movs	r3, #0
 800a002:	4604      	mov	r4, r0
 800a004:	4608      	mov	r0, r1
 800a006:	602b      	str	r3, [r5, #0]
 800a008:	f000 fcb6 	bl	800a978 <_isatty>
 800a00c:	1c43      	adds	r3, r0, #1
 800a00e:	d102      	bne.n	800a016 <_isatty_r+0x1a>
 800a010:	682b      	ldr	r3, [r5, #0]
 800a012:	b103      	cbz	r3, 800a016 <_isatty_r+0x1a>
 800a014:	6023      	str	r3, [r4, #0]
 800a016:	bd38      	pop	{r3, r4, r5, pc}
 800a018:	20002bf0 	.word	0x20002bf0

0800a01c <_lseek_r>:
 800a01c:	b538      	push	{r3, r4, r5, lr}
 800a01e:	4d07      	ldr	r5, [pc, #28]	; (800a03c <_lseek_r+0x20>)
 800a020:	4604      	mov	r4, r0
 800a022:	4608      	mov	r0, r1
 800a024:	4611      	mov	r1, r2
 800a026:	2200      	movs	r2, #0
 800a028:	602a      	str	r2, [r5, #0]
 800a02a:	461a      	mov	r2, r3
 800a02c:	f000 fcb4 	bl	800a998 <_lseek>
 800a030:	1c43      	adds	r3, r0, #1
 800a032:	d102      	bne.n	800a03a <_lseek_r+0x1e>
 800a034:	682b      	ldr	r3, [r5, #0]
 800a036:	b103      	cbz	r3, 800a03a <_lseek_r+0x1e>
 800a038:	6023      	str	r3, [r4, #0]
 800a03a:	bd38      	pop	{r3, r4, r5, pc}
 800a03c:	20002bf0 	.word	0x20002bf0

0800a040 <__ascii_mbtowc>:
 800a040:	b082      	sub	sp, #8
 800a042:	b901      	cbnz	r1, 800a046 <__ascii_mbtowc+0x6>
 800a044:	a901      	add	r1, sp, #4
 800a046:	b142      	cbz	r2, 800a05a <__ascii_mbtowc+0x1a>
 800a048:	b14b      	cbz	r3, 800a05e <__ascii_mbtowc+0x1e>
 800a04a:	7813      	ldrb	r3, [r2, #0]
 800a04c:	600b      	str	r3, [r1, #0]
 800a04e:	7812      	ldrb	r2, [r2, #0]
 800a050:	1e10      	subs	r0, r2, #0
 800a052:	bf18      	it	ne
 800a054:	2001      	movne	r0, #1
 800a056:	b002      	add	sp, #8
 800a058:	4770      	bx	lr
 800a05a:	4610      	mov	r0, r2
 800a05c:	e7fb      	b.n	800a056 <__ascii_mbtowc+0x16>
 800a05e:	f06f 0001 	mvn.w	r0, #1
 800a062:	e7f8      	b.n	800a056 <__ascii_mbtowc+0x16>

0800a064 <memmove>:
 800a064:	4288      	cmp	r0, r1
 800a066:	b510      	push	{r4, lr}
 800a068:	eb01 0402 	add.w	r4, r1, r2
 800a06c:	d902      	bls.n	800a074 <memmove+0x10>
 800a06e:	4284      	cmp	r4, r0
 800a070:	4623      	mov	r3, r4
 800a072:	d807      	bhi.n	800a084 <memmove+0x20>
 800a074:	1e43      	subs	r3, r0, #1
 800a076:	42a1      	cmp	r1, r4
 800a078:	d008      	beq.n	800a08c <memmove+0x28>
 800a07a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a07e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a082:	e7f8      	b.n	800a076 <memmove+0x12>
 800a084:	4402      	add	r2, r0
 800a086:	4601      	mov	r1, r0
 800a088:	428a      	cmp	r2, r1
 800a08a:	d100      	bne.n	800a08e <memmove+0x2a>
 800a08c:	bd10      	pop	{r4, pc}
 800a08e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a092:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a096:	e7f7      	b.n	800a088 <memmove+0x24>

0800a098 <_malloc_usable_size_r>:
 800a098:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a09c:	1f18      	subs	r0, r3, #4
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	bfbc      	itt	lt
 800a0a2:	580b      	ldrlt	r3, [r1, r0]
 800a0a4:	18c0      	addlt	r0, r0, r3
 800a0a6:	4770      	bx	lr

0800a0a8 <_read_r>:
 800a0a8:	b538      	push	{r3, r4, r5, lr}
 800a0aa:	4d07      	ldr	r5, [pc, #28]	; (800a0c8 <_read_r+0x20>)
 800a0ac:	4604      	mov	r4, r0
 800a0ae:	4608      	mov	r0, r1
 800a0b0:	4611      	mov	r1, r2
 800a0b2:	2200      	movs	r2, #0
 800a0b4:	602a      	str	r2, [r5, #0]
 800a0b6:	461a      	mov	r2, r3
 800a0b8:	f000 fc76 	bl	800a9a8 <_read>
 800a0bc:	1c43      	adds	r3, r0, #1
 800a0be:	d102      	bne.n	800a0c6 <_read_r+0x1e>
 800a0c0:	682b      	ldr	r3, [r5, #0]
 800a0c2:	b103      	cbz	r3, 800a0c6 <_read_r+0x1e>
 800a0c4:	6023      	str	r3, [r4, #0]
 800a0c6:	bd38      	pop	{r3, r4, r5, pc}
 800a0c8:	20002bf0 	.word	0x20002bf0

0800a0cc <__ascii_wctomb>:
 800a0cc:	b149      	cbz	r1, 800a0e2 <__ascii_wctomb+0x16>
 800a0ce:	2aff      	cmp	r2, #255	; 0xff
 800a0d0:	bf85      	ittet	hi
 800a0d2:	238a      	movhi	r3, #138	; 0x8a
 800a0d4:	6003      	strhi	r3, [r0, #0]
 800a0d6:	700a      	strbls	r2, [r1, #0]
 800a0d8:	f04f 30ff 	movhi.w	r0, #4294967295
 800a0dc:	bf98      	it	ls
 800a0de:	2001      	movls	r0, #1
 800a0e0:	4770      	bx	lr
 800a0e2:	4608      	mov	r0, r1
 800a0e4:	4770      	bx	lr

0800a0e6 <abort>:
 800a0e6:	b508      	push	{r3, lr}
 800a0e8:	2006      	movs	r0, #6
 800a0ea:	f000 f82b 	bl	800a144 <raise>
 800a0ee:	2001      	movs	r0, #1
 800a0f0:	f000 fc6a 	bl	800a9c8 <_exit>

0800a0f4 <_raise_r>:
 800a0f4:	291f      	cmp	r1, #31
 800a0f6:	b538      	push	{r3, r4, r5, lr}
 800a0f8:	4604      	mov	r4, r0
 800a0fa:	460d      	mov	r5, r1
 800a0fc:	d904      	bls.n	800a108 <_raise_r+0x14>
 800a0fe:	2316      	movs	r3, #22
 800a100:	6003      	str	r3, [r0, #0]
 800a102:	f04f 30ff 	mov.w	r0, #4294967295
 800a106:	bd38      	pop	{r3, r4, r5, pc}
 800a108:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a10a:	b112      	cbz	r2, 800a112 <_raise_r+0x1e>
 800a10c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a110:	b94b      	cbnz	r3, 800a126 <_raise_r+0x32>
 800a112:	4620      	mov	r0, r4
 800a114:	f000 f830 	bl	800a178 <_getpid_r>
 800a118:	462a      	mov	r2, r5
 800a11a:	4601      	mov	r1, r0
 800a11c:	4620      	mov	r0, r4
 800a11e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a122:	f000 b817 	b.w	800a154 <_kill_r>
 800a126:	2b01      	cmp	r3, #1
 800a128:	d00a      	beq.n	800a140 <_raise_r+0x4c>
 800a12a:	1c59      	adds	r1, r3, #1
 800a12c:	d103      	bne.n	800a136 <_raise_r+0x42>
 800a12e:	2316      	movs	r3, #22
 800a130:	6003      	str	r3, [r0, #0]
 800a132:	2001      	movs	r0, #1
 800a134:	e7e7      	b.n	800a106 <_raise_r+0x12>
 800a136:	2400      	movs	r4, #0
 800a138:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a13c:	4628      	mov	r0, r5
 800a13e:	4798      	blx	r3
 800a140:	2000      	movs	r0, #0
 800a142:	e7e0      	b.n	800a106 <_raise_r+0x12>

0800a144 <raise>:
 800a144:	4b02      	ldr	r3, [pc, #8]	; (800a150 <raise+0xc>)
 800a146:	4601      	mov	r1, r0
 800a148:	6818      	ldr	r0, [r3, #0]
 800a14a:	f7ff bfd3 	b.w	800a0f4 <_raise_r>
 800a14e:	bf00      	nop
 800a150:	20000ed0 	.word	0x20000ed0

0800a154 <_kill_r>:
 800a154:	b538      	push	{r3, r4, r5, lr}
 800a156:	4d07      	ldr	r5, [pc, #28]	; (800a174 <_kill_r+0x20>)
 800a158:	2300      	movs	r3, #0
 800a15a:	4604      	mov	r4, r0
 800a15c:	4608      	mov	r0, r1
 800a15e:	4611      	mov	r1, r2
 800a160:	602b      	str	r3, [r5, #0]
 800a162:	f000 fc11 	bl	800a988 <_kill>
 800a166:	1c43      	adds	r3, r0, #1
 800a168:	d102      	bne.n	800a170 <_kill_r+0x1c>
 800a16a:	682b      	ldr	r3, [r5, #0]
 800a16c:	b103      	cbz	r3, 800a170 <_kill_r+0x1c>
 800a16e:	6023      	str	r3, [r4, #0]
 800a170:	bd38      	pop	{r3, r4, r5, pc}
 800a172:	bf00      	nop
 800a174:	20002bf0 	.word	0x20002bf0

0800a178 <_getpid_r>:
 800a178:	f000 bbf6 	b.w	800a968 <_getpid>
 800a17c:	0000      	movs	r0, r0
	...

0800a180 <exp>:
 800a180:	b538      	push	{r3, r4, r5, lr}
 800a182:	ed2d 8b02 	vpush	{d8}
 800a186:	ec55 4b10 	vmov	r4, r5, d0
 800a18a:	f000 f891 	bl	800a2b0 <__ieee754_exp>
 800a18e:	4b22      	ldr	r3, [pc, #136]	; (800a218 <exp+0x98>)
 800a190:	eeb0 8a40 	vmov.f32	s16, s0
 800a194:	eef0 8a60 	vmov.f32	s17, s1
 800a198:	f993 3000 	ldrsb.w	r3, [r3]
 800a19c:	3301      	adds	r3, #1
 800a19e:	d012      	beq.n	800a1c6 <exp+0x46>
 800a1a0:	ec45 4b10 	vmov	d0, r4, r5
 800a1a4:	f000 fbba 	bl	800a91c <finite>
 800a1a8:	b168      	cbz	r0, 800a1c6 <exp+0x46>
 800a1aa:	a313      	add	r3, pc, #76	; (adr r3, 800a1f8 <exp+0x78>)
 800a1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b0:	4620      	mov	r0, r4
 800a1b2:	4629      	mov	r1, r5
 800a1b4:	f7f6 fcb8 	bl	8000b28 <__aeabi_dcmpgt>
 800a1b8:	b160      	cbz	r0, 800a1d4 <exp+0x54>
 800a1ba:	f7fd f87b 	bl	80072b4 <__errno>
 800a1be:	ed9f 8b10 	vldr	d8, [pc, #64]	; 800a200 <exp+0x80>
 800a1c2:	2322      	movs	r3, #34	; 0x22
 800a1c4:	6003      	str	r3, [r0, #0]
 800a1c6:	eeb0 0a48 	vmov.f32	s0, s16
 800a1ca:	eef0 0a68 	vmov.f32	s1, s17
 800a1ce:	ecbd 8b02 	vpop	{d8}
 800a1d2:	bd38      	pop	{r3, r4, r5, pc}
 800a1d4:	a30c      	add	r3, pc, #48	; (adr r3, 800a208 <exp+0x88>)
 800a1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1da:	4620      	mov	r0, r4
 800a1dc:	4629      	mov	r1, r5
 800a1de:	f7f6 fc85 	bl	8000aec <__aeabi_dcmplt>
 800a1e2:	2800      	cmp	r0, #0
 800a1e4:	d0ef      	beq.n	800a1c6 <exp+0x46>
 800a1e6:	f7fd f865 	bl	80072b4 <__errno>
 800a1ea:	2322      	movs	r3, #34	; 0x22
 800a1ec:	ed9f 8b08 	vldr	d8, [pc, #32]	; 800a210 <exp+0x90>
 800a1f0:	6003      	str	r3, [r0, #0]
 800a1f2:	e7e8      	b.n	800a1c6 <exp+0x46>
 800a1f4:	f3af 8000 	nop.w
 800a1f8:	fefa39ef 	.word	0xfefa39ef
 800a1fc:	40862e42 	.word	0x40862e42
 800a200:	00000000 	.word	0x00000000
 800a204:	7ff00000 	.word	0x7ff00000
 800a208:	d52d3051 	.word	0xd52d3051
 800a20c:	c0874910 	.word	0xc0874910
	...
 800a218:	200010a0 	.word	0x200010a0
 800a21c:	00000000 	.word	0x00000000

0800a220 <log>:
 800a220:	b538      	push	{r3, r4, r5, lr}
 800a222:	ed2d 8b02 	vpush	{d8}
 800a226:	ec55 4b10 	vmov	r4, r5, d0
 800a22a:	f000 f9bd 	bl	800a5a8 <__ieee754_log>
 800a22e:	4b1e      	ldr	r3, [pc, #120]	; (800a2a8 <log+0x88>)
 800a230:	eeb0 8a40 	vmov.f32	s16, s0
 800a234:	eef0 8a60 	vmov.f32	s17, s1
 800a238:	f993 3000 	ldrsb.w	r3, [r3]
 800a23c:	3301      	adds	r3, #1
 800a23e:	d01a      	beq.n	800a276 <log+0x56>
 800a240:	4622      	mov	r2, r4
 800a242:	462b      	mov	r3, r5
 800a244:	4620      	mov	r0, r4
 800a246:	4629      	mov	r1, r5
 800a248:	f7f6 fc78 	bl	8000b3c <__aeabi_dcmpun>
 800a24c:	b998      	cbnz	r0, 800a276 <log+0x56>
 800a24e:	2200      	movs	r2, #0
 800a250:	2300      	movs	r3, #0
 800a252:	4620      	mov	r0, r4
 800a254:	4629      	mov	r1, r5
 800a256:	f7f6 fc67 	bl	8000b28 <__aeabi_dcmpgt>
 800a25a:	b960      	cbnz	r0, 800a276 <log+0x56>
 800a25c:	2200      	movs	r2, #0
 800a25e:	2300      	movs	r3, #0
 800a260:	4620      	mov	r0, r4
 800a262:	4629      	mov	r1, r5
 800a264:	f7f6 fc38 	bl	8000ad8 <__aeabi_dcmpeq>
 800a268:	b160      	cbz	r0, 800a284 <log+0x64>
 800a26a:	f7fd f823 	bl	80072b4 <__errno>
 800a26e:	ed9f 8b0c 	vldr	d8, [pc, #48]	; 800a2a0 <log+0x80>
 800a272:	2322      	movs	r3, #34	; 0x22
 800a274:	6003      	str	r3, [r0, #0]
 800a276:	eeb0 0a48 	vmov.f32	s0, s16
 800a27a:	eef0 0a68 	vmov.f32	s1, s17
 800a27e:	ecbd 8b02 	vpop	{d8}
 800a282:	bd38      	pop	{r3, r4, r5, pc}
 800a284:	f7fd f816 	bl	80072b4 <__errno>
 800a288:	ecbd 8b02 	vpop	{d8}
 800a28c:	2321      	movs	r3, #33	; 0x21
 800a28e:	6003      	str	r3, [r0, #0]
 800a290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a294:	4805      	ldr	r0, [pc, #20]	; (800a2ac <log+0x8c>)
 800a296:	f000 bb4f 	b.w	800a938 <nan>
 800a29a:	bf00      	nop
 800a29c:	f3af 8000 	nop.w
 800a2a0:	00000000 	.word	0x00000000
 800a2a4:	fff00000 	.word	0xfff00000
 800a2a8:	200010a0 	.word	0x200010a0
 800a2ac:	08066300 	.word	0x08066300

0800a2b0 <__ieee754_exp>:
 800a2b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2b4:	ec55 4b10 	vmov	r4, r5, d0
 800a2b8:	49b1      	ldr	r1, [pc, #708]	; (800a580 <__ieee754_exp+0x2d0>)
 800a2ba:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a2be:	428b      	cmp	r3, r1
 800a2c0:	ed2d 8b04 	vpush	{d8-d9}
 800a2c4:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800a2c8:	d937      	bls.n	800a33a <__ieee754_exp+0x8a>
 800a2ca:	49ae      	ldr	r1, [pc, #696]	; (800a584 <__ieee754_exp+0x2d4>)
 800a2cc:	428b      	cmp	r3, r1
 800a2ce:	d916      	bls.n	800a2fe <__ieee754_exp+0x4e>
 800a2d0:	ee10 3a10 	vmov	r3, s0
 800a2d4:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800a2d8:	4313      	orrs	r3, r2
 800a2da:	d009      	beq.n	800a2f0 <__ieee754_exp+0x40>
 800a2dc:	ee10 2a10 	vmov	r2, s0
 800a2e0:	462b      	mov	r3, r5
 800a2e2:	4620      	mov	r0, r4
 800a2e4:	4629      	mov	r1, r5
 800a2e6:	f7f5 ffd9 	bl	800029c <__adddf3>
 800a2ea:	4604      	mov	r4, r0
 800a2ec:	460d      	mov	r5, r1
 800a2ee:	e000      	b.n	800a2f2 <__ieee754_exp+0x42>
 800a2f0:	bb06      	cbnz	r6, 800a334 <__ieee754_exp+0x84>
 800a2f2:	ecbd 8b04 	vpop	{d8-d9}
 800a2f6:	ec45 4b10 	vmov	d0, r4, r5
 800a2fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2fe:	a38a      	add	r3, pc, #552	; (adr r3, 800a528 <__ieee754_exp+0x278>)
 800a300:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a304:	ee10 0a10 	vmov	r0, s0
 800a308:	4629      	mov	r1, r5
 800a30a:	f7f6 fc0d 	bl	8000b28 <__aeabi_dcmpgt>
 800a30e:	b138      	cbz	r0, 800a320 <__ieee754_exp+0x70>
 800a310:	a387      	add	r3, pc, #540	; (adr r3, 800a530 <__ieee754_exp+0x280>)
 800a312:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a316:	4610      	mov	r0, r2
 800a318:	4619      	mov	r1, r3
 800a31a:	f7f6 f975 	bl	8000608 <__aeabi_dmul>
 800a31e:	e7e4      	b.n	800a2ea <__ieee754_exp+0x3a>
 800a320:	a385      	add	r3, pc, #532	; (adr r3, 800a538 <__ieee754_exp+0x288>)
 800a322:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a326:	4620      	mov	r0, r4
 800a328:	4629      	mov	r1, r5
 800a32a:	f7f6 fbdf 	bl	8000aec <__aeabi_dcmplt>
 800a32e:	2800      	cmp	r0, #0
 800a330:	f000 8087 	beq.w	800a442 <__ieee754_exp+0x192>
 800a334:	2400      	movs	r4, #0
 800a336:	2500      	movs	r5, #0
 800a338:	e7db      	b.n	800a2f2 <__ieee754_exp+0x42>
 800a33a:	4a93      	ldr	r2, [pc, #588]	; (800a588 <__ieee754_exp+0x2d8>)
 800a33c:	4293      	cmp	r3, r2
 800a33e:	f240 80ac 	bls.w	800a49a <__ieee754_exp+0x1ea>
 800a342:	4a92      	ldr	r2, [pc, #584]	; (800a58c <__ieee754_exp+0x2dc>)
 800a344:	4293      	cmp	r3, r2
 800a346:	d87c      	bhi.n	800a442 <__ieee754_exp+0x192>
 800a348:	4b91      	ldr	r3, [pc, #580]	; (800a590 <__ieee754_exp+0x2e0>)
 800a34a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a352:	ee10 0a10 	vmov	r0, s0
 800a356:	4629      	mov	r1, r5
 800a358:	f7f5 ff9e 	bl	8000298 <__aeabi_dsub>
 800a35c:	4b8d      	ldr	r3, [pc, #564]	; (800a594 <__ieee754_exp+0x2e4>)
 800a35e:	00f7      	lsls	r7, r6, #3
 800a360:	443b      	add	r3, r7
 800a362:	ed93 7b00 	vldr	d7, [r3]
 800a366:	f1c6 0a01 	rsb	sl, r6, #1
 800a36a:	4680      	mov	r8, r0
 800a36c:	4689      	mov	r9, r1
 800a36e:	ebaa 0a06 	sub.w	sl, sl, r6
 800a372:	eeb0 8a47 	vmov.f32	s16, s14
 800a376:	eef0 8a67 	vmov.f32	s17, s15
 800a37a:	ec53 2b18 	vmov	r2, r3, d8
 800a37e:	4640      	mov	r0, r8
 800a380:	4649      	mov	r1, r9
 800a382:	f7f5 ff89 	bl	8000298 <__aeabi_dsub>
 800a386:	4604      	mov	r4, r0
 800a388:	460d      	mov	r5, r1
 800a38a:	4622      	mov	r2, r4
 800a38c:	462b      	mov	r3, r5
 800a38e:	4620      	mov	r0, r4
 800a390:	4629      	mov	r1, r5
 800a392:	f7f6 f939 	bl	8000608 <__aeabi_dmul>
 800a396:	a36a      	add	r3, pc, #424	; (adr r3, 800a540 <__ieee754_exp+0x290>)
 800a398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a39c:	4606      	mov	r6, r0
 800a39e:	460f      	mov	r7, r1
 800a3a0:	f7f6 f932 	bl	8000608 <__aeabi_dmul>
 800a3a4:	a368      	add	r3, pc, #416	; (adr r3, 800a548 <__ieee754_exp+0x298>)
 800a3a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3aa:	f7f5 ff75 	bl	8000298 <__aeabi_dsub>
 800a3ae:	4632      	mov	r2, r6
 800a3b0:	463b      	mov	r3, r7
 800a3b2:	f7f6 f929 	bl	8000608 <__aeabi_dmul>
 800a3b6:	a366      	add	r3, pc, #408	; (adr r3, 800a550 <__ieee754_exp+0x2a0>)
 800a3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3bc:	f7f5 ff6e 	bl	800029c <__adddf3>
 800a3c0:	4632      	mov	r2, r6
 800a3c2:	463b      	mov	r3, r7
 800a3c4:	f7f6 f920 	bl	8000608 <__aeabi_dmul>
 800a3c8:	a363      	add	r3, pc, #396	; (adr r3, 800a558 <__ieee754_exp+0x2a8>)
 800a3ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3ce:	f7f5 ff63 	bl	8000298 <__aeabi_dsub>
 800a3d2:	4632      	mov	r2, r6
 800a3d4:	463b      	mov	r3, r7
 800a3d6:	f7f6 f917 	bl	8000608 <__aeabi_dmul>
 800a3da:	a361      	add	r3, pc, #388	; (adr r3, 800a560 <__ieee754_exp+0x2b0>)
 800a3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3e0:	f7f5 ff5c 	bl	800029c <__adddf3>
 800a3e4:	4632      	mov	r2, r6
 800a3e6:	463b      	mov	r3, r7
 800a3e8:	f7f6 f90e 	bl	8000608 <__aeabi_dmul>
 800a3ec:	4602      	mov	r2, r0
 800a3ee:	460b      	mov	r3, r1
 800a3f0:	4620      	mov	r0, r4
 800a3f2:	4629      	mov	r1, r5
 800a3f4:	f7f5 ff50 	bl	8000298 <__aeabi_dsub>
 800a3f8:	4602      	mov	r2, r0
 800a3fa:	460b      	mov	r3, r1
 800a3fc:	4606      	mov	r6, r0
 800a3fe:	460f      	mov	r7, r1
 800a400:	4620      	mov	r0, r4
 800a402:	4629      	mov	r1, r5
 800a404:	f7f6 f900 	bl	8000608 <__aeabi_dmul>
 800a408:	ec41 0b19 	vmov	d9, r0, r1
 800a40c:	f1ba 0f00 	cmp.w	sl, #0
 800a410:	d15d      	bne.n	800a4ce <__ieee754_exp+0x21e>
 800a412:	2200      	movs	r2, #0
 800a414:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a418:	4630      	mov	r0, r6
 800a41a:	4639      	mov	r1, r7
 800a41c:	f7f5 ff3c 	bl	8000298 <__aeabi_dsub>
 800a420:	4602      	mov	r2, r0
 800a422:	460b      	mov	r3, r1
 800a424:	ec51 0b19 	vmov	r0, r1, d9
 800a428:	f7f6 fa18 	bl	800085c <__aeabi_ddiv>
 800a42c:	4622      	mov	r2, r4
 800a42e:	462b      	mov	r3, r5
 800a430:	f7f5 ff32 	bl	8000298 <__aeabi_dsub>
 800a434:	4602      	mov	r2, r0
 800a436:	460b      	mov	r3, r1
 800a438:	2000      	movs	r0, #0
 800a43a:	4957      	ldr	r1, [pc, #348]	; (800a598 <__ieee754_exp+0x2e8>)
 800a43c:	f7f5 ff2c 	bl	8000298 <__aeabi_dsub>
 800a440:	e753      	b.n	800a2ea <__ieee754_exp+0x3a>
 800a442:	4856      	ldr	r0, [pc, #344]	; (800a59c <__ieee754_exp+0x2ec>)
 800a444:	a348      	add	r3, pc, #288	; (adr r3, 800a568 <__ieee754_exp+0x2b8>)
 800a446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a44a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800a44e:	4629      	mov	r1, r5
 800a450:	4620      	mov	r0, r4
 800a452:	f7f6 f8d9 	bl	8000608 <__aeabi_dmul>
 800a456:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a45a:	f7f5 ff1f 	bl	800029c <__adddf3>
 800a45e:	f7f6 fb83 	bl	8000b68 <__aeabi_d2iz>
 800a462:	4682      	mov	sl, r0
 800a464:	f7f6 f866 	bl	8000534 <__aeabi_i2d>
 800a468:	a341      	add	r3, pc, #260	; (adr r3, 800a570 <__ieee754_exp+0x2c0>)
 800a46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a46e:	4606      	mov	r6, r0
 800a470:	460f      	mov	r7, r1
 800a472:	f7f6 f8c9 	bl	8000608 <__aeabi_dmul>
 800a476:	4602      	mov	r2, r0
 800a478:	460b      	mov	r3, r1
 800a47a:	4620      	mov	r0, r4
 800a47c:	4629      	mov	r1, r5
 800a47e:	f7f5 ff0b 	bl	8000298 <__aeabi_dsub>
 800a482:	a33d      	add	r3, pc, #244	; (adr r3, 800a578 <__ieee754_exp+0x2c8>)
 800a484:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a488:	4680      	mov	r8, r0
 800a48a:	4689      	mov	r9, r1
 800a48c:	4630      	mov	r0, r6
 800a48e:	4639      	mov	r1, r7
 800a490:	f7f6 f8ba 	bl	8000608 <__aeabi_dmul>
 800a494:	ec41 0b18 	vmov	d8, r0, r1
 800a498:	e76f      	b.n	800a37a <__ieee754_exp+0xca>
 800a49a:	4a41      	ldr	r2, [pc, #260]	; (800a5a0 <__ieee754_exp+0x2f0>)
 800a49c:	4293      	cmp	r3, r2
 800a49e:	d811      	bhi.n	800a4c4 <__ieee754_exp+0x214>
 800a4a0:	a323      	add	r3, pc, #140	; (adr r3, 800a530 <__ieee754_exp+0x280>)
 800a4a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a6:	ee10 0a10 	vmov	r0, s0
 800a4aa:	4629      	mov	r1, r5
 800a4ac:	f7f5 fef6 	bl	800029c <__adddf3>
 800a4b0:	4b39      	ldr	r3, [pc, #228]	; (800a598 <__ieee754_exp+0x2e8>)
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	f7f6 fb38 	bl	8000b28 <__aeabi_dcmpgt>
 800a4b8:	b138      	cbz	r0, 800a4ca <__ieee754_exp+0x21a>
 800a4ba:	4b37      	ldr	r3, [pc, #220]	; (800a598 <__ieee754_exp+0x2e8>)
 800a4bc:	2200      	movs	r2, #0
 800a4be:	4620      	mov	r0, r4
 800a4c0:	4629      	mov	r1, r5
 800a4c2:	e710      	b.n	800a2e6 <__ieee754_exp+0x36>
 800a4c4:	f04f 0a00 	mov.w	sl, #0
 800a4c8:	e75f      	b.n	800a38a <__ieee754_exp+0xda>
 800a4ca:	4682      	mov	sl, r0
 800a4cc:	e75d      	b.n	800a38a <__ieee754_exp+0xda>
 800a4ce:	4632      	mov	r2, r6
 800a4d0:	463b      	mov	r3, r7
 800a4d2:	2000      	movs	r0, #0
 800a4d4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800a4d8:	f7f5 fede 	bl	8000298 <__aeabi_dsub>
 800a4dc:	4602      	mov	r2, r0
 800a4de:	460b      	mov	r3, r1
 800a4e0:	ec51 0b19 	vmov	r0, r1, d9
 800a4e4:	f7f6 f9ba 	bl	800085c <__aeabi_ddiv>
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	ec51 0b18 	vmov	r0, r1, d8
 800a4f0:	f7f5 fed2 	bl	8000298 <__aeabi_dsub>
 800a4f4:	4642      	mov	r2, r8
 800a4f6:	464b      	mov	r3, r9
 800a4f8:	f7f5 fece 	bl	8000298 <__aeabi_dsub>
 800a4fc:	4602      	mov	r2, r0
 800a4fe:	460b      	mov	r3, r1
 800a500:	2000      	movs	r0, #0
 800a502:	4925      	ldr	r1, [pc, #148]	; (800a598 <__ieee754_exp+0x2e8>)
 800a504:	f7f5 fec8 	bl	8000298 <__aeabi_dsub>
 800a508:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800a50c:	4592      	cmp	sl, r2
 800a50e:	db02      	blt.n	800a516 <__ieee754_exp+0x266>
 800a510:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800a514:	e6e9      	b.n	800a2ea <__ieee754_exp+0x3a>
 800a516:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800a51a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800a51e:	2200      	movs	r2, #0
 800a520:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800a524:	e6f9      	b.n	800a31a <__ieee754_exp+0x6a>
 800a526:	bf00      	nop
 800a528:	fefa39ef 	.word	0xfefa39ef
 800a52c:	40862e42 	.word	0x40862e42
 800a530:	8800759c 	.word	0x8800759c
 800a534:	7e37e43c 	.word	0x7e37e43c
 800a538:	d52d3051 	.word	0xd52d3051
 800a53c:	c0874910 	.word	0xc0874910
 800a540:	72bea4d0 	.word	0x72bea4d0
 800a544:	3e663769 	.word	0x3e663769
 800a548:	c5d26bf1 	.word	0xc5d26bf1
 800a54c:	3ebbbd41 	.word	0x3ebbbd41
 800a550:	af25de2c 	.word	0xaf25de2c
 800a554:	3f11566a 	.word	0x3f11566a
 800a558:	16bebd93 	.word	0x16bebd93
 800a55c:	3f66c16c 	.word	0x3f66c16c
 800a560:	5555553e 	.word	0x5555553e
 800a564:	3fc55555 	.word	0x3fc55555
 800a568:	652b82fe 	.word	0x652b82fe
 800a56c:	3ff71547 	.word	0x3ff71547
 800a570:	fee00000 	.word	0xfee00000
 800a574:	3fe62e42 	.word	0x3fe62e42
 800a578:	35793c76 	.word	0x35793c76
 800a57c:	3dea39ef 	.word	0x3dea39ef
 800a580:	40862e41 	.word	0x40862e41
 800a584:	7fefffff 	.word	0x7fefffff
 800a588:	3fd62e42 	.word	0x3fd62e42
 800a58c:	3ff0a2b1 	.word	0x3ff0a2b1
 800a590:	08066420 	.word	0x08066420
 800a594:	08066430 	.word	0x08066430
 800a598:	3ff00000 	.word	0x3ff00000
 800a59c:	08066410 	.word	0x08066410
 800a5a0:	3e2fffff 	.word	0x3e2fffff
 800a5a4:	00000000 	.word	0x00000000

0800a5a8 <__ieee754_log>:
 800a5a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5ac:	ec51 0b10 	vmov	r0, r1, d0
 800a5b0:	ed2d 8b04 	vpush	{d8-d9}
 800a5b4:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a5b8:	b083      	sub	sp, #12
 800a5ba:	460d      	mov	r5, r1
 800a5bc:	da29      	bge.n	800a612 <__ieee754_log+0x6a>
 800a5be:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a5c2:	4303      	orrs	r3, r0
 800a5c4:	ee10 2a10 	vmov	r2, s0
 800a5c8:	d10c      	bne.n	800a5e4 <__ieee754_log+0x3c>
 800a5ca:	49cf      	ldr	r1, [pc, #828]	; (800a908 <__ieee754_log+0x360>)
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	f7f6 f943 	bl	800085c <__aeabi_ddiv>
 800a5d6:	ec41 0b10 	vmov	d0, r0, r1
 800a5da:	b003      	add	sp, #12
 800a5dc:	ecbd 8b04 	vpop	{d8-d9}
 800a5e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5e4:	2900      	cmp	r1, #0
 800a5e6:	da05      	bge.n	800a5f4 <__ieee754_log+0x4c>
 800a5e8:	460b      	mov	r3, r1
 800a5ea:	f7f5 fe55 	bl	8000298 <__aeabi_dsub>
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	e7ee      	b.n	800a5d2 <__ieee754_log+0x2a>
 800a5f4:	4bc5      	ldr	r3, [pc, #788]	; (800a90c <__ieee754_log+0x364>)
 800a5f6:	2200      	movs	r2, #0
 800a5f8:	f7f6 f806 	bl	8000608 <__aeabi_dmul>
 800a5fc:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800a600:	460d      	mov	r5, r1
 800a602:	4ac3      	ldr	r2, [pc, #780]	; (800a910 <__ieee754_log+0x368>)
 800a604:	4295      	cmp	r5, r2
 800a606:	dd06      	ble.n	800a616 <__ieee754_log+0x6e>
 800a608:	4602      	mov	r2, r0
 800a60a:	460b      	mov	r3, r1
 800a60c:	f7f5 fe46 	bl	800029c <__adddf3>
 800a610:	e7e1      	b.n	800a5d6 <__ieee754_log+0x2e>
 800a612:	2300      	movs	r3, #0
 800a614:	e7f5      	b.n	800a602 <__ieee754_log+0x5a>
 800a616:	152c      	asrs	r4, r5, #20
 800a618:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a61c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a620:	441c      	add	r4, r3
 800a622:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800a626:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800a62a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a62e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800a632:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800a636:	ea42 0105 	orr.w	r1, r2, r5
 800a63a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800a63e:	2200      	movs	r2, #0
 800a640:	4bb4      	ldr	r3, [pc, #720]	; (800a914 <__ieee754_log+0x36c>)
 800a642:	f7f5 fe29 	bl	8000298 <__aeabi_dsub>
 800a646:	1cab      	adds	r3, r5, #2
 800a648:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a64c:	2b02      	cmp	r3, #2
 800a64e:	4682      	mov	sl, r0
 800a650:	468b      	mov	fp, r1
 800a652:	f04f 0200 	mov.w	r2, #0
 800a656:	dc53      	bgt.n	800a700 <__ieee754_log+0x158>
 800a658:	2300      	movs	r3, #0
 800a65a:	f7f6 fa3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800a65e:	b1d0      	cbz	r0, 800a696 <__ieee754_log+0xee>
 800a660:	2c00      	cmp	r4, #0
 800a662:	f000 8122 	beq.w	800a8aa <__ieee754_log+0x302>
 800a666:	4620      	mov	r0, r4
 800a668:	f7f5 ff64 	bl	8000534 <__aeabi_i2d>
 800a66c:	a390      	add	r3, pc, #576	; (adr r3, 800a8b0 <__ieee754_log+0x308>)
 800a66e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a672:	4606      	mov	r6, r0
 800a674:	460f      	mov	r7, r1
 800a676:	f7f5 ffc7 	bl	8000608 <__aeabi_dmul>
 800a67a:	a38f      	add	r3, pc, #572	; (adr r3, 800a8b8 <__ieee754_log+0x310>)
 800a67c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a680:	4604      	mov	r4, r0
 800a682:	460d      	mov	r5, r1
 800a684:	4630      	mov	r0, r6
 800a686:	4639      	mov	r1, r7
 800a688:	f7f5 ffbe 	bl	8000608 <__aeabi_dmul>
 800a68c:	4602      	mov	r2, r0
 800a68e:	460b      	mov	r3, r1
 800a690:	4620      	mov	r0, r4
 800a692:	4629      	mov	r1, r5
 800a694:	e7ba      	b.n	800a60c <__ieee754_log+0x64>
 800a696:	a38a      	add	r3, pc, #552	; (adr r3, 800a8c0 <__ieee754_log+0x318>)
 800a698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a69c:	4650      	mov	r0, sl
 800a69e:	4659      	mov	r1, fp
 800a6a0:	f7f5 ffb2 	bl	8000608 <__aeabi_dmul>
 800a6a4:	4602      	mov	r2, r0
 800a6a6:	460b      	mov	r3, r1
 800a6a8:	2000      	movs	r0, #0
 800a6aa:	499b      	ldr	r1, [pc, #620]	; (800a918 <__ieee754_log+0x370>)
 800a6ac:	f7f5 fdf4 	bl	8000298 <__aeabi_dsub>
 800a6b0:	4652      	mov	r2, sl
 800a6b2:	4606      	mov	r6, r0
 800a6b4:	460f      	mov	r7, r1
 800a6b6:	465b      	mov	r3, fp
 800a6b8:	4650      	mov	r0, sl
 800a6ba:	4659      	mov	r1, fp
 800a6bc:	f7f5 ffa4 	bl	8000608 <__aeabi_dmul>
 800a6c0:	4602      	mov	r2, r0
 800a6c2:	460b      	mov	r3, r1
 800a6c4:	4630      	mov	r0, r6
 800a6c6:	4639      	mov	r1, r7
 800a6c8:	f7f5 ff9e 	bl	8000608 <__aeabi_dmul>
 800a6cc:	4606      	mov	r6, r0
 800a6ce:	460f      	mov	r7, r1
 800a6d0:	b914      	cbnz	r4, 800a6d8 <__ieee754_log+0x130>
 800a6d2:	4632      	mov	r2, r6
 800a6d4:	463b      	mov	r3, r7
 800a6d6:	e0a2      	b.n	800a81e <__ieee754_log+0x276>
 800a6d8:	4620      	mov	r0, r4
 800a6da:	f7f5 ff2b 	bl	8000534 <__aeabi_i2d>
 800a6de:	a374      	add	r3, pc, #464	; (adr r3, 800a8b0 <__ieee754_log+0x308>)
 800a6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6e4:	4680      	mov	r8, r0
 800a6e6:	4689      	mov	r9, r1
 800a6e8:	f7f5 ff8e 	bl	8000608 <__aeabi_dmul>
 800a6ec:	a372      	add	r3, pc, #456	; (adr r3, 800a8b8 <__ieee754_log+0x310>)
 800a6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6f2:	4604      	mov	r4, r0
 800a6f4:	460d      	mov	r5, r1
 800a6f6:	4640      	mov	r0, r8
 800a6f8:	4649      	mov	r1, r9
 800a6fa:	f7f5 ff85 	bl	8000608 <__aeabi_dmul>
 800a6fe:	e0a7      	b.n	800a850 <__ieee754_log+0x2a8>
 800a700:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a704:	f7f5 fdca 	bl	800029c <__adddf3>
 800a708:	4602      	mov	r2, r0
 800a70a:	460b      	mov	r3, r1
 800a70c:	4650      	mov	r0, sl
 800a70e:	4659      	mov	r1, fp
 800a710:	f7f6 f8a4 	bl	800085c <__aeabi_ddiv>
 800a714:	ec41 0b18 	vmov	d8, r0, r1
 800a718:	4620      	mov	r0, r4
 800a71a:	f7f5 ff0b 	bl	8000534 <__aeabi_i2d>
 800a71e:	ec53 2b18 	vmov	r2, r3, d8
 800a722:	ec41 0b19 	vmov	d9, r0, r1
 800a726:	ec51 0b18 	vmov	r0, r1, d8
 800a72a:	f7f5 ff6d 	bl	8000608 <__aeabi_dmul>
 800a72e:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 800a732:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 800a736:	9301      	str	r3, [sp, #4]
 800a738:	4602      	mov	r2, r0
 800a73a:	460b      	mov	r3, r1
 800a73c:	4680      	mov	r8, r0
 800a73e:	4689      	mov	r9, r1
 800a740:	f7f5 ff62 	bl	8000608 <__aeabi_dmul>
 800a744:	a360      	add	r3, pc, #384	; (adr r3, 800a8c8 <__ieee754_log+0x320>)
 800a746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a74a:	4606      	mov	r6, r0
 800a74c:	460f      	mov	r7, r1
 800a74e:	f7f5 ff5b 	bl	8000608 <__aeabi_dmul>
 800a752:	a35f      	add	r3, pc, #380	; (adr r3, 800a8d0 <__ieee754_log+0x328>)
 800a754:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a758:	f7f5 fda0 	bl	800029c <__adddf3>
 800a75c:	4632      	mov	r2, r6
 800a75e:	463b      	mov	r3, r7
 800a760:	f7f5 ff52 	bl	8000608 <__aeabi_dmul>
 800a764:	a35c      	add	r3, pc, #368	; (adr r3, 800a8d8 <__ieee754_log+0x330>)
 800a766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a76a:	f7f5 fd97 	bl	800029c <__adddf3>
 800a76e:	4632      	mov	r2, r6
 800a770:	463b      	mov	r3, r7
 800a772:	f7f5 ff49 	bl	8000608 <__aeabi_dmul>
 800a776:	a35a      	add	r3, pc, #360	; (adr r3, 800a8e0 <__ieee754_log+0x338>)
 800a778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a77c:	f7f5 fd8e 	bl	800029c <__adddf3>
 800a780:	4642      	mov	r2, r8
 800a782:	464b      	mov	r3, r9
 800a784:	f7f5 ff40 	bl	8000608 <__aeabi_dmul>
 800a788:	a357      	add	r3, pc, #348	; (adr r3, 800a8e8 <__ieee754_log+0x340>)
 800a78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78e:	4680      	mov	r8, r0
 800a790:	4689      	mov	r9, r1
 800a792:	4630      	mov	r0, r6
 800a794:	4639      	mov	r1, r7
 800a796:	f7f5 ff37 	bl	8000608 <__aeabi_dmul>
 800a79a:	a355      	add	r3, pc, #340	; (adr r3, 800a8f0 <__ieee754_log+0x348>)
 800a79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7a0:	f7f5 fd7c 	bl	800029c <__adddf3>
 800a7a4:	4632      	mov	r2, r6
 800a7a6:	463b      	mov	r3, r7
 800a7a8:	f7f5 ff2e 	bl	8000608 <__aeabi_dmul>
 800a7ac:	a352      	add	r3, pc, #328	; (adr r3, 800a8f8 <__ieee754_log+0x350>)
 800a7ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7b2:	f7f5 fd73 	bl	800029c <__adddf3>
 800a7b6:	4632      	mov	r2, r6
 800a7b8:	463b      	mov	r3, r7
 800a7ba:	f7f5 ff25 	bl	8000608 <__aeabi_dmul>
 800a7be:	460b      	mov	r3, r1
 800a7c0:	4602      	mov	r2, r0
 800a7c2:	4649      	mov	r1, r9
 800a7c4:	4640      	mov	r0, r8
 800a7c6:	f7f5 fd69 	bl	800029c <__adddf3>
 800a7ca:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800a7ce:	9b01      	ldr	r3, [sp, #4]
 800a7d0:	3551      	adds	r5, #81	; 0x51
 800a7d2:	431d      	orrs	r5, r3
 800a7d4:	2d00      	cmp	r5, #0
 800a7d6:	4680      	mov	r8, r0
 800a7d8:	4689      	mov	r9, r1
 800a7da:	dd48      	ble.n	800a86e <__ieee754_log+0x2c6>
 800a7dc:	4b4e      	ldr	r3, [pc, #312]	; (800a918 <__ieee754_log+0x370>)
 800a7de:	2200      	movs	r2, #0
 800a7e0:	4650      	mov	r0, sl
 800a7e2:	4659      	mov	r1, fp
 800a7e4:	f7f5 ff10 	bl	8000608 <__aeabi_dmul>
 800a7e8:	4652      	mov	r2, sl
 800a7ea:	465b      	mov	r3, fp
 800a7ec:	f7f5 ff0c 	bl	8000608 <__aeabi_dmul>
 800a7f0:	4602      	mov	r2, r0
 800a7f2:	460b      	mov	r3, r1
 800a7f4:	4606      	mov	r6, r0
 800a7f6:	460f      	mov	r7, r1
 800a7f8:	4640      	mov	r0, r8
 800a7fa:	4649      	mov	r1, r9
 800a7fc:	f7f5 fd4e 	bl	800029c <__adddf3>
 800a800:	ec53 2b18 	vmov	r2, r3, d8
 800a804:	f7f5 ff00 	bl	8000608 <__aeabi_dmul>
 800a808:	4680      	mov	r8, r0
 800a80a:	4689      	mov	r9, r1
 800a80c:	b964      	cbnz	r4, 800a828 <__ieee754_log+0x280>
 800a80e:	4602      	mov	r2, r0
 800a810:	460b      	mov	r3, r1
 800a812:	4630      	mov	r0, r6
 800a814:	4639      	mov	r1, r7
 800a816:	f7f5 fd3f 	bl	8000298 <__aeabi_dsub>
 800a81a:	4602      	mov	r2, r0
 800a81c:	460b      	mov	r3, r1
 800a81e:	4650      	mov	r0, sl
 800a820:	4659      	mov	r1, fp
 800a822:	f7f5 fd39 	bl	8000298 <__aeabi_dsub>
 800a826:	e6d6      	b.n	800a5d6 <__ieee754_log+0x2e>
 800a828:	a321      	add	r3, pc, #132	; (adr r3, 800a8b0 <__ieee754_log+0x308>)
 800a82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a82e:	ec51 0b19 	vmov	r0, r1, d9
 800a832:	f7f5 fee9 	bl	8000608 <__aeabi_dmul>
 800a836:	a320      	add	r3, pc, #128	; (adr r3, 800a8b8 <__ieee754_log+0x310>)
 800a838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83c:	4604      	mov	r4, r0
 800a83e:	460d      	mov	r5, r1
 800a840:	ec51 0b19 	vmov	r0, r1, d9
 800a844:	f7f5 fee0 	bl	8000608 <__aeabi_dmul>
 800a848:	4642      	mov	r2, r8
 800a84a:	464b      	mov	r3, r9
 800a84c:	f7f5 fd26 	bl	800029c <__adddf3>
 800a850:	4602      	mov	r2, r0
 800a852:	460b      	mov	r3, r1
 800a854:	4630      	mov	r0, r6
 800a856:	4639      	mov	r1, r7
 800a858:	f7f5 fd1e 	bl	8000298 <__aeabi_dsub>
 800a85c:	4652      	mov	r2, sl
 800a85e:	465b      	mov	r3, fp
 800a860:	f7f5 fd1a 	bl	8000298 <__aeabi_dsub>
 800a864:	4602      	mov	r2, r0
 800a866:	460b      	mov	r3, r1
 800a868:	4620      	mov	r0, r4
 800a86a:	4629      	mov	r1, r5
 800a86c:	e7d9      	b.n	800a822 <__ieee754_log+0x27a>
 800a86e:	4602      	mov	r2, r0
 800a870:	460b      	mov	r3, r1
 800a872:	4650      	mov	r0, sl
 800a874:	4659      	mov	r1, fp
 800a876:	f7f5 fd0f 	bl	8000298 <__aeabi_dsub>
 800a87a:	ec53 2b18 	vmov	r2, r3, d8
 800a87e:	f7f5 fec3 	bl	8000608 <__aeabi_dmul>
 800a882:	4606      	mov	r6, r0
 800a884:	460f      	mov	r7, r1
 800a886:	2c00      	cmp	r4, #0
 800a888:	f43f af23 	beq.w	800a6d2 <__ieee754_log+0x12a>
 800a88c:	a308      	add	r3, pc, #32	; (adr r3, 800a8b0 <__ieee754_log+0x308>)
 800a88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a892:	ec51 0b19 	vmov	r0, r1, d9
 800a896:	f7f5 feb7 	bl	8000608 <__aeabi_dmul>
 800a89a:	a307      	add	r3, pc, #28	; (adr r3, 800a8b8 <__ieee754_log+0x310>)
 800a89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a0:	4604      	mov	r4, r0
 800a8a2:	460d      	mov	r5, r1
 800a8a4:	ec51 0b19 	vmov	r0, r1, d9
 800a8a8:	e727      	b.n	800a6fa <__ieee754_log+0x152>
 800a8aa:	ed9f 0b15 	vldr	d0, [pc, #84]	; 800a900 <__ieee754_log+0x358>
 800a8ae:	e694      	b.n	800a5da <__ieee754_log+0x32>
 800a8b0:	fee00000 	.word	0xfee00000
 800a8b4:	3fe62e42 	.word	0x3fe62e42
 800a8b8:	35793c76 	.word	0x35793c76
 800a8bc:	3dea39ef 	.word	0x3dea39ef
 800a8c0:	55555555 	.word	0x55555555
 800a8c4:	3fd55555 	.word	0x3fd55555
 800a8c8:	df3e5244 	.word	0xdf3e5244
 800a8cc:	3fc2f112 	.word	0x3fc2f112
 800a8d0:	96cb03de 	.word	0x96cb03de
 800a8d4:	3fc74664 	.word	0x3fc74664
 800a8d8:	94229359 	.word	0x94229359
 800a8dc:	3fd24924 	.word	0x3fd24924
 800a8e0:	55555593 	.word	0x55555593
 800a8e4:	3fe55555 	.word	0x3fe55555
 800a8e8:	d078c69f 	.word	0xd078c69f
 800a8ec:	3fc39a09 	.word	0x3fc39a09
 800a8f0:	1d8e78af 	.word	0x1d8e78af
 800a8f4:	3fcc71c5 	.word	0x3fcc71c5
 800a8f8:	9997fa04 	.word	0x9997fa04
 800a8fc:	3fd99999 	.word	0x3fd99999
	...
 800a908:	c3500000 	.word	0xc3500000
 800a90c:	43500000 	.word	0x43500000
 800a910:	7fefffff 	.word	0x7fefffff
 800a914:	3ff00000 	.word	0x3ff00000
 800a918:	3fe00000 	.word	0x3fe00000

0800a91c <finite>:
 800a91c:	b082      	sub	sp, #8
 800a91e:	ed8d 0b00 	vstr	d0, [sp]
 800a922:	9801      	ldr	r0, [sp, #4]
 800a924:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800a928:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a92c:	0fc0      	lsrs	r0, r0, #31
 800a92e:	b002      	add	sp, #8
 800a930:	4770      	bx	lr
 800a932:	0000      	movs	r0, r0
 800a934:	0000      	movs	r0, r0
	...

0800a938 <nan>:
 800a938:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a940 <nan+0x8>
 800a93c:	4770      	bx	lr
 800a93e:	bf00      	nop
 800a940:	00000000 	.word	0x00000000
 800a944:	7ff80000 	.word	0x7ff80000

0800a948 <_close>:
 800a948:	4b02      	ldr	r3, [pc, #8]	; (800a954 <_close+0xc>)
 800a94a:	2258      	movs	r2, #88	; 0x58
 800a94c:	601a      	str	r2, [r3, #0]
 800a94e:	f04f 30ff 	mov.w	r0, #4294967295
 800a952:	4770      	bx	lr
 800a954:	20002bf0 	.word	0x20002bf0

0800a958 <_fstat>:
 800a958:	4b02      	ldr	r3, [pc, #8]	; (800a964 <_fstat+0xc>)
 800a95a:	2258      	movs	r2, #88	; 0x58
 800a95c:	601a      	str	r2, [r3, #0]
 800a95e:	f04f 30ff 	mov.w	r0, #4294967295
 800a962:	4770      	bx	lr
 800a964:	20002bf0 	.word	0x20002bf0

0800a968 <_getpid>:
 800a968:	4b02      	ldr	r3, [pc, #8]	; (800a974 <_getpid+0xc>)
 800a96a:	2258      	movs	r2, #88	; 0x58
 800a96c:	601a      	str	r2, [r3, #0]
 800a96e:	f04f 30ff 	mov.w	r0, #4294967295
 800a972:	4770      	bx	lr
 800a974:	20002bf0 	.word	0x20002bf0

0800a978 <_isatty>:
 800a978:	4b02      	ldr	r3, [pc, #8]	; (800a984 <_isatty+0xc>)
 800a97a:	2258      	movs	r2, #88	; 0x58
 800a97c:	601a      	str	r2, [r3, #0]
 800a97e:	2000      	movs	r0, #0
 800a980:	4770      	bx	lr
 800a982:	bf00      	nop
 800a984:	20002bf0 	.word	0x20002bf0

0800a988 <_kill>:
 800a988:	4b02      	ldr	r3, [pc, #8]	; (800a994 <_kill+0xc>)
 800a98a:	2258      	movs	r2, #88	; 0x58
 800a98c:	601a      	str	r2, [r3, #0]
 800a98e:	f04f 30ff 	mov.w	r0, #4294967295
 800a992:	4770      	bx	lr
 800a994:	20002bf0 	.word	0x20002bf0

0800a998 <_lseek>:
 800a998:	4b02      	ldr	r3, [pc, #8]	; (800a9a4 <_lseek+0xc>)
 800a99a:	2258      	movs	r2, #88	; 0x58
 800a99c:	601a      	str	r2, [r3, #0]
 800a99e:	f04f 30ff 	mov.w	r0, #4294967295
 800a9a2:	4770      	bx	lr
 800a9a4:	20002bf0 	.word	0x20002bf0

0800a9a8 <_read>:
 800a9a8:	4b02      	ldr	r3, [pc, #8]	; (800a9b4 <_read+0xc>)
 800a9aa:	2258      	movs	r2, #88	; 0x58
 800a9ac:	601a      	str	r2, [r3, #0]
 800a9ae:	f04f 30ff 	mov.w	r0, #4294967295
 800a9b2:	4770      	bx	lr
 800a9b4:	20002bf0 	.word	0x20002bf0

0800a9b8 <_write>:
 800a9b8:	4b02      	ldr	r3, [pc, #8]	; (800a9c4 <_write+0xc>)
 800a9ba:	2258      	movs	r2, #88	; 0x58
 800a9bc:	601a      	str	r2, [r3, #0]
 800a9be:	f04f 30ff 	mov.w	r0, #4294967295
 800a9c2:	4770      	bx	lr
 800a9c4:	20002bf0 	.word	0x20002bf0

0800a9c8 <_exit>:
 800a9c8:	e7fe      	b.n	800a9c8 <_exit>
	...

0800a9cc <_init>:
 800a9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ce:	bf00      	nop
 800a9d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9d2:	bc08      	pop	{r3}
 800a9d4:	469e      	mov	lr, r3
 800a9d6:	4770      	bx	lr

0800a9d8 <_fini>:
 800a9d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9da:	bf00      	nop
 800a9dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9de:	bc08      	pop	{r3}
 800a9e0:	469e      	mov	lr, r3
 800a9e2:	4770      	bx	lr
