# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:51:27 on May 25,2018
# vlog -reportprogress 300 ./enableEverySec.sv 
# ** Error: (vlog-7) Failed to open design unit file "./enableEverySec.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 14:51:27 on May 25,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 7
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog ./enableEverySec.sv"
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:01 on May 25,2018
# vlog -reportprogress 300 ./UART.sv 
# -- Compiling module UART
# -- Compiling module testbenchUART
# 
# Top level modules:
# 	testbenchUART
# End time: 14:52:01 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbenchUART 
# Start time: 14:52:02 on May 25,2018
# Loading sv_std.std
# Loading work.testbenchUART
# Loading work.UART
# ** Error: Cannot open macro file: wave.do
# Error in macro ./runlab.do line 17
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
add wave -position insertpoint  \
sim:/testbenchUART/TxData \
sim:/testbenchUART/TxEmpty \
sim:/testbenchUART/TxOut \
sim:/testbenchUART/XMitGo \
sim:/testbenchUART/clock \
sim:/testbenchUART/en \
sim:/testbenchUART/reset
run -all
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/Spencer/Google Drive/Documents for School/spring 12018/TCES 330/UART_LAB_A/UART/wave.do}
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:53:32 on May 25,2018
# vlog -reportprogress 300 ./UART.sv 
# -- Compiling module UART
# -- Compiling module testbenchUART
# 
# Top level modules:
# 	testbenchUART
# End time: 14:53:32 on May 25,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:53:34 on May 25,2018, Elapsed time: 0:01:32
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbenchUART 
# Start time: 14:53:34 on May 25,2018
# Loading sv_std.std
# Loading work.testbenchUART
# Loading work.UART
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
step
# Nothing left to do.
restart
step
# GetModuleFileName: The specified module could not be found.
# 
# 
run -continue
# Break in Module testbenchUART at ./UART.sv line 153
step
step
step
step
step
step
step
step
step
step
step
step
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:56:14 on May 25,2018
# vlog -reportprogress 300 ./UART.sv 
# -- Compiling module UART
# -- Compiling module testbenchUART
# 
# Top level modules:
# 	testbenchUART
# End time: 14:56:15 on May 25,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:56:18 on May 25,2018, Elapsed time: 0:02:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work testbenchUART 
# Start time: 14:56:18 on May 25,2018
# Loading sv_std.std
# Loading work.testbenchUART
# Loading work.UART
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
restart
step
# GetModuleFileName: The specified module could not be found.
# 
# 
step
step
step
run -all
# Break in Module testbenchUART at ./UART.sv line 153
step
step
step
step
step
step
step
step
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
step
# Next activity is in 10 ps.
step
step
step
# Next activity is in 10 ps.
step
step
step
step
step
step
# End time: 15:48:51 on May 25,2018, Elapsed time: 0:52:33
# Errors: 0, Warnings: 0
