# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../FullPipeline.srcs/sources_1/new/Parms.sv" \
"../../../../FullPipeline.srcs/sources_1/new/MEMORY.sv" \
"../../../../FullPipeline.srcs/sim_1/new/TB_MEMORY.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
