Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Tue Oct 15 13:02:15 2024
| Host         : EddieRydell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file operating_system_control_sets_placed.rpt
| Design       : operating_system
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              76 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              89 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------+------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal               |       Set/Reset Signal       | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------------+------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CPU/memory_op_code_reg[1]_0                | CPU/stack_pointer[0]_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | CPU/memory_op_code[3]_i_1_n_0              |                              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | instruction_memory/instruction[47]_i_2_n_0 | CPU/program_counter_reg[4]_0 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | CPU/E[0]                                   | reset_IBUF                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | CPU/memory_op_code_reg[1]_0                |                              |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG | led[15]_i_1_n_0                            | reset_IBUF                   |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | CPU/program_counter[31]_i_1_n_0            |                              |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | counter                                    | reset_IBUF                   |                8 |             33 |         4.12 |
|  clk_IBUF_BUFG | CPU/fetched_instruction                    |                              |               17 |             44 |         2.59 |
|  clk_IBUF_BUFG |                                            |                              |               32 |             76 |         2.38 |
+----------------+--------------------------------------------+------------------------------+------------------+----------------+--------------+


