Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Feb 12 19:41:45 2020
| Host         : WIN-0JR3P7S3KIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_top_timing_summary_routed.rpt -pb lab3_top_timing_summary_routed.pb -rpx lab3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 23 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     97.249        0.000                      0                   24        0.056        0.000                      0                   24        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_10M_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0          97.249        0.000                      0                   24        0.206        0.000                      0                   24       49.500        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_10M_clk_wiz_0_1        97.258        0.000                      0                   24        0.206        0.000                      0                   24       49.500        0.000                       0                    25  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_10M_clk_wiz_0_1  clk_10M_clk_wiz_0         97.249        0.000                      0                   24        0.056        0.000                      0                   24  
clk_10M_clk_wiz_0    clk_10M_clk_wiz_0_1       97.249        0.000                      0                   24        0.056        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.704ns (26.995%)  route 1.904ns (73.005%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.146     1.606    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.124     1.730 r  dac/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.730    dac/p_0_in[4]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.029    98.979    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                 97.249    

Slack (MET) :             97.257ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.704ns (27.053%)  route 1.898ns (72.947%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.141     1.601    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     1.725 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    dac/p_0_in[6]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518    98.523    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.578    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.031    98.982    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         98.982    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                 97.257    

Slack (MET) :             97.258ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.704ns (27.081%)  route 1.896ns (72.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.138     1.598    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     1.722 r  dac/tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.722    dac/p_0_in[5]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518    98.523    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[5]/C
                         clock pessimism              0.578    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.029    98.980    dac/tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 97.258    

Slack (MET) :             97.409ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.704ns (28.736%)  route 1.746ns (71.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.988     1.448    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.124     1.572 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.572    dac/p_0_in[8]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.031    98.981    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                 97.409    

Slack (MET) :             97.514ns  (required time - arrival time)
  Source:                 dac/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.518%)  route 1.424ns (66.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 98.520 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419    -0.459 r  dac/counter_reg[2]/Q
                         net (fo=7, routed)           0.828     0.370    dac/counter_reg[2]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.299     0.669 r  dac/dac_i_1/O
                         net (fo=1, routed)           0.596     1.265    dac/dac_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.515    98.520    dac/sclk
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.578    99.097    
                         clock uncertainty           -0.149    98.948    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    98.779    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         98.779    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 97.514    

Slack (MET) :             97.530ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.704ns (30.244%)  route 1.624ns (69.756%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.866     1.326    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.450 r  dac/tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.450    dac/p_0_in[0]
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[0]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.031    98.980    dac/tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 97.530    

Slack (MET) :             97.530ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.704ns (30.270%)  route 1.622ns (69.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.864     1.324    dac/tmp_reg[15]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.448 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.448    dac/p_0_in[10]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.029    98.978    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.978    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                 97.530    

Slack (MET) :             97.548ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.732ns (31.099%)  route 1.622ns (68.901%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.864     1.324    dac/tmp_reg[15]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.152     1.476 r  dac/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.476    dac/p_0_in[11]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.075    99.024    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         99.024    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 97.548    

Slack (MET) :             97.580ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.704ns (30.921%)  route 1.573ns (69.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.815     1.275    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.399 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.399    dac/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.029    98.979    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                 97.580    

Slack (MET) :             97.646ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.573ns (30.032%)  route 1.335ns (69.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 98.520 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.117     0.453 r  dac/counter[3]_i_1/O
                         net (fo=1, routed)           0.577     1.030    dac/p_0_in__0[3]
    SLICE_X0Y12          FDRE                                         r  dac/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.515    98.520    dac/sclk
    SLICE_X0Y12          FDRE                                         r  dac/counter_reg[3]/C
                         clock pessimism              0.581    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.275    98.676    dac/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.676    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 97.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.587    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  dac/tmp_reg_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.319    dac/tmp_reg[7]
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.045    -0.274 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    dac/p_0_in[8]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.865    -0.825    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.092    -0.479    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.004%)  route 0.129ns (40.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[2]/Q
                         net (fo=2, routed)           0.129    -0.318    dac/tmp_reg[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.045    -0.273 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    dac/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.091    -0.481    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.587    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  dac/tmp_reg_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.315    dac/tmp_reg[6]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    dac/p_0_in[6]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.865    -0.825    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.092    -0.495    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.299%)  route 0.177ns (48.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.177    -0.272    dac/counter_reg[4]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  dac/dac_i_2/O
                         net (fo=1, routed)           0.000    -0.227    dac/p_0_in1_in
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.828    dac/sclk
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120    -0.454    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.291    dac/tmp_reg[10]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.042    -0.249 r  dac/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    dac/p_0_in[11]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.107    -0.481    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  dac/tmp_reg_reg[13]/Q
                         net (fo=2, routed)           0.100    -0.360    dac/tmp_reg[13]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.098    -0.262 r  dac/tmp_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    dac/p_0_in[14]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092    -0.496    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.291    dac/tmp_reg[10]
    SLICE_X1Y11          LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    dac/p_0_in[10]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.091    -0.497    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.902%)  route 0.187ns (50.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.187    -0.262    dac/counter_reg[4]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  dac/tmp_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dac/p_0_in[9]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092    -0.480    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.192    -0.257    dac/counter_reg[1]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.042    -0.215 r  dac/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    dac/p_0_in__0[2]
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.828    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.107    -0.482    dac/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.082%)  route 0.193ns (50.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.193    -0.255    dac/counter_reg[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045    -0.210 r  dac/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    dac/p_0_in[1]
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[1]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.092    -0.480    dac/tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y12      dac/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y12      dac/dac_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y11      dac/tmp_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y12      dac/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y12      dac/dac_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y9       dac/tmp_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y9       dac/tmp_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y12      dac/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.258ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.258ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.704ns (26.995%)  route 1.904ns (73.005%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.146     1.606    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.124     1.730 r  dac/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.730    dac/p_0_in[4]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.140    98.960    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.029    98.989    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         98.989    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                 97.258    

Slack (MET) :             97.267ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.704ns (27.053%)  route 1.898ns (72.947%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.141     1.601    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     1.725 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    dac/p_0_in[6]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518    98.523    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.578    99.100    
                         clock uncertainty           -0.140    98.961    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.031    98.992    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         98.992    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                 97.267    

Slack (MET) :             97.268ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.704ns (27.081%)  route 1.896ns (72.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.138     1.598    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     1.722 r  dac/tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.722    dac/p_0_in[5]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518    98.523    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[5]/C
                         clock pessimism              0.578    99.100    
                         clock uncertainty           -0.140    98.961    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.029    98.990    dac/tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         98.990    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 97.268    

Slack (MET) :             97.418ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.704ns (28.736%)  route 1.746ns (71.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.988     1.448    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.124     1.572 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.572    dac/p_0_in[8]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.140    98.960    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.031    98.991    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.991    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                 97.418    

Slack (MET) :             97.524ns  (required time - arrival time)
  Source:                 dac/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.518%)  route 1.424ns (66.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 98.520 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419    -0.459 r  dac/counter_reg[2]/Q
                         net (fo=7, routed)           0.828     0.370    dac/counter_reg[2]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.299     0.669 r  dac/dac_i_1/O
                         net (fo=1, routed)           0.596     1.265    dac/dac_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.515    98.520    dac/sclk
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.578    99.097    
                         clock uncertainty           -0.140    98.958    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    98.789    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         98.789    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 97.524    

Slack (MET) :             97.539ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.704ns (30.244%)  route 1.624ns (69.756%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.866     1.326    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.450 r  dac/tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.450    dac/p_0_in[0]
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[0]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.140    98.959    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.031    98.990    dac/tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.990    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 97.539    

Slack (MET) :             97.539ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.704ns (30.270%)  route 1.622ns (69.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.864     1.324    dac/tmp_reg[15]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.448 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.448    dac/p_0_in[10]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.140    98.959    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.029    98.988    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.988    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                 97.539    

Slack (MET) :             97.557ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.732ns (31.099%)  route 1.622ns (68.901%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.864     1.324    dac/tmp_reg[15]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.152     1.476 r  dac/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.476    dac/p_0_in[11]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.140    98.959    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.075    99.034    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         99.034    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 97.557    

Slack (MET) :             97.589ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.704ns (30.921%)  route 1.573ns (69.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.815     1.275    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.399 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.399    dac/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.140    98.960    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.029    98.989    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         98.989    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                 97.589    

Slack (MET) :             97.655ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.573ns (30.032%)  route 1.335ns (69.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 98.520 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.117     0.453 r  dac/counter[3]_i_1/O
                         net (fo=1, routed)           0.577     1.030    dac/p_0_in__0[3]
    SLICE_X0Y12          FDRE                                         r  dac/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.515    98.520    dac/sclk
    SLICE_X0Y12          FDRE                                         r  dac/counter_reg[3]/C
                         clock pessimism              0.581    99.100    
                         clock uncertainty           -0.140    98.961    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.275    98.686    dac/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.686    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 97.655    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.587    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  dac/tmp_reg_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.319    dac/tmp_reg[7]
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.045    -0.274 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    dac/p_0_in[8]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.865    -0.825    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.092    -0.479    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.004%)  route 0.129ns (40.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[2]/Q
                         net (fo=2, routed)           0.129    -0.318    dac/tmp_reg[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.045    -0.273 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    dac/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.091    -0.481    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.587    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  dac/tmp_reg_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.315    dac/tmp_reg[6]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    dac/p_0_in[6]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.865    -0.825    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.092    -0.495    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.299%)  route 0.177ns (48.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.177    -0.272    dac/counter_reg[4]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  dac/dac_i_2/O
                         net (fo=1, routed)           0.000    -0.227    dac/p_0_in1_in
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.828    dac/sclk
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.253    -0.574    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120    -0.454    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.291    dac/tmp_reg[10]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.042    -0.249 r  dac/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    dac/p_0_in[11]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.107    -0.481    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  dac/tmp_reg_reg[13]/Q
                         net (fo=2, routed)           0.100    -0.360    dac/tmp_reg[13]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.098    -0.262 r  dac/tmp_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    dac/p_0_in[14]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092    -0.496    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.291    dac/tmp_reg[10]
    SLICE_X1Y11          LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    dac/p_0_in[10]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.091    -0.497    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.902%)  route 0.187ns (50.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.187    -0.262    dac/counter_reg[4]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  dac/tmp_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dac/p_0_in[9]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092    -0.480    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.192    -0.257    dac/counter_reg[1]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.042    -0.215 r  dac/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    dac/p_0_in__0[2]
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.828    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.107    -0.482    dac/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.082%)  route 0.193ns (50.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.193    -0.255    dac/counter_reg[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045    -0.210 r  dac/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    dac/p_0_in[1]
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[1]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.092    -0.480    dac/tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10M_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y12      dac/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X2Y12      dac/dac_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y12      dac/sync_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X0Y11      dac/tmp_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y12      dac/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X2Y12      dac/dac_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y9       dac/tmp_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y8       dac/tmp_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y9       dac/tmp_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X0Y12      dac/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X1Y12      dac/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0_1
  To Clock:  clk_10M_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       97.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.704ns (26.995%)  route 1.904ns (73.005%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.146     1.606    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.124     1.730 r  dac/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.730    dac/p_0_in[4]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.029    98.979    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                 97.249    

Slack (MET) :             97.257ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.704ns (27.053%)  route 1.898ns (72.947%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.141     1.601    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     1.725 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    dac/p_0_in[6]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518    98.523    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.578    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.031    98.982    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         98.982    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                 97.257    

Slack (MET) :             97.258ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.704ns (27.081%)  route 1.896ns (72.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.138     1.598    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     1.722 r  dac/tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.722    dac/p_0_in[5]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518    98.523    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[5]/C
                         clock pessimism              0.578    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.029    98.980    dac/tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 97.258    

Slack (MET) :             97.409ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.704ns (28.736%)  route 1.746ns (71.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.988     1.448    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.124     1.572 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.572    dac/p_0_in[8]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.031    98.981    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                 97.409    

Slack (MET) :             97.514ns  (required time - arrival time)
  Source:                 dac/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.518%)  route 1.424ns (66.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 98.520 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419    -0.459 r  dac/counter_reg[2]/Q
                         net (fo=7, routed)           0.828     0.370    dac/counter_reg[2]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.299     0.669 r  dac/dac_i_1/O
                         net (fo=1, routed)           0.596     1.265    dac/dac_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.515    98.520    dac/sclk
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.578    99.097    
                         clock uncertainty           -0.149    98.948    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    98.779    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         98.779    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 97.514    

Slack (MET) :             97.530ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.704ns (30.244%)  route 1.624ns (69.756%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.866     1.326    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.450 r  dac/tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.450    dac/p_0_in[0]
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[0]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.031    98.980    dac/tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 97.530    

Slack (MET) :             97.530ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.704ns (30.270%)  route 1.622ns (69.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.864     1.324    dac/tmp_reg[15]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.448 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.448    dac/p_0_in[10]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.029    98.978    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.978    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                 97.530    

Slack (MET) :             97.548ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.732ns (31.099%)  route 1.622ns (68.901%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.864     1.324    dac/tmp_reg[15]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.152     1.476 r  dac/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.476    dac/p_0_in[11]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.075    99.024    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         99.024    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 97.548    

Slack (MET) :             97.580ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.704ns (30.921%)  route 1.573ns (69.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.815     1.275    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.399 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.399    dac/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.029    98.979    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                 97.580    

Slack (MET) :             97.646ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0 rise@100.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.573ns (30.032%)  route 1.335ns (69.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 98.520 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.117     0.453 r  dac/counter[3]_i_1/O
                         net (fo=1, routed)           0.577     1.030    dac/p_0_in__0[3]
    SLICE_X0Y12          FDRE                                         r  dac/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.515    98.520    dac/sclk
    SLICE_X0Y12          FDRE                                         r  dac/counter_reg[3]/C
                         clock pessimism              0.581    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.275    98.676    dac/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.676    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 97.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.587    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  dac/tmp_reg_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.319    dac/tmp_reg[7]
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.045    -0.274 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    dac/p_0_in[8]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.865    -0.825    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.149    -0.422    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.092    -0.330    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.004%)  route 0.129ns (40.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[2]/Q
                         net (fo=2, routed)           0.129    -0.318    dac/tmp_reg[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.045    -0.273 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    dac/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.091    -0.332    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.587    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  dac/tmp_reg_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.315    dac/tmp_reg[6]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    dac/p_0_in[6]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.865    -0.825    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.149    -0.438    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.092    -0.346    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.299%)  route 0.177ns (48.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.177    -0.272    dac/counter_reg[4]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  dac/dac_i_2/O
                         net (fo=1, routed)           0.000    -0.227    dac/p_0_in1_in
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.828    dac/sclk
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.149    -0.425    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120    -0.305    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.291    dac/tmp_reg[10]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.042    -0.249 r  dac/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    dac/p_0_in[11]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.149    -0.439    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.107    -0.332    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  dac/tmp_reg_reg[13]/Q
                         net (fo=2, routed)           0.100    -0.360    dac/tmp_reg[13]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.098    -0.262 r  dac/tmp_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    dac/p_0_in[14]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.149    -0.439    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092    -0.347    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.291    dac/tmp_reg[10]
    SLICE_X1Y11          LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    dac/p_0_in[10]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.149    -0.439    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.091    -0.348    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.902%)  route 0.187ns (50.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.187    -0.262    dac/counter_reg[4]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  dac/tmp_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dac/p_0_in[9]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092    -0.331    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.192    -0.257    dac/counter_reg[1]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.042    -0.215 r  dac/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    dac/p_0_in__0[2]
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.828    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.149    -0.440    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.107    -0.333    dac/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0 rise@0.000ns - clk_10M_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.082%)  route 0.193ns (50.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.193    -0.255    dac/counter_reg[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045    -0.210 r  dac/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    dac/p_0_in[1]
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[1]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.092    -0.331    dac/tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_10M_clk_wiz_0
  To Clock:  clk_10M_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       97.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             97.249ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.704ns (26.995%)  route 1.904ns (73.005%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.146     1.606    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.124     1.730 r  dac/tmp_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.730    dac/p_0_in[4]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[4]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.029    98.979    dac/tmp_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -1.730    
  -------------------------------------------------------------------
                         slack                                 97.249    

Slack (MET) :             97.257ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.602ns  (logic 0.704ns (27.053%)  route 1.898ns (72.947%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.141     1.601    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     1.725 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.725    dac/p_0_in[6]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518    98.523    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.578    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.031    98.982    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         98.982    
                         arrival time                          -1.725    
  -------------------------------------------------------------------
                         slack                                 97.257    

Slack (MET) :             97.258ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.704ns (27.081%)  route 1.896ns (72.919%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 98.523 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          1.138     1.598    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y8           LUT5 (Prop_lut5_I4_O)        0.124     1.722 r  dac/tmp_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.722    dac/p_0_in[5]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.518    98.523    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[5]/C
                         clock pessimism              0.578    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y8           FDRE (Setup_fdre_C_D)        0.029    98.980    dac/tmp_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                          -1.722    
  -------------------------------------------------------------------
                         slack                                 97.258    

Slack (MET) :             97.409ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.704ns (28.736%)  route 1.746ns (71.264%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.988     1.448    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y9           LUT5 (Prop_lut5_I4_O)        0.124     1.572 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.572    dac/p_0_in[8]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y9           FDRE (Setup_fdre_C_D)        0.031    98.981    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         98.981    
                         arrival time                          -1.572    
  -------------------------------------------------------------------
                         slack                                 97.409    

Slack (MET) :             97.514ns  (required time - arrival time)
  Source:                 dac/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.718ns (33.518%)  route 1.424ns (66.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 98.520 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419    -0.459 r  dac/counter_reg[2]/Q
                         net (fo=7, routed)           0.828     0.370    dac/counter_reg[2]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.299     0.669 r  dac/dac_i_1/O
                         net (fo=1, routed)           0.596     1.265    dac/dac_i_1_n_0
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.515    98.520    dac/sclk
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.578    99.097    
                         clock uncertainty           -0.149    98.948    
    SLICE_X2Y12          FDRE (Setup_fdre_C_CE)      -0.169    98.779    dac/dac_reg
  -------------------------------------------------------------------
                         required time                         98.779    
                         arrival time                          -1.265    
  -------------------------------------------------------------------
                         slack                                 97.514    

Slack (MET) :             97.530ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.704ns (30.244%)  route 1.624ns (69.756%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.866     1.326    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.450 r  dac/tmp_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.450    dac/p_0_in[0]
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[0]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.031    98.980    dac/tmp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.980    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 97.530    

Slack (MET) :             97.530ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 0.704ns (30.270%)  route 1.622ns (69.730%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.864     1.324    dac/tmp_reg[15]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.124     1.448 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.448    dac/p_0_in[10]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.029    98.978    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         98.978    
                         arrival time                          -1.448    
  -------------------------------------------------------------------
                         slack                                 97.530    

Slack (MET) :             97.548ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.732ns (31.099%)  route 1.622ns (68.901%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 98.521 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.864     1.324    dac/tmp_reg[15]_i_2_n_0
    SLICE_X1Y11          LUT4 (Prop_lut4_I1_O)        0.152     1.476 r  dac/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.476    dac/p_0_in[11]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.516    98.521    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.578    99.098    
                         clock uncertainty           -0.149    98.949    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.075    99.024    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         99.024    
                         arrival time                          -1.476    
  -------------------------------------------------------------------
                         slack                                 97.548    

Slack (MET) :             97.580ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.704ns (30.921%)  route 1.573ns (69.079%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 98.522 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I0_O)        0.124     0.460 r  dac/tmp_reg[15]_i_2/O
                         net (fo=16, routed)          0.815     1.275    dac/tmp_reg[15]_i_2_n_0
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.124     1.399 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.399    dac/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.517    98.522    dac/sclk
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.578    99.099    
                         clock uncertainty           -0.149    98.950    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.029    98.979    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         98.979    
                         arrival time                          -1.399    
  -------------------------------------------------------------------
                         slack                                 97.580    

Slack (MET) :             97.646ns  (required time - arrival time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10M_clk_wiz_0_1 rise@100.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.573ns (30.032%)  route 1.335ns (69.968%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 98.520 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.634    -0.878    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.758     0.336    dac/counter_reg[1]
    SLICE_X1Y12          LUT4 (Prop_lut4_I2_O)        0.117     0.453 r  dac/counter[3]_i_1/O
                         net (fo=1, routed)           0.577     1.030    dac/p_0_in__0[3]
    SLICE_X0Y12          FDRE                                         r  dac/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.550    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    95.332 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    96.914    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.005 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          1.515    98.520    dac/sclk
    SLICE_X0Y12          FDRE                                         r  dac/counter_reg[3]/C
                         clock pessimism              0.581    99.100    
                         clock uncertainty           -0.149    98.951    
    SLICE_X0Y12          FDRE (Setup_fdre_C_D)       -0.275    98.676    dac/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         98.676    
                         arrival time                          -1.030    
  -------------------------------------------------------------------
                         slack                                 97.646    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.329%)  route 0.128ns (40.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.587    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  dac/tmp_reg_reg[7]/Q
                         net (fo=2, routed)           0.128    -0.319    dac/tmp_reg[7]
    SLICE_X0Y9           LUT5 (Prop_lut5_I3_O)        0.045    -0.274 r  dac/tmp_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    dac/p_0_in[8]
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.865    -0.825    dac/sclk
    SLICE_X0Y9           FDRE                                         r  dac/tmp_reg_reg[8]/C
                         clock pessimism              0.253    -0.571    
                         clock uncertainty            0.149    -0.422    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.092    -0.330    dac/tmp_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.004%)  route 0.129ns (40.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[2]/Q
                         net (fo=2, routed)           0.129    -0.318    dac/tmp_reg[2]
    SLICE_X0Y10          LUT5 (Prop_lut5_I3_O)        0.045    -0.273 r  dac/tmp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    dac/p_0_in[3]
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X0Y10          FDRE                                         r  dac/tmp_reg_reg[3]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.091    -0.332    dac/tmp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.587    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  dac/tmp_reg_reg[6]/Q
                         net (fo=2, routed)           0.131    -0.315    dac/tmp_reg[6]
    SLICE_X0Y8           LUT5 (Prop_lut5_I2_O)        0.045    -0.270 r  dac/tmp_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    dac/p_0_in[6]
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.865    -0.825    dac/sclk
    SLICE_X0Y8           FDRE                                         r  dac/tmp_reg_reg[6]/C
                         clock pessimism              0.237    -0.587    
                         clock uncertainty            0.149    -0.438    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.092    -0.346    dac/tmp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/dac_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.299%)  route 0.177ns (48.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.177    -0.272    dac/counter_reg[4]
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.045    -0.227 r  dac/dac_i_2/O
                         net (fo=1, routed)           0.000    -0.227    dac/p_0_in1_in
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.828    dac/sclk
    SLICE_X2Y12          FDRE                                         r  dac/dac_reg/C
                         clock pessimism              0.253    -0.574    
                         clock uncertainty            0.149    -0.425    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120    -0.305    dac/dac_reg
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.291    dac/tmp_reg[10]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.042    -0.249 r  dac/tmp_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.249    dac/p_0_in[11]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[11]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.149    -0.439    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.107    -0.332    dac/tmp_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.226ns (69.310%)  route 0.100ns (30.690%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.460 r  dac/tmp_reg_reg[13]/Q
                         net (fo=2, routed)           0.100    -0.360    dac/tmp_reg[13]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.098    -0.262 r  dac/tmp_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    dac/p_0_in[14]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[14]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.149    -0.439    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092    -0.347    dac/tmp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 dac/tmp_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.593    -0.588    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  dac/tmp_reg_reg[10]/Q
                         net (fo=2, routed)           0.156    -0.291    dac/tmp_reg[10]
    SLICE_X1Y11          LUT4 (Prop_lut4_I3_O)        0.045    -0.246 r  dac/tmp_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    dac/p_0_in[10]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[10]/C
                         clock pessimism              0.237    -0.588    
                         clock uncertainty            0.149    -0.439    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.091    -0.348    dac/tmp_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.902%)  route 0.187ns (50.098%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.187    -0.262    dac/counter_reg[4]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.045    -0.217 r  dac/tmp_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    dac/p_0_in[9]
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X1Y11          FDRE                                         r  dac/tmp_reg_reg[9]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092    -0.331    dac/tmp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dac/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[1]/Q
                         net (fo=8, routed)           0.192    -0.257    dac/counter_reg[1]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.042    -0.215 r  dac/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    dac/p_0_in__0[2]
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.862    -0.828    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[2]/C
                         clock pessimism              0.238    -0.589    
                         clock uncertainty            0.149    -0.440    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.107    -0.333    dac/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dac/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            dac/tmp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_10M_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10M_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10M_clk_wiz_0_1 rise@0.000ns - clk_10M_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.082%)  route 0.193ns (50.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10M_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.592    -0.589    dac/sclk
    SLICE_X1Y12          FDRE                                         r  dac/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  dac/counter_reg[4]/Q
                         net (fo=20, routed)          0.193    -0.255    dac/counter_reg[4]
    SLICE_X0Y11          LUT5 (Prop_lut5_I1_O)        0.045    -0.210 r  dac/tmp_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    dac/p_0_in[1]
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10M_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    instance_name/inst/clk_10M_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  instance_name/inst/clkout1_buf/O
                         net (fo=24, routed)          0.864    -0.826    dac/sclk
    SLICE_X0Y11          FDRE                                         r  dac/tmp_reg_reg[1]/C
                         clock pessimism              0.253    -0.572    
                         clock uncertainty            0.149    -0.423    
    SLICE_X0Y11          FDRE (Hold_fdre_C_D)         0.092    -0.331    dac/tmp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.120    





