# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../alu_4bit/alu_4bit.v.srcs/sources_1/new/alu_4bit.v" \
"../../../../../instruction_regsiter_4bit/instruction_regsiter_4bit.srcs/sources_1/new/inst_reg.v" \
"../../../../integration.srcs/sources_1/new/top.v" \
"../../../../integration.srcs/sources_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
