// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
// Date        : Tue Aug 24 09:27:29 2021
// Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
// Command     : write_verilog -force -mode funcsim -rename_top rom_lut_calo_inv_dr_sq_4 -prefix
//               rom_lut_calo_inv_dr_sq_4_ rom_lut_calo_inv_dr_sq_4_sim_netlist.v
// Design      : rom_lut_calo_inv_dr_sq_4
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1927-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "rom_lut_calo_inv_dr_sq_4,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module rom_lut_calo_inv_dr_sq_4
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [10:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [10:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [10:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [10:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.483999 mW" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rom_lut_calo_inv_dr_sq_4.mem" *) 
  (* C_INIT_FILE_NAME = "rom_lut_calo_inv_dr_sq_4.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "11" *) 
  (* C_READ_WIDTH_B = "11" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "11" *) 
  (* C_WRITE_WIDTH_B = "11" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  rom_lut_calo_inv_dr_sq_4_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[10:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[10:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

module rom_lut_calo_inv_dr_sq_4_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [10:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [10:0]douta;

  rom_lut_calo_inv_dr_sq_4_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:0]));
  rom_lut_calo_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[10:4]));
endmodule

module rom_lut_calo_inv_dr_sq_4_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;

  rom_lut_calo_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rom_lut_calo_inv_dr_sq_4_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [6:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [6:0]douta;

  rom_lut_calo_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module rom_lut_calo_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'hD159D159C037BE158BE258BE0369BE03579CE023579ACDE012345667889999AA),
    .INIT_01(256'h159D158C037AE148BE147AD0358BD02579BDF13578ACDE012345678899AAABBB),
    .INIT_02(256'h59D158C037AE147BE147AD0358BD02479BDF13579ACDF0134567889AABBCCCCC),
    .INIT_03(256'hAD159C037AE148BE147AD0358BD02579BD023579BCEF123467899ABBCCDDDEEE),
    .INIT_04(256'hE259D047BE158BE147AD0368BE0257ACE024689BDE01345689AABCDDEEFFF000),
    .INIT_05(256'h36AD148BF259CF258BE1369BE1358ACF13578ACEF1245689ABCDDEFF00111222),
    .INIT_06(256'h7BE259C0369D0369CF147ACF1469BDF14689BDF0235689ABCDEF011223334444),
    .INIT_07(256'hC037AD147AE147AD0258BD0257ACE03579BCE0235689ACDEF012234455666666),
    .INIT_08(256'h158BF259CF258BE1469CE1468BDF2468ACE0135689BCDE012344566788899999),
    .INIT_09(256'h6AD047AD047ACF258BD0258ACF1357ACDF13568ABCEF02345677899AABBCCCCC),
    .INIT_0A(256'hCF269CF258BE147ACF2479CE03579BDF13578ABDE012456789ABBCDDEEEFFFFF),
    .INIT_0B(256'h148BE147AD0369BE1369BD02479BDF13579ACEF12356789ABCDEFF0011222222),
    .INIT_0C(256'h7AD0369CF258BD0358BD02479BDF13579BDE0134678ABCDEF011233445556666),
    .INIT_0D(256'hC0369CF257AD0358ADF2479BDF2468ABDF124578ABCEF012344567788899999A),
    .INIT_0E(256'h258BE147AD0258ADF2479BE02468ACE023578ABDEF0234567889AABBCCDDDDDD),
    .INIT_0F(256'h8BE147AD0258AD02579CE03579BDF134689BDEF12356789ABCCDEEFF00111111),
    .INIT_10(256'hE147AD0258BD0257ACF1358ACE024679BCE01345789ABCDEF011233444555556),
    .INIT_11(256'h57AD0368BE0358ADF2468BDF13579ACE0134679ABDEF0123445667888999AAAA),
    .INIT_12(256'hBE1369CE1469BE03579CE02468ACE0135689BCEF0124566789AABCCDDDEEEEEE),
    .INIT_13(256'h147ACF247ACF1468BDF1368ACEF13578ABDE012456789ABCDEEF001122233333),
    .INIT_14(256'h8BD0358BD0257ACE03579BDF13578ACDF1245689ABCDEF012334556677778888),
    .INIT_15(256'hF1479CF1469BD02469BDF13579BCE0135689ACDEF02345567889AABBCCCCDDDD),
    .INIT_16(256'h58BD0358ACF1468ADF13579BDE024579ACDE012456789ABCCDEEFF0011122222),
    .INIT_17(256'hCF2479CE1358ACE13579BDF13468ABDE01345789ABCDEF012234455666777777),
    .INIT_18(256'h369BE0357ACE13579BDF13579ACE0134679ABCEF012345667899AABBCCCCCDDD),
    .INIT_19(256'hBD02579CE03579CE02468ABDF124679ACDE012356789ABBCDEEFF00111222222),
    .INIT_1A(256'h2479CE0357ACE02468ACE024579ACDF02356789BCDEF00123345566777788888),
    .INIT_1B(256'h9CE1358ACE13579BDF13578ACDF1245789BCDE012345667899ABBCCCDDDEEEEE),
    .INIT_1C(256'h1358ADF1358ACE02468ABDF124679ACDE012456789ABCDDEFF01122233344444),
    .INIT_1D(256'h8BDF2468BDF13579BDF124679BCEF1245689ABCDEF01234456677889999AAAAA),
    .INIT_1E(256'h02579BE02468ACE024689BDE0235689ACDEF1234567889ABBCDDEEFFF0000000),
    .INIT_1F(256'h8ACF13579BE024579BDF024579ACDE012456789ABCDEF0112334455566667777),
    .INIT_20(256'h02469BDF13579BDF124689BCE01345789BCDEF012345667899AABBCCCCDDDDDD),
    .INIT_21(256'h8ACE02579BDF12468ACDF124578ABCEF023456789ABCCDEFF001122333344444),
    .INIT_22(256'h02468ACE02468ACE013568ABDE01245679ABCDEF0123345567788999AAAAABBB),
    .INIT_23(256'h8ACE02468ACE024579BCEF134578ABCDF0123456789AABCCDEEFF00011111222),
    .INIT_24(256'h02468ACE02468ABDF124579ACDE012456789ABCDEF0122344556677788888999),
    .INIT_25(256'h8BDF13578ACE023578ACDF0235679ABCEF01234566789AABBCCDDEEFFFFF0000),
    .INIT_26(256'h13579BDF13468ABDF0245789BCEF023456789ABCDEFF01223344555666777777),
    .INIT_27(256'h9BDF13579BDE023578ABDE01345789ACDEF012345567889AABBCCDDDDEEEEEEE),
    .INIT_28(256'h2468ACEF13578ACDF0245789BCDF012356789ABBCDEFF0112233444555566666),
    .INIT_29(256'hBDF12468ACDF124679ACDF01345789ABCDFF0123456678899AABBCCCDDDDDDDD),
    .INIT_2A(256'h4579BDF124679BCEF134578ABCDF0123456789ABCDDEFF011223334445555555),
    .INIT_2B(256'hCE024679BDE0235689BCEF12346789ABCEFF0123455677889AAABBCCCCDDDDDD),
    .INIT_2C(256'h579BDE024579ACDF0235689ABDEF0134567899ABCDDEFF001222333444455555),
    .INIT_2D(256'hE024679BCE0135689BCDF01345689ABCDEF01223455677899AAABBBCCCCDDDDD),
    .INIT_2E(256'h89BDF024579ACDF0235679ABCEF0123456789ABCCDEEF0011223334444555555),
    .INIT_2F(256'h134689BDE0235689BCDF01345679ABCDEF01123455677889AAABBCCCCDDDDDDD),
    .INIT_30(256'hACDF134679BCEF1235679ABDEF0123456789ABCCDEEF00112233444455555555),
    .INIT_31(256'h3578ACDF124578ABCEF02345789ABCDEF01233456678899AABBCCCDDDDDEEEEE),
    .INIT_32(256'hDE023578ABDE01345789BCDEF123456789AABCDEEF0011223344555566666666),
    .INIT_33(256'h68ABDE0235689ACDF012456789BCDEF01123456678899ABBCCCDDDEEEEFFFFFF),
    .INIT_34(256'h0235689BCEF1245689ACDEF0134567899ABCDEEF001223344555666777778888),
    .INIT_35(256'h9BDE0134679ACDE012456789BCDEF0122345677899ABBCCDDEEEFFFF00000000),
    .INIT_36(256'h35689BDEF1245689ACDEF023456789ABCCDEF001223445566677888899999999),
    .INIT_37(256'hDF0235689ACDF01345679ABCDEF012345667899ABBCDDEEFFF00011122222222),
    .INIT_38(256'h78ABDE01345789BCDE0123456789ABCDEF001233445667788999AAAABBBBBBBB),
    .INIT_39(256'h124578ABCEF12346789ACDEF01234566789AABCCDEEFF0011222333344444444),
    .INIT_3A(256'hBCEF1245689ACDEF123456789ABCDEF011234456678899AABBBCCCCDDDDDDDEE),
    .INIT_3B(256'h5689BCDF02345789ABDEF01234567889ABCCDEFF001223334455556666677777),
    .INIT_3C(256'hF0235679ABDEF02345679ABCDEFF0123445677899AABBCCDDEEEFFFF00000000),
    .INIT_3D(256'h9BCDF02345789ACDEF0123456789ABCDDEF0012233445566777888999999AAAA),
    .INIT_3E(256'h35689ACDE012346789ABCDEF012345567899ABBCCDEEFFF00111222233333333),
    .INIT_3F(256'hEF0235678ABCDE0123456789ABCDEEF0122344566778899AAABBBBCCCCCDDDDD),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:4],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rom_lut_calo_inv_dr_sq_4_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [6:0]douta;
  input clka;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [6:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h5757575757585858585858585858585959595959595959595959595959595959),
    .INIT_01(256'h5051515151525252525353535353545454545455555555555656565656565757),
    .INIT_02(256'h5656565656575757575757575757585858585858585858585858585858585858),
    .INIT_03(256'h5050505051515151525252525253535353535454545454555555555555565656),
    .INIT_04(256'h5555555556565656565656565657575757575757575757575757575757575757),
    .INIT_05(256'h4F4F4F5050505051515151515252525252535353535354545454545455555555),
    .INIT_06(256'h5454555555555555555555555656565656565656565656565656565656565656),
    .INIT_07(256'h4E4E4F4F4F4F5050505050515151515152525252525353535353535454545454),
    .INIT_08(256'h5354545454545454545455555555555555555555555555555555555555565656),
    .INIT_09(256'h4D4E4E4E4E4F4F4F4F4F50505050505151515151525252525252535353535353),
    .INIT_0A(256'h5353535353535353535454545454545454545454545454545555555555555555),
    .INIT_0B(256'h4D4D4D4D4E4E4E4E4E4F4F4F4F4F505050505051515151515152525252525252),
    .INIT_0C(256'h5252525252525253535353535353535353535353545454545454545454545454),
    .INIT_0D(256'h4C4C4C4D4D4D4D4E4E4E4E4E4F4F4F4F4F4F5050505050505151515151515152),
    .INIT_0E(256'h5151515151525252525252525252525252535353535353535353535353535353),
    .INIT_0F(256'h4B4C4C4C4C4C4D4D4D4D4D4E4E4E4E4E4F4F4F4F4F4F50505050505050515151),
    .INIT_10(256'h5050505151515151515151515151525252525252525252525252525252525252),
    .INIT_11(256'h4B4B4B4B4B4C4C4C4C4C4D4D4D4D4D4E4E4E4E4E4E4F4F4F4F4F4F4F50505050),
    .INIT_12(256'h4F4F505050505050505050505151515151515151515151515151515151515151),
    .INIT_13(256'h4A4A4A4B4B4B4B4B4C4C4C4C4C4C4D4D4D4D4D4E4E4E4E4E4E4E4F4F4F4F4F4F),
    .INIT_14(256'h4F4F4F4F4F4F4F4F4F5050505050505050505050505050505050505050505050),
    .INIT_15(256'h49494A4A4A4A4A4B4B4B4B4B4C4C4C4C4C4C4D4D4D4D4D4D4E4E4E4E4E4E4E4E),
    .INIT_16(256'h4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F50505050505050505050),
    .INIT_17(256'h49494949494A4A4A4A4A4B4B4B4B4B4B4C4C4C4C4C4C4D4D4D4D4D4D4D4D4E4E),
    .INIT_18(256'h4D4D4D4D4E4E4E4E4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F),
    .INIT_19(256'h4848484949494949494A4A4A4A4A4B4B4B4B4B4B4C4C4C4C4C4C4C4C4D4D4D4D),
    .INIT_1A(256'h4C4C4D4D4D4D4D4D4D4D4D4D4D4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E),
    .INIT_1B(256'h4748484848484849494949494A4A4A4A4A4A4A4B4B4B4B4B4B4B4C4C4C4C4C4C),
    .INIT_1C(256'h4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D),
    .INIT_1D(256'h47474747474848484848494949494949494A4A4A4A4A4A4B4B4B4B4B4B4B4B4C),
    .INIT_1E(256'h4B4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D),
    .INIT_1F(256'h4646464747474747484848484848494949494949494A4A4A4A4A4A4A4A4B4B4B),
    .INIT_20(256'h4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C),
    .INIT_21(256'h45464646464647474747474748484848484848494949494949494A4A4A4A4A4A),
    .INIT_22(256'h4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B),
    .INIT_23(256'h4545454546464646464647474747474747484848484848484949494949494949),
    .INIT_24(256'h49494949494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A),
    .INIT_25(256'h4444454545454545464646464646474747474747474848484848484848494949),
    .INIT_26(256'h48484848494949494949494949494949494949494A4A4A4A4A4A4A4A4A4A4A4A),
    .INIT_27(256'h4444444444444545454545454646464646464647474747474747474848484848),
    .INIT_28(256'h4748484848484848484848484848494949494949494949494949494949494949),
    .INIT_29(256'h4343434444444444444545454545454546464646464646464747474747474747),
    .INIT_2A(256'h4747474747474747474848484848484848484848484848484848484848484848),
    .INIT_2B(256'h4243434343434344444444444445454545454545454646464646464646474747),
    .INIT_2C(256'h4646464647474747474747474747474747474747474748484848484848484848),
    .INIT_2D(256'h4242424243434343434343444444444444444545454545454545464646464646),
    .INIT_2E(256'h4646464646464646464646464646474747474747474747474747474747474747),
    .INIT_2F(256'h4141424242424242434343434343434444444444444444454545454545454545),
    .INIT_30(256'h4545454545454545464646464646464646464646464646464646464646464646),
    .INIT_31(256'h4141414141424242424242424343434343434343444444444444444445454545),
    .INIT_32(256'h4444444545454545454545454545454545454545454646464646464646464646),
    .INIT_33(256'h4040414141414141414242424242424243434343434343434344444444444444),
    .INIT_34(256'h4444444444444444444444444545454545454545454545454545454545454545),
    .INIT_35(256'h4040404040404141414141414142424242424242424343434343434343434344),
    .INIT_36(256'h4343434343434444444444444444444444444444444444444444444444444444),
    .INIT_37(256'h3F3F3F4040404040404041414141414141414242424242424242424343434343),
    .INIT_38(256'h4243434343434343434343434343434343434444444444444444444444444444),
    .INIT_39(256'h3F3F3F3F3F3F3F40404040404040414141414141414141424242424242424242),
    .INIT_3A(256'h4242424242424242424243434343434343434343434343434343434343434343),
    .INIT_3B(256'h3E3E3E3E3F3F3F3F3F3F3F404040404040404041414141414141414141424242),
    .INIT_3C(256'h4141414142424242424242424242424242424242424242424243434343434343),
    .INIT_3D(256'h3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F4040404040404040404141414141414141),
    .INIT_3E(256'h4141414141414141414141414142424242424242424242424242424242424242),
    .INIT_3F(256'h3D3D3D3D3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F404040404040404040404141),
    .INIT_40(256'h4040404040404141414141414141414141414141414141414141414141414141),
    .INIT_41(256'h3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F40404040404040),
    .INIT_42(256'h4040404040404040404040404040404040414141414141414141414141414141),
    .INIT_43(256'h3C3C3C3C3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_44(256'h3F3F3F3F3F3F3F3F404040404040404040404040404040404040404040404040),
    .INIT_45(256'h3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F),
    .INIT_46(256'h3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F4040404040404040404040),
    .INIT_47(256'h3B3B3B3B3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E),
    .INIT_48(256'h3E3E3E3E3E3E3E3E3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F),
    .INIT_49(256'h3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E),
    .INIT_4A(256'h3D3D3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3F3F3F3F),
    .INIT_4B(256'h3A3A3A3A3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D),
    .INIT_4C(256'h3D3D3D3D3D3D3D3D3D3D3D3D3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E),
    .INIT_4D(256'h3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3D3D3D3D),
    .INIT_4E(256'h3C3C3C3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D),
    .INIT_4F(256'h393939393A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C),
    .INIT_50(256'h3C3C3C3C3C3C3C3C3C3C3C3C3C3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D),
    .INIT_51(256'h39393939393939393A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3B3C3C3C3C),
    .INIT_52(256'h3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C),
    .INIT_53(256'h3838383939393939393939393A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B),
    .INIT_54(256'h3B3B3B3B3B3B3B3B3B3B3B3B3B3B3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C),
    .INIT_55(256'h38383838383838393939393939393939393A3A3A3A3A3A3A3A3A3A3A3B3B3B3B),
    .INIT_56(256'h3A3A3A3A3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B),
    .INIT_57(256'h373738383838383838383839393939393939393939393A3A3A3A3A3A3A3A3A3A),
    .INIT_58(256'h3A3A3A3A3A3A3A3A3A3A3A3A3A3A3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B),
    .INIT_59(256'h373737373737383838383838383838383939393939393939393939393A3A3A3A),
    .INIT_5A(256'h3939393A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A),
    .INIT_5B(256'h3637373737373737373738383838383838383838383939393939393939393939),
    .INIT_5C(256'h393939393939393939393939393A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A),
    .INIT_5D(256'h3636363636373737373737373737373838383838383838383838383939393939),
    .INIT_5E(256'h3838393939393939393939393939393939393939393939393939393939393939),
    .INIT_5F(256'h3636363636363636363737373737373737373737383838383838383838383838),
    .INIT_60(256'h3838383838383838383838383939393939393939393939393939393939393939),
    .INIT_61(256'h3535353536363636363636363636373737373737373737373737383838383838),
    .INIT_62(256'h3738383838383838383838383838383838383838383838383838383838383838),
    .INIT_63(256'h3535353535353535363636363636363636363637373737373737373737373737),
    .INIT_64(256'h3737373737373737373738383838383838383838383838383838383838383838),
    .INIT_65(256'h3434353535353535353535353636363636363636363636363637373737373737),
    .INIT_66(256'h3737373737373737373737373737373737373737373737373737373737373737),
    .INIT_67(256'h3434343434343535353535353535353535363636363636363636363636363637),
    .INIT_68(256'h3636363636363636373737373737373737373737373737373737373737373737),
    .INIT_69(256'h3434343434343434343434353535353535353535353535363636363636363636),
    .INIT_6A(256'h3636363636363636363636363636363636363636363636363737373737373737),
    .INIT_6B(256'h3333333334343434343434343434343535353535353535353535353535363636),
    .INIT_6C(256'h3535353535363636363636363636363636363636363636363636363636363636),
    .INIT_6D(256'h3333333333333333333434343434343434343434343535353535353535353535),
    .INIT_6E(256'h3535353535353535353535353535353535353636363636363636363636363636),
    .INIT_6F(256'h3232333333333333333333333334343434343434343434343434343535353535),
    .INIT_70(256'h3434353535353535353535353535353535353535353535353535353535353535),
    .INIT_71(256'h3232323232323333333333333333333333333434343434343434343434343434),
    .INIT_72(256'h3434343434343434343434343435353535353535353535353535353535353535),
    .INIT_73(256'h3232323232323232323232333333333333333333333333333434343434343434),
    .INIT_74(256'h3434343434343434343434343434343434343434343434343434343434343434),
    .INIT_75(256'h3131313132323232323232323232323233333333333333333333333333333334),
    .INIT_76(256'h3333333333333333343434343434343434343434343434343434343434343434),
    .INIT_77(256'h3131313131313131323232323232323232323232323333333333333333333333),
    .INIT_78(256'h3333333333333333333333333333333333333333333333333434343434343434),
    .INIT_79(256'h3031313131313131313131313132323232323232323232323232323233333333),
    .INIT_7A(256'h3232323333333333333333333333333333333333333333333333333333333333),
    .INIT_7B(256'h3030303030313131313131313131313131313232323232323232323232323232),
    .INIT_7C(256'h3232323232323232323232323232323333333333333333333333333333333333),
    .INIT_7D(256'h3030303030303030303131313131313131313131313131313232323232323232),
    .INIT_7E(256'h3232323232323232323232323232323232323232323232323232323232323232),
    .INIT_7F(256'h2F2F303030303030303030303030313131313131313131313131313131313132),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28 ,douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module rom_lut_calo_inv_dr_sq_4_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [10:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [10:0]douta;

  rom_lut_calo_inv_dr_sq_4_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.483999 mW" *) 
(* C_FAMILY = "virtex7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rom_lut_calo_inv_dr_sq_4.mem" *) 
(* C_INIT_FILE_NAME = "rom_lut_calo_inv_dr_sq_4.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "11" *) (* C_READ_WIDTH_B = "11" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "11" *) (* C_WRITE_WIDTH_B = "11" *) (* C_XDEVICEFAMILY = "virtex7" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module rom_lut_calo_inv_dr_sq_4_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [10:0]dina;
  output [10:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [10:0]dinb;
  output [10:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [10:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [10:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [10:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  rom_lut_calo_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

module rom_lut_calo_inv_dr_sq_4_blk_mem_gen_v8_4_4_synth
   (douta,
    clka,
    addra);
  output [10:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [10:0]douta;

  rom_lut_calo_inv_dr_sq_4_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
