<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 971.541 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;src/LeNet5.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;src/conv.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;src/linear.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;src/pool.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;src/softmax.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 15.73 seconds; current allocated memory: 193.784 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::ap_int_base&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;16, false, 32, true&gt;(ap_int_base&lt;16, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;48&gt;::ap_int&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;16, false, 32, true&gt;(ap_int_base&lt;16, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;16, false, 32, true&gt;(ap_int_base&lt;16, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:483)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;32, true&gt;::mult operator*&lt;16, false, 32, true&gt;(ap_int_base&lt;16, false&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:481)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;80, true&gt;::ap_int_base&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;48, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;48, true, 32, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;80&gt;::ap_int&lt;80, true&gt;(ap_int_base&lt;80, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;48, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;48, true, 32, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:551)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;80, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;48, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;48, true, 32, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1345:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;48, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, int)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:483)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::RType&lt;32, true&gt;::mult operator*&lt;48, true, 32, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;48, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, int)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:481)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::ap_int_base&lt;80, true&gt;(ap_int_base&lt;80, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;81&gt;::ap_int&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::ap_int_base&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;82, true&gt;::ap_int_base&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;81, true&gt;::RType&lt;32, true&gt;::plus operator+&lt;81, true, 32, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;82&gt;::ap_int&lt;82, true&gt;(ap_int_base&lt;82, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;81, true&gt;::RType&lt;32, true&gt;::plus operator+&lt;81, true, 32, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;82, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;81, true&gt;::RType&lt;32, true&gt;::plus operator+&lt;81, true, 32, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;81, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, int)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1006)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::RType&lt;32, true&gt;::plus operator+&lt;81, true, 32, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;81, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, int)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:1004)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;conv_layer0(float*, float*, float*, float*)&apos; (src/conv.cpp:40:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;82, true&gt;::operator long long() const&apos; into &apos;conv_layer0(float*, float*, float*, float*)&apos; (src/conv.cpp:44:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, int)&apos; into &apos;conv_layer0(float*, float*, float*, float*)&apos; (src/conv.cpp:44:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;conv_layer0(float*, float*, float*, float*)&apos; (src/conv.cpp:44:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;conv_layer0(float*, float*, float*, float*)&apos; (src/conv.cpp:44:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, int)&apos; into &apos;conv_layer0(float*, float*, float*, float*)&apos; (src/conv.cpp:44:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;conv_layer0(float*, float*, float*, float*)&apos; (src/conv.cpp:44:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;conv_layer0(float*, float*, float*, float*)&apos; (src/conv.cpp:41:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;33, true&gt;::ap_int_base&lt;32, true&gt;(ap_int_base&lt;32, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;32, true&gt;::RType&lt;16, false&gt;::plus operator+&lt;32, true, 16, false&gt;(ap_int_base&lt;32, true&gt; const&amp;, ap_int_base&lt;16, false&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:339)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int&lt;33&gt;::ap_int&lt;33, true&gt;(ap_int_base&lt;33, true&gt; const&amp;)&apos; into &apos;ap_int_base&lt;32, true&gt;::RType&lt;16, false&gt;::plus operator+&lt;32, true, 16, false&gt;(ap_int_base&lt;32, true&gt; const&amp;, ap_int_base&lt;16, false&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:551)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;33, true&gt;::ap_int_base&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;32, true&gt;::RType&lt;16, false&gt;::plus operator+&lt;32, true, 16, false&gt;(ap_int_base&lt;32, true&gt; const&amp;, ap_int_base&lt;16, false&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1346:427)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::ap_int_base(int)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;16, false&gt;(int, ap_int_base&lt;16, false&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:739)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;32, true&gt;::RType&lt;16, false&gt;::plus operator+&lt;32, true, 16, false&gt;(ap_int_base&lt;32, true&gt; const&amp;, ap_int_base&lt;16, false&gt; const&amp;)&apos; into &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;16, false&gt;(int, ap_int_base&lt;16, false&gt; const&amp;)&apos; (E:/Downloadcache/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_int_base.h:1461:777)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:34:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;33, true&gt;::operator long long() const&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:39:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;16, false&gt;(int, ap_int_base&lt;16, false&gt; const&amp;)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:39:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:38:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;82, true&gt;::operator long long() const&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:81)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:75)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:77)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:71)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;82, true&gt;::operator long long() const&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:45)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:36:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;pool_layer0(float*, float*)&apos; (src/pool.cpp:35:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;conv_layer1(float*, float*, float*, float*)&apos; (src/conv.cpp:76:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;82, true&gt;::operator long long() const&apos; into &apos;conv_layer1(float*, float*, float*, float*)&apos; (src/conv.cpp:80:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, int)&apos; into &apos;conv_layer1(float*, float*, float*, float*)&apos; (src/conv.cpp:80:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;conv_layer1(float*, float*, float*, float*)&apos; (src/conv.cpp:80:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;conv_layer1(float*, float*, float*, float*)&apos; (src/conv.cpp:80:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, int)&apos; into &apos;conv_layer1(float*, float*, float*, float*)&apos; (src/conv.cpp:80:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;conv_layer1(float*, float*, float*, float*)&apos; (src/conv.cpp:80:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;conv_layer1(float*, float*, float*, float*)&apos; (src/conv.cpp:77:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:56:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;33, true&gt;::operator long long() const&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:61:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;16, false&gt;(int, ap_int_base&lt;16, false&gt; const&amp;)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:61:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:60:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;82, true&gt;::operator long long() const&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:66)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:79)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:73)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:75)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:69)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;82, true&gt;::operator long long() const&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;81, true&gt;::RType&lt;($_0)32, true&gt;::plus operator+&lt;81, true&gt;(ap_int_base&lt;81, true&gt; const&amp;, int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;80, true&gt;::RType&lt;48, true&gt;::plus operator+&lt;80, true, 48, true&gt;(ap_int_base&lt;80, true&gt; const&amp;, ap_int_base&lt;48, true&gt; const&amp;)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:38)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;48, true&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;48, true&gt;(ap_int_base&lt;48, true&gt; const&amp;, int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_int_base&lt;16, false&gt;::RType&lt;($_0)32, true&gt;::mult operator*&lt;16, false&gt;(ap_int_base&lt;16, false&gt; const&amp;, int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:58:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ap_uint&lt;16&gt;::ap_uint(int)&apos; into &apos;pool_layer1(float*, float*)&apos; (src/pool.cpp:57:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;conv_layer0(float*, float*, float*, float*)&apos; into &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;pool_layer0(float*, float*)&apos; into &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;conv_layer1(float*, float*, float*, float*)&apos; into &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;pool_layer1(float*, float*)&apos; into &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;linear_fc0(float*, float*, float*, float*)&apos; into &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;linear_fc1(float*, float*, float*, float*)&apos; into &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;fmax(float*, int*)&apos; into &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-205]" key="HLS 214-205" tag="" content="The INTERFACE pragma must have a max_widen_bitwidth setting that is both a power of 2 and in the range [0, 1024]. The current value of &apos;0&apos; will be ignored, in &apos;lenet5(float*, float*, float*, float*, float*, float*, float*, float*, float*, float*, int*)&apos; (src/LeNet5.cpp:14:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 10 and bit width 32 in loop &apos;VITIS_LOOP_51_1&apos;(src/linear.cpp:51:19) has been inferred on port &apos;gmem&apos; (src/linear.cpp:51:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 9 and bit width 32 in loop &apos;VITIS_LOOP_11_1&apos;(src/softmax.cpp:11:19) has been inferred on port &apos;gmem&apos; (src/softmax.cpp:11:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.854 seconds; current allocated memory: 196.211 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 196.212 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 11.674 seconds; current allocated memory: 204.563 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 11.79 seconds; current allocated memory: 209.346 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_34_3&apos; (src/conv.cpp:29) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_27_3&apos; (src/pool.cpp:29) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_78_6&apos; in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_49_3&apos; (src/pool.cpp:51) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_27_4&apos; (src/linear.cpp:19) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_54_2&apos; (src/linear.cpp:49) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_11_1&apos; (src/softmax.cpp:8) in function &apos;lenet5&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_34_3&apos; (src/conv.cpp:29) in function &apos;lenet5&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_27_3&apos; (src/pool.cpp:29) in function &apos;lenet5&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_49_3&apos; (src/pool.cpp:51) in function &apos;lenet5&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_37_4&apos; (src/conv.cpp:29) in function &apos;lenet5&apos; completely with a factor of 5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_38_5&apos; (src/conv.cpp:29) in function &apos;lenet5&apos; completely with a factor of 5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_30_4&apos; (src/pool.cpp:29) in function &apos;lenet5&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_31_5&apos; in function &apos;lenet5&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_52_4&apos; (src/pool.cpp:51) in function &apos;lenet5&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_53_5&apos; in function &apos;lenet5&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;lenet5&apos; (src/LeNet5.cpp:3)...7 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 12.145 seconds; current allocated memory: 237.769 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_33_2&apos; (src/conv.cpp:33:28) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_32_1&apos; (src/conv.cpp:32:27) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_26_2&apos; (src/pool.cpp:26:28) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_25_1&apos; (src/pool.cpp:25:27) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_74_5&apos; in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_73_4&apos; (src/conv.cpp:65:12) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_70_3&apos; (src/conv.cpp:65:12) in function &apos;lenet5&apos; the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_69_2&apos; (src/conv.cpp:69:28) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_68_1&apos; (src/conv.cpp:68:27) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_48_2&apos; (src/pool.cpp:48:28) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_47_1&apos; (src/pool.cpp:47:27) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_25_3&apos; (src/linear.cpp:19:12) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_24_2&apos; (src/linear.cpp:19:12) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_21_1&apos; (src/linear.cpp:19:12) in function &apos;lenet5&apos; the outer loop is not a perfect loop because there is nontrivial logic in the loop latch." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_51_1&apos; (src/linear.cpp:49:12) in function &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;feature_out_conv0&apos; (src/conv.cpp:54:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;feature_out_pool0&apos; (src/pool.cpp:39:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;feature_out_conv1&apos; (src/conv.cpp:90:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;feature_out_pool1&apos; (src/pool.cpp:61:42)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;feature_out_fc0&apos; (src/linear.cpp:39:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 8.839 seconds; current allocated memory: 242.286 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;lenet5&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;lenet5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;feature_out_conv1&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring 1WnR RAM type for array &apos;feature_out_conv0&apos;. Use bind_storage pragma to overwrite if needed." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="Unable to schedule bus request on port &apos;gmem&apos; (src/conv.cpp:32) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 51, Depth = 172, loop &apos;VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_1_VITIS_LOOP_26_2_VITIS_LOOP_27_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 11, loop &apos;VITIS_LOOP_25_1_VITIS_LOOP_26_2_VITIS_LOOP_27_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_73_4_VITIS_LOOP_74_5_VITIS_LOOP_78_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop &apos;VITIS_LOOP_73_4_VITIS_LOOP_74_5_VITIS_LOOP_78_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_47_1_VITIS_LOOP_48_2_VITIS_LOOP_49_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop &apos;VITIS_LOOP_47_1_VITIS_LOOP_48_2_VITIS_LOOP_49_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_27_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 18, loop &apos;VITIS_LOOP_24_2_VITIS_LOOP_25_3_VITIS_LOOP_27_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_51_1_VITIS_LOOP_54_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5&apos; (loop &apos;VITIS_LOOP_51_1_VITIS_LOOP_54_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;fadd&apos; operation (&apos;sum&apos;, src/linear.cpp:57) and &apos;select&apos; operation (&apos;select_ln51_1&apos;, src/linear.cpp:51)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5&apos; (loop &apos;VITIS_LOOP_51_1_VITIS_LOOP_54_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;fadd&apos; operation (&apos;sum&apos;, src/linear.cpp:57) and &apos;select&apos; operation (&apos;select_ln51_1&apos;, src/linear.cpp:51)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5&apos; (loop &apos;VITIS_LOOP_51_1_VITIS_LOOP_54_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;fadd&apos; operation (&apos;sum&apos;, src/linear.cpp:57) and &apos;select&apos; operation (&apos;select_ln51_1&apos;, src/linear.cpp:51)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;lenet5&apos; (loop &apos;VITIS_LOOP_51_1_VITIS_LOOP_54_2&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between &apos;fadd&apos; operation (&apos;sum&apos;, src/linear.cpp:57) and &apos;select&apos; operation (&apos;select_ln51_1&apos;, src/linear.cpp:51)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_39" tag="" content="Discarding stage scheduling solution." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 5, Depth = 26, loop &apos;VITIS_LOOP_51_1_VITIS_LOOP_54_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_11_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_11_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (9.901ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;lenet5&apos; consists of the following:	&apos;fcmp&apos; operation (&apos;tmp_42&apos;, src/softmax.cpp:13) [1433]  (4.2 ns)
	&apos;and&apos; operation (&apos;and_ln13_1&apos;, src/softmax.cpp:13) [1434]  (0.8 ns)
	&apos;select&apos; operation (&apos;max&apos;, src/softmax.cpp:13) [1435]  (0.705 ns)
	&apos;phi&apos; operation (&apos;max&apos;) with incoming values : (&apos;max&apos;, src/softmax.cpp:8) (&apos;max&apos;, src/softmax.cpp:13) [1411]  (0 ns)
	&apos;fcmp&apos; operation (&apos;tmp_42&apos;, src/softmax.cpp:13) [1433]  (4.2 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.831 seconds; current allocated memory: 246.641 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.637 seconds; current allocated memory: 253.054 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;lenet5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/w_conv0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/b_conv0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/w_conv1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/b_conv1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/w_fc0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/b_fc0&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/w_fc1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/b_fc1&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/feature_in&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/feature_out&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;lenet5/result&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;lenet5&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;w_conv0&apos;, &apos;b_conv0&apos;, &apos;w_conv1&apos;, &apos;b_conv1&apos;, &apos;w_fc0&apos;, &apos;b_fc0&apos;, &apos;w_fc1&apos;, &apos;b_fc1&apos;, &apos;feature_in&apos;, &apos;feature_out&apos;, &apos;result&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;lenet5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.77 seconds; current allocated memory: 264.367 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_feature_out_conv0_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_feature_out_pool0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_feature_out_conv1_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_feature_out_pool1_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;lenet5_feature_out_fc0_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 5.669 seconds; current allocated memory: 290.356 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for lenet5." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for lenet5." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 101.00 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 25 seconds. CPU system time: 1 seconds. Elapsed time: 75.316 seconds; current allocated memory: 291.027 MB." resolution=""/>
</Messages>
