#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Feb 23 09:23:28 2019
# Process ID: 220
# Log file: D:/ARCHIVE/CPU/vivado.log
# Journal file: D:/ARCHIVE/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ARCHIVE/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/VIVADO/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 759.906 ; gain = 201.156
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Alu.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Alu.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Button_Signal.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Button_Signal.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/CPU.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/CPU.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Controller.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Controller.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Datapath.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Datapath.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Divider.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Divider.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/DividerShow.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/DividerShow.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/FindData.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/FindData.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Data.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Data.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Mem_Ins.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Number2Seg.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Number2Seg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Reg_File.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/Reg_File.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/View.v" into library work [D:/ARCHIVE/CPU/CPU.srcs/sources_1/new/View.v:1]
[Sat Feb 23 09:39:06 2019] Launched synth_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/synth_1/runme.log
launch_runs impl_1
[Sat Feb 23 09:41:32 2019] Launched impl_1...
Run output will be captured here: D:/ARCHIVE/CPU/CPU.runs/impl_1/runme.log
