Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Sep 16 14:18:46 2023
| Host         : K9-432-02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file PS_system_wrapper_methodology_drc_routed.rpt -rpx PS_system_wrapper_methodology_drc_routed.rpx
| Design       : PS_system_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 9
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 9          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_sw_tri_io[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk_fpga_0 
Related violations: <none>


