
IO_28nm_4x4_single_ring_digital: |
Task: Generate IO ring schematic and layout design for Cadence Virtuoso.

  Design requirements:
  4 pads per side. Single ring layout. Order: counterclockwise through left side, bottom side, right side, top side.


  ======================================================================
  SIGNAL CONFIGURATION
  ======================================================================
  Signal names: RSTN SCK SDI SDO D8 D7 D6 D5 D4 D3 D2 D1 IOVDDH IOVSS IOVDDL VSS



  ======================================================================
  VOLTAGE DOMAIN CONFIGURATION
  ======================================================================
  Voltage domain requirements:
  - digital IO signals need to connect to digital domain voltage domain (IOVDDH/IOVSS/IOVDDL/VSS)


  ======================================================================
  DESIGN CONFIGURATION
  ======================================================================
  Configuration:
  - Technology: 28nm process node
  - Library: LLM_Layout_Design
  - Cell name: IO_RING_4x4_single_ring_digital
  - View: schematic and layout