INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:30:02 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.102ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Destination:            addf0/operator/fracAdder/X_c4_reg[15]_srl4_srlopt/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.310ns period=4.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.620ns  (clk rise@4.620ns - clk rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 1.386ns (31.312%)  route 3.040ns (68.688%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.103 - 4.620 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1255, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X14Y137        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y137        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=52, routed)          0.314     1.076    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ldq_alloc_0_q
    SLICE_X13Y137        LUT3 (Prop_lut3_I0_O)        0.043     1.119 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4/O
                         net (fo=1, routed)           0.000     1.119    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_i_4_n_0
    SLICE_X13Y137        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.370 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry/CO[3]
                         net (fo=1, routed)           0.000     1.370    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     1.477 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0/O[2]
                         net (fo=35, routed)          0.445     1.923    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/TEMP_1_double_out_01_carry__0_n_5
    SLICE_X17Y139        LUT4 (Prop_lut4_I3_O)        0.118     2.041 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry_i_18/O
                         net (fo=1, routed)           0.224     2.265    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry_i_18_n_0
    SLICE_X17Y139        LUT6 (Prop_lut6_I1_O)        0.043     2.308 f  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/data_tehb/ltOp_carry_i_9/O
                         net (fo=7, routed)           0.641     2.949    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/load2_dataOut[5]
    SLICE_X14Y141        LUT6 (Prop_lut6_I0_O)        0.043     2.992 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_11/O
                         net (fo=1, routed)           0.332     3.324    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_11_n_0
    SLICE_X13Y142        LUT6 (Prop_lut6_I5_O)        0.043     3.367 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/sXsYExnXY_c1[2]_i_3/O
                         net (fo=4, routed)           0.319     3.687    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/addf0/ieee2nfloat_0/eqOp__21
    SLICE_X14Y142        LUT6 (Prop_lut6_I2_O)        0.043     3.730 r  lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/ltOp_carry__2_i_1/O
                         net (fo=1, routed)           0.098     3.828    addf0/operator/ltOp_carry__3_0[3]
    SLICE_X15Y142        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.012 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.012    addf0/operator/ltOp_carry__2_n_0
    SLICE_X15Y143        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.139 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.391     4.530    mem_controller2/read_arbiter/data/CO[0]
    SLICE_X19Y143        LUT3 (Prop_lut3_I2_O)        0.130     4.660 r  mem_controller2/read_arbiter/data/X_c4_reg[15]_srl4_i_1/O
                         net (fo=1, routed)           0.275     4.934    addf0/operator/fracAdder/X_c5_reg[15]_0
    SLICE_X19Y142        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[15]_srl4_srlopt/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.620     4.620 r  
                                                      0.000     4.620 r  clk (IN)
                         net (fo=1255, unset)         0.483     5.103    addf0/operator/fracAdder/clk
    SLICE_X19Y142        FDRE                                         r  addf0/operator/fracAdder/X_c4_reg[15]_srl4_srlopt/C
                         clock pessimism              0.000     5.103    
                         clock uncertainty           -0.035     5.067    
    SLICE_X19Y142        FDRE (Setup_fdre_C_D)       -0.031     5.036    addf0/operator/fracAdder/X_c4_reg[15]_srl4_srlopt
  -------------------------------------------------------------------
                         required time                          5.036    
                         arrival time                          -4.934    
  -------------------------------------------------------------------
                         slack                                  0.102    




