# Lab 7: Latches and Flip-flops

<!--
![Logo](../../logolink_eng.jpg)
-->


<!--
### Learning objectives

TBD
-->

<!--
In this laboratory exercise, you will study the ...

![Nexys A7 board](Images/nexys_a7_driver.jpg)
-->


## Preparation tasks (done before the lab at home)

Write characteristic equations and complete truth tables for D, JK, T flip-flops where `Qn` represents main output value before clock edge and `Q(n+1)` represents value after the edge.

   | **D** | **Qn** | **Q(n+1)** | **Comments** |
   | :-: | :-: | :-: | :-- |
   | 0 | 0 |  |  |
   | 0 | 1 |  |  |
   | 1 |  |  |  |
   | 1 |  |  |  |

   | **J** | **K** | **Qn** | **Q(n+1)** | **Comments** |
   | :-: | :-: | :-: | :-: | :-- |
   | 0 | 0 | 0 | 0 | No change |
   | 0 | 0 | 1 | 1 | No change |
   | 0 |  |  |  |  |
   | 0 |  |  |  |  |
   | 1 |  |  |  |  |
   | 1 |  |  |  |  |
   | 1 |  |  |  |  |
   | 1 |  |  |  |  |

   | **T** | **Qn** | **Q(n+1)** | **Comments** |
   | :-: | :-: | :-: | :-- |
   | 0 | 0 |  |  |
   | 0 | 1 |  |  |
   | 1 |  |  |  |
   | 1 |  |  |  |
