

Microchip MPLAB XC8 Assembler V2.45 build 20230818022343 
                                                                                                           Sat Oct 21 15:33:17 2023


     1                           	processor	18F47Q10
     2                           	pagewidth 132
     3                           	opt	flic
     4                           	psect	udata_acs,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     5                           	psect	udata_bank0,global,class=BANK0,space=1,delta=1,lowdata,noexec
     6                           	psect	udata_bank1,global,class=BANK1,space=1,delta=1,lowdata,noexec
     7                           	psect	udata_bank2,global,class=BANK2,space=1,delta=1,lowdata,noexec
     8                           	psect	udata_bank3,global,class=BANK3,space=1,delta=1,lowdata,noexec
     9                           	psect	udata_bank4,global,class=BANK4,space=1,delta=1,lowdata,noexec
    10                           	psect	udata_bank5,global,class=BANK5,space=1,delta=1,lowdata,noexec
    11                           	psect	udata_bank6,global,class=BANK6,space=1,delta=1,lowdata,noexec
    12                           	psect	udata_bank7,global,class=BANK7,space=1,delta=1,lowdata,noexec
    13                           	psect	udata_bank8,global,class=BANK8,space=1,delta=1,lowdata,noexec
    14                           	psect	udata_bank9,global,class=BANK9,space=1,delta=1,lowdata,noexec
    15                           	psect	udata_bank10,global,class=BANK10,space=1,delta=1,lowdata,noexec
    16                           	psect	udata_bank11,global,class=BANK11,space=1,delta=1,lowdata,noexec
    17                           	psect	udata_bank12,global,class=BANK12,space=1,delta=1,lowdata,noexec
    18                           	psect	udata_bank14,global,class=BANK14,space=1,delta=1,lowdata,noexec
    19                           	psect	udata,global,class=RAM,space=1,delta=1,noexec
    20                           	psect	code,global,reloc=2,class=CODE,delta=1
    21                           	psect	data,global,reloc=2,class=CONST,delta=1,noexec
    22                           	psect	edata,global,class=EEDATA,space=3,delta=1,noexec
    23                           	psect	text0,local,reloc=2,class=CODE,delta=1
    24                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    25   000000                     
    26                           	psect	edata
    27   000000                     stk_offset	set	0
    28   000000                     auto_size	set	0
    29                           
    30                           ; stack_auto defines a symbol /name/_offset which equates to the
    31                           ; stack offset of the auto object in question
    32   000000                     
    33                           ; stack_param defines a symbol /name/_offset which equates to the
    34                           ; stack offset of the parameter object in question
    35   000000                     
    36                           ; alloc_stack adjusts the SP to allocate space for auto objects
    37                           ; it also links in to the btemp symbol so that can be used
    38   000000                     
    39                           ; restore_stack adjusts the SP to remove all auto and parameter
    40                           ; objects from the stack prior to returning from a function
    41   000000                     
    42                           	psect	text0
    43   000F66                     _config4:
    44                           	callstack 0
    45                           
    46                           ;==================
    47                           ;CONFIGURE PORTA
    48                           ;==================
    49   000F66  010F               	banksel	3970
    50   000F68  6B82               	clrf	3970,b	;
    51   000F6A  0E01               	movlw	1
    52   000F6C  010F               	banksel	3975
    53   000F6E  6F87               	movwf	3975,b	;
    54   000F70  0E60               	movlw	96
    55   000F72  010F               	banksel	3852
    56   000F74  6F0C               	movwf	3852,b	;
    57   000F76  0012               	return	
    58                           
    59                           	psect	config
    60                           
    61                           ;Config register CONFIG1L @ 0x300000
    62                           ;	unspecified, using default values
    63                           ;	External Oscillator mode Selection bits
    64                           ;	FEXTOSC = 0x7, unprogrammed default
    65                           ;	Power-up default value for COSC bits
    66                           ;	RSTOSC = 0x7, unprogrammed default
    67   300000                     	org	3145728
    68   300000  FF                 	db	255
    69                           
    70                           ;Config register CONFIG1H @ 0x300001
    71                           ;	unspecified, using default values
    72                           ;	Clock Out Enable bit
    73                           ;	CLKOUTEN = 0x1, unprogrammed default
    74                           ;	Clock Switch Enable bit
    75                           ;	CSWEN = 0x1, unprogrammed default
    76                           ;	Fail-Safe Clock Monitor Enable bit
    77                           ;	FCMEN = 0x1, unprogrammed default
    78   300001                     	org	3145729
    79   300001  FF                 	db	255
    80                           
    81                           ;Config register CONFIG2L @ 0x300002
    82                           ;	unspecified, using default values
    83                           ;	Master Clear Enable bit
    84                           ;	MCLRE = 0x1, unprogrammed default
    85                           ;	Power-up Timer Enable bit
    86                           ;	PWRTE = 0x1, unprogrammed default
    87                           ;	Low-power BOR enable bit
    88                           ;	LPBOREN = 0x1, unprogrammed default
    89                           ;	Brown-out Reset Enable bits
    90                           ;	BOREN = 0x3, unprogrammed default
    91   300002                     	org	3145730
    92   300002  FF                 	db	255
    93                           
    94                           ;Config register CONFIG2H @ 0x300003
    95                           ;	unspecified, using default values
    96                           ;	Brown Out Reset Voltage selection bits
    97                           ;	BORV = 0x3, unprogrammed default
    98                           ;	ZCD Disable bit
    99                           ;	ZCD = 0x1, unprogrammed default
   100                           ;	PPSLOCK bit One-Way Set Enable bit
   101                           ;	PPS1WAY = 0x1, unprogrammed default
   102                           ;	Stack Full/Underflow Reset Enable bit
   103                           ;	STVREN = 0x1, unprogrammed default
   104                           ;	Extended Instruction Set Enable bit
   105                           ;	XINST = 0x1, unprogrammed default
   106   300003                     	org	3145731
   107   300003  FF                 	db	255
   108                           
   109                           ;Config register CONFIG3L @ 0x300004
   110                           ;	WDT Period Select bits
   111                           ;	WDTCPS = 0x1F, unprogrammed default
   112                           ;	WDT operating mode
   113                           ;	WDTE = OFF, WDT Disabled
   114   300004                     	org	3145732
   115   300004  9F                 	db	159
   116                           
   117                           ;Config register CONFIG3H @ 0x300005
   118                           ;	unspecified, using default values
   119                           ;	WDT Window Select bits
   120                           ;	WDTCWS = 0x7, unprogrammed default
   121                           ;	WDT input clock selector
   122                           ;	WDTCCS = 0x7, unprogrammed default
   123   300005                     	org	3145733
   124   300005  FF                 	db	255
   125                           
   126                           ;Config register CONFIG4L @ 0x300006
   127                           ;	unspecified, using default values
   128                           ;	Write Protection Block 0
   129                           ;	WRT0 = 0x1, unprogrammed default
   130                           ;	Write Protection Block 1
   131                           ;	WRT1 = 0x1, unprogrammed default
   132                           ;	Write Protection Block 2
   133                           ;	WRT2 = 0x1, unprogrammed default
   134                           ;	Write Protection Block 3
   135                           ;	WRT3 = 0x1, unprogrammed default
   136                           ;	Write Protection Block 4
   137                           ;	WRT4 = 0x1, unprogrammed default
   138                           ;	Write Protection Block 5
   139                           ;	WRT5 = 0x1, unprogrammed default
   140                           ;	Write Protection Block 6
   141                           ;	WRT6 = 0x1, unprogrammed default
   142                           ;	Write Protection Block 7
   143                           ;	WRT7 = 0x1, unprogrammed default
   144   300006                     	org	3145734
   145   300006  FF                 	db	255
   146                           
   147                           ;Config register CONFIG4H @ 0x300007
   148                           ;	unspecified, using default values
   149                           ;	Configuration Register Write Protection bit
   150                           ;	WRTC = 0x1, unprogrammed default
   151                           ;	Boot Block Write Protection bit
   152                           ;	WRTB = 0x1, unprogrammed default
   153                           ;	Data EEPROM Write Protection bit
   154                           ;	WRTD = 0x1, unprogrammed default
   155                           ;	Scanner Enable bit
   156                           ;	SCANE = 0x1, unprogrammed default
   157                           ;	Low Voltage Programming Enable bit
   158                           ;	LVP = 0x1, unprogrammed default
   159   300007                     	org	3145735
   160   300007  FF                 	db	255
   161                           
   162                           ;Config register CONFIG5L @ 0x300008
   163                           ;	unspecified, using default values
   164                           ;	UserNVM Program Memory Code Protection bit
   165                           ;	CP = 0x1, unprogrammed default
   166                           ;	DataNVM Memory Code Protection bit
   167                           ;	CPD = 0x1, unprogrammed default
   168   300008                     	org	3145736
   169   300008  FF                 	db	255
   170                           
   171                           ;Config register CONFIG5H @ 0x300009
   172                           ;	unspecified, using default values
   173   300009                     	org	3145737
   174   300009  FF                 	db	255
   175                           
   176                           ;Config register CONFIG6L @ 0x30000A
   177                           ;	unspecified, using default values
   178                           ;	Table Read Protection Block 0
   179                           ;	EBTR0 = 0x1, unprogrammed default
   180                           ;	Table Read Protection Block 1
   181                           ;	EBTR1 = 0x1, unprogrammed default
   182                           ;	Table Read Protection Block 2
   183                           ;	EBTR2 = 0x1, unprogrammed default
   184                           ;	Table Read Protection Block 3
   185                           ;	EBTR3 = 0x1, unprogrammed default
   186                           ;	Table Read Protection Block 4
   187                           ;	EBTR4 = 0x1, unprogrammed default
   188                           ;	Table Read Protection Block 5
   189                           ;	EBTR5 = 0x1, unprogrammed default
   190                           ;	Table Read Protection Block 6
   191                           ;	EBTR6 = 0x1, unprogrammed default
   192                           ;	Table Read Protection Block 7
   193                           ;	EBTR7 = 0x1, unprogrammed default
   194   30000A                     	org	3145738
   195   30000A  FF                 	db	255
   196                           
   197                           ;Config register CONFIG6H @ 0x30000B
   198                           ;	unspecified, using default values
   199                           ;	Boot Block Table Read Protection bit
   200                           ;	EBTRB = 0x1, unprogrammed default
   201   30000B                     	org	3145739
   202   30000B  FF                 	db	255
   203                           tosu	equ	0xFFF
   204                           tosh	equ	0xFFE
   205                           tosl	equ	0xFFD
   206                           stkptr	equ	0xFFC
   207                           pclatu	equ	0xFFB
   208                           pclath	equ	0xFFA
   209                           pcl	equ	0xFF9
   210                           tblptru	equ	0xFF8
   211                           tblptrh	equ	0xFF7
   212                           tblptrl	equ	0xFF6
   213                           tablat	equ	0xFF5
   214                           prodh	equ	0xFF4
   215                           prodl	equ	0xFF3
   216                           indf0	equ	0xFEF
   217                           postinc0	equ	0xFEE
   218                           postdec0	equ	0xFED
   219                           preinc0	equ	0xFEC
   220                           plusw0	equ	0xFEB
   221                           fsr0h	equ	0xFEA
   222                           fsr0l	equ	0xFE9
   223                           wreg	equ	0xFE8
   224                           indf1	equ	0xFE7
   225                           postinc1	equ	0xFE6
   226                           postdec1	equ	0xFE5
   227                           preinc1	equ	0xFE4
   228                           plusw1	equ	0xFE3
   229                           fsr1h	equ	0xFE2
   230                           fsr1l	equ	0xFE1
   231                           bsr	equ	0xFE0
   232                           indf2	equ	0xFDF
   233                           postinc2	equ	0xFDE
   234                           postdec2	equ	0xFDD
   235                           preinc2	equ	0xFDC
   236                           plusw2	equ	0xFDB
   237                           fsr2h	equ	0xFDA
   238                           fsr2l	equ	0xFD9
   239                           status	equ	0xFD8


Microchip Technology PIC18 Macro Assembler V2.45 build 20230818022343 
Symbol Table                                                                                               Sat Oct 21 15:33:17 2023

                           LATA 0F82                            TRISA 0F87                           ANSELA 0F0C  
                        isa$std 0001                         _config4 0F66                        isa$xinst 0000  
