 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:29:05 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p95v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db)

Number of ports:                          199
Number of nets:                          1605
Number of cells:                         1467
Number of combinational cells:           1266
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        153
Number of references:                      31

Combinational area:               2942.733350
Buf/Inv area:                      202.044481
Noncombinational area:            1290.034986
Macro/Black Box area:                0.000000
Net Interconnect area:            1010.285138

Total cell area:                  4232.768336
Total area:                       5243.053474
1
