--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf -ucf
nexys3.ucf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 29487 paths analyzed, 339 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.006ns.
--------------------------------------------------------------------------------

Paths for end point clock_/clk_slow (SLICE_X18Y33.CE), 351 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_slow_0 (FF)
  Destination:          clock_/clk_slow (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.950ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.333 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_slow_0 to clock_/clk_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.AQ      Tcko                  0.447   clock_/counter_slow<3>
                                                       clock_/counter_slow_0
    SLICE_X24Y53.A4      net (fanout=2)        0.592   clock_/counter_slow<0>
    SLICE_X24Y53.COUT    Topcya                0.395   clock_/Madd__n0039_cy<3>
                                                       clock_/Madd__n0039_lut<0>_INV_0
                                                       clock_/Madd__n0039_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   clock_/Madd__n0039_cy<3>
    SLICE_X24Y54.BMUX    Tcinb                 0.260   clock_/Madd__n0039_cy<7>
                                                       clock_/Madd__n0039_cy<7>
    SLICE_X25Y54.A2      net (fanout=1)        0.632   clock_/_n0039<20>
    SLICE_X25Y54.A       Tilo                  0.259   clock_/_n0064<0>2
                                                       clock_/_n0064<0>3
    SLICE_X25Y56.D3      net (fanout=1)        0.546   clock_/_n0064<0>2
    SLICE_X25Y56.D       Tilo                  0.259   clock_/_n0064<0>3
                                                       clock_/_n0064<0>4
    SLICE_X25Y56.C6      net (fanout=1)        0.118   clock_/_n0064<0>3
    SLICE_X25Y56.C       Tilo                  0.259   clock_/_n0064<0>3
                                                       clock_/_n0064<0>7
    SLICE_X18Y33.CE      net (fanout=8)        1.849   clock_/_n0064
    SLICE_X18Y33.CLK     Tceck                 0.331   clock_/clk_slow
                                                       clock_/clk_slow
    -------------------------------------------------  ---------------------------
    Total                                      5.950ns (2.210ns logic, 3.740ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_slow_0 (FF)
  Destination:          clock_/clk_slow (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.862ns (Levels of Logic = 6)
  Clock Path Skew:      -0.021ns (0.333 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_slow_0 to clock_/clk_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.AQ      Tcko                  0.447   clock_/counter_slow<3>
                                                       clock_/counter_slow_0
    SLICE_X24Y53.A4      net (fanout=2)        0.592   clock_/counter_slow<0>
    SLICE_X24Y53.COUT    Topcya                0.395   clock_/Madd__n0039_cy<3>
                                                       clock_/Madd__n0039_lut<0>_INV_0
                                                       clock_/Madd__n0039_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   clock_/Madd__n0039_cy<3>
    SLICE_X24Y54.COUT    Tbyp                  0.076   clock_/Madd__n0039_cy<7>
                                                       clock_/Madd__n0039_cy<7>
    SLICE_X24Y55.CIN     net (fanout=1)        0.003   clock_/Madd__n0039_cy<7>
    SLICE_X24Y55.BMUX    Tcinb                 0.260   clock_/Madd__n0039_cy<11>
                                                       clock_/Madd__n0039_cy<11>
    SLICE_X25Y56.B3      net (fanout=1)        0.515   clock_/_n0039<16>
    SLICE_X25Y56.B       Tilo                  0.259   clock_/_n0064<0>3
                                                       clock_/_n0064<0>5
    SLICE_X25Y56.A5      net (fanout=1)        0.187   clock_/_n0064<0>4
    SLICE_X25Y56.A       Tilo                  0.259   clock_/_n0064<0>3
                                                       clock_/_n0064<0>6
    SLICE_X25Y56.C2      net (fanout=1)        0.427   clock_/_n0064<0>5
    SLICE_X25Y56.C       Tilo                  0.259   clock_/_n0064<0>3
                                                       clock_/_n0064<0>7
    SLICE_X18Y33.CE      net (fanout=8)        1.849   clock_/_n0064
    SLICE_X18Y33.CLK     Tceck                 0.331   clock_/clk_slow
                                                       clock_/clk_slow
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (2.286ns logic, 3.576ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_slow_3 (FF)
  Destination:          clock_/clk_slow (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.811ns (Levels of Logic = 5)
  Clock Path Skew:      -0.021ns (0.333 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_slow_3 to clock_/clk_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y54.DQ      Tcko                  0.447   clock_/counter_slow<3>
                                                       clock_/counter_slow_3
    SLICE_X24Y53.D5      net (fanout=2)        0.588   clock_/counter_slow<3>
    SLICE_X24Y53.COUT    Topcyd                0.260   clock_/Madd__n0039_cy<3>
                                                       clock_/counter_slow<3>_rt.1
                                                       clock_/Madd__n0039_cy<3>
    SLICE_X24Y54.CIN     net (fanout=1)        0.003   clock_/Madd__n0039_cy<3>
    SLICE_X24Y54.BMUX    Tcinb                 0.260   clock_/Madd__n0039_cy<7>
                                                       clock_/Madd__n0039_cy<7>
    SLICE_X25Y54.A2      net (fanout=1)        0.632   clock_/_n0039<20>
    SLICE_X25Y54.A       Tilo                  0.259   clock_/_n0064<0>2
                                                       clock_/_n0064<0>3
    SLICE_X25Y56.D3      net (fanout=1)        0.546   clock_/_n0064<0>2
    SLICE_X25Y56.D       Tilo                  0.259   clock_/_n0064<0>3
                                                       clock_/_n0064<0>4
    SLICE_X25Y56.C6      net (fanout=1)        0.118   clock_/_n0064<0>3
    SLICE_X25Y56.C       Tilo                  0.259   clock_/_n0064<0>3
                                                       clock_/_n0064<0>7
    SLICE_X18Y33.CE      net (fanout=8)        1.849   clock_/_n0064
    SLICE_X18Y33.CLK     Tceck                 0.331   clock_/clk_slow
                                                       clock_/clk_slow
    -------------------------------------------------  ---------------------------
    Total                                      5.811ns (2.075ns logic, 3.736ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point clock_/clk_fst (SLICE_X17Y34.CE), 351 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_fst_3 (FF)
  Destination:          clock_/clk_fst (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.334 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_fst_3 to clock_/clk_fst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.447   clock_/counter_fst<3>
                                                       clock_/counter_fst_3
    SLICE_X8Y47.D2       net (fanout=2)        0.798   clock_/counter_fst<3>
    SLICE_X8Y47.COUT     Topcyd                0.260   clock_/Madd__n0042_cy<3>
                                                       clock_/counter_fst<3>_rt
                                                       clock_/Madd__n0042_cy<3>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<3>
    SLICE_X8Y48.COUT     Tbyp                  0.076   clock_/Madd__n0042_cy<7>
                                                       clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CMUX     Tcinc                 0.272   clock_/Madd__n0042_cy<11>
                                                       clock_/Madd__n0042_cy<11>
    SLICE_X9Y49.B6       net (fanout=1)        0.746   clock_/_n0042<15>
    SLICE_X9Y49.B        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>2
    SLICE_X9Y49.A5       net (fanout=1)        0.187   clock_/_n0083<0>1
    SLICE_X9Y49.A        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>3
    SLICE_X9Y49.C2       net (fanout=1)        0.427   clock_/_n0083<0>2
    SLICE_X9Y49.C        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>6
    SLICE_X17Y34.CE      net (fanout=8)        1.430   clock_/_n0083
    SLICE_X17Y34.CLK     Tceck                 0.316   clock_/clk_fst
                                                       clock_/clk_fst
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (2.148ns logic, 3.594ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_fst_0 (FF)
  Destination:          clock_/clk_fst (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.696ns (Levels of Logic = 6)
  Clock Path Skew:      -0.036ns (0.334 - 0.370)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_fst_0 to clock_/clk_fst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.447   clock_/counter_fst<3>
                                                       clock_/counter_fst_0
    SLICE_X8Y47.A2       net (fanout=2)        0.617   clock_/counter_fst<0>
    SLICE_X8Y47.COUT     Topcya                0.395   clock_/Madd__n0042_cy<3>
                                                       clock_/Madd__n0042_lut<0>_INV_0
                                                       clock_/Madd__n0042_cy<3>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<3>
    SLICE_X8Y48.COUT     Tbyp                  0.076   clock_/Madd__n0042_cy<7>
                                                       clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CMUX     Tcinc                 0.272   clock_/Madd__n0042_cy<11>
                                                       clock_/Madd__n0042_cy<11>
    SLICE_X9Y49.B6       net (fanout=1)        0.746   clock_/_n0042<15>
    SLICE_X9Y49.B        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>2
    SLICE_X9Y49.A5       net (fanout=1)        0.187   clock_/_n0083<0>1
    SLICE_X9Y49.A        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>3
    SLICE_X9Y49.C2       net (fanout=1)        0.427   clock_/_n0083<0>2
    SLICE_X9Y49.C        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>6
    SLICE_X17Y34.CE      net (fanout=8)        1.430   clock_/_n0083
    SLICE_X17Y34.CLK     Tceck                 0.316   clock_/clk_fst
                                                       clock_/clk_fst
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (2.283ns logic, 3.413ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_fst_7 (FF)
  Destination:          clock_/clk_fst (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.694ns (Levels of Logic = 5)
  Clock Path Skew:      -0.035ns (0.334 - 0.369)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_fst_7 to clock_/clk_fst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.447   clock_/counter_fst<7>
                                                       clock_/counter_fst_7
    SLICE_X8Y48.D2       net (fanout=2)        0.829   clock_/counter_fst<7>
    SLICE_X8Y48.COUT     Topcyd                0.260   clock_/Madd__n0042_cy<7>
                                                       clock_/counter_fst<7>_rt
                                                       clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CMUX     Tcinc                 0.272   clock_/Madd__n0042_cy<11>
                                                       clock_/Madd__n0042_cy<11>
    SLICE_X9Y49.B6       net (fanout=1)        0.746   clock_/_n0042<15>
    SLICE_X9Y49.B        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>2
    SLICE_X9Y49.A5       net (fanout=1)        0.187   clock_/_n0083<0>1
    SLICE_X9Y49.A        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>3
    SLICE_X9Y49.C2       net (fanout=1)        0.427   clock_/_n0083<0>2
    SLICE_X9Y49.C        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>6
    SLICE_X17Y34.CE      net (fanout=8)        1.430   clock_/_n0083
    SLICE_X17Y34.CLK     Tceck                 0.316   clock_/clk_fst
                                                       clock_/clk_fst
    -------------------------------------------------  ---------------------------
    Total                                      5.694ns (2.072ns logic, 3.622ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_/counter_fst_25 (SLICE_X10Y54.SR), 351 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_fst_3 (FF)
  Destination:          clock_/counter_fst_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.441ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.144 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_fst_3 to clock_/counter_fst_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.DQ      Tcko                  0.447   clock_/counter_fst<3>
                                                       clock_/counter_fst_3
    SLICE_X8Y47.D2       net (fanout=2)        0.798   clock_/counter_fst<3>
    SLICE_X8Y47.COUT     Topcyd                0.260   clock_/Madd__n0042_cy<3>
                                                       clock_/counter_fst<3>_rt
                                                       clock_/Madd__n0042_cy<3>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<3>
    SLICE_X8Y48.COUT     Tbyp                  0.076   clock_/Madd__n0042_cy<7>
                                                       clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CMUX     Tcinc                 0.272   clock_/Madd__n0042_cy<11>
                                                       clock_/Madd__n0042_cy<11>
    SLICE_X9Y49.B6       net (fanout=1)        0.746   clock_/_n0042<15>
    SLICE_X9Y49.B        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>2
    SLICE_X9Y49.A5       net (fanout=1)        0.187   clock_/_n0083<0>1
    SLICE_X9Y49.A        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>3
    SLICE_X9Y49.C2       net (fanout=1)        0.427   clock_/_n0083<0>2
    SLICE_X9Y49.C        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>6
    SLICE_X10Y54.SR      net (fanout=8)        1.003   clock_/_n0083
    SLICE_X10Y54.CLK     Tsrck                 0.442   clock_/counter_fst<25>
                                                       clock_/counter_fst_25
    -------------------------------------------------  ---------------------------
    Total                                      5.441ns (2.274ns logic, 3.167ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_fst_0 (FF)
  Destination:          clock_/counter_fst_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.395ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.144 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_fst_0 to clock_/counter_fst_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y48.AQ      Tcko                  0.447   clock_/counter_fst<3>
                                                       clock_/counter_fst_0
    SLICE_X8Y47.A2       net (fanout=2)        0.617   clock_/counter_fst<0>
    SLICE_X8Y47.COUT     Topcya                0.395   clock_/Madd__n0042_cy<3>
                                                       clock_/Madd__n0042_lut<0>_INV_0
                                                       clock_/Madd__n0042_cy<3>
    SLICE_X8Y48.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<3>
    SLICE_X8Y48.COUT     Tbyp                  0.076   clock_/Madd__n0042_cy<7>
                                                       clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CMUX     Tcinc                 0.272   clock_/Madd__n0042_cy<11>
                                                       clock_/Madd__n0042_cy<11>
    SLICE_X9Y49.B6       net (fanout=1)        0.746   clock_/_n0042<15>
    SLICE_X9Y49.B        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>2
    SLICE_X9Y49.A5       net (fanout=1)        0.187   clock_/_n0083<0>1
    SLICE_X9Y49.A        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>3
    SLICE_X9Y49.C2       net (fanout=1)        0.427   clock_/_n0083<0>2
    SLICE_X9Y49.C        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>6
    SLICE_X10Y54.SR      net (fanout=8)        1.003   clock_/_n0083
    SLICE_X10Y54.CLK     Tsrck                 0.442   clock_/counter_fst<25>
                                                       clock_/counter_fst_25
    -------------------------------------------------  ---------------------------
    Total                                      5.395ns (2.409ns logic, 2.986ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_/counter_fst_7 (FF)
  Destination:          clock_/counter_fst_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.393ns (Levels of Logic = 5)
  Clock Path Skew:      -0.019ns (0.144 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_/counter_fst_7 to clock_/counter_fst_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y49.DQ      Tcko                  0.447   clock_/counter_fst<7>
                                                       clock_/counter_fst_7
    SLICE_X8Y48.D2       net (fanout=2)        0.829   clock_/counter_fst<7>
    SLICE_X8Y48.COUT     Topcyd                0.260   clock_/Madd__n0042_cy<7>
                                                       clock_/counter_fst<7>_rt
                                                       clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CIN      net (fanout=1)        0.003   clock_/Madd__n0042_cy<7>
    SLICE_X8Y49.CMUX     Tcinc                 0.272   clock_/Madd__n0042_cy<11>
                                                       clock_/Madd__n0042_cy<11>
    SLICE_X9Y49.B6       net (fanout=1)        0.746   clock_/_n0042<15>
    SLICE_X9Y49.B        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>2
    SLICE_X9Y49.A5       net (fanout=1)        0.187   clock_/_n0083<0>1
    SLICE_X9Y49.A        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>3
    SLICE_X9Y49.C2       net (fanout=1)        0.427   clock_/_n0083<0>2
    SLICE_X9Y49.C        Tilo                  0.259   clock_/_n0083<0>4
                                                       clock_/_n0083<0>6
    SLICE_X10Y54.SR      net (fanout=8)        1.003   clock_/_n0083
    SLICE_X10Y54.CLK     Tsrck                 0.442   clock_/counter_fst<25>
                                                       clock_/counter_fst_25
    -------------------------------------------------  ---------------------------
    Total                                      5.393ns (2.198ns logic, 3.195ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clock_/clk_fst (SLICE_X17Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_/clk_fst (FF)
  Destination:          clock_/clk_fst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_/clk_fst to clock_/clk_fst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y34.DQ      Tcko                  0.198   clock_/clk_fst
                                                       clock_/clk_fst
    SLICE_X17Y34.D6      net (fanout=2)        0.025   clock_/clk_fst
    SLICE_X17Y34.CLK     Tah         (-Th)    -0.215   clock_/clk_fst
                                                       clock_/clk_fst_INV_2_o1_INV_0
                                                       clock_/clk_fst
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point clock_/clk_slow (SLICE_X18Y33.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_/clk_slow (FF)
  Destination:          clock_/clk_slow (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_/clk_slow to clock_/clk_slow
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y33.AQ      Tcko                  0.234   clock_/clk_slow
                                                       clock_/clk_slow
    SLICE_X18Y33.A6      net (fanout=2)        0.021   clock_/clk_slow
    SLICE_X18Y33.CLK     Tah         (-Th)    -0.197   clock_/clk_slow
                                                       clock_/clk_slow_INV_3_o1_INV_0
                                                       clock_/clk_slow
    -------------------------------------------------  ---------------------------
    Total                                      0.452ns (0.431ns logic, 0.021ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------

Paths for end point clock_/clk_blk (SLICE_X27Y16.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clock_/clk_blk (FF)
  Destination:          clock_/clk_blk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clock_/clk_blk to clock_/clk_blk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y16.CQ      Tcko                  0.198   clock_/clk_blk
                                                       clock_/clk_blk
    SLICE_X27Y16.C5      net (fanout=6)        0.059   clock_/clk_blk
    SLICE_X27Y16.CLK     Tah         (-Th)    -0.215   clock_/clk_blk
                                                       clock_/clk_blk_INV_4_o1_INV_0
                                                       clock_/clk_blk
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_/counter_blk<3>/CLK
  Logical resource: clock_/counter_blk_0/CK
  Location pin: SLICE_X28Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clock_/counter_blk<3>/CLK
  Logical resource: clock_/counter_blk_1/CK
  Location pin: SLICE_X28Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.006|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 29487 paths, 0 nets, and 337 connections

Design statistics:
   Minimum period:   6.006ns{1}   (Maximum frequency: 166.500MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 16 17:31:04 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4591 MB



