Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Wed Oct 11 13:53:03 2017
| Host         : ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     38.919        0.000                      0                  259        0.175        0.000                      0                  259       16.667        0.000                       0                   130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
cg/inst/clk_in1       {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 20.833}     41.666          24.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          
sys_clk_pin           {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cg/inst/clk_in1                                                                                                                                                        16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       38.919        0.000                      0                    8        0.224        0.000                      0                    8       20.333        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  
sys_clk_pin                76.393        0.000                      0                  251        0.175        0.000                      0                  251       41.160        0.000                       0                   116  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cg/inst/clk_in1
  To Clock:  cg/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cg/inst/clk_in1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { cg/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.919ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.766ns (30.630%)  route 1.735ns (69.370%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 43.168 - 41.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575     1.575    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.615     1.615    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           0.913     3.046    lcd_dimmer/counter_reg__0[3]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.170 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.821     3.992    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X64Y66         LUT2 (Prop_lut2_I0_O)        0.124     4.116 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     4.116    lcd_dimmer/p_0_in[6]
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.457    43.124    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    39.994 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.576    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.667 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    43.168    lcd_dimmer/CLK
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism              0.092    43.261    
                         clock uncertainty           -0.302    42.958    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)        0.077    43.035    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         43.035    
                         arrival time                          -4.116    
  -------------------------------------------------------------------
                         slack                                 38.919    

Slack (MET) :             38.934ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 0.792ns (31.344%)  route 1.735ns (68.656%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 43.168 - 41.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575     1.575    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.615     1.615    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           0.913     3.046    lcd_dimmer/counter_reg__0[3]
    SLICE_X64Y68         LUT6 (Prop_lut6_I1_O)        0.124     3.170 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.821     3.992    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X64Y66         LUT3 (Prop_lut3_I0_O)        0.150     4.142 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     4.142    lcd_dimmer/p_0_in[7]
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.457    43.124    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    39.994 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.576    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.667 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.502    43.168    lcd_dimmer/CLK
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism              0.092    43.261    
                         clock uncertainty           -0.302    42.958    
    SLICE_X64Y66         FDRE (Setup_fdre_C_D)        0.118    43.076    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         43.076    
                         arrival time                          -4.142    
  -------------------------------------------------------------------
                         slack                                 38.934    

Slack (MET) :             39.511ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.642ns (33.191%)  route 1.292ns (66.809%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 43.165 - 41.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575     1.575    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.615     1.615    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.292     3.425    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y68         LUT4 (Prop_lut4_I0_O)        0.124     3.549 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.549    lcd_dimmer/p_0_in[3]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.457    43.124    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    39.994 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.576    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.667 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.499    43.165    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism              0.116    43.281    
                         clock uncertainty           -0.302    42.979    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.081    43.060    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         43.060    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                 39.511    

Slack (MET) :             39.522ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.960ns  (logic 0.668ns (34.077%)  route 1.292ns (65.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 43.165 - 41.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575     1.575    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.615     1.615    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           1.292     3.425    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y68         LUT5 (Prop_lut5_I2_O)        0.150     3.575 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.575    lcd_dimmer/p_0_in[4]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.457    43.124    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    39.994 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.576    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.667 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.499    43.165    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism              0.116    43.281    
                         clock uncertainty           -0.302    42.979    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.118    43.097    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         43.097    
                         arrival time                          -3.575    
  -------------------------------------------------------------------
                         slack                                 39.522    

Slack (MET) :             39.778ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.704ns  (logic 0.795ns (46.654%)  route 0.909ns (53.346%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 43.165 - 41.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575     1.575    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.615     1.615    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.478     2.093 r  lcd_dimmer/counter_reg[2]/Q
                         net (fo=7, routed)           0.909     3.002    lcd_dimmer/counter_reg__0[2]
    SLICE_X64Y68         LUT3 (Prop_lut3_I2_O)        0.317     3.319 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.319    lcd_dimmer/p_0_in[2]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.457    43.124    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    39.994 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.576    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.667 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.499    43.165    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism              0.116    43.281    
                         clock uncertainty           -0.302    42.979    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.118    43.097    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         43.097    
                         arrival time                          -3.319    
  -------------------------------------------------------------------
                         slack                                 39.778    

Slack (MET) :             39.907ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.536ns  (logic 0.642ns (41.784%)  route 0.894ns (58.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 43.165 - 41.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575     1.575    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.615     1.615    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           0.894     3.027    lcd_dimmer/counter_reg__0[3]
    SLICE_X64Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.151 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     3.151    lcd_dimmer/p_0_in[5]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.457    43.124    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    39.994 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.576    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.667 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.499    43.165    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism              0.116    43.281    
                         clock uncertainty           -0.302    42.979    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.079    43.058    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         43.058    
                         arrival time                          -3.151    
  -------------------------------------------------------------------
                         slack                                 39.907    

Slack (MET) :             40.254ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.642ns (54.069%)  route 0.545ns (45.931%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 43.164 - 41.667 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575     1.575    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.614     1.614    lcd_dimmer/CLK
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.518     2.132 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.545     2.677    lcd_dimmer/counter_reg__0[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.124     2.801 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.801    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.457    43.124    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    39.994 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.576    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.667 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.498    43.164    lcd_dimmer/CLK
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism              0.116    43.280    
                         clock uncertainty           -0.302    42.978    
    SLICE_X64Y69         FDRE (Setup_fdre_C_D)        0.077    43.055    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         43.055    
                         arrival time                          -2.801    
  -------------------------------------------------------------------
                         slack                                 40.254    

Slack (MET) :             40.254ns  (required time - arrival time)
  Source:                 lcd_dimmer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.642ns (54.069%)  route 0.545ns (45.931%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 43.165 - 41.667 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.600ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.575     1.575    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.615     1.615    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  lcd_dimmer/counter_reg[1]/Q
                         net (fo=8, routed)           0.545     2.678    lcd_dimmer/counter_reg__0[1]
    SLICE_X64Y68         LUT2 (Prop_lut2_I1_O)        0.124     2.802 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.802    lcd_dimmer/p_0_in[1]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    41.667 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.457    43.124    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    39.994 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    41.576    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.667 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           1.499    43.165    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism              0.116    43.281    
                         clock uncertainty           -0.302    42.979    
    SLICE_X64Y68         FDRE (Setup_fdre_C_D)        0.077    43.056    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         43.056    
                         arrival time                          -2.802    
  -------------------------------------------------------------------
                         slack                                 40.254    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.977%)  route 0.151ns (42.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.549     0.549    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.585     0.585    lcd_dimmer/CLK
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.151     0.900    lcd_dimmer/counter_reg__0[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.945 r  lcd_dimmer/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.945    lcd_dimmer/p_0_in[5]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     0.817    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.854     0.854    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[5]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121     0.721    lcd_dimmer/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.721    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.881%)  route 0.174ns (45.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.549     0.549    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.585     0.585    lcd_dimmer/CLK
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.174     0.923    lcd_dimmer/counter_reg__0[0]
    SLICE_X64Y68         LUT3 (Prop_lut3_I0_O)        0.048     0.971 r  lcd_dimmer/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.971    lcd_dimmer/p_0_in[2]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     0.817    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.854     0.854    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[2]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.131     0.731    lcd_dimmer/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.528%)  route 0.174ns (45.472%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.549     0.549    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.585     0.585    lcd_dimmer/CLK
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.174     0.923    lcd_dimmer/counter_reg__0[0]
    SLICE_X64Y68         LUT2 (Prop_lut2_I0_O)        0.045     0.968 r  lcd_dimmer/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.968    lcd_dimmer/p_0_in[1]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     0.817    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.854     0.854    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[1]/C
                         clock pessimism             -0.255     0.600    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.120     0.720    lcd_dimmer/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.212ns (53.203%)  route 0.186ns (46.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.549     0.549    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.586     0.586    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     0.750 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           0.186     0.936    lcd_dimmer/counter_reg__0[3]
    SLICE_X64Y68         LUT5 (Prop_lut5_I3_O)        0.048     0.984 r  lcd_dimmer/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.984    lcd_dimmer/p_0_in[4]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     0.817    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.854     0.854    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[4]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.131     0.717    lcd_dimmer/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.848%)  route 0.186ns (47.152%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.549     0.549    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.586     0.586    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     0.750 r  lcd_dimmer/counter_reg[3]/Q
                         net (fo=6, routed)           0.186     0.936    lcd_dimmer/counter_reg__0[3]
    SLICE_X64Y68         LUT4 (Prop_lut4_I3_O)        0.045     0.981 r  lcd_dimmer/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.981    lcd_dimmer/p_0_in[3]
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     0.817    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.854     0.854    lcd_dimmer/CLK
    SLICE_X64Y68         FDRE                                         r  lcd_dimmer/counter_reg[3]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X64Y68         FDRE (Hold_fdre_C_D)         0.121     0.707    lcd_dimmer/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.707    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.549     0.549    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.585     0.585    lcd_dimmer/CLK
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.749 f  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.187     0.936    lcd_dimmer/counter_reg__0[0]
    SLICE_X64Y69         LUT1 (Prop_lut1_I0_O)        0.045     0.981 r  lcd_dimmer/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.981    lcd_dimmer/counter[0]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     0.817    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.853     0.853    lcd_dimmer/CLK
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X64Y69         FDRE (Hold_fdre_C_D)         0.120     0.705    lcd_dimmer/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.245ns (40.615%)  route 0.358ns (59.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.549     0.549    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.588     0.588    lcd_dimmer/CLK
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDRE (Prop_fdre_C_Q)         0.148     0.736 r  lcd_dimmer/counter_reg[7]/Q
                         net (fo=3, routed)           0.358     1.094    lcd_dimmer/counter_reg__0[7]
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.097     1.191 r  lcd_dimmer/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.191    lcd_dimmer/p_0_in[7]
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     0.817    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     0.856    lcd_dimmer/CLK
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[7]/C
                         clock pessimism             -0.269     0.588    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.131     0.719    lcd_dimmer/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 lcd_dimmer/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            lcd_dimmer/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.254ns (36.715%)  route 0.438ns (63.285%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.549     0.549    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.585     0.585    lcd_dimmer/CLK
    SLICE_X64Y69         FDRE                                         r  lcd_dimmer/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y69         FDRE (Prop_fdre_C_Q)         0.164     0.749 r  lcd_dimmer/counter_reg[0]/Q
                         net (fo=9, routed)           0.149     0.898    lcd_dimmer/counter_reg__0[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.943 r  lcd_dimmer/counter[7]_i_2/O
                         net (fo=2, routed)           0.288     1.232    lcd_dimmer/counter[7]_i_2_n_0
    SLICE_X64Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.277 r  lcd_dimmer/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.277    lcd_dimmer/p_0_in[6]
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.817     0.817    cg/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  cg/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    cg/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  cg/inst/clkout1_buf/O
                         net (fo=8, routed)           0.856     0.856    lcd_dimmer/CLK
    SLICE_X64Y66         FDRE                                         r  lcd_dimmer/counter_reg[6]/C
                         clock pessimism             -0.255     0.602    
    SLICE_X64Y66         FDRE (Hold_fdre_C_D)         0.120     0.722    lcd_dimmer/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.555    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { cg/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    cg/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X64Y68     lcd_dimmer/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X64Y66     lcd_dimmer/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X64Y66     lcd_dimmer/counter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X64Y69     lcd_dimmer/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X64Y68     lcd_dimmer/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X64Y68     lcd_dimmer/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X64Y68     lcd_dimmer/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X64Y68     lcd_dimmer/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.694    MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y69     lcd_dimmer/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y68     lcd_dimmer/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y66     lcd_dimmer/counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y66     lcd_dimmer/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y66     lcd_dimmer/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y66     lcd_dimmer/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y69     lcd_dimmer/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y68     lcd_dimmer/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y68     lcd_dimmer/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y68     lcd_dimmer/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y68     lcd_dimmer/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y68     lcd_dimmer/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y66     lcd_dimmer/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y66     lcd_dimmer/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y66     lcd_dimmer/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y66     lcd_dimmer/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y69     lcd_dimmer/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y69     lcd_dimmer/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y68     lcd_dimmer/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X64Y68     lcd_dimmer/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { cg/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y2    cg/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  cg/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.393ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.749ns (41.176%)  route 3.927ns (58.824%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          1.040    12.023    spm/__1/i__n_0
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.682    88.377    spm/sysclk
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[10]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X4Y143         FDRE (Setup_fdre_C_CE)      -0.205    88.417    spm/buffer_out_reg[10]
  -------------------------------------------------------------------
                         required time                         88.417    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                 76.393    

Slack (MET) :             76.393ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.749ns (41.176%)  route 3.927ns (58.824%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          1.040    12.023    spm/__1/i__n_0
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.682    88.377    spm/sysclk
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[11]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X4Y143         FDRE (Setup_fdre_C_CE)      -0.205    88.417    spm/buffer_out_reg[11]
  -------------------------------------------------------------------
                         required time                         88.417    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                 76.393    

Slack (MET) :             76.393ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.749ns (41.176%)  route 3.927ns (58.824%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          1.040    12.023    spm/__1/i__n_0
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.682    88.377    spm/sysclk
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[12]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X4Y143         FDRE (Setup_fdre_C_CE)      -0.205    88.417    spm/buffer_out_reg[12]
  -------------------------------------------------------------------
                         required time                         88.417    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                 76.393    

Slack (MET) :             76.393ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 2.749ns (41.176%)  route 3.927ns (58.824%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          1.040    12.023    spm/__1/i__n_0
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.682    88.377    spm/sysclk
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[9]/C
                         clock pessimism              0.280    88.657    
                         clock uncertainty           -0.035    88.622    
    SLICE_X4Y143         FDRE (Setup_fdre_C_CE)      -0.205    88.417    spm/buffer_out_reg[9]
  -------------------------------------------------------------------
                         required time                         88.417    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                 76.393    

Slack (MET) :             76.496ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.749ns (41.906%)  route 3.811ns (58.094%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          0.924    11.907    spm/__1/i__n_0
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.682    88.377    spm/sysclk
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[27]/C
                         clock pessimism              0.266    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y141         FDRE (Setup_fdre_C_CE)      -0.205    88.403    spm/buffer_out_reg[27]
  -------------------------------------------------------------------
                         required time                         88.403    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 76.496    

Slack (MET) :             76.496ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.749ns (41.906%)  route 3.811ns (58.094%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          0.924    11.907    spm/__1/i__n_0
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.682    88.377    spm/sysclk
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[28]/C
                         clock pessimism              0.266    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y141         FDRE (Setup_fdre_C_CE)      -0.205    88.403    spm/buffer_out_reg[28]
  -------------------------------------------------------------------
                         required time                         88.403    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 76.496    

Slack (MET) :             76.496ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.749ns (41.906%)  route 3.811ns (58.094%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          0.924    11.907    spm/__1/i__n_0
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.682    88.377    spm/sysclk
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[29]/C
                         clock pessimism              0.266    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y141         FDRE (Setup_fdre_C_CE)      -0.205    88.403    spm/buffer_out_reg[29]
  -------------------------------------------------------------------
                         required time                         88.403    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 76.496    

Slack (MET) :             76.496ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.560ns  (logic 2.749ns (41.906%)  route 3.811ns (58.094%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 88.377 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          0.924    11.907    spm/__1/i__n_0
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.682    88.377    spm/sysclk
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[30]/C
                         clock pessimism              0.266    88.643    
                         clock uncertainty           -0.035    88.608    
    SLICE_X3Y141         FDRE (Setup_fdre_C_CE)      -0.205    88.403    spm/buffer_out_reg[30]
  -------------------------------------------------------------------
                         required time                         88.403    
                         arrival time                         -11.907    
  -------------------------------------------------------------------
                         slack                                 76.496    

Slack (MET) :             76.543ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.749ns (42.216%)  route 3.763ns (57.784%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 88.376 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          0.876    11.859    spm/__1/i__n_0
    SLICE_X1Y140         FDRE                                         r  spm/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.681    88.376    spm/sysclk
    SLICE_X1Y140         FDRE                                         r  spm/count_reg[0]/C
                         clock pessimism              0.266    88.642    
                         clock uncertainty           -0.035    88.607    
    SLICE_X1Y140         FDRE (Setup_fdre_C_CE)      -0.205    88.402    spm/count_reg[0]
  -------------------------------------------------------------------
                         required time                         88.402    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                 76.543    

Slack (MET) :             76.543ns  (required time - arrival time)
  Source:                 spm/byte_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 2.749ns (42.216%)  route 3.763ns (57.784%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.046ns = ( 88.376 - 83.330 ) 
    Source Clock Delay      (SCD):    5.347ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.803     5.347    spm/sysclk
    SLICE_X7Y136         FDRE                                         r  spm/byte_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.456     5.803 r  spm/byte_count_reg[5]/Q
                         net (fo=1, routed)           0.763     6.566    spm/byte_count[5]
    SLICE_X6Y134         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.203 r  spm/state2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.203    spm/state2_carry__0_n_0
    SLICE_X6Y135         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.320 r  spm/state2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.320    spm/state2_carry__1_n_0
    SLICE_X6Y136         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.643 f  spm/state2_carry__2/O[1]
                         net (fo=2, routed)           0.826     8.469    spm/state2_carry__2_n_6
    SLICE_X7Y135         LUT3 (Prop_lut3_I0_O)        0.306     8.775 r  spm/i__carry__0_i_2/O
                         net (fo=1, routed)           0.000     8.775    spm/i__carry__0_i_2_n_0
    SLICE_X7Y135         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     9.232 f  spm/state1_inferred__0/i__carry__0/CO[1]
                         net (fo=4, routed)           0.467     9.700    spm/state1_inferred__0/i__carry__0_n_2
    SLICE_X4Y136         LUT2 (Prop_lut2_I0_O)        0.329    10.029 r  spm/i__i_2/O
                         net (fo=3, routed)           0.830    10.859    spm/i__i_2_n_0
    SLICE_X4Y138         LUT6 (Prop_lut6_I4_O)        0.124    10.983 r  spm/__1/i_/O
                         net (fo=57, routed)          0.876    11.859    spm/__1/i__n_0
    SLICE_X1Y140         FDRE                                         r  spm/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.681    88.376    spm/sysclk
    SLICE_X1Y140         FDRE                                         r  spm/count_reg[1]/C
                         clock pessimism              0.266    88.642    
                         clock uncertainty           -0.035    88.607    
    SLICE_X1Y140         FDRE (Setup_fdre_C_CE)      -0.205    88.402    spm/count_reg[1]
  -------------------------------------------------------------------
                         required time                         88.402    
                         arrival time                         -11.859    
  -------------------------------------------------------------------
                         slack                                 76.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 spm/buffer_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.700%)  route 0.115ns (38.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.674     1.578    spm/sysclk
    SLICE_X3Y141         FDRE                                         r  spm/buffer_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDRE (Prop_fdre_C_Q)         0.141     1.719 r  spm/buffer_out_reg[30]/Q
                         net (fo=1, routed)           0.115     1.835    spm/p_1_in[31]
    SLICE_X4Y141         LUT5 (Prop_lut5_I4_O)        0.045     1.880 r  spm/buffer_out[31]_i_1/O
                         net (fo=1, routed)           0.000     1.880    spm/buffer_out[31]_i_1_n_0
    SLICE_X4Y141         FDRE                                         r  spm/buffer_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.947     2.097    spm/sysclk
    SLICE_X4Y141         FDRE                                         r  spm/buffer_out_reg[31]/C
                         clock pessimism             -0.483     1.613    
    SLICE_X4Y141         FDRE (Hold_fdre_C_D)         0.091     1.704    spm/buffer_out_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 trigger_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/cs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.271%)  route 0.123ns (39.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.671     1.575    sysclk_IBUF_BUFG
    SLICE_X3Y135         FDRE                                         r  trigger_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141     1.716 f  trigger_reg/Q
                         net (fo=8, routed)           0.123     1.839    spm/trigger_reg
    SLICE_X2Y135         LUT4 (Prop_lut4_I2_O)        0.045     1.884 r  spm/_inferred__0/i_/O
                         net (fo=1, routed)           0.000     1.884    spm/_inferred__0/i__n_0
    SLICE_X2Y135         FDRE                                         r  spm/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.945     2.095    spm/sysclk
    SLICE_X2Y135         FDRE                                         r  spm/cs_reg[0]/C
                         clock pessimism             -0.506     1.588    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.120     1.708    spm/cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.708    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 spm/buffer_out_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.672     1.576    spm/sysclk
    SLICE_X5Y139         FDRE                                         r  spm/buffer_out_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y139         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  spm/buffer_out_reg[43]/Q
                         net (fo=1, routed)           0.097     1.814    spm/p_1_in[44]
    SLICE_X4Y139         LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  spm/buffer_out[44]_i_1/O
                         net (fo=1, routed)           0.000     1.859    spm/buffer_out[44]_i_1_n_0
    SLICE_X4Y139         FDRE                                         r  spm/buffer_out_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.946     2.096    spm/sysclk
    SLICE_X4Y139         FDRE                                         r  spm/buffer_out_reg[44]/C
                         clock pessimism             -0.506     1.589    
    SLICE_X4Y139         FDRE (Hold_fdre_C_D)         0.091     1.680    spm/buffer_out_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.984%)  route 0.100ns (35.016%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.671     1.575    sysclk_IBUF_BUFG
    SLICE_X0Y135         FDRE                                         r  FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.141     1.716 f  FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.100     1.816    state[2]
    SLICE_X1Y135         LUT5 (Prop_lut5_I1_O)        0.045     1.861 r  FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X1Y135         FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.945     2.095    sysclk_IBUF_BUFG
    SLICE_X1Y135         FDRE                                         r  FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.506     1.588    
    SLICE_X1Y135         FDRE (Hold_fdre_C_D)         0.091     1.679    FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 spm/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/busy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.672     1.576    spm/sysclk
    SLICE_X3Y137         FDRE                                         r  spm/busy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141     1.717 r  spm/busy_reg/Q
                         net (fo=2, routed)           0.122     1.839    spm/spi_busy
    SLICE_X3Y137         LUT5 (Prop_lut5_I4_O)        0.045     1.884 r  spm/busy_i_1/O
                         net (fo=1, routed)           0.000     1.884    spm/busy_i_1_n_0
    SLICE_X3Y137         FDRE                                         r  spm/busy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.946     2.096    spm/sysclk
    SLICE_X3Y137         FDRE                                         r  spm/busy_reg/C
                         clock pessimism             -0.519     1.576    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.092     1.668    spm/busy_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 spm/buffer_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.673     1.577    spm/sysclk
    SLICE_X2Y138         FDRE                                         r  spm/buffer_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDRE (Prop_fdre_C_Q)         0.164     1.741 r  spm/buffer_out_reg[4]/Q
                         net (fo=1, routed)           0.143     1.884    spm/p_1_in[5]
    SLICE_X2Y138         LUT6 (Prop_lut6_I3_O)        0.045     1.929 r  spm/buffer_out[5]_i_1/O
                         net (fo=1, routed)           0.000     1.929    spm/buffer_out[5]_i_1_n_0
    SLICE_X2Y138         FDRE                                         r  spm/buffer_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.948     2.098    spm/sysclk
    SLICE_X2Y138         FDRE                                         r  spm/buffer_out_reg[5]/C
                         clock pessimism             -0.520     1.577    
    SLICE_X2Y138         FDRE (Hold_fdre_C_D)         0.121     1.698    spm/buffer_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 spm/buffer_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.581%)  route 0.155ns (45.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.577ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.673     1.577    spm/sysclk
    SLICE_X5Y142         FDRE                                         r  spm/buffer_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y142         FDRE (Prop_fdre_C_Q)         0.141     1.718 r  spm/buffer_out_reg[8]/Q
                         net (fo=1, routed)           0.155     1.873    spm/p_1_in[9]
    SLICE_X4Y143         LUT5 (Prop_lut5_I4_O)        0.045     1.918 r  spm/buffer_out[9]_i_1/O
                         net (fo=1, routed)           0.000     1.918    spm/buffer_out[9]_i_1_n_0
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.948     2.098    spm/sysclk
    SLICE_X4Y143         FDRE                                         r  spm/buffer_out_reg[9]/C
                         clock pessimism             -0.503     1.594    
    SLICE_X4Y143         FDRE (Hold_fdre_C_D)         0.092     1.686    spm/buffer_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 spm/buffer_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.671     1.575    spm/sysclk
    SLICE_X2Y136         FDRE                                         r  spm/buffer_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  spm/buffer_out_reg[0]/Q
                         net (fo=2, routed)           0.149     1.888    spm/p_1_in[1]
    SLICE_X2Y136         LUT5 (Prop_lut5_I4_O)        0.045     1.933 r  spm/buffer_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.933    spm/buffer_out[0]_i_1_n_0
    SLICE_X2Y136         FDRE                                         r  spm/buffer_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.945     2.095    spm/sysclk
    SLICE_X2Y136         FDRE                                         r  spm/buffer_out_reg[0]/C
                         clock pessimism             -0.519     1.575    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.121     1.696    spm/buffer_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 data_to_send_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/buffer_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.559%)  route 0.167ns (44.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.575ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.671     1.575    sysclk_IBUF_BUFG
    SLICE_X2Y136         FDRE                                         r  data_to_send_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164     1.739 r  data_to_send_reg[0]/Q
                         net (fo=3, routed)           0.167     1.906    spm/data_to_send_reg[0]
    SLICE_X2Y137         LUT6 (Prop_lut6_I0_O)        0.045     1.951 r  spm/buffer_out[1]_i_1/O
                         net (fo=1, routed)           0.000     1.951    spm/buffer_out[1]_i_1_n_0
    SLICE_X2Y137         FDRE                                         r  spm/buffer_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.946     2.096    spm/sysclk
    SLICE_X2Y137         FDRE                                         r  spm/buffer_out_reg[1]/C
                         clock pessimism             -0.504     1.591    
    SLICE_X2Y137         FDRE (Hold_fdre_C_D)         0.121     1.712    spm/buffer_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 spm/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            spm/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.002%)  route 0.146ns (43.998%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.674     1.578    spm/sysclk
    SLICE_X1Y140         FDRE                                         r  spm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141     1.719 f  spm/count_reg[0]/Q
                         net (fo=7, routed)           0.146     1.865    spm/count_reg_n_0_[0]
    SLICE_X1Y140         LUT4 (Prop_lut4_I2_O)        0.045     1.910 r  spm/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.910    spm/count[0]_i_1_n_0
    SLICE_X1Y140         FDRE                                         r  spm/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.949     2.099    spm/sysclk
    SLICE_X1Y140         FDRE                                         r  spm/count_reg[0]/C
                         clock pessimism             -0.520     1.578    
    SLICE_X1Y140         FDRE (Hold_fdre_C_D)         0.092     1.670    spm/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y135   FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y135   FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y135   FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y135   FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y136   data_to_send_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y136   data_to_send_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X2Y136   data_to_send_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y134   dc_reg_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y137   pause_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y139   pause_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y139   pause_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y139   pause_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y139   pause_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y140   pause_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y140   pause_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y140   pause_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y140   pause_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X4Y136   spm/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X5Y135   spm/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y135   FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y135   FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y135   FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y135   FSM_sequential_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y136   data_to_send_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y136   data_to_send_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X2Y136   data_to_send_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y134   dc_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y137   pause_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y138   pause_counter_reg[10]/C



