19. Printing statistics.

=== top ===

   Number of wires:              24235
   Number of wire bits:          28085
   Number of public wires:       12951
   Number of public wire bits:   16801
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11324
     AND2_X1                        59
     AND3_X1                         1
     AOI21_X1                        9
     AOI221_X1                       1
     BUF_X1                         12
     DFF_X1                      11058
     INV_X1                         40
     LOGIC0_X1                       1
     LOGIC1_X1                       1
     MUX2_X1                         1
     NAND2_X1                       29
     NAND3_X1                       33
     NAND4_X1                        1
     NOR2_X1                        34
     NOR3_X1                         1
     OAI21_X1                       38
     OAI221_X1                       2
     OR2_X1                          2
     OR3_X1                          1

   Chip area for module '\top': 50248.198000

20. Executing Verilog backend.
Dumping module `\top'.

Warnings: 612 unique messages, 676 total
End of script. Logfile hash: 01f9421212, CPU: user 698.05s system 47.63s, MEM: 782.34 MB peak
Yosys 0.9+3621 (git sha1 66769a3f, gcc 7.5.0-3ubuntu1~18.04 -fPIC -Os)
Time spent: 81% 1x flatten (611 sec), 10% 34x opt_clean (78 sec), ...
12:26.34elapsed 99%CPU 801120memKB
mkdir -p ./results/nangate45/top ./logs/nangate45/top ./reports/nangate45/top
cp results/nangate45/top/1_1_yosys.v results/nangate45/top/1_synth.v
mkdir -p ./results/nangate45/top ./logs/nangate45/top ./reports/nangate45/top
cp designs/src/cptrie/top.sdc results/nangate45/top/1_synth.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/floorplan.tcl) 2>&1 | tee ./logs/nangate45/top/2_1_floorplan.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
number instances in verilog is 11324
Info: Added 592 rows of 4369 sites.

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _17396_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _17349_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _17396_/CK (DFF_X1)
   4.78    0.01    0.09    0.09 ^ _17396_/Q (DFF_X1)
           0.01    0.00    0.09 ^ _11284_/A (BUF_X1)
  18.34    0.04    0.06    0.16 ^ _11284_/Z (BUF_X1)
           0.04    0.00    0.16 ^ _11352_/A1 (NAND3_X1)
   1.84    0.02    0.03    0.18 v _11352_/ZN (NAND3_X1)
           0.02    0.00    0.18 v _11355_/A2 (NAND3_X1)
   3.98    0.02    0.03    0.21 ^ _11355_/ZN (NAND3_X1)
           0.02    0.00    0.21 ^ _11361_/B1 (OAI221_X1)
   1.72    0.02    0.03    0.24 v _11361_/ZN (OAI221_X1)
           0.02    0.00    0.24 v _11362_/B2 (AOI21_X1)
   1.97    0.02    0.04    0.28 ^ _11362_/ZN (AOI21_X1)
           0.02    0.00    0.28 ^ _11366_/B1 (OAI21_X1)
   1.87    0.01    0.02    0.29 v _11366_/ZN (OAI21_X1)
           0.01    0.00    0.29 v _11370_/A1 (NAND3_X1)
   1.45    0.01    0.02    0.31 ^ _11370_/ZN (NAND3_X1)
           0.01    0.00    0.31 ^ _17349_/D (DFF_X1)
                           0.31   data arrival time

           0.00    1.00    1.00   clock core_clock (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ _17349_/CK (DFF_X1)
                  -0.03    0.97   library setup time
                           0.97   data required time
-----------------------------------------------------------------------
                           0.97   data required time
                          -0.31   data arrival time
-----------------------------------------------------------------------
                           0.66   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 50248 u^2 7% utilization.
0:01.66elapsed 96%CPU 111040memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/io_placement.tcl) 2>&1 | tee ./logs/nangate45/top/2_2_floorplan_io.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_1_floorplan.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 11324 components and 67717 component-terminals.
Notice 0:     Created 26287 nets and 45069 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_1_floorplan.def
#Macro blocks found: 0
Warning: using the default boundaries offset (5 microns)
Warning: using the default min distance between IO pins (2 tracks)
WARNING: force pin spread option has no effect when using random pin placement
 > Running IO placement
 * Num of slots          10448
 * Num of I/O            3913
 * Num of I/O w/sink     99
 * Num of I/O w/o sink   3814
 * Slots Per Section     200
 * Slots Increase Factor 0.01
 * Usage Per Section     0.8
 * Usage Increase Factor 0.01
 * Force Pin Spread      1

WARNING: running random pin placement
RandomMode Even
 > IO placement done.
0:00.74elapsed 98%CPU 92680memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tdms_place.tcl) 2>&1 | tee ./logs/nangate45/top/2_3_tdms_place.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_2_floorplan_io.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 11324 components and 67717 component-terminals.
Notice 0:     Created 26287 nets and 45069 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_2_floorplan_io.def
No macros found: Skipping global_placement
0:00.72elapsed 99%CPU 85288memKB
./util/fixIoPins.py --inputDef results/nangate45/top/2_3_floorplan_tdms.def --outputDef results/nangate45/top/2_3_floorplan_tdms.def --margin 70
fixIoPins.py : Fixing Pins in Def file
Replacements made - West:1128 South:829 East:1128 North:828
fixIoPins.py : Finished
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/macro_place.tcl) 2>&1 | tee ./logs/nangate45/top/2_4_mplace.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_3_floorplan_tdms.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 11324 components and 67717 component-terminals.
Notice 0:     Created 26287 nets and 45069 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_3_floorplan_tdms.def
No macros found: Skipping macro_placement
0:00.71elapsed 99%CPU 85232memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/tapcell.tcl) 2>&1 | tee ./logs/nangate45/top/2_5_tapcell.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_4_floorplan_macro.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 11324 components and 67717 component-terminals.
Notice 0:     Created 26287 nets and 45069 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_4_floorplan_macro.def
Running tapcell...
Step 1: Cut rows...
[INFO] Macro blocks found: 0
[INFO] #Original rows: 592
[INFO] #Cut rows: 0
Step 2: Insert endcaps...
[INFO] #Endcaps inserted: 1184
Step 3: Insert tapcells...
[INFO] #Tapcells inserted: 1782
Running tapcell... Done!
0:01.25elapsed 99%CPU 97764memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/pdn.tcl) 2>&1 | tee ./logs/nangate45/top/2_6_pdn.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_5_floorplan_tapcell.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 14290 components and 73649 component-terminals.
Notice 0:     Created 26287 nets and 45069 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_5_floorplan_tapcell.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: ./platforms/nangate45/pdn.cfg
[INFO] [PDNG-0008] Design Name is top
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: metal1 -  width: 0.170  pitch: 2.400  offset: 0.000 
    Straps
      Layer: metal4 -  width: 0.480  pitch: 56.000  offset: 2.000 
      Layer: metal7 -  width: 1.400  pitch: 40.000  offset: 2.000 
    Connect: {metal1 metal4} {metal4 metal7}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY
    Straps
      Layer: metal5 -  width: 0.930  pitch: 10.000  offset: 2.000 
      Layer: metal6 -  width: 0.930  pitch: 10.000  offset: 2.000 
    Connect: {metal4_PIN_ver metal5} {metal5 metal6} {metal6 metal7}
Type: macro, macro_2
    Macro orientation: R90 R270 MXR90 MYR90
    Straps
      Layer: metal6 -  width: 0.930  pitch: 40.000  offset: 2.000 
    Connect: {metal4_PIN_hor metal6} {metal6 metal7}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
0:02.75elapsed 99%CPU 227980memKB
cp results/nangate45/top/2_6_floorplan_pdn.def results/nangate45/top/2_floorplan.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_place.tcl) 2>&1 | tee ./logs/nangate45/top/3_1_place_gp.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/2_floorplan.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 14290 components and 73649 component-terminals.
Notice 0:     Created 2 special nets and 28580 connections.
Notice 0:     Created 26287 nets and 45069 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/2_floorplan.def
[INFO] DBU = 2000
[INFO] SiteSize = (380, 2800)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1680360, 1680000)
[INFO] NumInstances = 14290
[INFO] NumPlaceInstances = 11324
[INFO] NumFixedInstances = 2966
[INFO] NumDummyInstances = 0
[INFO] NumNets = 26287
[INFO] NumPins = 48982
[INFO] DieAreaLxLy = (0, 0)
[INFO] DieAreaUxUy = (1700260, 1701600)
[INFO] CoreAreaLxLy = (20140, 22400)
[INFO] CoreAreaUxUy = (1680360, 1680000)
[INFO] CoreArea = 2751980672000
[INFO] NonPlaceInstsArea = 3155824000
[INFO] PlaceInstsArea = 249187736000
[INFO] Util(%) = 9.065246
[INFO] StdInstsArea = 249187736000
[INFO] MacroInstsArea = 0
[InitialPlace]  Iter: 1 CG Error: 0.0231688 HPWL: 374862860
[InitialPlace]  Iter: 2 CG Error: 0.010104 HPWL: 349640985
[InitialPlace]  Iter: 3 CG Error: 0.00867694 HPWL: 364826049
[InitialPlace]  Iter: 4 CG Error: 0.00214053 HPWL: 372155801
[InitialPlace]  Iter: 5 CG Error: 0.000290143 HPWL: 375927129
[InitialPlace]  Iter: 6 CG Error: 0.000186074 HPWL: 377572400
[InitialPlace]  Iter: 7 CG Error: 0.000131273 HPWL: 377624943
[InitialPlace]  Iter: 8 CG Error: 0.000104138 HPWL: 377212734
[InitialPlace]  Iter: 9 CG Error: 0.000210801 HPWL: 376577288
[InitialPlace]  Iter: 10 CG Error: 9.62985e-05 HPWL: 376158174
[InitialPlace]  Iter: 11 CG Error: 0.000254963 HPWL: 375869166
[InitialPlace]  Iter: 12 CG Error: 8.46338e-05 HPWL: 375688359
[InitialPlace]  Iter: 13 CG Error: 0.000101799 HPWL: 375668001
[InitialPlace]  Iter: 14 CG Error: 7.17118e-05 HPWL: 375663674
[InitialPlace]  Iter: 15 CG Error: 0.000102651 HPWL: 375477357
[InitialPlace]  Iter: 16 CG Error: 6.70438e-05 HPWL: 375483268
[InitialPlace]  Iter: 17 CG Error: 7.11603e-05 HPWL: 375389549
[InitialPlace]  Iter: 18 CG Error: 5.72498e-05 HPWL: 375355302
[InitialPlace]  Iter: 19 CG Error: 6.84108e-05 HPWL: 375264281
[InitialPlace]  Iter: 20 CG Error: 6.62831e-05 HPWL: 375230016
[INFO] FillerInit: NumGCells = 37078
[INFO] FillerInit: NumGNets = 26287
[INFO] FillerInit: NumGPins = 48982
[INFO] TargetDensity = 0.300000
[INFO] AveragePlaceInstArea = 22005275
[INFO] IdealBinArea = 73350920
[INFO] IdealBinCnt = 37518
[INFO] TotalBinArea = 2751980672000
[INFO] BinCnt = (128, 128)
[INFO] BinSize = (12971, 12950)
[INFO] NumBins = 16384
[NesterovSolve] Iter: 1 overflow: 0.756787 HPWL: 131105140
[NesterovSolve] Iter: 10 overflow: 0.742495 HPWL: 138775381
[NesterovSolve] Iter: 20 overflow: 0.72738 HPWL: 146917345
[NesterovSolve] Iter: 30 overflow: 0.714917 HPWL: 151926322
[NesterovSolve] Iter: 40 overflow: 0.704747 HPWL: 154700158
[NesterovSolve] Iter: 50 overflow: 0.695563 HPWL: 156384070
[NesterovSolve] Iter: 60 overflow: 0.686149 HPWL: 157930077
[NesterovSolve] Iter: 70 overflow: 0.677026 HPWL: 159200366
[NesterovSolve] Iter: 80 overflow: 0.668648 HPWL: 160137281
[NesterovSolve] Iter: 90 overflow: 0.659775 HPWL: 160845389
[NesterovSolve] Iter: 100 overflow: 0.650245 HPWL: 161444873
[NesterovSolve] Iter: 110 overflow: 0.640804 HPWL: 161965434
[NesterovSolve] Iter: 120 overflow: 0.630684 HPWL: 162483283
[NesterovSolve] Iter: 130 overflow: 0.620597 HPWL: 163051409
[NesterovSolve] Iter: 140 overflow: 0.607742 HPWL: 163701346
[NesterovSolve] Iter: 150 overflow: 0.593203 HPWL: 164313762
[NesterovSolve] Iter: 160 overflow: 0.57746 HPWL: 165071003
[NesterovSolve] Iter: 170 overflow: 0.560062 HPWL: 166130370
[NesterovSolve] Iter: 180 overflow: 0.540445 HPWL: 167439603
[NesterovSolve] Iter: 190 overflow: 0.516208 HPWL: 169488226
[NesterovSolve] Iter: 200 overflow: 0.485827 HPWL: 175860885
[NesterovSolve] Iter: 210 overflow: 0.449142 HPWL: 180198140
[NesterovSolve] Iter: 220 overflow: 0.402836 HPWL: 182366492
[NesterovSolve] Iter: 230 overflow: 0.350551 HPWL: 181953130
[NesterovSolve] Iter: 240 overflow: 0.302426 HPWL: 177911587
[NesterovSolve] Iter: 250 overflow: 0.261859 HPWL: 174898221
[NesterovSolve] Iter: 260 overflow: 0.236424 HPWL: 180282597
[NesterovSolve] Iter: 270 overflow: 0.21981 HPWL: 196770135
[NesterovSolve] Iter: 280 overflow: 0.203692 HPWL: 198866065
[NesterovSolve] Iter: 290 overflow: 0.185318 HPWL: 202782289
[NesterovSolve] Iter: 300 overflow: 0.163073 HPWL: 205211143
[NesterovSolve] Iter: 310 overflow: 0.157515 HPWL: 187428894
[NesterovSolve] Iter: 320 overflow: 0.142682 HPWL: 196253746
[NesterovSolve] Iter: 330 overflow: 0.136241 HPWL: 187463920
[NesterovSolve] Iter: 340 overflow: 0.123972 HPWL: 184695765
[NesterovSolve] Iter: 350 overflow: 0.118068 HPWL: 177322796
[NesterovSolve] Iter: 360 overflow: 0.107316 HPWL: 173133757
[NesterovSolve] Finished with Overflow: 0.0995153
0:09.11elapsed 99%CPU 135132memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/resize.tcl) 2>&1 | tee ./logs/nangate45/top/3_2_resizer.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_1_place_gp.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 14290 components and 73649 component-terminals.
Notice 0:     Created 2 special nets and 28580 connections.
Notice 0:     Created 26287 nets and 45069 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_1_place_gp.def

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _17396_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _18081_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _17396_/CK (DFF_X1)
   0.09    0.09 ^ _17396_/Q (DFF_X1)
   0.07    0.16 ^ _11284_/Z (BUF_X1)
   0.15    0.30 ^ _11325_/Z (BUF_X1)
   0.23    0.53 v _11332_/ZN (OAI21_X1)
   0.02    0.56 ^ _11333_/ZN (INV_X1)
   0.00    0.56 ^ _18081_/D (DFF_X1)
           0.56   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ _18081_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.56   data arrival time
---------------------------------------------------------
           0.41   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 51037 u^2 7% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
14290

==========================================================================
pin_count
--------------------------------------------------------------------------
45069

Perform port buffering...
Perform buffer insertion...
Found 1 slew violations.
Found 1 capacitance violations.
Found 1 long wires.
Inserted 1 buffers in 1 nets.
Resized 112 instances.
Perform resizing after buffer insertion...
Resized 0 instances.
Repair tie lo fanout...
Inserted 6 tie LOGIC0_X1 instances.
Repair tie hi fanout...
Inserted 1 tie LOGIC1_X1 instances.

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
report_checks
--------------------------------------------------------------------------
Startpoint: _16969_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _11559_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _16969_/CK (DFF_X2)
  48.04    0.04    0.14    0.14 ^ _16969_/Q (DFF_X2)
           0.10    0.07    0.21 ^ _11419_/A1 (NAND3_X4)
  17.51    0.03    0.04    0.25 v _11419_/ZN (NAND3_X4)
           0.04    0.01    0.26 v _11420_/A2 (NOR2_X2)
  14.27    0.04    0.06    0.33 ^ _11420_/ZN (NOR2_X2)
           0.04    0.01    0.33 ^ _11421_/A2 (AND2_X1)
   1.30    0.01    0.04    0.37 ^ _11421_/ZN (AND2_X1)
           0.01    0.00    0.37 ^ _11559_/D (DFF_X1)
                           0.37   data arrival time

           0.00    1.00    1.00   clock core_clock (rise edge)
                   0.00    1.00   clock network delay (ideal)
                   0.00    1.00   clock reconvergence pessimism
                           1.00 ^ _11559_/CK (DFF_X1)
                  -0.03    0.97   library setup time
                           0.97   data required time
-----------------------------------------------------------------------
                           0.97   data required time
                          -0.37   data arrival time
-----------------------------------------------------------------------
                           0.60   slack (MET)


Startpoint: _15498_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _15595_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

    Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------
           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
           0.00    0.00    0.00 ^ _15498_/CK (DFF_X1)
   1.06    0.01    0.08    0.08 v _15498_/Q (DFF_X1)
           0.01    0.00    0.08 v _15595_/D (DFF_X1)
                           0.08   data arrival time

           0.00    0.00    0.00   clock core_clock (rise edge)
                   0.00    0.00   clock network delay (ideal)
                   0.00    0.00   clock reconvergence pessimism
                           0.00 ^ _15595_/CK (DFF_X1)
                   0.00    0.00   library hold time
                           0.00   data required time
-----------------------------------------------------------------------
                           0.00   data required time
                          -0.08   data arrival time
-----------------------------------------------------------------------
                           0.08   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_slew_violations
--------------------------------------------------------------------------

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 51123 u^2 7% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
14296

==========================================================================
pin_count
--------------------------------------------------------------------------
45076

0:06.11elapsed 101%CPU 142836memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/detail_place.tcl) 2>&1 | tee ./logs/nangate45/top/3_3_opendp.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_2_place_resized.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 14296 components and 73668 component-terminals.
Notice 0:     Created 2 special nets and 28592 connections.
Notice 0:     Created 26293 nets and 45076 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_2_place_resized.def
Design Stats
--------------------------------
total instances         14296
multi row instances         0
fixed instances          2966
nets                    26295
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          50333.1 u^2
utilization                 7 %
utilization padded          8 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement    11401.6 u
average displacement      0.8 u
max displacement          6.8 u
original HPWL         84072.9 u
legalized HPWL        88017.2 u
delta HPWL                  5 %

Mirrored 1734 instances
HPWL before           88017.2 u
HPWL after            84489.1 u
HPWL delta                 -4 %
0:27.42elapsed 99%CPU 205508memKB
cp results/nangate45/top/3_3_place_dp.def results/nangate45/top/3_place.def
cp results/nangate45/top/2_floorplan.sdc results/nangate45/top/3_place.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/cts.tcl) 2>&1 | tee ./logs/nangate45/top/4_1_cts.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/3_place.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 14296 components and 73668 component-terminals.
Notice 0:     Created 2 special nets and 28592 connections.
Notice 0:     Created 26293 nets and 45076 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/3_place.def
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Import characterization  *
 *****************************
 Reading LUT file "./platforms/nangate45/tritonCTS/lut.txt"
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          52           1          24
    [WARNING] 180 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 4994
    Num keys in characterization LUT: 1677
    Actual min input cap: 8
 Reading solution list file "./platforms/nangate45/tritonCTS/sol_list.txt"
 **********************
 *  Find clock roots  *
 **********************
 User did not specify clock roots.
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "clock" found
 Initializing clock net for : "clock"
 Clock net "clock" has 11058 sinks
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 1 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net clock...
    Tot. number of sinks: 11058
    Number of static layers: 0
 Wire segment unit: 20000 dbu (10 um)
 Original sink region: [(87210, 306460), (1620130, 1418370)]
 Normalized sink region: [(4.3605, 15.323), (81.0065, 70.9185)]
    Width:  76.646
    Height: 55.5955
 Level 1
    Direction: Horizontal
    # sinks per sub-region: 5529
    Sub-region size: 38.323 X 55.5955
    Segment length (rounded): 20
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 3192 outSlew: 1 load: 1 length: 8 isBuffered: 1
    Key: 1161 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 2
    Direction: Vertical
    # sinks per sub-region: 2765
    Sub-region size: 38.323 X 27.7978
    Segment length (rounded): 14
    Key: 3332 outSlew: 2 load: 1 length: 8 isBuffered: 1
    Key: 2280 outSlew: 22 load: 1 length: 6 isBuffered: 1
 Level 3
    Direction: Horizontal
    # sinks per sub-region: 1383
    Sub-region size: 19.1615 X 27.7978
    Segment length (rounded): 10
    Key: 3346 outSlew: 2 load: 1 length: 8 isBuffered: 1
    Key: 0 outSlew: 2 load: 1 length: 2 isBuffered: 0
 Level 4
    Direction: Vertical
    # sinks per sub-region: 692
    Sub-region size: 19.1615 X 13.8989
    Segment length (rounded): 6
    Key: 2285 outSlew: 22 load: 1 length: 6 isBuffered: 1
 Level 5
    Direction: Horizontal
    # sinks per sub-region: 346
    Sub-region size: 9.58075 X 13.8989
    Segment length (rounded): 4
    Key: 1138 outSlew: 2 load: 1 length: 4 isBuffered: 1
 Level 6
    Direction: Vertical
    # sinks per sub-region: 173
    Sub-region size: 9.58075 X 6.94944
    Segment length (rounded): 4
    Key: 1152 outSlew: 12 load: 1 length: 4 isBuffered: 1
 Level 7
    Direction: Horizontal
    # sinks per sub-region: 87
    Sub-region size: 4.79038 X 6.94944
    Segment length (rounded): 2
    Key: 548 outSlew: 2 load: 1 length: 2 isBuffered: 1
 [WARNING] Creating fake entries in the LUT.
 Level 8
    Direction: Vertical
    # sinks per sub-region: 44
    Sub-region size: 4.79038 X 3.47472
    Segment length (rounded): 1
    Key: 5029 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 9
    Direction: Horizontal
    # sinks per sub-region: 22
    Sub-region size: 2.39519 X 3.47472
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Level 10
    Direction: Vertical
    # sinks per sub-region: 11
    Sub-region size: 2.39519 X 1.73736
    Segment length (rounded): 1
    Key: 5039 outSlew: 12 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 11058
 Clock topology of net "clock" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 31359.5 dbu.
 Num outlier sinks: 208
 ********************
 * Write data to DB *
 ********************
 Writing clock net "clock" to DB
    Created 2263 clock buffers.
    Minimum number of buffers in the clock path: 14.
    Maximum number of buffers in the clock path: 15.
    Created 2263 clock nets.
    Fanout distribution for the current clock = 2:2, 3:17, 4:42, 5:47, 6:58, 7:78, 8:81, 9:101, 10:96, 11:74, 12:91, 13:81, 14:58, 15:49, 16:51, 17:27, 18:28, 19:13, 20:8, 21:8, 22:6, 23:2, 24:1, 25:4, 27:1.
    Max level of the clock tree: 10.
 ... End of TritonCTS execution.
Design Stats
--------------------------------
total instances         16559
multi row instances         0
fixed instances          2966
nets                    28558
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          52361.3 u^2
utilization                 8 %
utilization padded          9 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement     2314.9 u
average displacement      0.1 u
max displacement          6.5 u
original HPWL        161668.5 u
legalized HPWL       165269.6 u
delta HPWL                  2 %

Repair hold violations...
No hold violations found.
Design Stats
--------------------------------
total instances         16559
multi row instances         0
fixed instances          2966
nets                    28558
design area          687995.2 u^2
fixed area              789.0 u^2
movable area          52361.3 u^2
utilization                 8 %
utilization padded          9 %
rows                      592
row height                1.4 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL        165269.6 u
legalized HPWL       165269.6 u
delta HPWL                  0 %

0:07.47elapsed 99%CPU 258084memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/fillcell.tcl) 2>&1 | tee ./logs/nangate45/top/4_2_cts_fillcell.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/4_1_cts.def
Notice 0: Design: top
Notice 0:     Created 3913 pins.
Notice 0:     Created 16559 components and 82720 component-terminals.
Notice 0:     Created 2 special nets and 33118 connections.
Notice 0:     Created 28556 nets and 49602 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/4_1_cts.def
Placed 114467 filler instances.
0:01.33elapsed 99%CPU 344372memKB
cp results/nangate45/top/4_2_cts_fillcell.def results/nangate45/top/4_cts.def
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/global_route.tcl) 2>&1 | tee ./logs/nangate45/top/5_1_fastroute.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/4_cts.def
Notice 0: Design: top
Notice 0: 		Created 100000 Insts
Notice 0:     Created 3913 pins.
Notice 0:     Created 131026 components and 311654 component-terminals.
Notice 0:     Created 2 special nets and 262052 connections.
Notice 0:     Created 28556 nets and 49602 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/4_cts.def
Warning: option -max_routing_layer is deprecated. Use option -layers {min max}
Warning: option -layers_adjustments is deprecated. Use command set_global_routing_layer_adjustment layer adjustment

 *****************
 *   FastRoute   *
 *****************

[PARAMS] Min routing layer: 2
[PARAMS] Max routing layer: 10
[PARAMS] Global adjustment: 0
[PARAMS] Unidirectional routing: 1
[PARAMS] Grid origin: (-1, -1)

Initializing grid...
[INFO] #DB Obstructions: 0
[INFO] #DB Obstacles: 298918
[INFO] #DB Macros: 0
Initializing grid... Done!
Initializing routing layers...
Initializing routing layers... Done!
Initializing routing tracks...
Initializing routing tracks... Done!
Setting capacities...
Setting capacities... Done!
Setting spacings and widths...
Setting spacings and widths... Done!
Initializing nets...
[INFO] Found 0 clock nets
Checking pin placement...
Checking pin placement... Done!
[INFO] Minimum degree: 2
[INFO] Maximum degree: 28
Initializing nets... Done!
Adjusting grid...
Adjusting grid... Done!
Computing track adjustments...
Computing track adjustments... Done!
Computing obstacles adjustments...
[INFO] Processing 729734 obstacles in layer 1
[INFO] Processing 30 obstacles in layer 4
[INFO] Processing 42 obstacles in layer 7
Computing obstacles adjustments... Done!
Computing user defined adjustments...
Computing user defined adjustments... Done!
Computing user defined layers adjustments...
[INFO] Reducing resources of layer 2 by 50%
[INFO] Reducing resources of layer 3 by 50%
[INFO] Reducing resources of layer 4 by 50%
[INFO] Reducing resources of layer 5 by 50%
[INFO] Reducing resources of layer 6 by 50%
[INFO] Reducing resources of layer 7 by 50%
[INFO] Reducing resources of layer 8 by 50%
[INFO] Reducing resources of layer 9 by 50%
[INFO] Reducing resources of layer 10 by 50%
Computing user defined layers adjustments... Done!
Running FastRoute...

[INFO] WIRELEN : 83964, WIRELEN1 : 0
[INFO] NumSeg  : 25272
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 83958, WIRELEN1 : 83958
[INFO] NumSeg  : 25262
[INFO] NumShift: 385
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 83958
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 83958
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 1786362
[Overflow Report] Total vCap    : 1973540
[Overflow Report] Total Usage   : 83958
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 83958
[Overflow Report] Max H Overflow: 1
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 1
[Overflow Report] Num Overflow e: 20
[Overflow Report] H   Overflow  : 20
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 20

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 83960
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 83960
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.003712 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 83960
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 3.848286 sec
Post Processing Begins 
Warning: option -output_file is deprecated. Use option -guide_file
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 52701
[INFO] Via related stiner nodes 2625
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 40711
    Layer 3 usage: 43482
    Layer 4 usage: 58
    Layer 5 usage: 0
    Layer 6 usage: 0
    Layer 7 usage: 0
    Layer 8 usage: 0
    Layer 9 usage: 0
    Layer 10 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 821736
    Layer 3 capacity: 1146132
    Layer 4 capacity: 493284
    Layer 5 capacity: 491660
    Layer 6 capacity: 493284
    Layer 7 capacity: 148570
    Layer 8 capacity: 164428
    Layer 9 capacity: 0
    Layer 10 capacity: 808

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 4.95%
    Layer 3 use percentage: 3.79%
    Layer 4 use percentage: 0.01%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%
    Layer 7 use percentage: 0.00%
    Layer 8 use percentage: 0.00%
    Layer 9 use percentage: 0.0%
    Layer 10 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0
    Layer 7 overflow: 0
    Layer 8 overflow: 0
    Layer 9 overflow: 0
    Layer 10 overflow: 0

[Overflow Report] Total Usage   : 84251
[Overflow Report] Total Capacity: 3759902
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 84251
[INFO] Final number of vias : 62661
[INFO] Final usage 3D       : 272234
Getting results...
Getting results... Done!

Running FastRoute... Done!
[INFO] Total wirelength: 245991 um
Writing guides...
[INFO] Num routed nets: 13711
Writing guides... Done!
0:05.86elapsed 99%CPU 344276memKB
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" TritonRoute ./objects/nangate45/top/TritonRoute.param) 2>&1 | tee ./logs/nangate45/top/5_2_TritonRoute.log

reading lef ...

units:       2000
#layers:     21
#macros:     134
#vias:       27
#viarulegen: 19

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 70000 components
defIn read 80000 components
defIn read 90000 components
defIn read 100000 components
defIn read 1000 pins
defIn read 2000 pins
defIn read 3000 pins
defIn read 10000 nets
defIn read 20000 nets

design:      top
die area:    ( 0 0 ) ( 1700260 1701600 )
trackPts:    20
defvias:     6
#components: 131026
#terminals:  3913
#snets:      2
#nets:       28556

reading guide ...

#guides:     88465
Warning: metal4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
Warning: metal5 does not have viaDef align with layer direction, generating new viaDef via5_FR...
Warning: metal6 does not have viaDef align with layer direction, generating new viaDef via6_FR...
Warning: metal7 does not have viaDef align with layer direction, generating new viaDef via7_FR...
Warning: metal8 does not have viaDef align with layer direction, generating new viaDef via8_FR...
Warning: metal9 does not have viaDef align with layer direction, generating new viaDef via9_FR...
done initConstraintLayerIdx
List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_FR
  Layer via5
    default via: via5_FR
  Layer via6
    default via: via6_FR
  Layer via7
    default via: via7_FR
  Layer via8
    default via: via8_FR
  Layer via9
    default via: via9_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
  complete 70000 instances
  complete 80000 instances
  complete 90000 instances
  complete 100000 instances
#unique instances = 58

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete 70000 insts
  complete 80000 insts
  complete 90000 insts
  complete 100000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
metal1 shape region query size = 738629
via1 shape region query size = 26685
metal2 shape region query size = 19447
via2 shape region query size = 26685
metal3 shape region query size = 20046
via3 shape region query size = 26685
metal4 shape region query size = 9555
via4 shape region query size = 6300
metal5 shape region query size = 1260
via5 shape region query size = 6300
metal6 shape region query size = 1260
via6 shape region query size = 3150
metal7 shape region query size = 672
via7 shape region query size = 0
metal8 shape region query size = 0
via8 shape region query size = 0
metal9 shape region query size = 0
via9 shape region query size = 0
metal10 shape region query size = 0


start pin access
  complete 100 pins
  complete 153 pins
  complete 46 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 13593 groups
Expt1 runtime (pin-level access point gen): 0.466012
Expt2 runtime (design-level access pattern gen): 0.10497
#scanned instances     = 131026
#unique  instances     = 58
#stdCellGenAp          = 981
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 737
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 49602
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 144.35 (MB), peak = 154.71 (MB)

post process guides ...
GCELLGRID X -1 DO 405 STEP 4200 ;
GCELLGRID Y -1 DO 404 STEP 4200 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete metal1
  complete via1
  complete metal2
  complete via2
  complete metal3
  complete via3
  complete metal4
  complete via4
  complete metal5
  complete via5
  complete metal6
  complete via6
  complete metal7
  complete via7
  complete metal8
  complete via8
  complete metal9
  complete via9
  complete metal10
  complete 10000 nets

init guide query ...
  complete 10000 nets (guide)
  complete 20000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete metal1 (guide)
  complete via1 (guide)
  complete metal2 (guide)
  complete via2 (guide)
  complete metal3 (guide)
  complete via3 (guide)
  complete metal4 (guide)
  complete via4 (guide)
  complete metal5 (guide)
  complete via5 (guide)
  complete metal6 (guide)
  complete via6 (guide)
  complete metal7 (guide)
  complete via7 (guide)
  complete metal8 (guide)
  complete via8 (guide)
  complete metal9 (guide)
  complete via9 (guide)
  complete metal10 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
metal1 guide region query size = 35042
via1 guide region query size = 0
metal2 guide region query size = 29793
via2 guide region query size = 0
metal3 guide region query size = 15984
via3 guide region query size = 0
metal4 guide region query size = 7
via4 guide region query size = 0
metal5 guide region query size = 0
via5 guide region query size = 0
metal6 guide region query size = 0
via6 guide region query size = 0
metal7 guide region query size = 0
via7 guide region query size = 0
metal8 guide region query size = 0
via8 guide region query size = 0
metal9 guide region query size = 0
via9 guide region query size = 0
metal10 guide region query size = 0

init gr pin query ...


start track assignment
Done with 29800 vertical wires in 9 frboxes and 51026 horizontal wires in 9 frboxes.
Done with 2328 vertical wires in 9 frboxes and 2608 horizontal wires in 9 frboxes.

complete track assignment
cpu time = 00:00:22, elapsed time = 00:00:06, memory = 402.82 (MB), peak = 402.82 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minSpc metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minSpc metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minSpc metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minSpc metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minSpc metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minSpc metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal2 (d2d, d2u, u2d, u2u) = (270, 0, 0, 280)
initVia2ViaMinLen_minimumcut metal2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal3 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal4 (d2d, d2u, u2d, u2u) = (280, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal5 (d2d, d2u, u2d, u2u) = (560, 0, 0, 560)
initVia2ViaMinLen_minimumcut metal5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal6 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal6 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal7 (d2d, d2u, u2d, u2u) = (560, 0, 0, 1600)
initVia2ViaMinLen_minimumcut metal7 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal8 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal8 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal9 (d2d, d2u, u2d, u2u) = (1600, 0, 0, 3200)
initVia2ViaMinLen_minimumcut metal9 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut metal10 (d2d, d2u, u2d, u2u) = (3200, 0, 0, 0)
initVia2ViaMinLen_minimumcut metal10 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 280, 420)
initVia2ViaMinLenNew_minimumcut metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 270, 280, 0, 280, 0, 420, 280)
initVia2ViaMinLenNew_minimumcut metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (280, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_minimumcut metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 280, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 560, 560)
initVia2ViaMinLenNew_minimumcut metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (560, 560, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_minimumcut metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_minimumcut metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3200, 3200, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc metal1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 300, 420)
initVia2ViaMinLenNew_cutSpc metal2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (410, 300, 280, 0, 280, 0, 420, 320)
initVia2ViaMinLenNew_cutSpc metal3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (320, 420, 0, 280, 0, 280, 560, 560)
initVia2ViaMinLenNew_cutSpc metal4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (420, 320, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 600, 600)
initVia2ViaMinLenNew_cutSpc metal6 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1600, 1600)
initVia2ViaMinLenNew_cutSpc metal7 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (600, 600, 0, 0, 0, 0, 1680, 1680)
initVia2ViaMinLenNew_cutSpc metal8 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3200, 3200)
initVia2ViaMinLenNew_cutSpc metal9 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1680, 1680, 0, 0, 0, 0, 3360, 3360)
initVia2ViaMinLenNew_cutSpc metal10 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (3360, 3360, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 402.82 (MB), peak = 402.82 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:02, memory = 394.14 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:08, memory = 394.14 (MB)
    completing 30% with 5279 violations
    elapsed time = 00:00:11, memory = 394.14 (MB)
    completing 40% with 5279 violations
    elapsed time = 00:00:15, memory = 394.14 (MB)
    completing 50% with 5279 violations
    elapsed time = 00:00:19, memory = 394.14 (MB)
    completing 60% with 6682 violations
    elapsed time = 00:00:23, memory = 396.30 (MB)
    completing 70% with 6682 violations
    elapsed time = 00:00:29, memory = 397.59 (MB)
    completing 80% with 7310 violations
    elapsed time = 00:00:31, memory = 397.59 (MB)
    completing 90% with 7310 violations
    elapsed time = 00:00:36, memory = 397.59 (MB)
    completing 100% with 4456 violations
    elapsed time = 00:00:39, memory = 400.94 (MB)
  number of violations = 5909
cpu time = 00:02:38, elapsed time = 00:00:40, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 177210 um
total wire length on LAYER metal1 = 931 um
total wire length on LAYER metal2 = 86804 um
total wire length on LAYER metal3 = 89365 um
total wire length on LAYER metal4 = 108 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 73465
up-via summary (total 73465):

------------------------
 FR_MASTERSLICE        0
         metal1    40007
         metal2    33448
         metal3       10
         metal4        0
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   73465


start 1st optimization iteration ...
    completing 10% with 5909 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 20% with 5909 violations
    elapsed time = 00:00:07, memory = 951.37 (MB)
    completing 30% with 4963 violations
    elapsed time = 00:00:09, memory = 951.37 (MB)
    completing 40% with 4963 violations
    elapsed time = 00:00:13, memory = 951.37 (MB)
    completing 50% with 4963 violations
    elapsed time = 00:00:16, memory = 951.37 (MB)
    completing 60% with 3742 violations
    elapsed time = 00:00:19, memory = 951.37 (MB)
    completing 70% with 3742 violations
    elapsed time = 00:00:24, memory = 951.37 (MB)
    completing 80% with 2971 violations
    elapsed time = 00:00:26, memory = 951.37 (MB)
    completing 90% with 2971 violations
    elapsed time = 00:00:30, memory = 951.37 (MB)
    completing 100% with 1520 violations
    elapsed time = 00:00:34, memory = 951.37 (MB)
  number of violations = 1520
cpu time = 00:02:15, elapsed time = 00:00:35, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176778 um
total wire length on LAYER metal1 = 947 um
total wire length on LAYER metal2 = 86463 um
total wire length on LAYER metal3 = 89258 um
total wire length on LAYER metal4 = 108 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 73986
up-via summary (total 73986):

------------------------
 FR_MASTERSLICE        0
         metal1    40066
         metal2    33910
         metal3       10
         metal4        0
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   73986


start 2nd optimization iteration ...
    completing 10% with 1520 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 1520 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 30% with 1661 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 40% with 1661 violations
    elapsed time = 00:00:05, memory = 951.37 (MB)
    completing 50% with 1661 violations
    elapsed time = 00:00:07, memory = 951.37 (MB)
    completing 60% with 1376 violations
    elapsed time = 00:00:08, memory = 951.37 (MB)
    completing 70% with 1376 violations
    elapsed time = 00:00:10, memory = 951.37 (MB)
    completing 80% with 1424 violations
    elapsed time = 00:00:11, memory = 951.37 (MB)
    completing 90% with 1424 violations
    elapsed time = 00:00:13, memory = 951.37 (MB)
    completing 100% with 1044 violations
    elapsed time = 00:00:14, memory = 951.37 (MB)
  number of violations = 1044
cpu time = 00:00:59, elapsed time = 00:00:15, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176675 um
total wire length on LAYER metal1 = 968 um
total wire length on LAYER metal2 = 86375 um
total wire length on LAYER metal3 = 89223 um
total wire length on LAYER metal4 = 108 um
total wire length on LAYER metal5 = 0 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 74022
up-via summary (total 74022):

------------------------
 FR_MASTERSLICE        0
         metal1    40080
         metal2    33932
         metal3       10
         metal4        0
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   74022


start 3rd optimization iteration ...
    completing 10% with 1044 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 20% with 1044 violations
    elapsed time = 00:00:10, memory = 951.37 (MB)
    completing 30% with 886 violations
    elapsed time = 00:00:12, memory = 951.37 (MB)
    completing 40% with 886 violations
    elapsed time = 00:00:16, memory = 951.37 (MB)
    completing 50% with 886 violations
    elapsed time = 00:00:19, memory = 951.37 (MB)
    completing 60% with 651 violations
    elapsed time = 00:00:22, memory = 951.37 (MB)
    completing 70% with 651 violations
    elapsed time = 00:00:29, memory = 951.37 (MB)
    completing 80% with 467 violations
    elapsed time = 00:00:32, memory = 951.37 (MB)
    completing 90% with 467 violations
    elapsed time = 00:00:37, memory = 951.37 (MB)
    completing 100% with 253 violations
    elapsed time = 00:00:39, memory = 951.37 (MB)
  number of violations = 253
cpu time = 00:02:37, elapsed time = 00:00:40, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176794 um
total wire length on LAYER metal1 = 1163 um
total wire length on LAYER metal2 = 86030 um
total wire length on LAYER metal3 = 89185 um
total wire length on LAYER metal4 = 408 um
total wire length on LAYER metal5 = 5 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75020
up-via summary (total 75020):

------------------------
 FR_MASTERSLICE        0
         metal1    40251
         metal2    34678
         metal3       87
         metal4        4
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75020


start 4th optimization iteration ...
    completing 10% with 253 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 253 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 30% with 202 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 40% with 202 violations
    elapsed time = 00:00:05, memory = 951.37 (MB)
    completing 50% with 202 violations
    elapsed time = 00:00:07, memory = 951.37 (MB)
    completing 60% with 164 violations
    elapsed time = 00:00:07, memory = 951.37 (MB)
    completing 70% with 164 violations
    elapsed time = 00:00:09, memory = 951.37 (MB)
    completing 80% with 117 violations
    elapsed time = 00:00:09, memory = 951.37 (MB)
    completing 90% with 117 violations
    elapsed time = 00:00:11, memory = 951.37 (MB)
    completing 100% with 76 violations
    elapsed time = 00:00:12, memory = 951.37 (MB)
  number of violations = 76
cpu time = 00:00:50, elapsed time = 00:00:12, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176824 um
total wire length on LAYER metal1 = 1230 um
total wire length on LAYER metal2 = 85929 um
total wire length on LAYER metal3 = 89111 um
total wire length on LAYER metal4 = 520 um
total wire length on LAYER metal5 = 31 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75265
up-via summary (total 75265):

------------------------
 FR_MASTERSLICE        0
         metal1    40267
         metal2    34867
         metal3      121
         metal4       10
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75265


start 5th optimization iteration ...
    completing 10% with 76 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 76 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 30% with 76 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 40% with 76 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 50% with 76 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 60% with 67 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 70% with 67 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 80% with 48 violations
    elapsed time = 00:00:05, memory = 951.37 (MB)
    completing 90% with 48 violations
    elapsed time = 00:00:05, memory = 951.37 (MB)
    completing 100% with 22 violations
    elapsed time = 00:00:06, memory = 951.37 (MB)
  number of violations = 22
cpu time = 00:00:25, elapsed time = 00:00:06, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176835 um
total wire length on LAYER metal1 = 1246 um
total wire length on LAYER metal2 = 85906 um
total wire length on LAYER metal3 = 89105 um
total wire length on LAYER metal4 = 545 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75325
up-via summary (total 75325):

------------------------
 FR_MASTERSLICE        0
         metal1    40275
         metal2    34911
         metal3      127
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75325


start 6th optimization iteration ...
    completing 10% with 22 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 22 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 30% with 9 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 40% with 9 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 50% with 9 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 60% with 3 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 70% with 3 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
  number of violations = 0
cpu time = 00:00:18, elapsed time = 00:00:04, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176838 um
total wire length on LAYER metal1 = 1248 um
total wire length on LAYER metal2 = 85892 um
total wire length on LAYER metal3 = 89108 um
total wire length on LAYER metal4 = 557 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75345
up-via summary (total 75345):

------------------------
 FR_MASTERSLICE        0
         metal1    40279
         metal2    34923
         metal3      131
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75345


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
  number of violations = 0
cpu time = 00:00:15, elapsed time = 00:00:03, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176838 um
total wire length on LAYER metal1 = 1248 um
total wire length on LAYER metal2 = 85892 um
total wire length on LAYER metal3 = 89108 um
total wire length on LAYER metal4 = 557 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75345
up-via summary (total 75345):

------------------------
 FR_MASTERSLICE        0
         metal1    40279
         metal2    34923
         metal3      131
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75345


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
  number of violations = 0
cpu time = 00:00:17, elapsed time = 00:00:04, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176838 um
total wire length on LAYER metal1 = 1248 um
total wire length on LAYER metal2 = 85892 um
total wire length on LAYER metal3 = 89108 um
total wire length on LAYER metal4 = 557 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75345
up-via summary (total 75345):

------------------------
 FR_MASTERSLICE        0
         metal1    40279
         metal2    34923
         metal3      131
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75345


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 951.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 951.37 (MB)
  number of violations = 0
cpu time = 00:00:24, elapsed time = 00:00:06, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176838 um
total wire length on LAYER metal1 = 1248 um
total wire length on LAYER metal2 = 85892 um
total wire length on LAYER metal3 = 89108 um
total wire length on LAYER metal4 = 557 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75345
up-via summary (total 75345):

------------------------
 FR_MASTERSLICE        0
         metal1    40279
         metal2    34923
         metal3      131
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75345


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 951.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 951.37 (MB)
  number of violations = 0
cpu time = 00:00:24, elapsed time = 00:00:06, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176838 um
total wire length on LAYER metal1 = 1248 um
total wire length on LAYER metal2 = 85892 um
total wire length on LAYER metal3 = 89108 um
total wire length on LAYER metal4 = 557 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75345
up-via summary (total 75345):

------------------------
 FR_MASTERSLICE        0
         metal1    40279
         metal2    34923
         metal3      131
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75345


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 951.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 951.37 (MB)
  number of violations = 0
cpu time = 00:00:24, elapsed time = 00:00:06, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176838 um
total wire length on LAYER metal1 = 1248 um
total wire length on LAYER metal2 = 85892 um
total wire length on LAYER metal3 = 89108 um
total wire length on LAYER metal4 = 557 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75345
up-via summary (total 75345):

------------------------
 FR_MASTERSLICE        0
         metal1    40279
         metal2    34923
         metal3      131
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75345


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 951.37 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:01, memory = 951.37 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:02, memory = 951.37 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:03, memory = 951.37 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:04, memory = 951.37 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:05, memory = 951.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:06, memory = 951.37 (MB)
  number of violations = 0
cpu time = 00:00:24, elapsed time = 00:00:06, memory = 951.37 (MB), peak = 951.37 (MB)
total wire length = 176838 um
total wire length on LAYER metal1 = 1248 um
total wire length on LAYER metal2 = 85892 um
total wire length on LAYER metal3 = 89108 um
total wire length on LAYER metal4 = 557 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75345
up-via summary (total 75345):

------------------------
 FR_MASTERSLICE        0
         metal1    40279
         metal2    34923
         metal3      131
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75345


complete detail routing
total wire length = 176838 um
total wire length on LAYER metal1 = 1248 um
total wire length on LAYER metal2 = 85892 um
total wire length on LAYER metal3 = 89108 um
total wire length on LAYER metal4 = 557 um
total wire length on LAYER metal5 = 32 um
total wire length on LAYER metal6 = 0 um
total wire length on LAYER metal7 = 0 um
total wire length on LAYER metal8 = 0 um
total wire length on LAYER metal9 = 0 um
total wire length on LAYER metal10 = 0 um
total number of vias = 75345
up-via summary (total 75345):

------------------------
 FR_MASTERSLICE        0
         metal1    40279
         metal2    34923
         metal3      131
         metal4       12
         metal5        0
         metal6        0
         metal7        0
         metal8        0
         metal9        0
------------------------
                   75345

cpu time = 00:12:15, elapsed time = 00:03:08, memory = 951.37 (MB), peak = 951.37 (MB)

post processing ...

Runtime taken (hrt): 199.057
3:19.24elapsed 383%CPU 974200memKB
cp results/nangate45/top/4_cts.sdc results/nangate45/top/5_route.sdc
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" openroad -no_init -exit ./scripts/final_report.tcl) 2>&1 | tee ./logs/nangate45/top/6_report.log
OpenROAD 0.9.0 c370648541
This program is licensed under the BSD-3 license. See the LICENSE file for details. 
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
Notice 0: Reading LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
Notice 0: 
Reading DEF file: ./results/nangate45/top/5_route.def
Notice 0: Design: top
Notice 0: 		Created 100000 Insts
Notice 0:     Created 3913 pins.
Notice 0:     Created 131026 components and 311654 component-terminals.
Notice 0:     Created 2 special nets and 262052 connections.
Notice 0:     Created 28556 nets and 49602 connections.
Notice 0: Finished DEF file: ./results/nangate45/top/5_route.def
Notice 0: Split top of 2814 T shapes.

==========================================================================
report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _17423_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _17430_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.92                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     1    4.98                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_0_1_clock/A (CLKBUF_X1)
                  0.01    0.03    0.09 ^ clkbuf_1_0_1_clock/Z (CLKBUF_X1)
     1    1.90                           clknet_1_0_1_clock (net)
                  0.01    0.00    0.09 ^ clkbuf_1_0_2_clock/A (CLKBUF_X1)
                  0.02    0.04    0.14 ^ clkbuf_1_0_2_clock/Z (CLKBUF_X1)
     2    8.27                           clknet_1_0_2_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_2_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.17 ^ clkbuf_2_0_0_clock/Z (CLKBUF_X1)
     1    1.90                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_2_0_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.22 ^ clkbuf_2_0_1_clock/Z (CLKBUF_X1)
     2   11.95                           clknet_2_0_1_clock (net)
                  0.03    0.00    0.23 ^ clkbuf_3_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.27 ^ clkbuf_3_0_0_clock/Z (CLKBUF_X1)
     2    3.68                           clknet_3_0_0_clock (net)
                  0.01    0.00    0.27 ^ clkbuf_4_1_0_clock/A (CLKBUF_X1)
                  0.02    0.04    0.31 ^ clkbuf_4_1_0_clock/Z (CLKBUF_X1)
     2    7.50                           clknet_4_1_0_clock (net)
                  0.02    0.00    0.32 ^ clkbuf_5_2_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.35 ^ clkbuf_5_2_0_clock/Z (CLKBUF_X1)
     2    2.77                           clknet_5_2_0_clock (net)
                  0.01    0.00    0.35 ^ clkbuf_6_5_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.39 ^ clkbuf_6_5_0_clock/Z (CLKBUF_X1)
     2    4.34                           clknet_6_5_0_clock (net)
                  0.01    0.00    0.39 ^ clkbuf_7_10_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.42 ^ clkbuf_7_10_0_clock/Z (CLKBUF_X1)
     2    1.85                           clknet_7_10_0_clock (net)
                  0.01    0.00    0.42 ^ clkbuf_8_20_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.45 ^ clkbuf_8_20_0_clock/Z (CLKBUF_X1)
     2    2.10                           clknet_8_20_0_clock (net)
                  0.01    0.00    0.45 ^ clkbuf_9_40_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.48 ^ clkbuf_9_40_0_clock/Z (CLKBUF_X1)
     2    2.04                           clknet_9_40_0_clock (net)
                  0.01    0.00    0.48 ^ clkbuf_10_80_0_clock/A (CLKBUF_X1)
                  0.03    0.06    0.54 ^ clkbuf_10_80_0_clock/Z (CLKBUF_X1)
     4   13.21                           clknet_10_80_0_clock (net)
                  0.03    0.00    0.54 ^ clkbuf_opt_39_clock/A (BUF_X4)
                  0.01    0.03    0.56 ^ clkbuf_opt_39_clock/Z (BUF_X4)
     1    6.17                           clknet_opt_39_clock (net)
                  0.01    0.00    0.57 ^ _17423_/CK (DFF_X1)
                  0.01    0.08    0.65 v _17423_/Q (DFF_X1)
     1    1.20                           op2887.reg_out1[5] (net)
                  0.01    0.00    0.65 v _17430_/D (DFF_X1)
                                  0.65   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.92                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_0_0_clock/Z (CLKBUF_X1)
     1    4.98                           clknet_1_0_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_0_1_clock/A (CLKBUF_X1)
                  0.01    0.03    0.09 ^ clkbuf_1_0_1_clock/Z (CLKBUF_X1)
     1    1.90                           clknet_1_0_1_clock (net)
                  0.01    0.00    0.09 ^ clkbuf_1_0_2_clock/A (CLKBUF_X1)
                  0.02    0.04    0.14 ^ clkbuf_1_0_2_clock/Z (CLKBUF_X1)
     2    8.27                           clknet_1_0_2_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_2_0_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.17 ^ clkbuf_2_0_0_clock/Z (CLKBUF_X1)
     1    1.90                           clknet_2_0_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_2_0_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.22 ^ clkbuf_2_0_1_clock/Z (CLKBUF_X1)
     2   11.95                           clknet_2_0_1_clock (net)
                  0.03    0.00    0.23 ^ clkbuf_3_0_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.27 ^ clkbuf_3_0_0_clock/Z (CLKBUF_X1)
     2    3.68                           clknet_3_0_0_clock (net)
                  0.01    0.00    0.27 ^ clkbuf_4_1_0_clock/A (CLKBUF_X1)
                  0.02    0.04    0.31 ^ clkbuf_4_1_0_clock/Z (CLKBUF_X1)
     2    7.50                           clknet_4_1_0_clock (net)
                  0.02    0.00    0.32 ^ clkbuf_5_2_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.35 ^ clkbuf_5_2_0_clock/Z (CLKBUF_X1)
     2    2.77                           clknet_5_2_0_clock (net)
                  0.01    0.00    0.35 ^ clkbuf_6_5_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.39 ^ clkbuf_6_5_0_clock/Z (CLKBUF_X1)
     2    4.34                           clknet_6_5_0_clock (net)
                  0.01    0.00    0.39 ^ clkbuf_7_10_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.42 ^ clkbuf_7_10_0_clock/Z (CLKBUF_X1)
     2    1.85                           clknet_7_10_0_clock (net)
                  0.01    0.00    0.42 ^ clkbuf_8_21_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.45 ^ clkbuf_8_21_0_clock/Z (CLKBUF_X1)
     2    2.12                           clknet_8_21_0_clock (net)
                  0.01    0.00    0.45 ^ clkbuf_9_43_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.48 ^ clkbuf_9_43_0_clock/Z (CLKBUF_X1)
     2    2.24                           clknet_9_43_0_clock (net)
                  0.01    0.00    0.48 ^ clkbuf_10_87_0_clock/A (CLKBUF_X1)
                  0.09    0.12    0.60 ^ clkbuf_10_87_0_clock/Z (CLKBUF_X1)
    12   38.16                           clknet_10_87_0_clock (net)
                  0.09    0.00    0.60 ^ clkbuf_opt_68_clock/A (BUF_X4)
                  0.01    0.03    0.63 ^ clkbuf_opt_68_clock/Z (BUF_X4)
     1    5.65                           clknet_opt_68_clock (net)
                  0.01    0.00    0.63 ^ _17430_/CK (DFF_X1)
                          0.00    0.63   clock reconvergence pessimism
                          0.00    0.63   library hold time
                                  0.63   data required time
-----------------------------------------------------------------------------
                                  0.63   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)



==========================================================================
report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _13085_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _11583_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.92                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.95                           clknet_1_1_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    0.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    0.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.02    0.04    0.13 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    8.17                           clknet_1_1_2_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_2_2_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.17 ^ clkbuf_2_2_0_clock/Z (CLKBUF_X1)
     1    1.82                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_2_2_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.22 ^ clkbuf_2_2_1_clock/Z (CLKBUF_X1)
     2   11.99                           clknet_2_2_1_clock (net)
                  0.03    0.00    0.23 ^ clkbuf_3_5_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.27 ^ clkbuf_3_5_0_clock/Z (CLKBUF_X1)
     2    3.28                           clknet_3_5_0_clock (net)
                  0.01    0.00    0.27 ^ clkbuf_4_10_0_clock/A (CLKBUF_X1)
                  0.02    0.04    0.31 ^ clkbuf_4_10_0_clock/Z (CLKBUF_X1)
     2    7.35                           clknet_4_10_0_clock (net)
                  0.02    0.00    0.31 ^ clkbuf_5_21_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.35 ^ clkbuf_5_21_0_clock/Z (CLKBUF_X1)
     2    3.18                           clknet_5_21_0_clock (net)
                  0.01    0.00    0.35 ^ clkbuf_6_42_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.39 ^ clkbuf_6_42_0_clock/Z (CLKBUF_X1)
     2    4.69                           clknet_6_42_0_clock (net)
                  0.01    0.00    0.39 ^ clkbuf_7_85_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.42 ^ clkbuf_7_85_0_clock/Z (CLKBUF_X1)
     2    1.85                           clknet_7_85_0_clock (net)
                  0.01    0.00    0.42 ^ clkbuf_8_170_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.45 ^ clkbuf_8_170_0_clock/Z (CLKBUF_X1)
     2    2.11                           clknet_8_170_0_clock (net)
                  0.01    0.00    0.45 ^ clkbuf_9_341_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.48 ^ clkbuf_9_341_0_clock/Z (CLKBUF_X1)
     2    2.30                           clknet_9_341_0_clock (net)
                  0.01    0.00    0.48 ^ clkbuf_10_682_0_clock/A (CLKBUF_X1)
                  0.07    0.09    0.57 ^ clkbuf_10_682_0_clock/Z (CLKBUF_X1)
     8   28.34                           clknet_10_682_0_clock (net)
                  0.07    0.00    0.58 ^ clkbuf_opt_136_clock/A (BUF_X4)
                  0.01    0.03    0.61 ^ clkbuf_opt_136_clock/Z (BUF_X4)
     1    8.62                           clknet_opt_136_clock (net)
                  0.01    0.00    0.61 ^ _13085_/CK (DFF_X2)
                  0.05    0.15    0.76 ^ _13085_/Q (DFF_X2)
     2   53.42                           op7704.reg_out1[5] (net)
                  0.12    0.09    0.84 ^ _11479_/A3 (NAND3_X1)
                  0.02    0.04    0.88 v _11479_/ZN (NAND3_X1)
     1    3.57                           _00218_ (net)
                  0.02    0.00    0.88 v _11480_/A2 (NOR2_X2)
                  0.03    0.05    0.93 ^ _11480_/ZN (NOR2_X2)
     2    9.54                           _00219_ (net)
                  0.03    0.00    0.93 ^ _11481_/A2 (AND2_X1)
                  0.01    0.04    0.97 ^ _11481_/ZN (AND2_X1)
     1    1.58                           _00062_ (net)
                  0.01    0.00    0.97 ^ _11583_/D (DFF_X1)
                                  0.97   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
                  0.00    0.00    1.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    1.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.92                           clknet_0_clock (net)
                  0.01    0.00    1.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.95                           clknet_1_1_0_clock (net)
                  0.01    0.00    1.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    1.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    1.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.02    0.04    1.13 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    8.17                           clknet_1_1_2_clock (net)
                  0.02    0.00    1.14 ^ clkbuf_2_3_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.17 ^ clkbuf_2_3_0_clock/Z (CLKBUF_X1)
     1    1.83                           clknet_2_3_0_clock (net)
                  0.01    0.00    1.17 ^ clkbuf_2_3_1_clock/A (CLKBUF_X1)
                  0.03    0.05    1.22 ^ clkbuf_2_3_1_clock/Z (CLKBUF_X1)
     2   12.03                           clknet_2_3_1_clock (net)
                  0.03    0.00    1.23 ^ clkbuf_3_6_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.27 ^ clkbuf_3_6_0_clock/Z (CLKBUF_X1)
     2    3.67                           clknet_3_6_0_clock (net)
                  0.01    0.00    1.27 ^ clkbuf_4_13_0_clock/A (CLKBUF_X1)
                  0.02    0.05    1.31 ^ clkbuf_4_13_0_clock/Z (CLKBUF_X1)
     2    7.75                           clknet_4_13_0_clock (net)
                  0.02    0.00    1.32 ^ clkbuf_5_26_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.35 ^ clkbuf_5_26_0_clock/Z (CLKBUF_X1)
     2    3.37                           clknet_5_26_0_clock (net)
                  0.01    0.00    1.35 ^ clkbuf_6_53_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.39 ^ clkbuf_6_53_0_clock/Z (CLKBUF_X1)
     2    4.64                           clknet_6_53_0_clock (net)
                  0.01    0.00    1.39 ^ clkbuf_7_107_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.42 ^ clkbuf_7_107_0_clock/Z (CLKBUF_X1)
     2    2.08                           clknet_7_107_0_clock (net)
                  0.01    0.00    1.42 ^ clkbuf_8_214_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.45 ^ clkbuf_8_214_0_clock/Z (CLKBUF_X1)
     2    2.27                           clknet_8_214_0_clock (net)
                  0.01    0.00    1.45 ^ clkbuf_9_428_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.49 ^ clkbuf_9_428_0_clock/Z (CLKBUF_X1)
     2    2.32                           clknet_9_428_0_clock (net)
                  0.01    0.00    1.49 ^ clkbuf_10_857_0_clock/A (CLKBUF_X1)
                  0.03    0.06    1.54 ^ clkbuf_10_857_0_clock/Z (CLKBUF_X1)
    12   13.14                           clknet_10_857_0_clock (net)
                  0.03    0.00    1.54 ^ _11583_/CK (DFF_X1)
                          0.00    1.54   clock reconvergence pessimism
                         -0.03    1.52   library setup time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _13085_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _11583_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.92                           clknet_0_clock (net)
                  0.01    0.00    0.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.95                           clknet_1_1_0_clock (net)
                  0.01    0.00    0.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    0.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    0.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.02    0.04    0.13 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    8.17                           clknet_1_1_2_clock (net)
                  0.02    0.00    0.14 ^ clkbuf_2_2_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.17 ^ clkbuf_2_2_0_clock/Z (CLKBUF_X1)
     1    1.82                           clknet_2_2_0_clock (net)
                  0.01    0.00    0.17 ^ clkbuf_2_2_1_clock/A (CLKBUF_X1)
                  0.03    0.05    0.22 ^ clkbuf_2_2_1_clock/Z (CLKBUF_X1)
     2   11.99                           clknet_2_2_1_clock (net)
                  0.03    0.00    0.23 ^ clkbuf_3_5_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.27 ^ clkbuf_3_5_0_clock/Z (CLKBUF_X1)
     2    3.28                           clknet_3_5_0_clock (net)
                  0.01    0.00    0.27 ^ clkbuf_4_10_0_clock/A (CLKBUF_X1)
                  0.02    0.04    0.31 ^ clkbuf_4_10_0_clock/Z (CLKBUF_X1)
     2    7.35                           clknet_4_10_0_clock (net)
                  0.02    0.00    0.31 ^ clkbuf_5_21_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.35 ^ clkbuf_5_21_0_clock/Z (CLKBUF_X1)
     2    3.18                           clknet_5_21_0_clock (net)
                  0.01    0.00    0.35 ^ clkbuf_6_42_0_clock/A (CLKBUF_X1)
                  0.01    0.04    0.39 ^ clkbuf_6_42_0_clock/Z (CLKBUF_X1)
     2    4.69                           clknet_6_42_0_clock (net)
                  0.01    0.00    0.39 ^ clkbuf_7_85_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.42 ^ clkbuf_7_85_0_clock/Z (CLKBUF_X1)
     2    1.85                           clknet_7_85_0_clock (net)
                  0.01    0.00    0.42 ^ clkbuf_8_170_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.45 ^ clkbuf_8_170_0_clock/Z (CLKBUF_X1)
     2    2.11                           clknet_8_170_0_clock (net)
                  0.01    0.00    0.45 ^ clkbuf_9_341_0_clock/A (CLKBUF_X1)
                  0.01    0.03    0.48 ^ clkbuf_9_341_0_clock/Z (CLKBUF_X1)
     2    2.30                           clknet_9_341_0_clock (net)
                  0.01    0.00    0.48 ^ clkbuf_10_682_0_clock/A (CLKBUF_X1)
                  0.07    0.09    0.57 ^ clkbuf_10_682_0_clock/Z (CLKBUF_X1)
     8   28.34                           clknet_10_682_0_clock (net)
                  0.07    0.00    0.58 ^ clkbuf_opt_136_clock/A (BUF_X4)
                  0.01    0.03    0.61 ^ clkbuf_opt_136_clock/Z (BUF_X4)
     1    8.62                           clknet_opt_136_clock (net)
                  0.01    0.00    0.61 ^ _13085_/CK (DFF_X2)
                  0.05    0.15    0.76 ^ _13085_/Q (DFF_X2)
     2   53.42                           op7704.reg_out1[5] (net)
                  0.12    0.09    0.84 ^ _11479_/A3 (NAND3_X1)
                  0.02    0.04    0.88 v _11479_/ZN (NAND3_X1)
     1    3.57                           _00218_ (net)
                  0.02    0.00    0.88 v _11480_/A2 (NOR2_X2)
                  0.03    0.05    0.93 ^ _11480_/ZN (NOR2_X2)
     2    9.54                           _00219_ (net)
                  0.03    0.00    0.93 ^ _11481_/A2 (AND2_X1)
                  0.01    0.04    0.97 ^ _11481_/ZN (AND2_X1)
     1    1.58                           _00062_ (net)
                  0.01    0.00    0.97 ^ _11583_/D (DFF_X1)
                                  0.97   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
                  0.00    0.00    1.00 ^ clock (in)
     1    3.71                           clock (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clock/A (BUF_X4)
                  0.01    0.02    1.02 ^ clkbuf_0_clock/Z (BUF_X4)
     2    9.92                           clknet_0_clock (net)
                  0.01    0.00    1.02 ^ clkbuf_1_1_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.06 ^ clkbuf_1_1_0_clock/Z (CLKBUF_X1)
     1    4.95                           clknet_1_1_0_clock (net)
                  0.01    0.00    1.06 ^ clkbuf_1_1_1_clock/A (CLKBUF_X1)
                  0.01    0.03    1.09 ^ clkbuf_1_1_1_clock/Z (CLKBUF_X1)
     1    1.81                           clknet_1_1_1_clock (net)
                  0.01    0.00    1.09 ^ clkbuf_1_1_2_clock/A (CLKBUF_X1)
                  0.02    0.04    1.13 ^ clkbuf_1_1_2_clock/Z (CLKBUF_X1)
     2    8.17                           clknet_1_1_2_clock (net)
                  0.02    0.00    1.14 ^ clkbuf_2_3_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.17 ^ clkbuf_2_3_0_clock/Z (CLKBUF_X1)
     1    1.83                           clknet_2_3_0_clock (net)
                  0.01    0.00    1.17 ^ clkbuf_2_3_1_clock/A (CLKBUF_X1)
                  0.03    0.05    1.22 ^ clkbuf_2_3_1_clock/Z (CLKBUF_X1)
     2   12.03                           clknet_2_3_1_clock (net)
                  0.03    0.00    1.23 ^ clkbuf_3_6_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.27 ^ clkbuf_3_6_0_clock/Z (CLKBUF_X1)
     2    3.67                           clknet_3_6_0_clock (net)
                  0.01    0.00    1.27 ^ clkbuf_4_13_0_clock/A (CLKBUF_X1)
                  0.02    0.05    1.31 ^ clkbuf_4_13_0_clock/Z (CLKBUF_X1)
     2    7.75                           clknet_4_13_0_clock (net)
                  0.02    0.00    1.32 ^ clkbuf_5_26_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.35 ^ clkbuf_5_26_0_clock/Z (CLKBUF_X1)
     2    3.37                           clknet_5_26_0_clock (net)
                  0.01    0.00    1.35 ^ clkbuf_6_53_0_clock/A (CLKBUF_X1)
                  0.01    0.04    1.39 ^ clkbuf_6_53_0_clock/Z (CLKBUF_X1)
     2    4.64                           clknet_6_53_0_clock (net)
                  0.01    0.00    1.39 ^ clkbuf_7_107_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.42 ^ clkbuf_7_107_0_clock/Z (CLKBUF_X1)
     2    2.08                           clknet_7_107_0_clock (net)
                  0.01    0.00    1.42 ^ clkbuf_8_214_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.45 ^ clkbuf_8_214_0_clock/Z (CLKBUF_X1)
     2    2.27                           clknet_8_214_0_clock (net)
                  0.01    0.00    1.45 ^ clkbuf_9_428_0_clock/A (CLKBUF_X1)
                  0.01    0.03    1.49 ^ clkbuf_9_428_0_clock/Z (CLKBUF_X1)
     2    2.32                           clknet_9_428_0_clock (net)
                  0.01    0.00    1.49 ^ clkbuf_10_857_0_clock/A (CLKBUF_X1)
                  0.03    0.06    1.54 ^ clkbuf_10_857_0_clock/Z (CLKBUF_X1)
    12   13.14                           clknet_10_857_0_clock (net)
                  0.03    0.00    1.54 ^ _11583_/CK (DFF_X1)
                          0.00    1.54   clock reconvergence pessimism
                         -0.03    1.52   library setup time
                                  1.52   data required time
-----------------------------------------------------------------------------
                                  1.52   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
report_check_types -max_slew -violators
--------------------------------------------------------------------------

==========================================================================
report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_18952_/CK ^
   0.63
_11597_/CK ^
   0.53      0.00       0.10


==========================================================================
report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power
----------------------------------------------------------------
Sequential             5.23e-02   9.57e-04   8.78e-04   5.41e-02  61.8%
Combinational          1.22e-02   2.12e-02   4.79e-05   3.35e-02  38.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.45e-02   2.22e-02   9.26e-04   8.76e-02 100.0%
                          73.6%      25.3%       1.1%

==========================================================================
report_design_area
--------------------------------------------------------------------------
Design area 687995 u^2 100% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
131026

==========================================================================
pin_count
--------------------------------------------------------------------------
49602
[INFO] Deleted 0 routing obstructions
0:07.75elapsed 101%CPU 250884memKB
mkdir -p ./objects/nangate45/top
sed '/OR_DEFAULT/d' ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef > ./objects/nangate45/top/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>/home/tamim/OpenROAD-flow-scripts/flow/objects/nangate45/top/klayout_tech.lef</lef-files> <lef-files>/home/tamim/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' platforms/nangate45/FreePDK45.lyt > objects/nangate45/top/klayout.lyt
(/usr/bin/time -f "%Eelapsed %PCPU %MmemKB" stdbuf -o L klayout -zz -rd design_name=top \
        -rd in_def=./results/nangate45/top/6_final.def \
        -rd in_gds="./platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_gds="" \
        -rd out_gds=results/nangate45/top/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/top/klayout.lyt \
        -rm ./util/def2gds.py) 2>&1 | tee ./logs/nangate45/top/6_1_merge.log
[INFO] Clearing cells...
	AND2_X1
	AND2_X2
	AND2_X4
	AND3_X1
	AND3_X2
	AND3_X4
	AND4_X1
	AND4_X2
	AND4_X4
	ANTENNA_X1
	AOI211_X1
	AOI211_X2
	AOI211_X4
	AOI21_X1
	AOI21_X2
	AOI21_X4
	AOI221_X1
	AOI221_X2
	AOI221_X4
	AOI222_X1
	AOI222_X2
	AOI222_X4
	AOI22_X1
	AOI22_X2
	AOI22_X4
	BUF_X1
	BUF_X16
	BUF_X2
	BUF_X32
	BUF_X4
	BUF_X8
	CLKBUF_X1
	CLKBUF_X2
	CLKBUF_X3
	CLKGATETST_X1
	CLKGATETST_X2
	CLKGATETST_X4
	CLKGATETST_X8
	CLKGATE_X1
	CLKGATE_X2
	CLKGATE_X4
	CLKGATE_X8
	DFFRS_X1
	DFFRS_X2
	DFFR_X1
	DFFR_X2
	DFFS_X1
	DFFS_X2
	DFF_X1
	DFF_X2
	DLH_X1
	DLH_X2
	DLL_X1
	DLL_X2
	FA_X1
	FILLCELL_X1
	FILLCELL_X16
	FILLCELL_X2
	FILLCELL_X32
	FILLCELL_X4
	FILLCELL_X8
	HA_X1
	INV_X1
	INV_X16
	INV_X2
	INV_X32
	INV_X4
	INV_X8
	LOGIC0_X1
	LOGIC1_X1
	MUX2_X1
	MUX2_X2
	NAND2_X1
	NAND2_X2
	NAND2_X4
	NAND3_X1
	NAND3_X2
	NAND3_X4
	NAND4_X1
	NAND4_X2
	NAND4_X4
	NOR2_X1
	NOR2_X2
	NOR2_X4
	NOR3_X1
	NOR3_X2
	NOR3_X4
	NOR4_X1
	NOR4_X2
	NOR4_X4
	OAI211_X1
	OAI211_X2
	OAI211_X4
	OAI21_X1
	OAI21_X2
	OAI21_X4
	OAI221_X1
	OAI221_X2
	OAI221_X4
	OAI222_X1
	OAI222_X2
	OAI222_X4
	OAI22_X1
	OAI22_X2
	OAI22_X4
	OAI33_X1
	OR2_X1
	OR2_X2
	OR2_X4
	OR3_X1
	OR3_X2
	OR3_X4
	OR4_X1
	OR4_X2
	OR4_X4
	SDFFRS_X1
	SDFFRS_X2
	SDFFR_X1
	SDFFR_X2
	SDFFS_X1
	SDFFS_X2
	SDFF_X1
	SDFF_X2
	TBUF_X1
	TBUF_X16
	TBUF_X2
	TBUF_X4
	TBUF_X8
	TINV_X1
	TLAT_X1
	XNOR2_X1
	XNOR2_X2
	XOR2_X1
	XOR2_X2
[INFO] Merging GDS files...
	./platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'top'
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS 'results/nangate45/top/6_1_merged.gds'
0:03.46elapsed 90%CPU 512364memKB
cp results/nangate45/top/6_1_merged.gds results/nangate45/top/6_final.gds
