===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 12.2845 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.7965 ( 24.4%)    3.7965 ( 30.9%)  FIR Parser
    6.3603 ( 40.8%)    4.2481 ( 34.6%)  'firrtl.circuit' Pipeline
    1.4733 (  9.5%)    0.7382 (  6.0%)    'firrtl.module' Pipeline
    1.4707 (  9.4%)    0.7369 (  6.0%)      CSE
    0.0011 (  0.0%)    0.0006 (  0.0%)        (A) DominanceInfo
    0.0976 (  0.6%)    0.0976 (  0.8%)    InferWidths
    0.4953 (  3.2%)    0.4953 (  4.0%)    LowerFIRRTLTypes
    2.6912 ( 17.3%)    1.3504 ( 11.0%)    'firrtl.module' Pipeline
    1.3050 (  8.4%)    0.6536 (  5.3%)      ExpandWhens
    1.3818 (  8.9%)    0.6947 (  5.7%)      SimpleCanonicalizer
    1.5373 (  9.9%)    1.5373 ( 12.5%)    IMConstProp
    0.0340 (  0.2%)    0.0340 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    BlackBoxReader
    0.0475 (  0.3%)    0.0238 (  0.2%)    'firrtl.module' Pipeline
    0.0440 (  0.3%)    0.0220 (  0.2%)      CheckWidths
    0.9519 (  6.1%)    0.9519 (  7.7%)  LowerFIRRTLToHW
    0.2291 (  1.5%)    0.2291 (  1.9%)  HWMemSimImpl
    2.0436 ( 13.1%)    1.0220 (  8.3%)  'hw.module' Pipeline
    0.0755 (  0.5%)    0.0396 (  0.3%)    HWCleanup
    0.7854 (  5.0%)    0.3933 (  3.2%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    1.1752 (  7.5%)    0.5904 (  4.8%)    SimpleCanonicalizer
    0.3967 (  2.5%)    0.3967 (  3.2%)  HWLegalizeNames
    0.3300 (  2.1%)    0.1657 (  1.3%)  'hw.module' Pipeline
    0.3263 (  2.1%)    0.1640 (  1.3%)    PrettifyVerilog
    1.4659 (  9.4%)    1.4659 ( 11.9%)  Output
    0.0048 (  0.0%)    0.0048 (  0.0%)  Rest
   15.5840 (100.0%)   12.2845 (100.0%)  Total

{
  totalTime: 12.323,
  maxMemory: 792711168
}
