$version Generated by VerilatedVcd $end
$date Fri Oct 11 09:59:04 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 o alu_ci $end
  $var wire  1 n alu_comp_b $end
  $var wire  2 m alu_func [1:0] $end
  $var wire  2 p alu_reg_a [1:0] $end
  $var wire  2 q alu_reg_b [1:0] $end
  $var wire  1 r alu_so $end
  $var wire  1 s alu_uo $end
  $var wire  1 h mar_we $end
  $var wire  1 l mbr_alu $end
  $var wire  1 j mbr_in_we $end
  $var wire  1 i mbr_out_we $end
  $var wire  1 k mem_we $end
  $var wire  2 f reg_addr_we [1:0] $end
  $var wire  1 g reg_we $end
  $var wire  1 e reset $end
  $scope module top $end
   $var wire 32 | N [31:0] $end
   $var wire  8 ` addr_out [7:0] $end
   $var wire  8 $ alu_a [7:0] $end
   $var wire  8 % alu_b [7:0] $end
   $var wire  1 o alu_ci $end
   $var wire  1 n alu_comp_b $end
   $var wire  2 m alu_func [1:0] $end
   $var wire  8 & alu_q [7:0] $end
   $var wire  2 p alu_reg_a [1:0] $end
   $var wire  2 q alu_reg_b [1:0] $end
   $var wire  1 r alu_so $end
   $var wire  1 s alu_uo $end
   $var wire  8 Q d_in [7:0] $end
   $var wire  8 _ d_out [7:0] $end
   $var wire  1 h mar_we $end
   $var wire  1 l mbr_alu $end
   $var wire  8 ^ mbr_in [7:0] $end
   $var wire  1 j mbr_in_we $end
   $var wire  1 i mbr_out_we $end
   $var wire  1 k mem_we $end
   $var wire  2 f reg_addr_we [1:0] $end
   $var wire  8 ' reg_in [7:0] $end
   $var wire  1 g reg_we $end
   $var wire  8 R regout(0) [7:0] $end
   $var wire  8 S regout(1) [7:0] $end
   $var wire  8 T regout(2) [7:0] $end
   $var wire  8 U regout(3) [7:0] $end
   $var wire  4 # regwe [3:0] $end
   $var wire  1 e reset $end
   $scope module alu_inst $end
    $var wire 32 | N [31:0] $end
    $var wire  8 $ a [7:0] $end
    $var wire  8 % b [7:0] $end
    $var wire  9 , cc [8:0] $end
    $var wire  1 o ci $end
    $var wire  1 n comp $end
    $var wire  2 m f [1:0] $end
    $var wire  8 & q [7:0] $end
    $var wire  1 r so $end
    $var wire  1 s uo $end
    $scope module genblk1(0) $end
     $scope module a_inst $end
      $var wire  1 . a $end
      $var wire  1 / b $end
      $var wire  1 - ci $end
      $var wire  1 t co $end
      $var wire  1 n comp $end
      $var wire  2 m f [1:0] $end
      $var wire  1 0 q $end
     $upscope $end
    $upscope $end
    $scope module genblk1(1) $end
     $scope module a_inst $end
      $var wire  1 2 a $end
      $var wire  1 3 b $end
      $var wire  1 1 ci $end
      $var wire  1 u co $end
      $var wire  1 n comp $end
      $var wire  2 m f [1:0] $end
      $var wire  1 4 q $end
     $upscope $end
    $upscope $end
    $scope module genblk1(2) $end
     $scope module a_inst $end
      $var wire  1 6 a $end
      $var wire  1 7 b $end
      $var wire  1 5 ci $end
      $var wire  1 v co $end
      $var wire  1 n comp $end
      $var wire  2 m f [1:0] $end
      $var wire  1 8 q $end
     $upscope $end
    $upscope $end
    $scope module genblk1(3) $end
     $scope module a_inst $end
      $var wire  1 : a $end
      $var wire  1 ; b $end
      $var wire  1 9 ci $end
      $var wire  1 w co $end
      $var wire  1 n comp $end
      $var wire  2 m f [1:0] $end
      $var wire  1 < q $end
     $upscope $end
    $upscope $end
    $scope module genblk1(4) $end
     $scope module a_inst $end
      $var wire  1 > a $end
      $var wire  1 ? b $end
      $var wire  1 = ci $end
      $var wire  1 x co $end
      $var wire  1 n comp $end
      $var wire  2 m f [1:0] $end
      $var wire  1 @ q $end
     $upscope $end
    $upscope $end
    $scope module genblk1(5) $end
     $scope module a_inst $end
      $var wire  1 B a $end
      $var wire  1 C b $end
      $var wire  1 A ci $end
      $var wire  1 y co $end
      $var wire  1 n comp $end
      $var wire  2 m f [1:0] $end
      $var wire  1 D q $end
     $upscope $end
    $upscope $end
    $scope module genblk1(6) $end
     $scope module a_inst $end
      $var wire  1 F a $end
      $var wire  1 G b $end
      $var wire  1 E ci $end
      $var wire  1 z co $end
      $var wire  1 n comp $end
      $var wire  2 m f [1:0] $end
      $var wire  1 H q $end
     $upscope $end
    $upscope $end
    $scope module genblk1(7) $end
     $scope module a_inst $end
      $var wire  1 J a $end
      $var wire  1 K b $end
      $var wire  1 I ci $end
      $var wire  1 { co $end
      $var wire  1 n comp $end
      $var wire  2 m f [1:0] $end
      $var wire  1 L q $end
     $upscope $end
    $upscope $end
   $upscope $end
   $scope module amux_inst $end
    $var wire 32 | N [31:0] $end
    $var wire  2 p a [1:0] $end
    $var wire  8 V i0 [7:0] $end
    $var wire  8 W i1 [7:0] $end
    $var wire  8 X i2 [7:0] $end
    $var wire  8 Y i3 [7:0] $end
    $var wire  8 $ o [7:0] $end
   $upscope $end
   $scope module bmux_inst $end
    $var wire 32 | N [31:0] $end
    $var wire  2 q a [1:0] $end
    $var wire  8 Z i0 [7:0] $end
    $var wire  8 [ i1 [7:0] $end
    $var wire  8 \ i2 [7:0] $end
    $var wire  8 ] i3 [7:0] $end
    $var wire  8 % o [7:0] $end
   $upscope $end
   $scope module demux_inst $end
    $var wire 32 } N [31:0] $end
    $var wire  2 f a [1:0] $end
    $var wire  1 g i $end
    $var wire  1 ( o0 [0:0] $end
    $var wire  1 ) o1 [0:0] $end
    $var wire  1 * o2 [0:0] $end
    $var wire  1 + o3 [0:0] $end
   $upscope $end
   $scope module reg_mux $end
    $var wire 32 | N [31:0] $end
    $var wire  1 l a $end
    $var wire  8 & i0 [7:0] $end
    $var wire  8 ^ i1 [7:0] $end
    $var wire  8 ' o [7:0] $end
   $upscope $end
   $scope module register_file(0) $end
    $scope module register_inst $end
     $var wire 32 | N [31:0] $end
     $var wire  8 ' din [7:0] $end
     $var wire  8 a do_r [7:0] $end
     $var wire  8 a dout [7:0] $end
     $var wire  1 e reset $end
     $var wire  1 M we $end
    $upscope $end
   $upscope $end
   $scope module register_file(1) $end
    $scope module register_inst $end
     $var wire 32 | N [31:0] $end
     $var wire  8 ' din [7:0] $end
     $var wire  8 b do_r [7:0] $end
     $var wire  8 b dout [7:0] $end
     $var wire  1 e reset $end
     $var wire  1 N we $end
    $upscope $end
   $upscope $end
   $scope module register_file(2) $end
    $scope module register_inst $end
     $var wire 32 | N [31:0] $end
     $var wire  8 ' din [7:0] $end
     $var wire  8 c do_r [7:0] $end
     $var wire  8 c dout [7:0] $end
     $var wire  1 e reset $end
     $var wire  1 O we $end
    $upscope $end
   $upscope $end
   $scope module register_file(3) $end
    $scope module register_inst $end
     $var wire 32 | N [31:0] $end
     $var wire  8 ' din [7:0] $end
     $var wire  8 d do_r [7:0] $end
     $var wire  8 d dout [7:0] $end
     $var wire  1 e reset $end
     $var wire  1 P we $end
    $upscope $end
   $upscope $end
   $scope module umar $end
    $var wire 32 | N [31:0] $end
    $var wire  8 & din [7:0] $end
    $var wire  8 ` do_r [7:0] $end
    $var wire  8 ` dout [7:0] $end
    $var wire  1 e reset $end
    $var wire  1 h we $end
   $upscope $end
   $scope module umbr_in $end
    $var wire 32 | N [31:0] $end
    $var wire  8 Q din [7:0] $end
    $var wire  8 ^ do_r [7:0] $end
    $var wire  8 ^ dout [7:0] $end
    $var wire  1 e reset $end
    $var wire  1 j we $end
   $upscope $end
   $scope module umbr_out $end
    $var wire 32 | N [31:0] $end
    $var wire  8 & din [7:0] $end
    $var wire  8 _ do_r [7:0] $end
    $var wire  8 _ dout [7:0] $end
    $var wire  1 e reset $end
    $var wire  1 i we $end
   $upscope $end
   $scope module umem $end
    $var wire 32 | N [31:0] $end
    $var wire  8 ` ain [7:0] $end
    $var wire  8 _ din [7:0] $end
    $var wire  8 Q dout [7:0] $end
    $var wire  1 k we $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b0000 #
b00000000 $
b00000000 %
b00000000 &
b00000000 '
b0 (
b0 )
b0 *
b0 +
b000000000 ,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
b01000000 Q
b00000000 R
b00000000 S
b00000000 T
b00000000 U
b00000000 V
b00000000 W
b00000000 X
b00000000 Y
b00000000 Z
b00000000 [
b00000000 \
b00000000 ]
b00000000 ^
b00000000 _
b00000000 `
b00000000 a
b00000000 b
b00000000 c
b00000000 d
0e
b00 f
0g
0h
0i
0j
0k
0l
b00 m
0n
0o
b00 p
b00 q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
b00000000000000000000000000001000 |
b00000000000000000000000000000001 }
#2
#3
#4
#5
1e
#6
#7
#8
#9
#10
0e
#11
#12
#13
#14
#15
b0001 #
b1 (
1M
1g
#16
#17
#18
#19
#20
1j
1l
#21
#22
#23
#24
#25
b0000 #
b0 (
0M
b01000000 ^
0g
0j
0l
#26
#27
#28
#29
#30
b0001 #
b1 (
1M
1g
#31
#32
#33
#34
#35
b01000000 '
1l
#36
#37
#38
#39
#40
b0000 #
b01000000 $
b01000000 %
b10000000 &
b10000000 '
b0 (
b010000000 ,
1F
1G
1I
1L
0M
b01000000 R
b01000000 V
b01000000 Z
b01000000 a
0g
0l
1r
1z
#41
#42
#43
#44
#45
b0010 #
b1 )
1N
b01 f
1g
1j
#46
#47
#48
#49
#50
b0000 #
b0 )
0N
b10000000 S
b10000000 W
b10000000 [
b10000000 b
0g
0j
#51
#52
#53
#54
#55
b10000000 $
b00000000 %
b000000000 ,
0F
0G
0I
1J
b00 f
1h
b01 p
b11 q
0r
0z
#56
#57
#58
#59
#60
b00000000 Q
b10000000 `
0h
#61
#62
#63
#64
#65
b01000000 $
b01000001 &
b01000001 '
b000000001 ,
1-
10
1F
1H
0J
0L
1i
1o
b00 p
#66
#67
#68
#69
#70
b0001 #
b1 (
1M
b01000001 _
1g
0i
#71
#72
#73
#74
#75
b0000 #
b01000001 $
b01000010 &
b01000010 '
b0 (
b000000011 ,
1.
00
11
14
0M
b01000001 R
b01000001 V
b01000001 Z
b01000001 a
0g
1t
#76
#77
#78
#79
#80
b01000001 &
b01000001 '
b000000000 ,
0-
10
01
04
b01 f
1k
0o
0t
#81
#82
#83
#84
#85
b01000001 Q
0k
#86
#87
#88
#89
#90
b10000000 $
b10000001 &
b10000001 '
b000000001 ,
1-
0.
0F
0H
1J
1L
1o
b01 p
#91
#92
#93
#94
#95
b0010 #
b1 )
1N
1g
1h
#96
#97
#98
#99
#100
b0000 #
b10000001 $
b0 )
b000000000 ,
0-
1.
0N
b00000000 Q
b10000001 S
b10000001 W
b10000001 [
b10000001 `
b10000001 b
0g
0h
0o
#101
#102
#103
#104
#105
b01000001 $
b01000010 &
b01000010 '
b000000011 ,
1-
00
11
14
1F
1H
0J
0L
b00 f
1i
1o
b00 p
1t
#106
#107
#108
#109
#110
b0001 #
b1 (
1M
b01000010 _
1g
0i
#111
#112
#113
#114
#115
b0000 #
b01000010 $
b01000011 &
b01000011 '
b0 (
b000000001 ,
0.
10
01
12
0M
b01000010 R
b01000010 V
b01000010 Z
b01000010 a
0g
0t
#116
#117
#118
#119
#120
b01000010 &
b01000010 '
b000000000 ,
0-
00
b01 f
1k
0o
#121
#122
#123
#124
#125
b01000010 Q
0k
#126
#127
#128
#129
#130
b10000001 $
b10000010 &
b10000010 '
b000000011 ,
1-
1.
11
02
0F
0H
1J
1L
1o
b01 p
1t
#131
#132
#133
#134
#135
b0010 #
b1 )
1N
1g
1h
#136
#137
#138
#139
#140
b0000 #
b10000010 $
b0 )
b000000000 ,
0-
0.
01
12
0N
b00000000 Q
b10000010 S
b10000010 W
b10000010 [
b10000010 `
b10000010 b
0g
0h
0o
0t
#141
#142
#143
#144
#145
b01000010 $
b01000011 &
b01000011 '
b000000001 ,
1-
10
1F
1H
0J
0L
b00 f
1i
1o
b00 p
#146
#147
#148
#149
#150
b0001 #
b1 (
1M
b01000011 _
1g
0i
#151
#152
#153
#154
#155
b0000 #
b01000011 $
b01000100 &
b01000100 '
b0 (
b000000111 ,
1.
00
11
04
15
18
0M
b01000011 R
b01000011 V
b01000011 Z
b01000011 a
0g
1t
1u
#156
#157
#158
#159
#160
b01000011 &
b01000011 '
b000000000 ,
0-
10
01
14
05
08
b01 f
1k
0o
0t
0u
#161
#162
#163
#164
#165
b01000011 Q
0k
#166
#167
#168
#169
#170
b10000010 $
b10000011 &
b10000011 '
b000000001 ,
1-
0.
0F
0H
1J
1L
1o
b01 p
#171
#172
#173
#174
#175
b0010 #
b1 )
1N
1g
1h
#176
#177
#178
#179
#180
b0000 #
b10000011 $
b0 )
b000000000 ,
0-
1.
0N
b00000000 Q
b10000011 S
b10000011 W
b10000011 [
b10000011 `
b10000011 b
0g
0h
0o
#181
#182
#183
#184
#185
b01000011 $
b01000100 &
b01000100 '
b000000111 ,
1-
00
11
04
15
18
1F
1H
0J
0L
b00 f
1i
1o
b00 p
1t
1u
#186
#187
#188
#189
#190
b0001 #
b1 (
1M
b01000100 _
1g
0i
#191
#192
#193
#194
#195
b0000 #
b01000100 $
b01000101 &
b01000101 '
b0 (
b000000001 ,
0.
10
01
02
05
16
0M
b01000100 R
b01000100 V
b01000100 Z
b01000100 a
0g
0t
0u
#196
#197
#198
#199
#200
b01000100 &
b01000100 '
b000000000 ,
0-
00
b01 f
1k
0o
#201
#202
#203
#204
#205
b01000100 Q
0k
#206
#207
#208
#209
#210
b10000011 $
b10000100 &
b10000100 '
b000000111 ,
1-
1.
11
12
15
06
0F
0H
1J
1L
1o
b01 p
1t
1u
#211
#212
#213
#214
#215
b0010 #
b1 )
1N
1g
1h
#216
#217
#218
#219
#220
b0000 #
b10000100 $
b0 )
b000000000 ,
0-
0.
01
02
05
16
0N
b00000000 Q
b10000100 S
b10000100 W
b10000100 [
b10000100 `
b10000100 b
0g
0h
0o
0t
0u
#221
#222
#223
#224
#225
b01000100 $
b01000101 &
b01000101 '
b000000001 ,
1-
10
1F
1H
0J
0L
b00 f
1i
1o
b00 p
#226
#227
#228
#229
#230
b0001 #
b1 (
1M
b01000101 _
1g
0i
#231
#232
#233
#234
#235
b0000 #
b01000101 $
b01000110 &
b01000110 '
b0 (
b000000011 ,
1.
00
11
14
0M
b01000101 R
b01000101 V
b01000101 Z
b01000101 a
0g
1t
#236
#237
#238
#239
#240
b01000101 &
b01000101 '
b000000000 ,
0-
10
01
04
b01 f
1k
0o
0t
#241
#242
#243
#244
#245
b01000101 Q
0k
#246
#247
#248
#249
#250
b10000100 $
b10000101 &
b10000101 '
b000000001 ,
1-
0.
0F
0H
1J
1L
1o
b01 p
#251
#252
#253
#254
#255
b0010 #
b1 )
1N
1g
1h
#256
#257
#258
#259
#260
b0000 #
b10000101 $
b0 )
b000000000 ,
0-
1.
0N
b00000000 Q
b10000101 S
b10000101 W
b10000101 [
b10000101 `
b10000101 b
0g
0h
0o
#261
#262
#263
#264
#265
b01000101 $
b01000110 &
b01000110 '
b000000011 ,
1-
00
11
14
1F
1H
0J
0L
b00 f
1i
1o
b00 p
1t
#266
#267
#268
#269
#270
b0001 #
b1 (
1M
b01000110 _
1g
0i
#271
#272
#273
#274
#275
b0000 #
b01000110 $
b01000111 &
b01000111 '
b0 (
b000000001 ,
0.
10
01
12
0M
b01000110 R
b01000110 V
b01000110 Z
b01000110 a
0g
0t
#276
#277
#278
#279
#280
b01000110 &
b01000110 '
b000000000 ,
0-
00
b01 f
1k
0o
#281
#282
#283
#284
#285
b01000110 Q
0k
#286
#287
#288
#289
#290
b10000101 $
b10000110 &
b10000110 '
b000000011 ,
1-
1.
11
02
0F
0H
1J
1L
1o
b01 p
1t
#291
#292
#293
#294
#295
b0010 #
b1 )
1N
1g
1h
#296
#297
#298
#299
#300
b0000 #
b10000110 $
b0 )
b000000000 ,
0-
0.
01
12
0N
b00000000 Q
b10000110 S
b10000110 W
b10000110 [
b10000110 `
b10000110 b
0g
0h
0o
0t
#301
#302
#303
#304
#305
b01000110 $
b01000111 &
b01000111 '
b000000001 ,
1-
10
1F
1H
0J
0L
b00 f
1i
1o
b00 p
#306
#307
#308
#309
#310
b0001 #
b1 (
1M
b01000111 _
1g
0i
#311
#312
#313
#314
#315
b0000 #
b01000111 $
b01001000 &
b01001000 '
b0 (
b000001111 ,
1.
00
11
04
15
08
19
1<
0M
b01000111 R
b01000111 V
b01000111 Z
b01000111 a
0g
1t
1u
1v
#316
#317
#318
#319
#320
b01000111 &
b01000111 '
b000000000 ,
0-
10
01
14
05
18
09
0<
b01 f
1k
0o
0t
0u
0v
#321
#322
#323
#324
#325
b01000111 Q
0k
#326
#327
#328
#329
#330
b10000110 $
b10000111 &
b10000111 '
b000000001 ,
1-
0.
0F
0H
1J
1L
1o
b01 p
#331
#332
#333
#334
#335
b0010 #
b1 )
1N
1g
1h
#336
#337
#338
#339
#340
b0000 #
b10000111 $
b0 )
b000000000 ,
0-
1.
0N
b00000000 Q
b10000111 S
b10000111 W
b10000111 [
b10000111 `
b10000111 b
0g
0h
0o
#341
#342
#343
#344
#345
b01000111 $
b01001000 &
b01001000 '
b000001111 ,
1-
00
11
04
15
08
19
1<
1F
1H
0J
0L
b00 f
1i
1o
b00 p
1t
1u
1v
#346
#347
#348
#349
#350
b0001 #
b1 (
1M
b01001000 _
1g
0i
#351
#352
#353
#354
#355
b0000 #
b01001000 $
b01001001 &
b01001001 '
b0 (
b000000001 ,
0.
10
01
02
05
06
09
1:
0M
b01001000 R
b01001000 V
b01001000 Z
b01001000 a
0g
0t
0u
0v
#356
#357
#358
#359
#360
b01001000 &
b01001000 '
b000000000 ,
0-
00
b01 f
1k
0o
#361
#362
#363
#364
#365
b01001000 Q
0k
#366
#367
#368
#369
