-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fc_layer2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_V_full_n : IN STD_LOGIC;
    out_V_V_write : OUT STD_LOGIC;
    in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    in_V_V_empty_n : IN STD_LOGIC;
    in_V_V_read : OUT STD_LOGIC );
end;


architecture behav of fc_layer2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv14_54 : STD_LOGIC_VECTOR (13 downto 0) := "00000001010100";
    constant ap_const_lv7_78 : STD_LOGIC_VECTOR (6 downto 0) := "1111000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv7_54 : STD_LOGIC_VECTOR (6 downto 0) := "1010100";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv7_2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fc_layer2_weights_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal fc_layer2_weights_V_ce0 : STD_LOGIC;
    signal fc_layer2_weights_V_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal fc_layer2_weights_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal fc_layer2_weights_V_ce1 : STD_LOGIC;
    signal fc_layer2_weights_V_q1 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal in_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond2_fu_260_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal next_mul_fu_254_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal next_mul_reg_542 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal j_2_fu_266_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal j_2_reg_550 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_11_cast_fu_272_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_11_cast_reg_555 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal exitcond1_fu_276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_addr_6_reg_571 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_V_addr_7_reg_582 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_13_reg_588 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal tmp_42_1_reg_593 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_addr_8_reg_603 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_V_addr_9_reg_613 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_6_3_fu_422_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_6_3_reg_618 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_42_2_reg_623 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_42_3_reg_628 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_fu_476_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i_reg_636 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal exitcond_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal output_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_V_ce0 : STD_LOGIC;
    signal output_V_we0 : STD_LOGIC;
    signal output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal output_V_ce1 : STD_LOGIC;
    signal output_V_we1 : STD_LOGIC;
    signal output_V_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal output_V_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal j_reg_208 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal phi_mul_reg_219 : STD_LOGIC_VECTOR (13 downto 0);
    signal i4_reg_231 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal i1_reg_243 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_18_cast_fu_297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_fu_282_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_19_cast_fu_323_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_1_fu_308_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_20_cast_fu_391_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_2_fu_376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_21_cast_fu_417_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_3_fu_402_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_s_fu_482_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_cast_fu_287_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_16_fu_291_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_6_s_fu_302_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_37_1_cast_fu_313_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_17_fu_317_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_510_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_518_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal i_6_1_fu_370_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_37_2_cast_fu_381_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_18_fu_385_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal i_6_2_fu_396_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_37_3_cast_fu_407_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_fu_411_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_526_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_534_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_i_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_487_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_V_fu_497_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_510_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_510_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_518_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_518_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_526_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_526_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal grp_fu_534_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_534_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);

    component nnet_mac_muladd_1bVr IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        din2 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (27 downto 0) );
    end component;


    component fc_layer2_fc_layeh7b IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component fc_layer2_output_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    fc_layer2_weights_V_U : component fc_layer2_fc_layeh7b
    generic map (
        DataWidth => 11,
        AddressRange => 10080,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fc_layer2_weights_V_address0,
        ce0 => fc_layer2_weights_V_ce0,
        q0 => fc_layer2_weights_V_q0,
        address1 => fc_layer2_weights_V_address1,
        ce1 => fc_layer2_weights_V_ce1,
        q1 => fc_layer2_weights_V_q1);

    output_V_U : component fc_layer2_output_V
    generic map (
        DataWidth => 16,
        AddressRange => 84,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => output_V_address0,
        ce0 => output_V_ce0,
        we0 => output_V_we0,
        d0 => output_V_d0,
        q0 => output_V_q0,
        address1 => output_V_address1,
        ce1 => output_V_ce1,
        we1 => output_V_we1,
        d1 => output_V_d1,
        q1 => output_V_q1);

    nnet_mac_muladd_1bVr_U220 : component nnet_mac_muladd_1bVr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_510_p0,
        din1 => fc_layer2_weights_V_q0,
        din2 => grp_fu_510_p2,
        dout => grp_fu_510_p3);

    nnet_mac_muladd_1bVr_U221 : component nnet_mac_muladd_1bVr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_518_p0,
        din1 => fc_layer2_weights_V_q1,
        din2 => grp_fu_518_p2,
        dout => grp_fu_518_p3);

    nnet_mac_muladd_1bVr_U222 : component nnet_mac_muladd_1bVr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_526_p0,
        din1 => fc_layer2_weights_V_q0,
        din2 => grp_fu_526_p2,
        dout => grp_fu_526_p3);

    nnet_mac_muladd_1bVr_U223 : component nnet_mac_muladd_1bVr
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 11,
        din2_WIDTH => 28,
        dout_WIDTH => 28)
    port map (
        din0 => grp_fu_534_p0,
        din1 => fc_layer2_weights_V_q1,
        din2 => grp_fu_534_p2,
        dout => grp_fu_534_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond_fu_470_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i1_reg_243_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond2_fu_260_p2 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0))) and (exitcond2_fu_260_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i1_reg_243 <= ap_const_lv7_0;
            elsif (((out_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                i1_reg_243 <= i_reg_636;
            end if; 
        end if;
    end process;

    i4_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i4_reg_231 <= i_6_3_reg_618;
            elsif ((not(((exitcond2_fu_260_p2 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0))) and (exitcond2_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i4_reg_231 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    j_reg_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                j_reg_208 <= ap_const_lv7_0;
            elsif (((exitcond1_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                j_reg_208 <= j_2_reg_550;
            end if; 
        end if;
    end process;

    phi_mul_reg_219_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                phi_mul_reg_219 <= ap_const_lv14_0;
            elsif (((exitcond1_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                phi_mul_reg_219 <= next_mul_reg_542;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                i_6_3_reg_618 <= i_6_3_fu_422_p2;
                    output_V_addr_8_reg_603(0) <= tmp_37_2_fu_376_p1(7 - 1 downto 0)(0);    output_V_addr_8_reg_603(6 downto 2) <= tmp_37_2_fu_376_p1(7 - 1 downto 0)(6 downto 2);
                    output_V_addr_9_reg_613(6 downto 2) <= tmp_37_3_fu_402_p1(7 - 1 downto 0)(6 downto 2);
                tmp_13_reg_588 <= grp_fu_510_p3(27 downto 12);
                tmp_42_1_reg_593 <= grp_fu_518_p3(27 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                i_reg_636 <= i_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond2_fu_260_p2 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                j_2_reg_550 <= j_2_fu_266_p2;
                next_mul_reg_542 <= next_mul_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_fu_276_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                output_V_addr_6_reg_571 <= tmp_8_fu_282_p1(7 - 1 downto 0);
                    output_V_addr_7_reg_582(6 downto 1) <= tmp_37_1_fu_308_p1(7 - 1 downto 0)(6 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((exitcond2_fu_260_p2 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0))) and (exitcond2_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_11_cast_reg_555 <= tmp_11_cast_fu_272_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                tmp_42_2_reg_623 <= grp_fu_526_p3(27 downto 12);
                tmp_42_3_reg_628 <= grp_fu_534_p3(27 downto 12);
            end if;
        end if;
    end process;
    output_V_addr_7_reg_582(0) <= '1';
    output_V_addr_8_reg_603(1) <= '1';
    output_V_addr_9_reg_613(1 downto 0) <= "11";

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, out_V_V_full_n, in_V_V_empty_n, ap_CS_fsm_state8, ap_CS_fsm_state2, exitcond2_fu_260_p2, ap_CS_fsm_state3, exitcond1_fu_276_p2, ap_CS_fsm_state7, exitcond_fu_470_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((exitcond2_fu_260_p2 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0))) and (exitcond2_fu_260_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                elsif ((not(((exitcond2_fu_260_p2 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0))) and (exitcond2_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond1_fu_276_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state7 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond_fu_470_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                if (((out_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(in_V_V_empty_n, exitcond2_fu_260_p2)
    begin
                ap_block_state2 <= ((exitcond2_fu_260_p2 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state7, exitcond_fu_470_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond_fu_470_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7, exitcond_fu_470_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) and (exitcond_fu_470_p2 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    exitcond1_fu_276_p2 <= "1" when (i4_reg_231 = ap_const_lv7_54) else "0";
    exitcond2_fu_260_p2 <= "1" when (j_reg_208 = ap_const_lv7_78) else "0";
    exitcond_fu_470_p2 <= "1" when (i1_reg_243 = ap_const_lv7_54) else "0";

    fc_layer2_weights_V_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, tmp_18_cast_fu_297_p1, tmp_20_cast_fu_391_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fc_layer2_weights_V_address0 <= tmp_20_cast_fu_391_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fc_layer2_weights_V_address0 <= tmp_18_cast_fu_297_p1(14 - 1 downto 0);
        else 
            fc_layer2_weights_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    fc_layer2_weights_V_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, tmp_19_cast_fu_323_p1, tmp_21_cast_fu_417_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fc_layer2_weights_V_address1 <= tmp_21_cast_fu_417_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            fc_layer2_weights_V_address1 <= tmp_19_cast_fu_323_p1(14 - 1 downto 0);
        else 
            fc_layer2_weights_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    fc_layer2_weights_V_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            fc_layer2_weights_V_ce0 <= ap_const_logic_1;
        else 
            fc_layer2_weights_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fc_layer2_weights_V_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            fc_layer2_weights_V_ce1 <= ap_const_logic_1;
        else 
            fc_layer2_weights_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_510_p0 <= tmp_11_cast_reg_555(16 - 1 downto 0);
    grp_fu_510_p2 <= (output_V_q0 & ap_const_lv12_0);
    grp_fu_518_p0 <= tmp_11_cast_reg_555(16 - 1 downto 0);
    grp_fu_518_p2 <= (output_V_q1 & ap_const_lv12_0);
    grp_fu_526_p0 <= tmp_11_cast_reg_555(16 - 1 downto 0);
    grp_fu_526_p2 <= (output_V_q1 & ap_const_lv12_0);
    grp_fu_534_p0 <= tmp_11_cast_reg_555(16 - 1 downto 0);
    grp_fu_534_p2 <= (output_V_q0 & ap_const_lv12_0);
    i_6_1_fu_370_p2 <= (i4_reg_231 or ap_const_lv7_2);
    i_6_2_fu_396_p2 <= (i4_reg_231 or ap_const_lv7_3);
    i_6_3_fu_422_p2 <= std_logic_vector(unsigned(i4_reg_231) + unsigned(ap_const_lv7_4));
    i_6_s_fu_302_p2 <= (i4_reg_231 or ap_const_lv7_1);
    i_fu_476_p2 <= std_logic_vector(unsigned(i1_reg_243) + unsigned(ap_const_lv7_1));

    in_V_V_blk_n_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_state2, exitcond2_fu_260_p2)
    begin
        if (((exitcond2_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            in_V_V_blk_n <= in_V_V_empty_n;
        else 
            in_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in_V_V_read_assign_proc : process(in_V_V_empty_n, ap_CS_fsm_state2, exitcond2_fu_260_p2)
    begin
        if ((not(((exitcond2_fu_260_p2 = ap_const_lv1_0) and (in_V_V_empty_n = ap_const_logic_0))) and (exitcond2_fu_260_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            in_V_V_read <= ap_const_logic_1;
        else 
            in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    j_2_fu_266_p2 <= std_logic_vector(unsigned(j_reg_208) + unsigned(ap_const_lv7_1));
    next_mul_fu_254_p2 <= std_logic_vector(unsigned(phi_mul_reg_219) + unsigned(ap_const_lv14_54));

    out_V_V_blk_n_assign_proc : process(out_V_V_full_n, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            out_V_V_blk_n <= out_V_V_full_n;
        else 
            out_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    out_V_V_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_fu_497_p3),16));

    out_V_V_write_assign_proc : process(out_V_V_full_n, ap_CS_fsm_state8)
    begin
        if (((out_V_V_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
            out_V_V_write <= ap_const_logic_1;
        else 
            out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    output_V_address0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state3, output_V_addr_7_reg_582, ap_CS_fsm_state4, output_V_addr_9_reg_613, ap_CS_fsm_state5, ap_CS_fsm_state6, tmp_8_fu_282_p1, tmp_37_3_fu_402_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_address0 <= output_V_addr_9_reg_613;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_V_address0 <= output_V_addr_7_reg_582;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_V_address0 <= tmp_37_3_fu_402_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_V_address0 <= tmp_8_fu_282_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            output_V_address0 <= ap_const_lv64_0(7 - 1 downto 0);
        else 
            output_V_address0 <= "XXXXXXX";
        end if; 
    end process;


    output_V_address1_assign_proc : process(ap_CS_fsm_state3, output_V_addr_6_reg_571, ap_CS_fsm_state4, output_V_addr_8_reg_603, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state6, tmp_37_1_fu_308_p1, tmp_37_2_fu_376_p1, tmp_s_fu_482_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            output_V_address1 <= tmp_s_fu_482_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_address1 <= output_V_addr_8_reg_603;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_V_address1 <= output_V_addr_6_reg_571;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            output_V_address1 <= tmp_37_2_fu_376_p1(7 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            output_V_address1 <= tmp_37_1_fu_308_p1(7 - 1 downto 0);
        else 
            output_V_address1 <= "XXXXXXX";
        end if; 
    end process;


    output_V_ce0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            output_V_ce0 <= ap_const_logic_1;
        else 
            output_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    output_V_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            output_V_ce1 <= ap_const_logic_1;
        else 
            output_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    output_V_d0_assign_proc : process(ap_CS_fsm_state1, tmp_42_1_reg_593, ap_CS_fsm_state5, tmp_42_3_reg_628, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_d0 <= tmp_42_3_reg_628;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_V_d0 <= tmp_42_1_reg_593;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            output_V_d0 <= ap_const_lv16_0;
        else 
            output_V_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_V_d1_assign_proc : process(tmp_13_reg_588, tmp_42_2_reg_623, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            output_V_d1 <= tmp_42_2_reg_623;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            output_V_d1 <= tmp_13_reg_588;
        else 
            output_V_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    output_V_we0_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            output_V_we0 <= ap_const_logic_1;
        else 
            output_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    output_V_we1_assign_proc : process(ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            output_V_we1 <= ap_const_logic_1;
        else 
            output_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

        tmp_11_cast_fu_272_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(in_V_V_dout),27));

    tmp_16_fu_291_p2 <= std_logic_vector(unsigned(tmp_8_cast_fu_287_p1) + unsigned(phi_mul_reg_219));
    tmp_17_fu_317_p2 <= std_logic_vector(unsigned(tmp_37_1_cast_fu_313_p1) + unsigned(phi_mul_reg_219));
    tmp_18_cast_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_16_fu_291_p2),64));
    tmp_18_fu_385_p2 <= std_logic_vector(unsigned(tmp_37_2_cast_fu_381_p1) + unsigned(phi_mul_reg_219));
    tmp_19_cast_fu_323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_17_fu_317_p2),64));
    tmp_19_fu_411_p2 <= std_logic_vector(unsigned(tmp_37_3_cast_fu_407_p1) + unsigned(phi_mul_reg_219));
    tmp_20_cast_fu_391_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_18_fu_385_p2),64));
    tmp_21_cast_fu_417_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_19_fu_411_p2),64));
    tmp_37_1_cast_fu_313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_6_s_fu_302_p2),14));
    tmp_37_1_fu_308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_6_s_fu_302_p2),64));
    tmp_37_2_cast_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_6_1_fu_370_p2),14));
    tmp_37_2_fu_376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_6_1_fu_370_p2),64));
    tmp_37_3_cast_fu_407_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_6_2_fu_396_p2),14));
    tmp_37_3_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_6_2_fu_396_p2),64));
    tmp_8_cast_fu_287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i4_reg_231),14));
    tmp_8_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i4_reg_231),64));
    tmp_V_fu_497_p3 <= 
        tmp_fu_487_p1 when (tmp_i_fu_491_p2(0) = '1') else 
        ap_const_lv15_0;
    tmp_fu_487_p1 <= output_V_q1(15 - 1 downto 0);
    tmp_i_fu_491_p2 <= "1" when (signed(output_V_q1) > signed(ap_const_lv16_0)) else "0";
    tmp_s_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_reg_243),64));
end behav;
