{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673969505099 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673969505099 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 16:31:44 2023 " "Processing started: Tue Jan 17 16:31:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673969505099 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969505099 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LPRS1_CPU -c LPRS1_CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off LPRS1_CPU -c LPRS1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969505099 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1673969505927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_tb-Behavior " "Found design unit 1: top_tb-Behavior" {  } { { "src/hdl/top_tb.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top_tb.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516644 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_tb " "Found entity 1: top_tb" {  } { { "src/hdl/top_tb.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top_tb.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-arch " "Found design unit 1: top-arch" {  } { { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/rgb_matrix_io_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/rgb_matrix_io_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_matrix_io_ctrl-Behavioral " "Found design unit 1: rgb_matrix_io_ctrl-Behavioral" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_matrix_io_ctrl " "Found entity 1: rgb_matrix_io_ctrl" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/push_buttons_dec_io_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/push_buttons_dec_io_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 push_buttons_dec_io_ctrl-Behavioral " "Found design unit 1: push_buttons_dec_io_ctrl-Behavioral" {  } { { "src/hdl/push_buttons_dec_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/push_buttons_dec_io_ctrl.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""} { "Info" "ISGN_ENTITY_NAME" "1 push_buttons_dec_io_ctrl " "Found entity 1: push_buttons_dec_io_ctrl" {  } { { "src/hdl/push_buttons_dec_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/push_buttons_dec_io_ctrl.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "src/hdl/counter.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/counter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "src/hdl/counter.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/counter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Behavioral " "Found design unit 1: reg-Behavioral" {  } { { "src/hdl/register.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/register.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "src/hdl/register.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/register.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516660 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux src/hdl/mux.vhd " "Entity \"mux\" obtained from \"src/hdl/mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/mux.vhd" 15 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1673969516675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/mux.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "src/hdl/mux.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/mux.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/instr_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/instr_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instr_rom-Behavioral " "Found design unit 1: instr_rom-Behavioral" {  } { { "src/hdl/instr_rom.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/instr_rom.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""} { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "src/hdl/instr_rom.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/instr_rom.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/data_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/data_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_ram-Behavioral " "Found design unit 1: data_ram-Behavioral" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/data_ram.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_ram " "Found entity 1: data_ram" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/data_ram.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/cpu_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/cpu_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_top-arch " "Found design unit 1: cpu_top-arch" {  } { { "src/hdl/cpu_top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_top " "Found entity 1: cpu_top" {  } { { "src/hdl/cpu_top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-arch " "Found design unit 1: control_unit-arch" {  } { { "src/hdl/control_unit.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/control_unit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/hdl/control_unit.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/control_unit.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/cnt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/cnt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt-arch " "Found design unit 1: cnt-arch" {  } { { "src/hdl/cnt.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cnt.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516691 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt " "Found entity 1: cnt" {  } { { "src/hdl/cnt.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cnt.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hdl/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/hdl/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-arch " "Found design unit 1: alu-arch" {  } { { "src/hdl/alu.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516691 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/hdl/alu.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/alu.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673969516691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969516691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673969516769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu_top cpu_top:cpu_top_i " "Elaborating entity \"cpu_top\" for hierarchy \"cpu_top:cpu_top_i\"" {  } { { "src/hdl/top.vhd" "cpu_top_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969516785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu_top:cpu_top_i\|alu:alu_i " "Elaborating entity \"alu\" for hierarchy \"cpu_top:cpu_top_i\|alu:alu_i\"" {  } { { "src/hdl/cpu_top.vhd" "alu_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969516785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt cpu_top:cpu_top_i\|cnt:pc_i " "Elaborating entity \"cnt\" for hierarchy \"cpu_top:cpu_top_i\|cnt:pc_i\"" {  } { { "src/hdl/cpu_top.vhd" "pc_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969516785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu_top:cpu_top_i\|control_unit:cu_i " "Elaborating entity \"control_unit\" for hierarchy \"cpu_top:cpu_top_i\|control_unit:cu_i\"" {  } { { "src/hdl/cpu_top.vhd" "cu_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969516785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cpu_top:cpu_top_i\|mux:muxa_i " "Elaborating entity \"mux\" for hierarchy \"cpu_top:cpu_top_i\|mux:muxa_i\"" {  } { { "src/hdl/cpu_top.vhd" "muxa_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969516785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg cpu_top:cpu_top_i\|reg:r0_i " "Elaborating entity \"reg\" for hierarchy \"cpu_top:cpu_top_i\|reg:r0_i\"" {  } { { "src/hdl/cpu_top.vhd" "r0_i" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/cpu_top.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969516800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom instr_rom:i_instr_rom " "Elaborating entity \"instr_rom\" for hierarchy \"instr_rom:i_instr_rom\"" {  } { { "src/hdl/top.vhd" "i_instr_rom" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969516800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ram data_ram:i_data_ram " "Elaborating entity \"data_ram\" for hierarchy \"data_ram:i_data_ram\"" {  } { { "src/hdl/top.vhd" "i_data_ram" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969517019 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sMEM data_ram.vhd(40) " "VHDL Process Statement warning at data_ram.vhd(40): signal \"sMEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/data_ram.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 "|top|data_ram:i_data_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_matrix_io_ctrl rgb_matrix_io_ctrl:i_rgb " "Elaborating entity \"rgb_matrix_io_ctrl\" for hierarchy \"rgb_matrix_io_ctrl:i_rgb\"" {  } { { "src/hdl/top.vhd" "i_rgb" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "round_done rgb_matrix_io_ctrl.vhd(56) " "Verilog HDL or VHDL warning at rgb_matrix_io_ctrl.vhd(56): object \"round_done\" assigned a value but never read" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 "|top|rgb_matrix_io_ctrl:i_rgb"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sBUS_MATRIX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sBUS_MATRIX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sOUT_MATRIX " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sOUT_MATRIX\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rgb_matrix_io_ctrl:i_rgb\|counter:en_row_cnt_inst " "Elaborating entity \"counter\" for hierarchy \"rgb_matrix_io_ctrl:i_rgb\|counter:en_row_cnt_inst\"" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "en_row_cnt_inst" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rgb_matrix_io_ctrl:i_rgb\|counter:mux_row_cnt_inst " "Elaborating entity \"counter\" for hierarchy \"rgb_matrix_io_ctrl:i_rgb\|counter:mux_row_cnt_inst\"" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "mux_row_cnt_inst" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter rgb_matrix_io_ctrl:i_rgb\|counter:mux_color_cnt_inst " "Elaborating entity \"counter\" for hierarchy \"rgb_matrix_io_ctrl:i_rgb\|counter:mux_color_cnt_inst\"" {  } { { "src/hdl/rgb_matrix_io_ctrl.vhd" "mux_color_cnt_inst" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "push_buttons_dec_io_ctrl push_buttons_dec_io_ctrl:i_pbd " "Elaborating entity \"push_buttons_dec_io_ctrl\" for hierarchy \"push_buttons_dec_io_ctrl:i_pbd\"" {  } { { "src/hdl/top.vhd" "i_pbd" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969517050 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "src/hdl/data_ram.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/data_ram.vhd" 38 -1 0 } } { "src/hdl/rgb_matrix_io_ctrl.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/rgb_matrix_io_ctrl.vhd" 151 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1673969615714 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1673969615714 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1673969667634 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1673969673337 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673969673962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673969673962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9351 " "Implemented 9351 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673969674743 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673969674743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9315 " "Implemented 9315 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1673969674743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673969674743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673969674790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 16:34:34 2023 " "Processing ended: Tue Jan 17 16:34:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673969674790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:50 " "Elapsed time: 00:02:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673969674790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:02 " "Total CPU time (on all processors): 00:03:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673969674790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673969674790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1673969676509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673969676509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 16:34:35 2023 " "Processing started: Tue Jan 17 16:34:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673969676509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1673969676509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LPRS1_CPU -c LPRS1_CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LPRS1_CPU -c LPRS1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1673969676509 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1673969676728 ""}
{ "Info" "0" "" "Project  = LPRS1_CPU" {  } {  } 0 0 "Project  = LPRS1_CPU" 0 0 "Fitter" 0 0 1673969676728 ""}
{ "Info" "0" "" "Revision = LPRS1_CPU" {  } {  } 0 0 "Revision = LPRS1_CPU" 0 0 "Fitter" 0 0 1673969676728 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1673969676931 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "LPRS1_CPU 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"LPRS1_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1673969676993 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673969677040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1673969677040 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1673969677259 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1673969677274 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1673969677712 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673969677743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673969677743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1673969677743 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1673969677743 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10875 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673969677759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10877 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673969677759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10879 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673969677759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673969677759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673969677759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10885 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673969677759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10887 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673969677759 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1673969677759 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1673969677759 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673969677759 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673969677759 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673969677759 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1673969677759 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1673969677774 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 36 " "No exact pin location assignment(s) for 8 pins of 36 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1673969678415 ""}
{ "Info" "ISTA_SDC_FOUND" "src/hdl/max1000_timing.sdc " "Reading SDC File: 'src/hdl/max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1673969679603 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1673969679649 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1673969679821 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1673969679821 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673969679821 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673969679821 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000         iCLK " "   4.000         iCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1673969679821 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1673969679821 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed)) " "Automatically promoted node iCLK~input (placed in PIN H6 (CLK0p, DIFFIO_RX_L20p, DIFFOUT_L20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1673969680759 ""}  } { { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 10865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1673969680759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1673969681946 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673969681977 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1673969681977 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673969682009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1673969682040 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1673969682087 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1673969682087 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1673969682102 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1673969682571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1673969682602 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1673969682602 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVCMOS. " "I/O standards used: 3.3-V LVCMOS." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1673969682618 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1673969682618 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1673969682618 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 5 3 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673969682618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673969682618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 5 11 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673969682618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673969682618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 9 7 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673969682618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673969682618 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 13 15 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 13 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1673969682618 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1673969682618 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1673969682618 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iPB_RST " "Node \"iPB_RST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iPB_RST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[0\] " "Node \"iSW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[1\] " "Node \"iSW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[2\] " "Node \"iSW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[3\] " "Node \"iSW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[4\] " "Node \"iSW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[5\] " "Node \"iSW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[6\] " "Node \"iSW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iSW\[7\] " "Node \"iSW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iSW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEM_G " "Node \"oSEM_G\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSEM_G" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEM_R " "Node \"oSEM_R\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSEM_R" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oSEM_Y " "Node \"oSEM_Y\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oSEM_Y" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1673969683024 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1673969683024 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673969683024 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1673969683056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1673969684587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673969686930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1673969686993 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1673969706222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673969706222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1673969707928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "22 " "Router estimated average interconnect usage is 22% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "75 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 75% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 1 { 0 "Router estimated peak interconnect usage is 75% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1673969716474 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1673969716474 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1673969929716 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1673969929716 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:41 " "Fitter routing operations ending: elapsed time is 00:03:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673969929731 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.42 " "Total time spent on timing analysis during the Fitter is 6.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1673969930153 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673969930216 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673969935106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1673969935122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1673969940512 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1673969942825 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1673969943528 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 MAX 10 " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iCLK 3.3-V LVTTL H6 " "Pin iCLK uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { iCLK } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iCLK" } } } } { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 25 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673969943590 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "inRST 3.3 V Schmitt Trigger E6 " "Pin inRST uses I/O standard 3.3 V Schmitt Trigger at E6" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { inRST } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inRST" } } } } { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673969943590 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPB_RIGHT 3.3 V Schmitt Trigger E3 " "Pin iPB_RIGHT uses I/O standard 3.3 V Schmitt Trigger at E3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { iPB_RIGHT } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iPB_RIGHT" } } } } { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673969943590 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPB_CENTAR 3.3 V Schmitt Trigger C2 " "Pin iPB_CENTAR uses I/O standard 3.3 V Schmitt Trigger at C2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { iPB_CENTAR } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iPB_CENTAR" } } } } { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 34 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673969943590 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPB_DOWN 3.3 V Schmitt Trigger C1 " "Pin iPB_DOWN uses I/O standard 3.3 V Schmitt Trigger at C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { iPB_DOWN } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iPB_DOWN" } } } } { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673969943590 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPB_UP 3.3 V Schmitt Trigger E1 " "Pin iPB_UP uses I/O standard 3.3 V Schmitt Trigger at E1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { iPB_UP } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iPB_UP" } } } } { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673969943590 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPB_LEFT 3.3 V Schmitt Trigger D1 " "Pin iPB_LEFT uses I/O standard 3.3 V Schmitt Trigger at D1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { iPB_LEFT } } } { "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "iPB_LEFT" } } } } { "src/hdl/top.vhd" "" { Text "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/src/hdl/top.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1673969943590 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1673969943590 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/output_files/LPRS1_CPU.fit.smsg " "Generated suppressed messages file C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/output_files/LPRS1_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1673969944121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5715 " "Peak virtual memory: 5715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673969945981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 16:39:05 2023 " "Processing ended: Tue Jan 17 16:39:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673969945981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:30 " "Elapsed time: 00:04:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673969945981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:43 " "Total CPU time (on all processors): 00:05:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673969945981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1673969945981 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1673969947371 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673969947371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 16:39:07 2023 " "Processing started: Tue Jan 17 16:39:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673969947371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1673969947371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LPRS1_CPU -c LPRS1_CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off LPRS1_CPU -c LPRS1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1673969947371 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1673969949246 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1673969949309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673969949871 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 16:39:09 2023 " "Processing ended: Tue Jan 17 16:39:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673969949871 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673969949871 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673969949871 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1673969949871 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1673969951152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673969951152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 16:39:11 2023 " "Processing started: Tue Jan 17 16:39:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673969951152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1673969951152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off LPRS1_CPU -c LPRS1_CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off LPRS1_CPU -c LPRS1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1673969951152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1673969951824 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1673969951824 ""}
{ "Info" "ISTA_SDC_FOUND" "src/hdl/max1000_timing.sdc " "Reading SDC File: 'src/hdl/max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1673969952777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Power Analyzer" 0 -1 1673969952809 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Power Analyzer" 0 -1 1673969952996 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1673969953105 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1673969953293 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1673969953527 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1673969953699 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1673969959152 ""}
{ "Critical Warning" "WPAN_PAN_POWER_ON_RAIL_TOO_HIGH" "VCC_ONE 2.270 4.795 " "Power draw on rail VCC_ONE is too high for selected device. The current device can supply 2.270W on rail VCC_ONE, but the design requires 4.795W. Change your device or adjust your design to reduce power requirements." {  } {  } 1 16732 "Power draw on rail %1!s! is too high for selected device. The current device can supply %2!s!W on rail %1!s!, but the design requires %3!s!W. Change your device or adjust your design to reduce power requirements." 0 0 "Power Analyzer" 0 -1 1673969960808 ""}
{ "Critical Warning" "WPAN_PAN_CALCULATED_JUNCTION_TEMP_EXCEEDS_MAX" "85 " "The calculated junction temperature exceeds the maximum allowable temperature, using junction temperature of 85 degrees Celsius" {  } { { "c:/intelfpga_lite/19.1/quartus/common/advisors/oa_power_table.oaw" "" { Advisor "C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/" "" } }  } 1 215032 "The calculated junction temperature exceeds the maximum allowable temperature, using junction temperature of %1!d! degrees Celsius" 0 0 "Power Analyzer" 0 -1 1673969960808 ""}
{ "Critical Warning" "WPAN_PAN_POWER_ON_RAIL_TOO_HIGH" "VCC_ONE 2.270 4.846 " "Power draw on rail VCC_ONE is too high for selected device. The current device can supply 2.270W on rail VCC_ONE, but the design requires 4.846W. Change your device or adjust your design to reduce power requirements." {  } {  } 1 16732 "Power draw on rail %1!s! is too high for selected device. The current device can supply %2!s!W on rail %1!s!, but the design requires %3!s!W. Change your device or adjust your design to reduce power requirements." 0 0 "Power Analyzer" 0 -1 1673969960918 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "365.820 millions of transitions / sec " "Average toggle rate for this design is 365.820 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1673969960933 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "8223.60 mW " "Total thermal power estimate for the design is 8223.60 mW" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/19.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1673969961230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673969961543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 16:39:21 2023 " "Processing ended: Tue Jan 17 16:39:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673969961543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673969961543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673969961543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1673969961543 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1673969963199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673969963214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 16:39:22 2023 " "Processing started: Tue Jan 17 16:39:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673969963214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1673969963214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta LPRS1_CPU -c LPRS1_CPU " "Command: quartus_sta LPRS1_CPU -c LPRS1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1673969963214 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1673969963433 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Timing Analyzer" 0 -1 1673969963949 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969963996 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969963996 ""}
{ "Info" "ISTA_SDC_FOUND" "src/hdl/max1000_timing.sdc " "Reading SDC File: 'src/hdl/max1000_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1673969964621 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1673969964652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673969964855 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1673969964855 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1673969964871 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1673969964964 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673969965011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.846 " "Worst-case setup slack is -28.846" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.846         -121636.874 iCLK  " "  -28.846         -121636.874 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969965011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.362 " "Worst-case hold slack is 0.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.362               0.000 iCLK  " "    0.362               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969965058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673969965058 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673969965058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 iCLK  " "    0.000               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969965074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969965074 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673969965121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1673969965168 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1673969970839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673969971261 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673969971386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.214 " "Worst-case setup slack is -27.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.214         -114760.745 iCLK  " "  -27.214         -114760.745 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969971386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 iCLK  " "    0.324               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969971433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673969971433 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673969971433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 iCLK  " "    0.000               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969971449 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1673969971495 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1673969971855 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1673969971902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.743 " "Worst-case setup slack is -8.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.743          -35971.505 iCLK  " "   -8.743          -35971.505 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969971917 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 iCLK  " "    0.152               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969971949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673969971949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1673969971964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.000 " "Worst-case minimum pulse width slack is 0.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 iCLK  " "    0.000               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1673969971964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1673969971964 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673969973323 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1673969973683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673969973855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 16:39:33 2023 " "Processing ended: Tue Jan 17 16:39:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673969973855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673969973855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673969973855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1673969973855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1673969975089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673969975089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 16:39:34 2023 " "Processing started: Tue Jan 17 16:39:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673969975089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673969975089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off LPRS1_CPU -c LPRS1_CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off LPRS1_CPU -c LPRS1_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1673969975089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "LPRS1_CPU.vho C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/simulation/modelsim/ simulation " "Generated file LPRS1_CPU.vho in folder \"C:/Users/Student/Desktop/ds/LPRS1_CPU_RGB_Matrix_PB/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1673969977605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4672 " "Peak virtual memory: 4672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673969977698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 17 16:39:37 2023 " "Processing ended: Tue Jan 17 16:39:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673969977698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673969977698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673969977698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673969977698 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 28 s " "Quartus Prime Full Compilation was successful. 0 errors, 28 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1673969978355 ""}
