Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Aug 18 15:45:46 2024
| Host         : fiak-dell running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  43          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (43)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (43)
-------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: cd/outState_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.731        0.000                      0                   64        0.245        0.000                      0                   64        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.731        0.000                      0                   64        0.245        0.000                      0                   64        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.913%)  route 2.951ns (78.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.716     8.865    cd/outState_0
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[1]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    cd/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.913%)  route 2.951ns (78.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.716     8.865    cd/outState_0
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[2]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    cd/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.913%)  route 2.951ns (78.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.716     8.865    cd/outState_0
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[3]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    cd/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.731ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.779ns  (logic 0.828ns (21.913%)  route 2.951ns (78.087%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.716     8.865    cd/outState_0
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[4]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X36Y42         FDRE (Setup_fdre_C_R)       -0.429    14.596    cd/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.731    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.201%)  route 2.902ns (77.799%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.667     8.816    cd/outState_0
    SLICE_X36Y43         FDRE                                         r  cd/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cd/cnt_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.201%)  route 2.902ns (77.799%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.667     8.816    cd/outState_0
    SLICE_X36Y43         FDRE                                         r  cd/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cd/cnt_reg[6]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.201%)  route 2.902ns (77.799%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.667     8.816    cd/outState_0
    SLICE_X36Y43         FDRE                                         r  cd/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cd/cnt_reg[7]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.781ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.828ns (22.201%)  route 2.902ns (77.799%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.667     8.816    cd/outState_0
    SLICE_X36Y43         FDRE                                         r  cd/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  cd/cnt_reg[8]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                  5.781    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.828ns (22.212%)  route 2.900ns (77.788%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     8.814    cd/outState_0
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[17]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.783    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 cd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.828ns (22.212%)  route 2.900ns (77.788%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  cd/cnt_reg[12]/Q
                         net (fo=2, routed)           0.812     6.354    cd/cnt[12]
    SLICE_X37Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.478 f  cd/cnt[31]_i_6/O
                         net (fo=1, routed)           0.401     6.880    cd/cnt[31]_i_6_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I4_O)        0.124     7.004 f  cd/cnt[31]_i_2/O
                         net (fo=2, routed)           1.021     8.025    cd/cnt[31]_i_2_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I0_O)        0.124     8.149 r  cd/cnt[31]_i_1/O
                         net (fo=31, routed)          0.665     8.814    cd/outState_0
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[18]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    cd/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  5.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 cd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    cd/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  cd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  cd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.167     1.753    cd/cnt[0]
    SLICE_X37Y42         LUT1 (Prop_lut1_I0_O)        0.042     1.795 r  cd/cnt[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.795    cd/cnt_1[0]
    SLICE_X37Y42         FDRE                                         r  cd/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    cd/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  cd/cnt_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    cd/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cd/outState_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/outState_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    cd/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cd/outState_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/outState_reg/Q
                         net (fo=2, routed)           0.168     1.755    cd/outState
    SLICE_X37Y46         LUT5 (Prop_lut5_I4_O)        0.045     1.800 r  cd/outState_i_1/O
                         net (fo=1, routed)           0.000     1.800    cd/outState_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  cd/outState_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    cd/clk_IBUF_BUFG
    SLICE_X37Y46         FDRE                                         r  cd/outState_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    cd/outState_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.720    cd/cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  cd/cnt0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.831    cd/data0[19]
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  cd/cnt_reg[31]/Q
                         net (fo=2, routed)           0.133     1.721    cd/cnt[31]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.832 r  cd/cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.832    cd/data0[31]
    SLICE_X36Y49         FDRE                                         r  cd/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    cd/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  cd/cnt_reg[31]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    cd/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.720    cd/cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.831 r  cd/cnt0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.831    cd/data0[11]
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 cd/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cd/cnt_reg[3]/Q
                         net (fo=2, routed)           0.133     1.719    cd/cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  cd/cnt0_carry/O[2]
                         net (fo=1, routed)           0.000     1.830    cd/data0[3]
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    cd/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 cd/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.288ns (68.388%)  route 0.133ns (31.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    cd/clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  cd/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cd/cnt_reg[0]/Q
                         net (fo=3, routed)           0.133     1.719    cd/cnt[0]
    SLICE_X36Y42         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     1.866 r  cd/cnt0_carry/O[0]
                         net (fo=1, routed)           0.000     1.866    cd/data0[1]
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[1]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.563    cd/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cd/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cnt_reg[19]/Q
                         net (fo=2, routed)           0.133     1.720    cd/cnt[19]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  cd/cnt0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.864    cd/data0[20]
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    cd/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  cd/cnt_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cd/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  cd/cnt_reg[11]/Q
                         net (fo=2, routed)           0.133     1.720    cd/cnt[11]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.864 r  cd/cnt0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.864    cd/data0[12]
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    cd/clk_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  cd/cnt_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    cd/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 cd/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  cd/cnt_reg[3]/Q
                         net (fo=2, routed)           0.133     1.719    cd/cnt[3]
    SLICE_X36Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.863 r  cd/cnt0_carry/O[3]
                         net (fo=1, routed)           0.000     1.863    cd/data0[4]
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    cd/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  cd/cnt_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    cd/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y42   cd/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   cd/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   cd/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   cd/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   cd/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   cd/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   cd/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   cd/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   cd/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y42   cd/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   cd/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   cd/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac/imageY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.742ns  (logic 4.467ns (51.102%)  route 4.275ns (48.898%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  vgac/imageY/cnt_reg[7]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/imageY/cnt_reg[7]/Q
                         net (fo=5, routed)           0.881     1.337    vgac/imageY/cnt_reg[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     1.461 r  vgac/imageY/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.586     2.047    vgac/imageY/cnt_reg[9]_0
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.149     2.196 r  vgac/imageY/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.808     5.004    vgaGreen_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.738     8.742 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.742    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.493ns  (logic 4.223ns (49.729%)  route 4.269ns (50.271%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  vgac/state_reg[0]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/state_reg[0]/Q
                         net (fo=23, routed)          1.088     1.544    vgac/imageX/Q[0]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     1.668 r  vgac/imageX/cnt[9]_i_1/O
                         net (fo=13, routed)          0.852     2.520    vgac/imageX/en
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  vgac/imageX/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.329     4.973    vgaRed_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519     8.493 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.493    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.356ns  (logic 4.228ns (50.595%)  route 4.128ns (49.405%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  vgac/state_reg[0]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/state_reg[0]/Q
                         net (fo=23, routed)          1.088     1.544    vgac/imageX/Q[0]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     1.668 r  vgac/imageX/cnt[9]_i_1/O
                         net (fo=13, routed)          0.852     2.520    vgac/imageX/en
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  vgac/imageX/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.188     4.832    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     8.356 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.356    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 4.229ns (50.981%)  route 4.066ns (49.019%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  vgac/state_reg[0]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/state_reg[0]/Q
                         net (fo=23, routed)          1.088     1.544    vgac/imageX/Q[0]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     1.668 r  vgac/imageX/cnt[9]_i_1/O
                         net (fo=13, routed)          0.847     2.515    vgac/imageX/en
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     2.639 r  vgac/imageX/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.131     4.770    vgaBlue_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     8.295 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.295    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/imageY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.239ns  (logic 4.442ns (53.921%)  route 3.796ns (46.079%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  vgac/imageY/cnt_reg[7]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/imageY/cnt_reg[7]/Q
                         net (fo=5, routed)           0.881     1.337    vgac/imageY/cnt_reg[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     1.461 r  vgac/imageY/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.586     2.047    vgac/imageY/cnt_reg[9]_0
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.149     2.196 r  vgac/imageY/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.329     4.525    vgaGreen_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.713     8.239 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.239    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.132ns  (logic 4.207ns (51.737%)  route 3.925ns (48.263%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  vgac/state_reg[0]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/state_reg[0]/Q
                         net (fo=23, routed)          1.088     1.544    vgac/imageX/Q[0]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     1.668 r  vgac/imageX/cnt[9]_i_1/O
                         net (fo=13, routed)          0.847     2.515    vgac/imageX/en
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     2.639 r  vgac/imageX/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.990     4.629    vgaBlue_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503     8.132 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.132    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/imageY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.466ns (55.059%)  route 3.645ns (44.941%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  vgac/imageY/cnt_reg[7]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/imageY/cnt_reg[7]/Q
                         net (fo=5, routed)           0.881     1.337    vgac/imageY/cnt_reg[7]
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     1.461 r  vgac/imageY/vgaBlue_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.586     2.047    vgac/imageY/cnt_reg[9]_0
    SLICE_X3Y30          LUT4 (Prop_lut4_I3_O)        0.149     2.196 r  vgac/imageY/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.178     4.374    vgaGreen_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.737     8.111 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.111    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.063ns  (logic 4.228ns (52.437%)  route 3.835ns (47.563%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  vgac/state_reg[0]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/state_reg[0]/Q
                         net (fo=23, routed)          1.088     1.544    vgac/imageX/Q[0]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     1.668 r  vgac/imageX/cnt[9]_i_1/O
                         net (fo=13, routed)          0.852     2.520    vgac/imageX/en
    SLICE_X3Y32          LUT5 (Prop_lut5_I0_O)        0.124     2.644 r  vgac/imageX/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.895     4.539    vgaRed_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524     8.063 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.063    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/paddingX/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 4.787ns (59.448%)  route 3.265ns (40.552%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  vgac/paddingX/cnt_reg[2]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/paddingX/cnt_reg[2]/Q
                         net (fo=7, routed)           0.880     1.336    vgac/paddingX/q[2]
    SLICE_X2Y29          LUT5 (Prop_lut5_I2_O)        0.153     1.489 r  vgac/paddingX/Hsync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.287     1.775    vgac/paddingX/Hsync_OBUF_inst_i_3_n_0
    SLICE_X1Y29          LUT6 (Prop_lut6_I3_O)        0.331     2.106 r  vgac/paddingX/Hsync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.418     2.525    vgac/paddingX/Hsync_OBUF_inst_i_2_n_0
    SLICE_X2Y29          LUT4 (Prop_lut4_I0_O)        0.119     2.644 r  vgac/paddingX/Hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.680     4.324    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.728     8.052 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.052    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.997ns  (logic 4.223ns (52.806%)  route 3.774ns (47.194%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE                         0.000     0.000 r  vgac/state_reg[0]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vgac/state_reg[0]/Q
                         net (fo=23, routed)          1.088     1.544    vgac/imageX/Q[0]
    SLICE_X3Y30          LUT3 (Prop_lut3_I1_O)        0.124     1.668 r  vgac/imageX/cnt[9]_i_1/O
                         net (fo=13, routed)          0.847     2.515    vgac/imageX/en
    SLICE_X3Y32          LUT6 (Prop_lut6_I4_O)        0.124     2.639 r  vgac/imageX/vgaBlue_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.839     4.478    vgaBlue_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519     7.997 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.997    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vgac/paddingY/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/paddingY/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.209ns (70.740%)  route 0.086ns (29.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y29          FDRE                         0.000     0.000 r  vgac/paddingY/cnt_reg[0]/C
    SLICE_X6Y29          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vgac/paddingY/cnt_reg[0]/Q
                         net (fo=9, routed)           0.086     0.250    vgac/paddingY/paddingYq[0]
    SLICE_X7Y29          LUT6 (Prop_lut6_I1_O)        0.045     0.295 r  vgac/paddingY/cnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.295    vgac/paddingY/p_0_in__0[4]
    SLICE_X7Y29          FDRE                                         r  vgac/paddingY/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/paddingX/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/paddingX/cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE                         0.000     0.000 r  vgac/paddingX/cnt_reg[7]/C
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgac/paddingX/cnt_reg[7]/Q
                         net (fo=5, routed)           0.110     0.251    vgac/paddingX/q[7]
    SLICE_X1Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  vgac/paddingX/cnt[9]_i_2__1/O
                         net (fo=1, routed)           0.000     0.296    vgac/paddingX/p_0_in[9]
    SLICE_X1Y29          FDRE                                         r  vgac/paddingX/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/imageY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/imageY/cnt_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  vgac/imageY/cnt_reg[7]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgac/imageY/cnt_reg[7]/Q
                         net (fo=5, routed)           0.120     0.261    vgac/imageY/cnt_reg[7]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  vgac/imageY/cnt[9]_i_2__2/O
                         net (fo=1, routed)           0.000     0.306    vgac/imageY/p_0_in__2[9]
    SLICE_X2Y28          FDRE                                         r  vgac/imageY/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/paddingX/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/paddingX/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.170%)  route 0.139ns (42.830%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  vgac/paddingX/cnt_reg[2]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgac/paddingX/cnt_reg[2]/Q
                         net (fo=7, routed)           0.139     0.280    vgac/paddingX/q[2]
    SLICE_X1Y29          LUT6 (Prop_lut6_I1_O)        0.045     0.325 r  vgac/paddingX/cnt[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.325    vgac/paddingX/p_0_in[4]
    SLICE_X1Y29          FDRE                                         r  vgac/paddingX/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/imageX/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/imageX/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.600%)  route 0.143ns (43.400%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE                         0.000     0.000 r  vgac/imageX/cnt_reg[0]/C
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgac/imageX/cnt_reg[0]/Q
                         net (fo=8, routed)           0.143     0.284    vgac/imageX/cnt_reg[0]
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  vgac/imageX/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.329    vgac/imageX/p_0_in__1[4]
    SLICE_X2Y33          FDRE                                         r  vgac/imageX/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/imageY/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/imageY/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y28          FDRE                         0.000     0.000 r  vgac/imageY/cnt_reg[5]/C
    SLICE_X1Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgac/imageY/cnt_reg[5]/Q
                         net (fo=4, routed)           0.168     0.309    vgac/imageY/cnt_reg[5]
    SLICE_X1Y28          LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  vgac/imageY/cnt[5]_i_1__2/O
                         net (fo=1, routed)           0.000     0.354    vgac/imageY/p_0_in__2[5]
    SLICE_X1Y28          FDRE                                         r  vgac/imageY/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/paddingX/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/paddingX/cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  vgac/paddingX/cnt_reg[5]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgac/paddingX/cnt_reg[5]/Q
                         net (fo=4, routed)           0.179     0.320    vgac/paddingX/q[5]
    SLICE_X3Y30          LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  vgac/paddingX/cnt[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.365    vgac/paddingX/p_0_in[5]
    SLICE_X3Y30          FDRE                                         r  vgac/paddingX/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/imageY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/imageY/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.183ns (49.166%)  route 0.189ns (50.834%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  vgac/imageY/cnt_reg[7]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgac/imageY/cnt_reg[7]/Q
                         net (fo=5, routed)           0.189     0.330    vgac/imageY/cnt_reg[7]
    SLICE_X3Y28          LUT5 (Prop_lut5_I2_O)        0.042     0.372 r  vgac/imageY/cnt[8]_i_1__2/O
                         net (fo=1, routed)           0.000     0.372    vgac/imageY/p_0_in__2[8]
    SLICE_X3Y28          FDRE                                         r  vgac/imageY/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/imageY/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/imageY/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.186ns (49.572%)  route 0.189ns (50.428%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE                         0.000     0.000 r  vgac/imageY/cnt_reg[7]/C
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vgac/imageY/cnt_reg[7]/Q
                         net (fo=5, routed)           0.189     0.330    vgac/imageY/cnt_reg[7]
    SLICE_X3Y28          LUT4 (Prop_lut4_I3_O)        0.045     0.375 r  vgac/imageY/cnt[7]_i_1__2/O
                         net (fo=1, routed)           0.000     0.375    vgac/imageY/p_0_in__2[7]
    SLICE_X3Y28          FDRE                                         r  vgac/imageY/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vgac/paddingX/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgac/paddingX/cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.186ns (49.401%)  route 0.191ns (50.599%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  vgac/paddingX/cnt_reg[0]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  vgac/paddingX/cnt_reg[0]/Q
                         net (fo=9, routed)           0.191     0.332    vgac/paddingX/q[0]
    SLICE_X3Y29          LUT5 (Prop_lut5_I4_O)        0.045     0.377 r  vgac/paddingX/cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.377    vgac/paddingX/p_0_in[0]
    SLICE_X3Y29          FDRE                                         r  vgac/paddingX/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------





