Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 29 19:42:55 2019
| Host         : DESKTOP-RTRUIMN running 64-bit major release  (build 9200)
| Command      : report_methodology -file divx16_wrapper_methodology_drc_routed.rpt -pb divx16_wrapper_methodology_drc_routed.pb -rpx divx16_wrapper_methodology_drc_routed.rpx
| Design       : divx16_wrapper
| Device       : xc7a100tfgg484-1
| Speed File   : -1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on busy relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on q[0] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on q[10] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on q[11] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on q[12] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on q[13] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on q[14] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on q[15] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on q[1] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on q[2] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on q[3] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on q[4] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on q[5] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on q[6] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on q[7] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on q[8] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on q[9] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on r[0] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on r[1] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on r[2] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on r[3] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on r[4] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on r[5] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on r[6] relative to clock(s) clk_in1
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on r[7] relative to clock(s) clk_in1
Related violations: <none>


