0.6
2019.1
May 24 2019
15:06:07
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_datapath.v,1666366161,verilog,,,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,t_datapath,,,../../../../lab_1.srcs/sources_1/new,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/ALU.v,1666358555,verilog,,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,ALU,,,../../../../lab_1.srcs/sources_1/new,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Decoder.v,1666355369,verilog,,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,Decoder,,,../../../../lab_1.srcs/sources_1/new,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Fetch_unit.v,1666301496,verilog,,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,Fetch_unit,,,../../../../lab_1.srcs/sources_1/new,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/Register_file.v,1666361399,verilog,,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,Register_file,,,../../../../lab_1.srcs/sources_1/new,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/datapath.v,1666361298,verilog,,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,datapath,,,../../../../lab_1.srcs/sources_1/new,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/memory.v,1666301490,verilog,,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,memory,,,../../../../lab_1.srcs/sources_1/new,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/imports/reg_param.v,1665692455,verilog,,X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sim_1/new/t_datapath.v,,reg_param,,,../../../../lab_1.srcs/sources_1/new,,,,,
X:/Documents/EC551/EC551_Labs/lab_1/lab_1.srcs/sources_1/new/my_header.vh,1666361279,verilog,,,,,,,,,,,,
